
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5a4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800b72c  0800b72c  0000c72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7f4  0800b7f4  0000d168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b7f4  0800b7f4  0000c7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7fc  0800b7fc  0000d168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7fc  0800b7fc  0000c7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b800  0800b800  0000c800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800b804  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d168  2**0
                  CONTENTS
 10 .bss          000048d8  20000168  20000168  0000d168  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  20004a40  20004a40  0000d168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1f5  00000000  00000000  0000d198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046f0  00000000  00000000  0002738d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  0002ba80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000111e  00000000  00000000  0002d100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025151  00000000  00000000  0002e21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e9b8  00000000  00000000  0005336f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daca9  00000000  00000000  00071d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014c9d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ccc  00000000  00000000  0014ca14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001526e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b714 	.word	0x0800b714

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0800b714 	.word	0x0800b714

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <App_Init>:
volatile float global_volume = 0.5f;       // USB Host (Bilgisayar) tarafından kontrol edilecek
volatile float carrier_phase = 0.0f;       // DSP Filtresi için faz takibi
volatile float filter_intensity = 1.0f;    // ADC (Potansiyometre) tarafından kontrol edilecek

/* --- Uygulama Başlatma --- */
void App_Init(void) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    // 1. Ses Çipi (CS43L22) Resetleme Dizisi
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2110      	movs	r1, #16
 80004fc:	480d      	ldr	r0, [pc, #52]	@ (8000534 <App_Init+0x40>)
 80004fe:	f003 f909 	bl	8003714 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000502:	2032      	movs	r0, #50	@ 0x32
 8000504:	f002 f8fa 	bl	80026fc <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2110      	movs	r1, #16
 800050c:	4809      	ldr	r0, [pc, #36]	@ (8000534 <App_Init+0x40>)
 800050e:	f003 f901 	bl	8003714 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000512:	2032      	movs	r0, #50	@ 0x32
 8000514:	f002 f8f2 	bl	80026fc <HAL_Delay>

    // 2. Ses Donanımını (BSP) Başlat
    // Not: Başlangıçta 70 seviyesinde açıyoruz, USB bağlandığında PC bunu güncelleyecek.
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, SAMPLING_FREQ) != AUDIO_OK) {
 8000518:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800051c:	2146      	movs	r1, #70	@ 0x46
 800051e:	2002      	movs	r0, #2
 8000520:	f000 ff5a 	bl	80013d8 <BSP_AUDIO_OUT_Init>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <App_Init+0x3a>
        Error_Handler();
 800052a:	f000 fe05 	bl	8001138 <Error_Handler>
    }

    // USB'den veri gelene kadar sistemi bekleme modunda bırakıyoruz.
    // Çalma işlemi usbd_audio_if.c içindeki AUDIO_CMD_START ile tetiklenecek.
}
 800052e:	bf00      	nop
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40020c00 	.word	0x40020c00

08000538 <App_Loop>:

/* --- Ana Melodi Döngüsü --- */
void App_Loop(void) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
    // USB Audio işlemleri DMA ve Kesmeler (Interrupts) ile arka planda çalışır.
    // Ana döngüde sadece ADC (Potansiyometre) okuması yaparak filtre efektini ayarlıyoruz.

    HAL_ADC_Start(&hadc1);
 800053e:	481f      	ldr	r0, [pc, #124]	@ (80005bc <App_Loop+0x84>)
 8000540:	f001 fa1a 	bl	8001978 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000544:	210a      	movs	r1, #10
 8000546:	481d      	ldr	r0, [pc, #116]	@ (80005bc <App_Loop+0x84>)
 8000548:	f001 fb1b 	bl	8001b82 <HAL_ADC_PollForConversion>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d128      	bne.n	80005a4 <App_Loop+0x6c>
        uint32_t raw_val = HAL_ADC_GetValue(&hadc1);
 8000552:	481a      	ldr	r0, [pc, #104]	@ (80005bc <App_Loop+0x84>)
 8000554:	f001 fba0 	bl	8001c98 <HAL_ADC_GetValue>
 8000558:	6078      	str	r0, [r7, #4]

        // 0-4095 değerini 0.5f - 5.0f aralığında bir çarpana çeviriyoruz (Efekt şiddeti)
        float instant_intensity = 0.5f + ((float)raw_val / 4095.0f) * 4.5f;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	ee07 3a90 	vmov	s15, r3
 8000560:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000564:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80005c0 <App_Loop+0x88>
 8000568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800056c:	eeb1 7a02 	vmov.f32	s14, #18	@ 0x40900000  4.5
 8000570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000574:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000578:	ee77 7a87 	vadd.f32	s15, s15, s14
 800057c:	edc7 7a00 	vstr	s15, [r7]

        // Yumuşatma (Smoothing) filtresi ile potansiyometre gürültüsünü engelle
        filter_intensity = (filter_intensity * 0.95f) + (instant_intensity * 0.05f);
 8000580:	4b10      	ldr	r3, [pc, #64]	@ (80005c4 <App_Loop+0x8c>)
 8000582:	edd3 7a00 	vldr	s15, [r3]
 8000586:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80005c8 <App_Loop+0x90>
 800058a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800058e:	edd7 7a00 	vldr	s15, [r7]
 8000592:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80005cc <App_Loop+0x94>
 8000596:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800059a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800059e:	4b09      	ldr	r3, [pc, #36]	@ (80005c4 <App_Loop+0x8c>)
 80005a0:	edc3 7a00 	vstr	s15, [r3]
    }
    HAL_ADC_Stop(&hadc1);
 80005a4:	4805      	ldr	r0, [pc, #20]	@ (80005bc <App_Loop+0x84>)
 80005a6:	f001 fab9 	bl	8001b1c <HAL_ADC_Stop>

    HAL_Delay(500); // İşlemciyi %100 meşgul etmemek için küçük bir bekleme
 80005aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005ae:	f002 f8a5 	bl	80026fc <HAL_Delay>
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000188 	.word	0x20000188
 80005c0:	457ff000 	.word	0x457ff000
 80005c4:	20000000 	.word	0x20000000
 80005c8:	3f733333 	.word	0x3f733333
 80005cc:	3d4ccccd 	.word	0x3d4ccccd

080005d0 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b086      	sub	sp, #24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	4603      	mov	r3, r0
 80005da:	81fb      	strh	r3, [r7, #14]
 80005dc:	460b      	mov	r3, r1
 80005de:	81bb      	strh	r3, [r7, #12]
 80005e0:	4613      	mov	r3, r2
 80005e2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80005e8:	f000 fe90 	bl	800130c <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80005ec:	89fb      	ldrh	r3, [r7, #14]
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	2201      	movs	r2, #1
 80005f2:	2102      	movs	r1, #2
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fb01 	bl	8000bfc <CODEC_IO_Write>
 80005fa:	4603      	mov	r3, r0
 80005fc:	461a      	mov	r2, r3
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	4413      	add	r3, r2
 8000602:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000604:	89bb      	ldrh	r3, [r7, #12]
 8000606:	3b01      	subs	r3, #1
 8000608:	2b03      	cmp	r3, #3
 800060a:	d81b      	bhi.n	8000644 <cs43l22_Init+0x74>
 800060c:	a201      	add	r2, pc, #4	@ (adr r2, 8000614 <cs43l22_Init+0x44>)
 800060e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000612:	bf00      	nop
 8000614:	08000625 	.word	0x08000625
 8000618:	0800062d 	.word	0x0800062d
 800061c:	08000635 	.word	0x08000635
 8000620:	0800063d 	.word	0x0800063d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000624:	4b5b      	ldr	r3, [pc, #364]	@ (8000794 <cs43l22_Init+0x1c4>)
 8000626:	22fa      	movs	r2, #250	@ 0xfa
 8000628:	701a      	strb	r2, [r3, #0]
    break;
 800062a:	e00f      	b.n	800064c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 800062c:	4b59      	ldr	r3, [pc, #356]	@ (8000794 <cs43l22_Init+0x1c4>)
 800062e:	22af      	movs	r2, #175	@ 0xaf
 8000630:	701a      	strb	r2, [r3, #0]
    break;
 8000632:	e00b      	b.n	800064c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000634:	4b57      	ldr	r3, [pc, #348]	@ (8000794 <cs43l22_Init+0x1c4>)
 8000636:	22aa      	movs	r2, #170	@ 0xaa
 8000638:	701a      	strb	r2, [r3, #0]
    break;
 800063a:	e007      	b.n	800064c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 800063c:	4b55      	ldr	r3, [pc, #340]	@ (8000794 <cs43l22_Init+0x1c4>)
 800063e:	2205      	movs	r2, #5
 8000640:	701a      	strb	r2, [r3, #0]
    break;    
 8000642:	e003      	b.n	800064c <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000644:	4b53      	ldr	r3, [pc, #332]	@ (8000794 <cs43l22_Init+0x1c4>)
 8000646:	2205      	movs	r2, #5
 8000648:	701a      	strb	r2, [r3, #0]
    break;    
 800064a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800064c:	89fb      	ldrh	r3, [r7, #14]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4a50      	ldr	r2, [pc, #320]	@ (8000794 <cs43l22_Init+0x1c4>)
 8000652:	7812      	ldrb	r2, [r2, #0]
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	2104      	movs	r1, #4
 8000658:	4618      	mov	r0, r3
 800065a:	f000 facf 	bl	8000bfc <CODEC_IO_Write>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	4413      	add	r3, r2
 8000666:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000668:	89fb      	ldrh	r3, [r7, #14]
 800066a:	b2db      	uxtb	r3, r3
 800066c:	2281      	movs	r2, #129	@ 0x81
 800066e:	2105      	movs	r1, #5
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fac3 	bl	8000bfc <CODEC_IO_Write>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	697b      	ldr	r3, [r7, #20]
 800067c:	4413      	add	r3, r2
 800067e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000680:	89fb      	ldrh	r3, [r7, #14]
 8000682:	b2db      	uxtb	r3, r3
 8000684:	2204      	movs	r2, #4
 8000686:	2106      	movs	r1, #6
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fab7 	bl	8000bfc <CODEC_IO_Write>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	4413      	add	r3, r2
 8000696:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000698:	7afa      	ldrb	r2, [r7, #11]
 800069a:	89fb      	ldrh	r3, [r7, #14]
 800069c:	4611      	mov	r1, r2
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f964 	bl	800096c <cs43l22_SetVolume>
 80006a4:	4602      	mov	r2, r0
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	4413      	add	r3, r2
 80006aa:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80006ac:	89bb      	ldrh	r3, [r7, #12]
 80006ae:	2b02      	cmp	r3, #2
 80006b0:	d023      	beq.n	80006fa <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80006b2:	89fb      	ldrh	r3, [r7, #14]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	2206      	movs	r2, #6
 80006b8:	210f      	movs	r1, #15
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fa9e 	bl	8000bfc <CODEC_IO_Write>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	4413      	add	r3, r2
 80006c8:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2200      	movs	r2, #0
 80006d0:	2124      	movs	r1, #36	@ 0x24
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fa92 	bl	8000bfc <CODEC_IO_Write>
 80006d8:	4603      	mov	r3, r0
 80006da:	461a      	mov	r2, r3
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	4413      	add	r3, r2
 80006e0:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80006e2:	89fb      	ldrh	r3, [r7, #14]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2200      	movs	r2, #0
 80006e8:	2125      	movs	r1, #37	@ 0x25
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 fa86 	bl	8000bfc <CODEC_IO_Write>
 80006f0:	4603      	mov	r3, r0
 80006f2:	461a      	mov	r2, r3
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	4413      	add	r3, r2
 80006f8:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	2200      	movs	r2, #0
 8000700:	210a      	movs	r1, #10
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fa7a 	bl	8000bfc <CODEC_IO_Write>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000712:	89fb      	ldrh	r3, [r7, #14]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2204      	movs	r2, #4
 8000718:	210e      	movs	r1, #14
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fa6e 	bl	8000bfc <CODEC_IO_Write>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	4413      	add	r3, r2
 8000728:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 800072a:	89fb      	ldrh	r3, [r7, #14]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2200      	movs	r2, #0
 8000730:	2127      	movs	r1, #39	@ 0x27
 8000732:	4618      	mov	r0, r3
 8000734:	f000 fa62 	bl	8000bfc <CODEC_IO_Write>
 8000738:	4603      	mov	r3, r0
 800073a:	461a      	mov	r2, r3
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	4413      	add	r3, r2
 8000740:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	220f      	movs	r2, #15
 8000748:	211f      	movs	r1, #31
 800074a:	4618      	mov	r0, r3
 800074c:	f000 fa56 	bl	8000bfc <CODEC_IO_Write>
 8000750:	4603      	mov	r3, r0
 8000752:	461a      	mov	r2, r3
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	4413      	add	r3, r2
 8000758:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800075a:	89fb      	ldrh	r3, [r7, #14]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	220a      	movs	r2, #10
 8000760:	211a      	movs	r1, #26
 8000762:	4618      	mov	r0, r3
 8000764:	f000 fa4a 	bl	8000bfc <CODEC_IO_Write>
 8000768:	4603      	mov	r3, r0
 800076a:	461a      	mov	r2, r3
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	4413      	add	r3, r2
 8000770:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000772:	89fb      	ldrh	r3, [r7, #14]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	220a      	movs	r2, #10
 8000778:	211b      	movs	r1, #27
 800077a:	4618      	mov	r0, r3
 800077c:	f000 fa3e 	bl	8000bfc <CODEC_IO_Write>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	4413      	add	r3, r2
 8000788:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800078a:	697b      	ldr	r3, [r7, #20]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000184 	.word	0x20000184

08000798 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800079c:	f000 fdee 	bl	800137c <AUDIO_IO_DeInit>
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80007ae:	f000 fdad 	bl	800130c <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80007b2:	88fb      	ldrh	r3, [r7, #6]
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 fdf9 	bl	80013b0 <AUDIO_IO_Read>
 80007be:	4603      	mov	r3, r0
 80007c0:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	f023 0307 	bic.w	r3, r3, #7
 80007c8:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80007ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	80fb      	strh	r3, [r7, #6]
 80007e0:	4613      	mov	r3, r2
 80007e2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80007e8:	4b16      	ldr	r3, [pc, #88]	@ (8000844 <cs43l22_Play+0x70>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d123      	bne.n	8000838 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80007f0:	88fb      	ldrh	r3, [r7, #6]
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	2206      	movs	r2, #6
 80007f6:	210e      	movs	r1, #14
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 f9ff 	bl	8000bfc <CODEC_IO_Write>
 80007fe:	4603      	mov	r3, r0
 8000800:	461a      	mov	r2, r3
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	4413      	add	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000808:	88fb      	ldrh	r3, [r7, #6]
 800080a:	2100      	movs	r1, #0
 800080c:	4618      	mov	r0, r3
 800080e:	f000 f919 	bl	8000a44 <cs43l22_SetMute>
 8000812:	4602      	mov	r2, r0
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	4413      	add	r3, r2
 8000818:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800081a:	88fb      	ldrh	r3, [r7, #6]
 800081c:	b2db      	uxtb	r3, r3
 800081e:	229e      	movs	r2, #158	@ 0x9e
 8000820:	2102      	movs	r1, #2
 8000822:	4618      	mov	r0, r3
 8000824:	f000 f9ea 	bl	8000bfc <CODEC_IO_Write>
 8000828:	4603      	mov	r3, r0
 800082a:	461a      	mov	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	4413      	add	r3, r2
 8000830:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8000832:	4b04      	ldr	r3, [pc, #16]	@ (8000844 <cs43l22_Play+0x70>)
 8000834:	2200      	movs	r2, #0
 8000836:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000838:	68fb      	ldr	r3, [r7, #12]
}
 800083a:	4618      	mov	r0, r3
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000034 	.word	0x20000034

08000848 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	2101      	movs	r1, #1
 800085a:	4618      	mov	r0, r3
 800085c:	f000 f8f2 	bl	8000a44 <cs43l22_SetMute>
 8000860:	4602      	mov	r2, r0
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	4413      	add	r3, r2
 8000866:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000868:	88fb      	ldrh	r3, [r7, #6]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2201      	movs	r2, #1
 800086e:	2102      	movs	r1, #2
 8000870:	4618      	mov	r0, r3
 8000872:	f000 f9c3 	bl	8000bfc <CODEC_IO_Write>
 8000876:	4603      	mov	r3, r0
 8000878:	461a      	mov	r2, r3
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	4413      	add	r3, r2
 800087e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000880:	68fb      	ldr	r3, [r7, #12]
}
 8000882:	4618      	mov	r0, r3
 8000884:	3710      	adds	r7, #16
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800089a:	2300      	movs	r3, #0
 800089c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800089e:	88fb      	ldrh	r3, [r7, #6]
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 f8ce 	bl	8000a44 <cs43l22_SetMute>
 80008a8:	4602      	mov	r2, r0
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	4413      	add	r3, r2
 80008ae:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80008b0:	2300      	movs	r3, #0
 80008b2:	60bb      	str	r3, [r7, #8]
 80008b4:	e002      	b.n	80008bc <cs43l22_Resume+0x30>
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	3301      	adds	r3, #1
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	2bfe      	cmp	r3, #254	@ 0xfe
 80008c0:	d9f9      	bls.n	80008b6 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80008c2:	88fb      	ldrh	r3, [r7, #6]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000900 <cs43l22_Resume+0x74>)
 80008c8:	7812      	ldrb	r2, [r2, #0]
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	2104      	movs	r1, #4
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 f994 	bl	8000bfc <CODEC_IO_Write>
 80008d4:	4603      	mov	r3, r0
 80008d6:	461a      	mov	r2, r3
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	4413      	add	r3, r2
 80008dc:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80008de:	88fb      	ldrh	r3, [r7, #6]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	229e      	movs	r2, #158	@ 0x9e
 80008e4:	2102      	movs	r1, #2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f988 	bl	8000bfc <CODEC_IO_Write>
 80008ec:	4603      	mov	r3, r0
 80008ee:	461a      	mov	r2, r3
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	4413      	add	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000184 	.word	0x20000184

08000904 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	6039      	str	r1, [r7, #0]
 800090e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000914:	88fb      	ldrh	r3, [r7, #6]
 8000916:	2101      	movs	r1, #1
 8000918:	4618      	mov	r0, r3
 800091a:	f000 f893 	bl	8000a44 <cs43l22_SetMute>
 800091e:	4602      	mov	r2, r0
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000926:	88fb      	ldrh	r3, [r7, #6]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	2204      	movs	r2, #4
 800092c:	210e      	movs	r1, #14
 800092e:	4618      	mov	r0, r3
 8000930:	f000 f964 	bl	8000bfc <CODEC_IO_Write>
 8000934:	4603      	mov	r3, r0
 8000936:	461a      	mov	r2, r3
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	4413      	add	r3, r2
 800093c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	229f      	movs	r2, #159	@ 0x9f
 8000944:	2102      	movs	r1, #2
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f958 	bl	8000bfc <CODEC_IO_Write>
 800094c:	4603      	mov	r3, r0
 800094e:	461a      	mov	r2, r3
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	4413      	add	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8000956:	4b04      	ldr	r3, [pc, #16]	@ (8000968 <cs43l22_Stop+0x64>)
 8000958:	2201      	movs	r2, #1
 800095a:	701a      	strb	r2, [r3, #0]
  return counter;    
 800095c:	68fb      	ldr	r3, [r7, #12]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000034 	.word	0x20000034

0800096c <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	460a      	mov	r2, r1
 8000976:	80fb      	strh	r3, [r7, #6]
 8000978:	4613      	mov	r3, r2
 800097a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000980:	797b      	ldrb	r3, [r7, #5]
 8000982:	2b64      	cmp	r3, #100	@ 0x64
 8000984:	d80b      	bhi.n	800099e <cs43l22_SetVolume+0x32>
 8000986:	797a      	ldrb	r2, [r7, #5]
 8000988:	4613      	mov	r3, r2
 800098a:	021b      	lsls	r3, r3, #8
 800098c:	1a9b      	subs	r3, r3, r2
 800098e:	4a25      	ldr	r2, [pc, #148]	@ (8000a24 <cs43l22_SetVolume+0xb8>)
 8000990:	fb82 1203 	smull	r1, r2, r2, r3
 8000994:	1152      	asrs	r2, r2, #5
 8000996:	17db      	asrs	r3, r3, #31
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	e000      	b.n	80009a0 <cs43l22_SetVolume+0x34>
 800099e:	23ff      	movs	r3, #255	@ 0xff
 80009a0:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80009a2:	7afb      	ldrb	r3, [r7, #11]
 80009a4:	2be6      	cmp	r3, #230	@ 0xe6
 80009a6:	d91c      	bls.n	80009e2 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80009a8:	88fb      	ldrh	r3, [r7, #6]
 80009aa:	b2d8      	uxtb	r0, r3
 80009ac:	7afb      	ldrb	r3, [r7, #11]
 80009ae:	3319      	adds	r3, #25
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	461a      	mov	r2, r3
 80009b4:	2120      	movs	r1, #32
 80009b6:	f000 f921 	bl	8000bfc <CODEC_IO_Write>
 80009ba:	4603      	mov	r3, r0
 80009bc:	461a      	mov	r2, r3
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4413      	add	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80009c4:	88fb      	ldrh	r3, [r7, #6]
 80009c6:	b2d8      	uxtb	r0, r3
 80009c8:	7afb      	ldrb	r3, [r7, #11]
 80009ca:	3319      	adds	r3, #25
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	461a      	mov	r2, r3
 80009d0:	2121      	movs	r1, #33	@ 0x21
 80009d2:	f000 f913 	bl	8000bfc <CODEC_IO_Write>
 80009d6:	4603      	mov	r3, r0
 80009d8:	461a      	mov	r2, r3
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	e01b      	b.n	8000a1a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80009e2:	88fb      	ldrh	r3, [r7, #6]
 80009e4:	b2d8      	uxtb	r0, r3
 80009e6:	7afb      	ldrb	r3, [r7, #11]
 80009e8:	3319      	adds	r3, #25
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	461a      	mov	r2, r3
 80009ee:	2120      	movs	r1, #32
 80009f0:	f000 f904 	bl	8000bfc <CODEC_IO_Write>
 80009f4:	4603      	mov	r3, r0
 80009f6:	461a      	mov	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	4413      	add	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	b2d8      	uxtb	r0, r3
 8000a02:	7afb      	ldrb	r3, [r7, #11]
 8000a04:	3319      	adds	r3, #25
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	2121      	movs	r1, #33	@ 0x21
 8000a0c:	f000 f8f6 	bl	8000bfc <CODEC_IO_Write>
 8000a10:	4603      	mov	r3, r0
 8000a12:	461a      	mov	r2, r3
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4413      	add	r3, r2
 8000a18:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	51eb851f 	.word	0x51eb851f

08000a28 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	6039      	str	r1, [r7, #0]
 8000a32:	80fb      	strh	r3, [r7, #6]
  return 0;
 8000a34:	2300      	movs	r3, #0
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
	...

08000a44 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	6039      	str	r1, [r7, #0]
 8000a4e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d124      	bne.n	8000aa4 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000a5a:	88fb      	ldrh	r3, [r7, #6]
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	22ff      	movs	r2, #255	@ 0xff
 8000a60:	2104      	movs	r1, #4
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 f8ca 	bl	8000bfc <CODEC_IO_Write>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	4413      	add	r3, r2
 8000a70:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000a72:	88fb      	ldrh	r3, [r7, #6]
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2201      	movs	r2, #1
 8000a78:	2122      	movs	r1, #34	@ 0x22
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f8be 	bl	8000bfc <CODEC_IO_Write>
 8000a80:	4603      	mov	r3, r0
 8000a82:	461a      	mov	r2, r3
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	4413      	add	r3, r2
 8000a88:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000a8a:	88fb      	ldrh	r3, [r7, #6]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2123      	movs	r1, #35	@ 0x23
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 f8b2 	bl	8000bfc <CODEC_IO_Write>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	e025      	b.n	8000af0 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2122      	movs	r1, #34	@ 0x22
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 f8a5 	bl	8000bfc <CODEC_IO_Write>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	4413      	add	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2123      	movs	r1, #35	@ 0x23
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 f899 	bl	8000bfc <CODEC_IO_Write>
 8000aca:	4603      	mov	r3, r0
 8000acc:	461a      	mov	r2, r3
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000ad4:	88fb      	ldrh	r3, [r7, #6]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <cs43l22_SetMute+0xb8>)
 8000ada:	7812      	ldrb	r2, [r2, #0]
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	2104      	movs	r1, #4
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f000 f88b 	bl	8000bfc <CODEC_IO_Write>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	461a      	mov	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	4413      	add	r3, r2
 8000aee:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8000af0:	68fb      	ldr	r3, [r7, #12]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000184 	.word	0x20000184

08000b00 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	460a      	mov	r2, r1
 8000b0a:	80fb      	strh	r3, [r7, #6]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8000b14:	797b      	ldrb	r3, [r7, #5]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	2b03      	cmp	r3, #3
 8000b1a:	d84b      	bhi.n	8000bb4 <cs43l22_SetOutputMode+0xb4>
 8000b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b24 <cs43l22_SetOutputMode+0x24>)
 8000b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b22:	bf00      	nop
 8000b24:	08000b35 	.word	0x08000b35
 8000b28:	08000b55 	.word	0x08000b55
 8000b2c:	08000b75 	.word	0x08000b75
 8000b30:	08000b95 	.word	0x08000b95
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8000b34:	88fb      	ldrh	r3, [r7, #6]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	22fa      	movs	r2, #250	@ 0xfa
 8000b3a:	2104      	movs	r1, #4
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 f85d 	bl	8000bfc <CODEC_IO_Write>
 8000b42:	4603      	mov	r3, r0
 8000b44:	461a      	mov	r2, r3
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000b4c:	4b24      	ldr	r3, [pc, #144]	@ (8000be0 <cs43l22_SetOutputMode+0xe0>)
 8000b4e:	22fa      	movs	r2, #250	@ 0xfa
 8000b50:	701a      	strb	r2, [r3, #0]
      break;
 8000b52:	e03f      	b.n	8000bd4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	22af      	movs	r2, #175	@ 0xaf
 8000b5a:	2104      	movs	r1, #4
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 f84d 	bl	8000bfc <CODEC_IO_Write>
 8000b62:	4603      	mov	r3, r0
 8000b64:	461a      	mov	r2, r3
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4413      	add	r3, r2
 8000b6a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000be0 <cs43l22_SetOutputMode+0xe0>)
 8000b6e:	22af      	movs	r2, #175	@ 0xaf
 8000b70:	701a      	strb	r2, [r3, #0]
      break;
 8000b72:	e02f      	b.n	8000bd4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	22aa      	movs	r2, #170	@ 0xaa
 8000b7a:	2104      	movs	r1, #4
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f000 f83d 	bl	8000bfc <CODEC_IO_Write>
 8000b82:	4603      	mov	r3, r0
 8000b84:	461a      	mov	r2, r3
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	4413      	add	r3, r2
 8000b8a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000b8c:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <cs43l22_SetOutputMode+0xe0>)
 8000b8e:	22aa      	movs	r2, #170	@ 0xaa
 8000b90:	701a      	strb	r2, [r3, #0]
      break;
 8000b92:	e01f      	b.n	8000bd4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2205      	movs	r2, #5
 8000b9a:	2104      	movs	r1, #4
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 f82d 	bl	8000bfc <CODEC_IO_Write>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4413      	add	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <cs43l22_SetOutputMode+0xe0>)
 8000bae:	2205      	movs	r2, #5
 8000bb0:	701a      	strb	r2, [r3, #0]
      break;    
 8000bb2:	e00f      	b.n	8000bd4 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000bb4:	88fb      	ldrh	r3, [r7, #6]
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	2205      	movs	r2, #5
 8000bba:	2104      	movs	r1, #4
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 f81d 	bl	8000bfc <CODEC_IO_Write>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	4413      	add	r3, r2
 8000bca:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000bcc:	4b04      	ldr	r3, [pc, #16]	@ (8000be0 <cs43l22_SetOutputMode+0xe0>)
 8000bce:	2205      	movs	r2, #5
 8000bd0:	701a      	strb	r2, [r3, #0]
      break;
 8000bd2:	bf00      	nop
  }  
  return counter;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000184 	.word	0x20000184

08000be4 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	80fb      	strh	r3, [r7, #6]
  return 0;
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
 8000c06:	460b      	mov	r3, r1
 8000c08:	71bb      	strb	r3, [r7, #6]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8000c12:	797a      	ldrb	r2, [r7, #5]
 8000c14:	79b9      	ldrb	r1, [r7, #6]
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 fbb6 	bl	800138a <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	b2db      	uxtb	r3, r3
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c2e:	f001 fcf3 	bl	8002618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c32:	f000 f815 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c36:	f000 f981 	bl	8000f3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c3a:	f000 f95f 	bl	8000efc <MX_DMA_Init>
  MX_I2C1_Init();
 8000c3e:	f000 f8cb 	bl	8000dd8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000c42:	f000 f8f7 	bl	8000e34 <MX_I2S3_Init>
  MX_USB_DEVICE_Init();
 8000c46:	f00a f86f 	bl	800ad28 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8000c4a:	f000 f921 	bl	8000e90 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000c4e:	f000 f871 	bl	8000d34 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  App_Init(); // Ses sistemini ve GPIO'ları hazırlar
 8000c52:	f7ff fc4f 	bl	80004f4 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      App_Loop(); // Melodi ve ADC okuma döngüsü
 8000c56:	f7ff fc6f 	bl	8000538 <App_Loop>
  {
 8000c5a:	bf00      	nop
 8000c5c:	e7fb      	b.n	8000c56 <main+0x2c>
	...

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b094      	sub	sp, #80	@ 0x50
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 0320 	add.w	r3, r7, #32
 8000c6a:	2230      	movs	r2, #48	@ 0x30
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f00a fd24 	bl	800b6bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	f107 030c 	add.w	r3, r7, #12
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c84:	2300      	movs	r3, #0
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	4b28      	ldr	r3, [pc, #160]	@ (8000d2c <SystemClock_Config+0xcc>)
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	4a27      	ldr	r2, [pc, #156]	@ (8000d2c <SystemClock_Config+0xcc>)
 8000c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c94:	4b25      	ldr	r3, [pc, #148]	@ (8000d2c <SystemClock_Config+0xcc>)
 8000c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	4b22      	ldr	r3, [pc, #136]	@ (8000d30 <SystemClock_Config+0xd0>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a21      	ldr	r2, [pc, #132]	@ (8000d30 <SystemClock_Config+0xd0>)
 8000caa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cae:	6013      	str	r3, [r2, #0]
 8000cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <SystemClock_Config+0xd0>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000cd0:	2304      	movs	r3, #4
 8000cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000cd4:	2390      	movs	r3, #144	@ 0x90
 8000cd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000cdc:	2306      	movs	r3, #6
 8000cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce0:	f107 0320 	add.w	r3, r7, #32
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f005 ff8b 	bl	8006c00 <HAL_RCC_OscConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cf0:	f000 fa22 	bl	8001138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf4:	230f      	movs	r3, #15
 8000cf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d00:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d0c:	f107 030c 	add.w	r3, r7, #12
 8000d10:	2104      	movs	r1, #4
 8000d12:	4618      	mov	r0, r3
 8000d14:	f006 f9ec 	bl	80070f0 <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d1e:	f000 fa0b 	bl	8001138 <Error_Handler>
  }
}
 8000d22:	bf00      	nop
 8000d24:	3750      	adds	r7, #80	@ 0x50
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40007000 	.word	0x40007000

08000d34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d46:	4b21      	ldr	r3, [pc, #132]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d48:	4a21      	ldr	r2, [pc, #132]	@ (8000dd0 <MX_ADC1_Init+0x9c>)
 8000d4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d52:	4b1e      	ldr	r3, [pc, #120]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d58:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d64:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d6c:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d72:	4b16      	ldr	r3, [pc, #88]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d74:	4a17      	ldr	r2, [pc, #92]	@ (8000dd4 <MX_ADC1_Init+0xa0>)
 8000d76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d78:	4b14      	ldr	r3, [pc, #80]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d7e:	4b13      	ldr	r3, [pc, #76]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d84:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d92:	480e      	ldr	r0, [pc, #56]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000d94:	f000 fdac 	bl	80018f0 <HAL_ADC_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000d9e:	f000 f9cb 	bl	8001138 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000da6:	2301      	movs	r3, #1
 8000da8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dae:	463b      	mov	r3, r7
 8000db0:	4619      	mov	r1, r3
 8000db2:	4806      	ldr	r0, [pc, #24]	@ (8000dcc <MX_ADC1_Init+0x98>)
 8000db4:	f000 ff7e 	bl	8001cb4 <HAL_ADC_ConfigChannel>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000dbe:	f000 f9bb 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000188 	.word	0x20000188
 8000dd0:	40012000 	.word	0x40012000
 8000dd4:	0f000001 	.word	0x0f000001

08000dd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ddc:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dde:	4a13      	ldr	r2, [pc, #76]	@ (8000e2c <MX_I2C1_Init+0x54>)
 8000de0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000de2:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000de4:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <MX_I2C1_Init+0x58>)
 8000de6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000de8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000df6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dfa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e02:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e08:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e16:	f002 fc97 	bl	8003748 <HAL_I2C_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e20:	f000 f98a 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200001d0 	.word	0x200001d0
 8000e2c:	40005400 	.word	0x40005400
 8000e30:	000186a0 	.word	0x000186a0

08000e34 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e3a:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <MX_I2S3_Init+0x58>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000e3e:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e44:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e58:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e5c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000e60:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000e62:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000e68:	4b07      	ldr	r3, [pc, #28]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000e6e:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e76:	f003 fcc9 	bl	800480c <HAL_I2S_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000e80:	f000 f95a 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000224 	.word	0x20000224
 8000e8c:	40003c00 	.word	0x40003c00

08000e90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e94:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e96:	4a18      	ldr	r2, [pc, #96]	@ (8000ef8 <MX_SPI1_Init+0x68>)
 8000e98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9a:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea2:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ebc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000edc:	220a      	movs	r2, #10
 8000ede:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ee0:	4804      	ldr	r0, [pc, #16]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ee2:	f006 fc7f 	bl	80077e4 <HAL_SPI_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000eec:	f000 f924 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200002cc 	.word	0x200002cc
 8000ef8:	40013000 	.word	0x40013000

08000efc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <MX_DMA_Init+0x3c>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f38 <MX_DMA_Init+0x3c>)
 8000f0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <MX_DMA_Init+0x3c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2010      	movs	r0, #16
 8000f24:	f001 fce9 	bl	80028fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f28:	2010      	movs	r0, #16
 8000f2a:	f001 fd02 	bl	8002932 <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023800 	.word	0x40023800

08000f3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08c      	sub	sp, #48	@ 0x30
 8000f40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	61bb      	str	r3, [r7, #24]
 8000f56:	4b72      	ldr	r3, [pc, #456]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a71      	ldr	r2, [pc, #452]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f5c:	f043 0310 	orr.w	r3, r3, #16
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b6f      	ldr	r3, [pc, #444]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0310 	and.w	r3, r3, #16
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
 8000f72:	4b6b      	ldr	r3, [pc, #428]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a6a      	ldr	r2, [pc, #424]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b68      	ldr	r3, [pc, #416]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	4b64      	ldr	r3, [pc, #400]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a63      	ldr	r2, [pc, #396]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b61      	ldr	r3, [pc, #388]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	4b5d      	ldr	r3, [pc, #372]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a5c      	ldr	r2, [pc, #368]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	4b56      	ldr	r3, [pc, #344]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a55      	ldr	r2, [pc, #340]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fcc:	f043 0302 	orr.w	r3, r3, #2
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b53      	ldr	r3, [pc, #332]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a4e      	ldr	r2, [pc, #312]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000fe8:	f043 0308 	orr.w	r3, r3, #8
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <MX_GPIO_Init+0x1e4>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0308 	and.w	r3, r3, #8
 8000ff6:	607b      	str	r3, [r7, #4]
 8000ff8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2108      	movs	r1, #8
 8000ffe:	4849      	ldr	r0, [pc, #292]	@ (8001124 <MX_GPIO_Init+0x1e8>)
 8001000:	f002 fb88 	bl	8003714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4847      	ldr	r0, [pc, #284]	@ (8001128 <MX_GPIO_Init+0x1ec>)
 800100a:	f002 fb83 	bl	8003714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800100e:	2200      	movs	r2, #0
 8001010:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001014:	4845      	ldr	r0, [pc, #276]	@ (800112c <MX_GPIO_Init+0x1f0>)
 8001016:	f002 fb7d 	bl	8003714 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800101a:	2308      	movs	r3, #8
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	4619      	mov	r1, r3
 8001030:	483c      	ldr	r0, [pc, #240]	@ (8001124 <MX_GPIO_Init+0x1e8>)
 8001032:	f002 f8d7 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001036:	2301      	movs	r3, #1
 8001038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103a:	2301      	movs	r3, #1
 800103c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2300      	movs	r3, #0
 8001044:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	4619      	mov	r1, r3
 800104c:	4836      	ldr	r0, [pc, #216]	@ (8001128 <MX_GPIO_Init+0x1ec>)
 800104e:	f002 f8c9 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001052:	2308      	movs	r3, #8
 8001054:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001062:	2305      	movs	r3, #5
 8001064:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	4619      	mov	r1, r3
 800106c:	482e      	ldr	r0, [pc, #184]	@ (8001128 <MX_GPIO_Init+0x1ec>)
 800106e:	f002 f8b9 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001072:	2301      	movs	r3, #1
 8001074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001076:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800107a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	4619      	mov	r1, r3
 8001086:	482a      	ldr	r0, [pc, #168]	@ (8001130 <MX_GPIO_Init+0x1f4>)
 8001088:	f002 f8ac 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800108c:	2304      	movs	r3, #4
 800108e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001090:	2300      	movs	r3, #0
 8001092:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4619      	mov	r1, r3
 800109e:	4825      	ldr	r0, [pc, #148]	@ (8001134 <MX_GPIO_Init+0x1f8>)
 80010a0:	f002 f8a0 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80010a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	2302      	movs	r3, #2
 80010ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010b6:	2305      	movs	r3, #5
 80010b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	4619      	mov	r1, r3
 80010c0:	481c      	ldr	r0, [pc, #112]	@ (8001134 <MX_GPIO_Init+0x1f8>)
 80010c2:	f002 f88f 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80010c6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80010ca:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	4619      	mov	r1, r3
 80010de:	4813      	ldr	r0, [pc, #76]	@ (800112c <MX_GPIO_Init+0x1f0>)
 80010e0:	f002 f880 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80010e4:	2320      	movs	r3, #32
 80010e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e8:	2300      	movs	r3, #0
 80010ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	4619      	mov	r1, r3
 80010f6:	480d      	ldr	r0, [pc, #52]	@ (800112c <MX_GPIO_Init+0x1f0>)
 80010f8:	f002 f874 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80010fc:	2302      	movs	r3, #2
 80010fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001100:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001104:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	4619      	mov	r1, r3
 8001110:	4804      	ldr	r0, [pc, #16]	@ (8001124 <MX_GPIO_Init+0x1e8>)
 8001112:	f002 f867 	bl	80031e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001116:	bf00      	nop
 8001118:	3730      	adds	r7, #48	@ 0x30
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40023800 	.word	0x40023800
 8001124:	40021000 	.word	0x40021000
 8001128:	40020800 	.word	0x40020800
 800112c:	40020c00 	.word	0x40020c00
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400

08001138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <Error_Handler+0x8>

08001144 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001148:	480e      	ldr	r0, [pc, #56]	@ (8001184 <I2Cx_Init+0x40>)
 800114a:	f002 ff9d 	bl	8004088 <HAL_I2C_GetState>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d114      	bne.n	800117e <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <I2Cx_Init+0x40>)
 8001156:	4a0c      	ldr	r2, [pc, #48]	@ (8001188 <I2Cx_Init+0x44>)
 8001158:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800115a:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <I2Cx_Init+0x40>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <I2Cx_Init+0x40>)
 8001162:	2233      	movs	r2, #51	@ 0x33
 8001164:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001166:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <I2Cx_Init+0x40>)
 8001168:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800116c:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800116e:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <I2Cx_Init+0x40>)
 8001170:	4a06      	ldr	r2, [pc, #24]	@ (800118c <I2Cx_Init+0x48>)
 8001172:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001174:	f000 f876 	bl	8001264 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001178:	4802      	ldr	r0, [pc, #8]	@ (8001184 <I2Cx_Init+0x40>)
 800117a:	f002 fae5 	bl	8003748 <HAL_I2C_Init>
  }
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000324 	.word	0x20000324
 8001188:	000186a0 	.word	0x000186a0
 800118c:	40005400 	.word	0x40005400

08001190 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af04      	add	r7, sp, #16
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
 800119a:	460b      	mov	r3, r1
 800119c:	71bb      	strb	r3, [r7, #6]
 800119e:	4613      	mov	r3, r2
 80011a0:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	b299      	uxth	r1, r3
 80011aa:	79bb      	ldrb	r3, [r7, #6]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <I2Cx_WriteData+0x50>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	2301      	movs	r3, #1
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	1d7b      	adds	r3, r7, #5
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2301      	movs	r3, #1
 80011be:	4809      	ldr	r0, [pc, #36]	@ (80011e4 <I2Cx_WriteData+0x54>)
 80011c0:	f002 fc36 	bl	8003a30 <HAL_I2C_Mem_Write>
 80011c4:	4603      	mov	r3, r0
 80011c6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f837 	bl	8001244 <I2Cx_Error>
  }
}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000038 	.word	0x20000038
 80011e4:	20000324 	.word	0x20000324

080011e8 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af04      	add	r7, sp, #16
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80011f8:	2300      	movs	r3, #0
 80011fa:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b299      	uxth	r1, r3
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <I2Cx_ReadData+0x54>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	9302      	str	r3, [sp, #8]
 800120e:	2301      	movs	r3, #1
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	f107 030e 	add.w	r3, r7, #14
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2301      	movs	r3, #1
 800121a:	4809      	ldr	r0, [pc, #36]	@ (8001240 <I2Cx_ReadData+0x58>)
 800121c:	f002 fd02 	bl	8003c24 <HAL_I2C_Mem_Read>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	4618      	mov	r0, r3
 800122e:	f000 f809 	bl	8001244 <I2Cx_Error>
  }
  return value;
 8001232:	7bbb      	ldrb	r3, [r7, #14]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000038 	.word	0x20000038
 8001240:	20000324 	.word	0x20000324

08001244 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 800124e:	4804      	ldr	r0, [pc, #16]	@ (8001260 <I2Cx_Error+0x1c>)
 8001250:	f002 fbbe 	bl	80039d0 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001254:	f7ff ff76 	bl	8001144 <I2Cx_Init>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000324 	.word	0x20000324

08001264 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b088      	sub	sp, #32
 8001268:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b25      	ldr	r3, [pc, #148]	@ (8001304 <I2Cx_MspInit+0xa0>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a24      	ldr	r2, [pc, #144]	@ (8001304 <I2Cx_MspInit+0xa0>)
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b22      	ldr	r3, [pc, #136]	@ (8001304 <I2Cx_MspInit+0xa0>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001286:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800128a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800128c:	2312      	movs	r3, #18
 800128e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001290:	2302      	movs	r3, #2
 8001292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001298:	2304      	movs	r3, #4
 800129a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	4619      	mov	r1, r3
 80012a2:	4819      	ldr	r0, [pc, #100]	@ (8001308 <I2Cx_MspInit+0xa4>)
 80012a4:	f001 ff9e 	bl	80031e4 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b0:	4a14      	ldr	r2, [pc, #80]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012ce:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <I2Cx_MspInit+0xa0>)
 80012d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80012da:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 80012dc:	2200      	movs	r2, #0
 80012de:	2100      	movs	r1, #0
 80012e0:	201f      	movs	r0, #31
 80012e2:	f001 fb0a 	bl	80028fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80012e6:	201f      	movs	r0, #31
 80012e8:	f001 fb23 	bl	8002932 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2100      	movs	r1, #0
 80012f0:	2020      	movs	r0, #32
 80012f2:	f001 fb02 	bl	80028fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 80012f6:	2020      	movs	r0, #32
 80012f8:	f001 fb1b 	bl	8002932 <HAL_NVIC_EnableIRQ>
}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40023800 	.word	0x40023800
 8001308:	40020400 	.word	0x40020400

0800130c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	603b      	str	r3, [r7, #0]
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <AUDIO_IO_Init+0x68>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	4a16      	ldr	r2, [pc, #88]	@ (8001374 <AUDIO_IO_Init+0x68>)
 800131c:	f043 0308 	orr.w	r3, r3, #8
 8001320:	6313      	str	r3, [r2, #48]	@ 0x30
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <AUDIO_IO_Init+0x68>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	f003 0308 	and.w	r3, r3, #8
 800132a:	603b      	str	r3, [r7, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 800132e:	2310      	movs	r3, #16
 8001330:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001336:	2302      	movs	r3, #2
 8001338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4619      	mov	r1, r3
 8001342:	480d      	ldr	r0, [pc, #52]	@ (8001378 <AUDIO_IO_Init+0x6c>)
 8001344:	f001 ff4e 	bl	80031e4 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001348:	f7ff fefc 	bl	8001144 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2110      	movs	r1, #16
 8001350:	4809      	ldr	r0, [pc, #36]	@ (8001378 <AUDIO_IO_Init+0x6c>)
 8001352:	f002 f9df 	bl	8003714 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001356:	2005      	movs	r0, #5
 8001358:	f001 f9d0 	bl	80026fc <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 800135c:	2201      	movs	r2, #1
 800135e:	2110      	movs	r1, #16
 8001360:	4805      	ldr	r0, [pc, #20]	@ (8001378 <AUDIO_IO_Init+0x6c>)
 8001362:	f002 f9d7 	bl	8003714 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001366:	2005      	movs	r0, #5
 8001368:	f001 f9c8 	bl	80026fc <HAL_Delay>
}
 800136c:	bf00      	nop
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	40020c00 	.word	0x40020c00

0800137c <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	4603      	mov	r3, r0
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	460b      	mov	r3, r1
 8001396:	71bb      	strb	r3, [r7, #6]
 8001398:	4613      	mov	r3, r2
 800139a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 800139c:	797a      	ldrb	r2, [r7, #5]
 800139e:	79b9      	ldrb	r1, [r7, #6]
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fef4 	bl	8001190 <I2Cx_WriteData>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	460a      	mov	r2, r1
 80013ba:	71fb      	strb	r3, [r7, #7]
 80013bc:	4613      	mov	r3, r2
 80013be:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80013c0:	79ba      	ldrb	r2, [r7, #6]
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff ff0e 	bl	80011e8 <I2Cx_ReadData>
 80013cc:	4603      	mov	r3, r0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	603a      	str	r2, [r7, #0]
 80013e2:	80fb      	strh	r3, [r7, #6]
 80013e4:	460b      	mov	r3, r1
 80013e6:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80013ec:	2200      	movs	r2, #0
 80013ee:	6839      	ldr	r1, [r7, #0]
 80013f0:	481c      	ldr	r0, [pc, #112]	@ (8001464 <BSP_AUDIO_OUT_Init+0x8c>)
 80013f2:	f000 f8e3 	bl	80015bc <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80013f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <BSP_AUDIO_OUT_Init+0x8c>)
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <BSP_AUDIO_OUT_Init+0x90>)
 80013fa:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80013fc:	4819      	ldr	r0, [pc, #100]	@ (8001464 <BSP_AUDIO_OUT_Init+0x8c>)
 80013fe:	f003 fdcf 	bl	8004fa0 <HAL_I2S_GetState>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d103      	bne.n	8001410 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001408:	2100      	movs	r1, #0
 800140a:	4816      	ldr	r0, [pc, #88]	@ (8001464 <BSP_AUDIO_OUT_Init+0x8c>)
 800140c:	f000 f930 	bl	8001670 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f000 fa03 	bl	800181c <I2S3_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10e      	bne.n	8001444 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <BSP_AUDIO_OUT_Init+0x94>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2094      	movs	r0, #148	@ 0x94
 800142c:	4798      	blx	r3
 800142e:	4603      	mov	r3, r0
 8001430:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001434:	2be0      	cmp	r3, #224	@ 0xe0
 8001436:	d103      	bne.n	8001440 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001438:	4b0d      	ldr	r3, [pc, #52]	@ (8001470 <BSP_AUDIO_OUT_Init+0x98>)
 800143a:	4a0c      	ldr	r2, [pc, #48]	@ (800146c <BSP_AUDIO_OUT_Init+0x94>)
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	e001      	b.n	8001444 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d107      	bne.n	800145a <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <BSP_AUDIO_OUT_Init+0x98>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681c      	ldr	r4, [r3, #0]
 8001450:	797a      	ldrb	r2, [r7, #5]
 8001452:	88f9      	ldrh	r1, [r7, #6]
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	2094      	movs	r0, #148	@ 0x94
 8001458:	47a0      	blx	r4
  }
  
  return ret;
 800145a:	7bfb      	ldrb	r3, [r7, #15]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	bd90      	pop	{r4, r7, pc}
 8001464:	2000037c 	.word	0x2000037c
 8001468:	40003c00 	.word	0x40003c00
 800146c:	20000004 	.word	0x20000004
 8001470:	20000378 	.word	0x20000378

08001474 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <BSP_AUDIO_OUT_Play+0x4c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	b292      	uxth	r2, r2
 8001488:	6879      	ldr	r1, [r7, #4]
 800148a:	2094      	movs	r0, #148	@ 0x94
 800148c:	4798      	blx	r3
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e00f      	b.n	80014b8 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800149e:	d203      	bcs.n	80014a8 <BSP_AUDIO_OUT_Play+0x34>
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	085b      	lsrs	r3, r3, #1
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	e001      	b.n	80014ac <BSP_AUDIO_OUT_Play+0x38>
 80014a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014ac:	461a      	mov	r2, r3
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4804      	ldr	r0, [pc, #16]	@ (80014c4 <BSP_AUDIO_OUT_Play+0x50>)
 80014b2:	f003 faeb 	bl	8004a8c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80014b6:	2300      	movs	r3, #0
  }
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000378 	.word	0x20000378
 80014c4:	2000037c 	.word	0x2000037c

080014c8 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 80014d0:	480e      	ldr	r0, [pc, #56]	@ (800150c <BSP_AUDIO_OUT_Stop+0x44>)
 80014d2:	f003 fb7f 	bl	8004bd4 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 80014d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001510 <BSP_AUDIO_OUT_Stop+0x48>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	2094      	movs	r0, #148	@ 0x94
 80014e0:	4798      	blx	r3
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e00b      	b.n	8001504 <BSP_AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d107      	bne.n	8001502 <BSP_AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 80014f2:	2001      	movs	r0, #1
 80014f4:	f001 f902 	bl	80026fc <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2110      	movs	r1, #16
 80014fc:	4805      	ldr	r0, [pc, #20]	@ (8001514 <BSP_AUDIO_OUT_Stop+0x4c>)
 80014fe:	f002 f909 	bl	8003714 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001502:	2300      	movs	r3, #0
  }
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	2000037c 	.word	0x2000037c
 8001510:	20000378 	.word	0x20000378
 8001514:	40020c00 	.word	0x40020c00

08001518 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8001522:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	79fa      	ldrb	r2, [r7, #7]
 800152a:	4611      	mov	r1, r2
 800152c:	2094      	movs	r0, #148	@ 0x94
 800152e:	4798      	blx	r3
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e000      	b.n	800153c <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800153a:	2300      	movs	r3, #0
  }
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000378 	.word	0x20000378

08001548 <BSP_AUDIO_OUT_SetMute>:
  * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
  *         unmute the codec and restore previous volume level.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetMute(uint32_t Cmd)
{ 
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Call the Codec Mute function */
  if(pAudioDrv->SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0)
 8001550:	4b07      	ldr	r3, [pc, #28]	@ (8001570 <BSP_AUDIO_OUT_SetMute+0x28>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	2094      	movs	r0, #148	@ 0x94
 800155a:	4798      	blx	r3
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <BSP_AUDIO_OUT_SetMute+0x1e>
  {
    return AUDIO_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <BSP_AUDIO_OUT_SetMute+0x20>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001566:	2300      	movs	r3, #0
  }
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000378 	.word	0x20000378

08001574 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <HAL_I2S_TxCpltCallback+0x20>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001586:	f000 f933 	bl	80017f0 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40003c00 	.word	0x40003c00

08001598 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a04      	ldr	r2, [pc, #16]	@ (80015b8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d101      	bne.n	80015ae <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80015aa:	f000 f928 	bl	80017fe <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40003c00 	.word	0x40003c00

080015bc <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	@ 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015ce:	23ff      	movs	r3, #255	@ 0xff
 80015d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015da:	e010      	b.n	80015fe <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80015dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015e0:	4a20      	ldr	r2, [pc, #128]	@ (8001664 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80015e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d103      	bne.n	80015f4 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80015ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 80015f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001602:	2b07      	cmp	r3, #7
 8001604:	d9ea      	bls.n	80015dc <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4618      	mov	r0, r3
 800160c:	f006 f85e 	bl	80076cc <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	2b00      	cmp	r3, #0
 800161a:	d113      	bne.n	8001644 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800161c:	2301      	movs	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001620:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001624:	4a10      	ldr	r2, [pc, #64]	@ (8001668 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800162a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800162c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001630:	4a0e      	ldr	r2, [pc, #56]	@ (800166c <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001636:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4618      	mov	r0, r3
 800163e:	f005 ff63 	bl	8007508 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001642:	e00b      	b.n	800165c <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001644:	2301      	movs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001648:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800164c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800164e:	2303      	movs	r3, #3
 8001650:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4618      	mov	r0, r3
 8001658:	f005 ff56 	bl	8007508 <HAL_RCCEx_PeriphCLKConfig>
}
 800165c:	bf00      	nop
 800165e:	3728      	adds	r7, #40	@ 0x28
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	0800b774 	.word	0x0800b774
 8001668:	0800b794 	.word	0x0800b794
 800166c:	0800b7b4 	.word	0x0800b7b4

08001670 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	61bb      	str	r3, [r7, #24]
 800167e:	4b56      	ldr	r3, [pc, #344]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	4a55      	ldr	r2, [pc, #340]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001688:	6413      	str	r3, [r2, #64]	@ 0x40
 800168a:	4b53      	ldr	r3, [pc, #332]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	4b4f      	ldr	r3, [pc, #316]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	4a4e      	ldr	r2, [pc, #312]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 80016a0:	f043 0304 	orr.w	r3, r3, #4
 80016a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a6:	4b4c      	ldr	r3, [pc, #304]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	4b48      	ldr	r3, [pc, #288]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	4a47      	ldr	r2, [pc, #284]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c2:	4b45      	ldr	r3, [pc, #276]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80016ce:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80016d4:	2302      	movs	r3, #2
 80016d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80016dc:	2302      	movs	r3, #2
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80016e0:	2306      	movs	r3, #6
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80016e4:	f107 031c 	add.w	r3, r7, #28
 80016e8:	4619      	mov	r1, r3
 80016ea:	483c      	ldr	r0, [pc, #240]	@ (80017dc <BSP_AUDIO_OUT_MspInit+0x16c>)
 80016ec:	f001 fd7a 	bl	80031e4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80016f0:	2310      	movs	r3, #16
 80016f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80016f4:	f107 031c 	add.w	r3, r7, #28
 80016f8:	4619      	mov	r1, r3
 80016fa:	4839      	ldr	r0, [pc, #228]	@ (80017e0 <BSP_AUDIO_OUT_MspInit+0x170>)
 80016fc:	f001 fd72 	bl	80031e4 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001700:	2300      	movs	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	4b34      	ldr	r3, [pc, #208]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001708:	4a33      	ldr	r2, [pc, #204]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001710:	4b31      	ldr	r3, [pc, #196]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800171c:	2380      	movs	r3, #128	@ 0x80
 800171e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001720:	f107 031c 	add.w	r3, r7, #28
 8001724:	4619      	mov	r1, r3
 8001726:	482d      	ldr	r0, [pc, #180]	@ (80017dc <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001728:	f001 fd5c 	bl	80031e4 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800172c:	2300      	movs	r3, #0
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	4b29      	ldr	r3, [pc, #164]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001734:	4a28      	ldr	r2, [pc, #160]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001736:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800173a:	6313      	str	r3, [r2, #48]	@ 0x30
 800173c:	4b26      	ldr	r3, [pc, #152]	@ (80017d8 <BSP_AUDIO_OUT_MspInit+0x168>)
 800173e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001740:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a25      	ldr	r2, [pc, #148]	@ (80017e4 <BSP_AUDIO_OUT_MspInit+0x174>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d136      	bne.n	80017c0 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001752:	4b25      	ldr	r3, [pc, #148]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001758:	4b23      	ldr	r3, [pc, #140]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800175a:	2240      	movs	r2, #64	@ 0x40
 800175c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800175e:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001764:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800176a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800176c:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800176e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001772:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001774:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001776:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800177a:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 800177c:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001782:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001784:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001788:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800178c:	2204      	movs	r2, #4
 800178e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001790:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001792:	2203      	movs	r2, #3
 8001794:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001798:	2200      	movs	r2, #0
 800179a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800179c:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 800179e:	2200      	movs	r2, #0
 80017a0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 80017a4:	4a11      	ldr	r2, [pc, #68]	@ (80017ec <BSP_AUDIO_OUT_MspInit+0x17c>)
 80017a6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 80017ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80017ae:	4a0e      	ldr	r2, [pc, #56]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80017b4:	480c      	ldr	r0, [pc, #48]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 80017b6:	f001 f985 	bl	8002ac4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80017ba:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <BSP_AUDIO_OUT_MspInit+0x178>)
 80017bc:	f001 f8d4 	bl	8002968 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	210e      	movs	r1, #14
 80017c4:	202f      	movs	r0, #47	@ 0x2f
 80017c6:	f001 f898 	bl	80028fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80017ca:	202f      	movs	r0, #47	@ 0x2f
 80017cc:	f001 f8b1 	bl	8002932 <HAL_NVIC_EnableIRQ>
}
 80017d0:	bf00      	nop
 80017d2:	3730      	adds	r7, #48	@ 0x30
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020800 	.word	0x40020800
 80017e0:	40020000 	.word	0x40020000
 80017e4:	40003c00 	.word	0x40003c00
 80017e8:	200003c4 	.word	0x200003c4
 80017ec:	400260b8 	.word	0x400260b8

080017f0 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/**
  * @brief  Manages the DMA full Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/**
  * @brief  Manages the DMA Half Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001824:	4b17      	ldr	r3, [pc, #92]	@ (8001884 <I2S3_Init+0x68>)
 8001826:	4a18      	ldr	r2, [pc, #96]	@ (8001888 <I2S3_Init+0x6c>)
 8001828:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800182a:	4b16      	ldr	r3, [pc, #88]	@ (8001884 <I2S3_Init+0x68>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	69da      	ldr	r2, [r3, #28]
 8001830:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <I2S3_Init+0x68>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001838:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800183a:	4a12      	ldr	r2, [pc, #72]	@ (8001884 <I2S3_Init+0x68>)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001840:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <I2S3_Init+0x68>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001846:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <I2S3_Init+0x68>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 800184c:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <I2S3_Init+0x68>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <I2S3_Init+0x68>)
 8001854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001858:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <I2S3_Init+0x68>)
 800185c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001860:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <I2S3_Init+0x68>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001868:	4806      	ldr	r0, [pc, #24]	@ (8001884 <I2S3_Init+0x68>)
 800186a:	f002 ffcf 	bl	800480c <HAL_I2S_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001878:	2300      	movs	r3, #0
  }
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	2000037c 	.word	0x2000037c
 8001888:	40003c00 	.word	0x40003c00

0800188c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001894:	f000 f804 	bl	80018a0 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80018b2:	bf00      	nop
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a07      	ldr	r2, [pc, #28]	@ (80018e8 <HAL_I2S_ErrorCallback+0x2c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80018ce:	f7ff ff9d 	bl	800180c <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a05      	ldr	r2, [pc, #20]	@ (80018ec <HAL_I2S_ErrorCallback+0x30>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d101      	bne.n	80018e0 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80018dc:	f7ff ffe7 	bl	80018ae <BSP_AUDIO_IN_Error_Callback>
  }
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40003c00 	.word	0x40003c00
 80018ec:	40003800 	.word	0x40003800

080018f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e033      	b.n	800196e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	2b00      	cmp	r3, #0
 800190c:	d109      	bne.n	8001922 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 fc16 	bl	8002140 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	2b00      	cmp	r3, #0
 800192c:	d118      	bne.n	8001960 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001936:	f023 0302 	bic.w	r3, r3, #2
 800193a:	f043 0202 	orr.w	r2, r3, #2
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fad8 	bl	8001ef8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	f023 0303 	bic.w	r3, r3, #3
 8001956:	f043 0201 	orr.w	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	641a      	str	r2, [r3, #64]	@ 0x40
 800195e:	e001      	b.n	8001964 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800196c:	7bfb      	ldrb	r3, [r7, #15]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800198a:	2b01      	cmp	r3, #1
 800198c:	d101      	bne.n	8001992 <HAL_ADC_Start+0x1a>
 800198e:	2302      	movs	r3, #2
 8001990:	e0b2      	b.n	8001af8 <HAL_ADC_Start+0x180>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d018      	beq.n	80019da <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f042 0201 	orr.w	r2, r2, #1
 80019b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019b8:	4b52      	ldr	r3, [pc, #328]	@ (8001b04 <HAL_ADC_Start+0x18c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a52      	ldr	r2, [pc, #328]	@ (8001b08 <HAL_ADC_Start+0x190>)
 80019be:	fba2 2303 	umull	r2, r3, r2, r3
 80019c2:	0c9a      	lsrs	r2, r3, #18
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019cc:	e002      	b.n	80019d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	3b01      	subs	r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f9      	bne.n	80019ce <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d17a      	bne.n	8001ade <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019f0:	f023 0301 	bic.w	r3, r3, #1
 80019f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d007      	beq.n	8001a1a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a12:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a26:	d106      	bne.n	8001a36 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2c:	f023 0206 	bic.w	r2, r3, #6
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a34:	e002      	b.n	8001a3c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a44:	4b31      	ldr	r3, [pc, #196]	@ (8001b0c <HAL_ADC_Start+0x194>)
 8001a46:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a50:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 031f 	and.w	r3, r3, #31
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d12a      	bne.n	8001ab4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2b      	ldr	r2, [pc, #172]	@ (8001b10 <HAL_ADC_Start+0x198>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d015      	beq.n	8001a94 <HAL_ADC_Start+0x11c>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a29      	ldr	r2, [pc, #164]	@ (8001b14 <HAL_ADC_Start+0x19c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d105      	bne.n	8001a7e <HAL_ADC_Start+0x106>
 8001a72:	4b26      	ldr	r3, [pc, #152]	@ (8001b0c <HAL_ADC_Start+0x194>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f003 031f 	and.w	r3, r3, #31
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00a      	beq.n	8001a94 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a25      	ldr	r2, [pc, #148]	@ (8001b18 <HAL_ADC_Start+0x1a0>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d136      	bne.n	8001af6 <HAL_ADC_Start+0x17e>
 8001a88:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <HAL_ADC_Start+0x194>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d130      	bne.n	8001af6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d129      	bne.n	8001af6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	e020      	b.n	8001af6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a15      	ldr	r2, [pc, #84]	@ (8001b10 <HAL_ADC_Start+0x198>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d11b      	bne.n	8001af6 <HAL_ADC_Start+0x17e>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d114      	bne.n	8001af6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	e00b      	b.n	8001af6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	f043 0210 	orr.w	r2, r3, #16
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	f043 0201 	orr.w	r2, r3, #1
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	2000003c 	.word	0x2000003c
 8001b08:	431bde83 	.word	0x431bde83
 8001b0c:	40012300 	.word	0x40012300
 8001b10:	40012000 	.word	0x40012000
 8001b14:	40012100 	.word	0x40012100
 8001b18:	40012200 	.word	0x40012200

08001b1c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d101      	bne.n	8001b32 <HAL_ADC_Stop+0x16>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e021      	b.n	8001b76 <HAL_ADC_Stop+0x5a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	689a      	ldr	r2, [r3, #8]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0201 	bic.w	r2, r2, #1
 8001b48:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d109      	bne.n	8001b6c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b60:	f023 0301 	bic.w	r3, r3, #1
 8001b64:	f043 0201 	orr.w	r2, r3, #1
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b9e:	d113      	bne.n	8001bc8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001baa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bae:	d10b      	bne.n	8001bc8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	f043 0220 	orr.w	r2, r3, #32
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e063      	b.n	8001c90 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bc8:	f000 fd8c 	bl	80026e4 <HAL_GetTick>
 8001bcc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bce:	e021      	b.n	8001c14 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd6:	d01d      	beq.n	8001c14 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d007      	beq.n	8001bee <HAL_ADC_PollForConversion+0x6c>
 8001bde:	f000 fd81 	bl	80026e4 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d212      	bcs.n	8001c14 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d00b      	beq.n	8001c14 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f043 0204 	orr.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e03d      	b.n	8001c90 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d1d6      	bne.n	8001bd0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f06f 0212 	mvn.w	r2, #18
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d123      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d11f      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c54:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d006      	beq.n	8001c6a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d111      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d105      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c86:	f043 0201 	orr.w	r2, r3, #1
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d101      	bne.n	8001cd0 <HAL_ADC_ConfigChannel+0x1c>
 8001ccc:	2302      	movs	r3, #2
 8001cce:	e105      	b.n	8001edc <HAL_ADC_ConfigChannel+0x228>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b09      	cmp	r3, #9
 8001cde:	d925      	bls.n	8001d2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68d9      	ldr	r1, [r3, #12]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3b1e      	subs	r3, #30
 8001cf6:	2207      	movs	r2, #7
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43da      	mvns	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	400a      	ands	r2, r1
 8001d04:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68d9      	ldr	r1, [r3, #12]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	4603      	mov	r3, r0
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4403      	add	r3, r0
 8001d1e:	3b1e      	subs	r3, #30
 8001d20:	409a      	lsls	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	e022      	b.n	8001d72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6919      	ldr	r1, [r3, #16]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	2207      	movs	r2, #7
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43da      	mvns	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	400a      	ands	r2, r1
 8001d4e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6919      	ldr	r1, [r3, #16]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4403      	add	r3, r0
 8001d68:	409a      	lsls	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d824      	bhi.n	8001dc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	3b05      	subs	r3, #5
 8001d8c:	221f      	movs	r2, #31
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43da      	mvns	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	400a      	ands	r2, r1
 8001d9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	4618      	mov	r0, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	3b05      	subs	r3, #5
 8001db6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dc2:	e04c      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b0c      	cmp	r3, #12
 8001dca:	d824      	bhi.n	8001e16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b23      	subs	r3, #35	@ 0x23
 8001dde:	221f      	movs	r2, #31
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43da      	mvns	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	400a      	ands	r2, r1
 8001dec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	3b23      	subs	r3, #35	@ 0x23
 8001e08:	fa00 f203 	lsl.w	r2, r0, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e14:	e023      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	3b41      	subs	r3, #65	@ 0x41
 8001e28:	221f      	movs	r2, #31
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	400a      	ands	r2, r1
 8001e36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4618      	mov	r0, r3
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b41      	subs	r3, #65	@ 0x41
 8001e52:	fa00 f203 	lsl.w	r2, r0, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <HAL_ADC_ConfigChannel+0x234>)
 8001e60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a21      	ldr	r2, [pc, #132]	@ (8001eec <HAL_ADC_ConfigChannel+0x238>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d109      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x1cc>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b12      	cmp	r3, #18
 8001e72:	d105      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a19      	ldr	r2, [pc, #100]	@ (8001eec <HAL_ADC_ConfigChannel+0x238>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d123      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b10      	cmp	r3, #16
 8001e90:	d003      	beq.n	8001e9a <HAL_ADC_ConfigChannel+0x1e6>
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b11      	cmp	r3, #17
 8001e98:	d11b      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2b10      	cmp	r3, #16
 8001eac:	d111      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <HAL_ADC_ConfigChannel+0x23c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <HAL_ADC_ConfigChannel+0x240>)
 8001eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb8:	0c9a      	lsrs	r2, r3, #18
 8001eba:	4613      	mov	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ec4:	e002      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f9      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	40012300 	.word	0x40012300
 8001eec:	40012000 	.word	0x40012000
 8001ef0:	2000003c 	.word	0x2000003c
 8001ef4:	431bde83 	.word	0x431bde83

08001ef8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f00:	4b79      	ldr	r3, [pc, #484]	@ (80020e8 <ADC_Init+0x1f0>)
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6859      	ldr	r1, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	021a      	lsls	r2, r3, #8
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6859      	ldr	r1, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6899      	ldr	r1, [r3, #8]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8a:	4a58      	ldr	r2, [pc, #352]	@ (80020ec <ADC_Init+0x1f4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d022      	beq.n	8001fd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6899      	ldr	r1, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6899      	ldr	r1, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	e00f      	b.n	8001ff6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fe4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689a      	ldr	r2, [r3, #8]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ff4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0202 	bic.w	r2, r2, #2
 8002004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6899      	ldr	r1, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	7e1b      	ldrb	r3, [r3, #24]
 8002010:	005a      	lsls	r2, r3, #1
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01b      	beq.n	800205c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002032:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002042:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6859      	ldr	r1, [r3, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	3b01      	subs	r3, #1
 8002050:	035a      	lsls	r2, r3, #13
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	e007      	b.n	800206c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800206a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800207a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	3b01      	subs	r3, #1
 8002088:	051a      	lsls	r2, r3, #20
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80020a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6899      	ldr	r1, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020ae:	025a      	lsls	r2, r3, #9
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	029a      	lsls	r2, r3, #10
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	609a      	str	r2, [r3, #8]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	40012300 	.word	0x40012300
 80020ec:	0f000001 	.word	0x0f000001

080020f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <HAL_MspInit+0x4c>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fe:	4a0f      	ldr	r2, [pc, #60]	@ (800213c <HAL_MspInit+0x4c>)
 8002100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002104:	6453      	str	r3, [r2, #68]	@ 0x44
 8002106:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <HAL_MspInit+0x4c>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	4b09      	ldr	r3, [pc, #36]	@ (800213c <HAL_MspInit+0x4c>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	4a08      	ldr	r2, [pc, #32]	@ (800213c <HAL_MspInit+0x4c>)
 800211c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002120:	6413      	str	r3, [r2, #64]	@ 0x40
 8002122:	4b06      	ldr	r3, [pc, #24]	@ (800213c <HAL_MspInit+0x4c>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212a:	603b      	str	r3, [r7, #0]
 800212c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800212e:	2007      	movs	r0, #7
 8002130:	f000 fbd8 	bl	80028e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40023800 	.word	0x40023800

08002140 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a24      	ldr	r2, [pc, #144]	@ (80021f0 <HAL_ADC_MspInit+0xb0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d141      	bne.n	80021e6 <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	4a22      	ldr	r2, [pc, #136]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 800216c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002170:	6453      	str	r3, [r2, #68]	@ 0x44
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	4a1b      	ldr	r2, [pc, #108]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6313      	str	r3, [r2, #48]	@ 0x30
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b12      	ldr	r3, [pc, #72]	@ (80021f4 <HAL_ADC_MspInit+0xb4>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021b6:	2302      	movs	r3, #2
 80021b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ba:	2303      	movs	r3, #3
 80021bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4619      	mov	r1, r3
 80021c8:	480b      	ldr	r0, [pc, #44]	@ (80021f8 <HAL_ADC_MspInit+0xb8>)
 80021ca:	f001 f80b 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021ce:	2302      	movs	r3, #2
 80021d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021d2:	2303      	movs	r3, #3
 80021d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4619      	mov	r1, r3
 80021e0:	4806      	ldr	r0, [pc, #24]	@ (80021fc <HAL_ADC_MspInit+0xbc>)
 80021e2:	f000 ffff 	bl	80031e4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021e6:	bf00      	nop
 80021e8:	3728      	adds	r7, #40	@ 0x28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40012000 	.word	0x40012000
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020800 	.word	0x40020800
 80021fc:	40020000 	.word	0x40020000

08002200 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08a      	sub	sp, #40	@ 0x28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0314 	add.w	r3, r7, #20
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a19      	ldr	r2, [pc, #100]	@ (8002284 <HAL_I2C_MspInit+0x84>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d12c      	bne.n	800227c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	4b18      	ldr	r3, [pc, #96]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a17      	ldr	r2, [pc, #92]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b15      	ldr	r3, [pc, #84]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800223e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002244:	2312      	movs	r3, #18
 8002246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002248:	2301      	movs	r3, #1
 800224a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002250:	2304      	movs	r3, #4
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	4619      	mov	r1, r3
 800225a:	480c      	ldr	r0, [pc, #48]	@ (800228c <HAL_I2C_MspInit+0x8c>)
 800225c:	f000 ffc2 	bl	80031e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002268:	4a07      	ldr	r2, [pc, #28]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 800226a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_I2C_MspInit+0x88>)
 8002272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800227c:	bf00      	nop
 800227e:	3728      	adds	r7, #40	@ 0x28
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40005400 	.word	0x40005400
 8002288:	40023800 	.word	0x40023800
 800228c:	40020400 	.word	0x40020400

08002290 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <HAL_I2C_MspDeInit+0x38>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d10e      	bne.n	80022c0 <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80022a2:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <HAL_I2C_MspDeInit+0x3c>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	4a09      	ldr	r2, [pc, #36]	@ (80022cc <HAL_I2C_MspDeInit+0x3c>)
 80022a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80022ac:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80022ae:	2140      	movs	r1, #64	@ 0x40
 80022b0:	4807      	ldr	r0, [pc, #28]	@ (80022d0 <HAL_I2C_MspDeInit+0x40>)
 80022b2:	f001 f933 	bl	800351c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80022b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022ba:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <HAL_I2C_MspDeInit+0x40>)
 80022bc:	f001 f92e 	bl	800351c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40005400 	.word	0x40005400
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40020400 	.word	0x40020400

080022d4 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08e      	sub	sp, #56	@ 0x38
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a52      	ldr	r2, [pc, #328]	@ (8002448 <HAL_I2S_MspInit+0x174>)
 8002300:	4293      	cmp	r3, r2
 8002302:	f040 809d 	bne.w	8002440 <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002306:	2301      	movs	r3, #1
 8002308:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800230a:	2381      	movs	r3, #129	@ 0x81
 800230c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 800230e:	2303      	movs	r3, #3
 8002310:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	4618      	mov	r0, r3
 8002318:	f005 f8f6 	bl	8007508 <HAL_RCCEx_PeriphCLKConfig>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002322:	f7fe ff09 	bl	8001138 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	4b48      	ldr	r3, [pc, #288]	@ (800244c <HAL_I2S_MspInit+0x178>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	4a47      	ldr	r2, [pc, #284]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002330:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002334:	6413      	str	r3, [r2, #64]	@ 0x40
 8002336:	4b45      	ldr	r3, [pc, #276]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	4b41      	ldr	r3, [pc, #260]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	4a40      	ldr	r2, [pc, #256]	@ (800244c <HAL_I2S_MspInit+0x178>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6313      	str	r3, [r2, #48]	@ 0x30
 8002352:	4b3e      	ldr	r3, [pc, #248]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	4b3a      	ldr	r3, [pc, #232]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	4a39      	ldr	r2, [pc, #228]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	6313      	str	r3, [r2, #48]	@ 0x30
 800236e:	4b37      	ldr	r3, [pc, #220]	@ (800244c <HAL_I2S_MspInit+0x178>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800237a:	2310      	movs	r3, #16
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800238a:	2306      	movs	r3, #6
 800238c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800238e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002392:	4619      	mov	r1, r3
 8002394:	482e      	ldr	r0, [pc, #184]	@ (8002450 <HAL_I2S_MspInit+0x17c>)
 8002396:	f000 ff25 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800239a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023ac:	2306      	movs	r3, #6
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023b4:	4619      	mov	r1, r3
 80023b6:	4827      	ldr	r0, [pc, #156]	@ (8002454 <HAL_I2S_MspInit+0x180>)
 80023b8:	f000 ff14 	bl	80031e4 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80023bc:	4b26      	ldr	r3, [pc, #152]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023be:	4a27      	ldr	r2, [pc, #156]	@ (800245c <HAL_I2S_MspInit+0x188>)
 80023c0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80023c2:	4b25      	ldr	r3, [pc, #148]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023c8:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023ca:	2240      	movs	r2, #64	@ 0x40
 80023cc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ce:	4b22      	ldr	r3, [pc, #136]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023d4:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023da:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023e2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023ea:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80023ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023f2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80023f4:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023fa:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80023fc:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 80023fe:	2204      	movs	r2, #4
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 8002404:	2203      	movs	r2, #3
 8002406:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002408:	4b13      	ldr	r3, [pc, #76]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 800240a:	2200      	movs	r2, #0
 800240c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800240e:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 8002410:	2200      	movs	r2, #0
 8002412:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002414:	4810      	ldr	r0, [pc, #64]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 8002416:	f000 faa7 	bl	8002968 <HAL_DMA_Init>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8002420:	f7fe fe8a 	bl	8001138 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a0c      	ldr	r2, [pc, #48]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 8002428:	639a      	str	r2, [r3, #56]	@ 0x38
 800242a:	4a0b      	ldr	r2, [pc, #44]	@ (8002458 <HAL_I2S_MspInit+0x184>)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	2100      	movs	r1, #0
 8002434:	2033      	movs	r0, #51	@ 0x33
 8002436:	f000 fa60 	bl	80028fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800243a:	2033      	movs	r0, #51	@ 0x33
 800243c:	f000 fa79 	bl	8002932 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002440:	bf00      	nop
 8002442:	3738      	adds	r7, #56	@ 0x38
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40003c00 	.word	0x40003c00
 800244c:	40023800 	.word	0x40023800
 8002450:	40020000 	.word	0x40020000
 8002454:	40020800 	.word	0x40020800
 8002458:	2000026c 	.word	0x2000026c
 800245c:	40026088 	.word	0x40026088

08002460 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	@ 0x28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a19      	ldr	r2, [pc, #100]	@ (80024e4 <HAL_SPI_MspInit+0x84>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d12b      	bne.n	80024da <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	4a17      	ldr	r2, [pc, #92]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 800248c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002490:	6453      	str	r3, [r2, #68]	@ 0x44
 8002492:	4b15      	ldr	r3, [pc, #84]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002496:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800249a:	613b      	str	r3, [r7, #16]
 800249c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	4b11      	ldr	r3, [pc, #68]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	4a10      	ldr	r2, [pc, #64]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ae:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <HAL_SPI_MspInit+0x88>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80024ba:	23e0      	movs	r3, #224	@ 0xe0
 80024bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024ca:	2305      	movs	r3, #5
 80024cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	4619      	mov	r1, r3
 80024d4:	4805      	ldr	r0, [pc, #20]	@ (80024ec <HAL_SPI_MspInit+0x8c>)
 80024d6:	f000 fe85 	bl	80031e4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80024da:	bf00      	nop
 80024dc:	3728      	adds	r7, #40	@ 0x28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40013000 	.word	0x40013000
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40020000 	.word	0x40020000

080024f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <NMI_Handler+0x4>

080024f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <MemManage_Handler+0x4>

08002508 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <BusFault_Handler+0x4>

08002510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <UsageFault_Handler+0x4>

08002518 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002546:	f000 f8b9 	bl	80026bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002554:	4802      	ldr	r0, [pc, #8]	@ (8002560 <DMA1_Stream5_IRQHandler+0x10>)
 8002556:	f000 fbdb 	bl	8002d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000026c 	.word	0x2000026c

08002564 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002568:	4802      	ldr	r0, [pc, #8]	@ (8002574 <SPI3_IRQHandler+0x10>)
 800256a:	f002 fd0d 	bl	8004f88 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000224 	.word	0x20000224

08002578 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800257c:	4802      	ldr	r0, [pc, #8]	@ (8002588 <OTG_FS_IRQHandler+0x10>)
 800257e:	f003 fa31 	bl	80059e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000908 	.word	0x20000908

0800258c <DMA1_Stream7_IRQHandler>:
/* stm32f4xx_it.c dosyasının EN ALTINA ekle */

extern DMA_HandleTypeDef hdma_spi3_tx; // main.c'deki dma handle ismin neyse o olmalı

void DMA1_Stream7_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002590:	4802      	ldr	r0, [pc, #8]	@ (800259c <DMA1_Stream7_IRQHandler+0x10>)
 8002592:	f000 fbbd 	bl	8002d10 <HAL_DMA_IRQHandler>
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	2000026c 	.word	0x2000026c

080025a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025a4:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <SystemInit+0x20>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025aa:	4a05      	ldr	r2, [pc, #20]	@ (80025c0 <SystemInit+0x20>)
 80025ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025c8:	f7ff ffea 	bl	80025a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025cc:	480c      	ldr	r0, [pc, #48]	@ (8002600 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ce:	490d      	ldr	r1, [pc, #52]	@ (8002604 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002608 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e2:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002610 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e8:	e001      	b.n	80025ee <LoopFillZerobss>

080025ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ec:	3204      	adds	r2, #4

080025ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f0:	d3fb      	bcc.n	80025ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025f2:	f009 f86b 	bl	800b6cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025f6:	f7fe fb18 	bl	8000c2a <main>
  bx  lr    
 80025fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002604:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8002608:	0800b804 	.word	0x0800b804
  ldr r2, =_sbss
 800260c:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8002610:	20004a40 	.word	0x20004a40

08002614 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002614:	e7fe      	b.n	8002614 <ADC_IRQHandler>
	...

08002618 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800261c:	4b0e      	ldr	r3, [pc, #56]	@ (8002658 <HAL_Init+0x40>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a0d      	ldr	r2, [pc, #52]	@ (8002658 <HAL_Init+0x40>)
 8002622:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002626:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002628:	4b0b      	ldr	r3, [pc, #44]	@ (8002658 <HAL_Init+0x40>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <HAL_Init+0x40>)
 800262e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002632:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002634:	4b08      	ldr	r3, [pc, #32]	@ (8002658 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a07      	ldr	r2, [pc, #28]	@ (8002658 <HAL_Init+0x40>)
 800263a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800263e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002640:	2003      	movs	r0, #3
 8002642:	f000 f94f 	bl	80028e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002646:	2000      	movs	r0, #0
 8002648:	f000 f808 	bl	800265c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800264c:	f7ff fd50 	bl	80020f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023c00 	.word	0x40023c00

0800265c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002664:	4b12      	ldr	r3, [pc, #72]	@ (80026b0 <HAL_InitTick+0x54>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_InitTick+0x58>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4619      	mov	r1, r3
 800266e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002672:	fbb3 f3f1 	udiv	r3, r3, r1
 8002676:	fbb2 f3f3 	udiv	r3, r2, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f967 	bl	800294e <HAL_SYSTICK_Config>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e00e      	b.n	80026a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b0f      	cmp	r3, #15
 800268e:	d80a      	bhi.n	80026a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002690:	2200      	movs	r2, #0
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	f04f 30ff 	mov.w	r0, #4294967295
 8002698:	f000 f92f 	bl	80028fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800269c:	4a06      	ldr	r2, [pc, #24]	@ (80026b8 <HAL_InitTick+0x5c>)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	e000      	b.n	80026a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	2000003c 	.word	0x2000003c
 80026b4:	20000044 	.word	0x20000044
 80026b8:	20000040 	.word	0x20000040

080026bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <HAL_IncTick+0x20>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x24>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <HAL_IncTick+0x24>)
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000044 	.word	0x20000044
 80026e0:	20000424 	.word	0x20000424

080026e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  return uwTick;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_GetTick+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	20000424 	.word	0x20000424

080026fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002704:	f7ff ffee 	bl	80026e4 <HAL_GetTick>
 8002708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d005      	beq.n	8002722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002716:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_Delay+0x44>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4413      	add	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002722:	bf00      	nop
 8002724:	f7ff ffde 	bl	80026e4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	429a      	cmp	r2, r3
 8002732:	d8f7      	bhi.n	8002724 <HAL_Delay+0x28>
  {
  }
}
 8002734:	bf00      	nop
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000044 	.word	0x20000044

08002744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002754:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002760:	4013      	ands	r3, r2
 8002762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800276c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002770:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002776:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	60d3      	str	r3, [r2, #12]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002790:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	f003 0307 	and.w	r3, r3, #7
}
 800279a:	4618      	mov	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	db0b      	blt.n	80027d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	f003 021f 	and.w	r2, r3, #31
 80027c0:	4907      	ldr	r1, [pc, #28]	@ (80027e0 <__NVIC_EnableIRQ+0x38>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	095b      	lsrs	r3, r3, #5
 80027c8:	2001      	movs	r0, #1
 80027ca:	fa00 f202 	lsl.w	r2, r0, r2
 80027ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	e000e100 	.word	0xe000e100

080027e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	6039      	str	r1, [r7, #0]
 80027ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	db0a      	blt.n	800280e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	490c      	ldr	r1, [pc, #48]	@ (8002830 <__NVIC_SetPriority+0x4c>)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	0112      	lsls	r2, r2, #4
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	440b      	add	r3, r1
 8002808:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800280c:	e00a      	b.n	8002824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4908      	ldr	r1, [pc, #32]	@ (8002834 <__NVIC_SetPriority+0x50>)
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	3b04      	subs	r3, #4
 800281c:	0112      	lsls	r2, r2, #4
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	440b      	add	r3, r1
 8002822:	761a      	strb	r2, [r3, #24]
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000e100 	.word	0xe000e100
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	f1c3 0307 	rsb	r3, r3, #7
 8002852:	2b04      	cmp	r3, #4
 8002854:	bf28      	it	cs
 8002856:	2304      	movcs	r3, #4
 8002858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	3304      	adds	r3, #4
 800285e:	2b06      	cmp	r3, #6
 8002860:	d902      	bls.n	8002868 <NVIC_EncodePriority+0x30>
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	3b03      	subs	r3, #3
 8002866:	e000      	b.n	800286a <NVIC_EncodePriority+0x32>
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800286c:	f04f 32ff 	mov.w	r2, #4294967295
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43da      	mvns	r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	401a      	ands	r2, r3
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002880:	f04f 31ff 	mov.w	r1, #4294967295
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	fa01 f303 	lsl.w	r3, r1, r3
 800288a:	43d9      	mvns	r1, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002890:	4313      	orrs	r3, r2
         );
}
 8002892:	4618      	mov	r0, r3
 8002894:	3724      	adds	r7, #36	@ 0x24
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
	...

080028a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3b01      	subs	r3, #1
 80028ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028b0:	d301      	bcc.n	80028b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028b2:	2301      	movs	r3, #1
 80028b4:	e00f      	b.n	80028d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b6:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <SysTick_Config+0x40>)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028be:	210f      	movs	r1, #15
 80028c0:	f04f 30ff 	mov.w	r0, #4294967295
 80028c4:	f7ff ff8e 	bl	80027e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028c8:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <SysTick_Config+0x40>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ce:	4b04      	ldr	r3, [pc, #16]	@ (80028e0 <SysTick_Config+0x40>)
 80028d0:	2207      	movs	r2, #7
 80028d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	e000e010 	.word	0xe000e010

080028e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff ff29 	bl	8002744 <__NVIC_SetPriorityGrouping>
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b086      	sub	sp, #24
 80028fe:	af00      	add	r7, sp, #0
 8002900:	4603      	mov	r3, r0
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
 8002906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800290c:	f7ff ff3e 	bl	800278c <__NVIC_GetPriorityGrouping>
 8002910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	68b9      	ldr	r1, [r7, #8]
 8002916:	6978      	ldr	r0, [r7, #20]
 8002918:	f7ff ff8e 	bl	8002838 <NVIC_EncodePriority>
 800291c:	4602      	mov	r2, r0
 800291e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff ff5d 	bl	80027e4 <__NVIC_SetPriority>
}
 800292a:	bf00      	nop
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b082      	sub	sp, #8
 8002936:	af00      	add	r7, sp, #0
 8002938:	4603      	mov	r3, r0
 800293a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800293c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff ff31 	bl	80027a8 <__NVIC_EnableIRQ>
}
 8002946:	bf00      	nop
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b082      	sub	sp, #8
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7ff ffa2 	bl	80028a0 <SysTick_Config>
 800295c:	4603      	mov	r3, r0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
	...

08002968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff feb6 	bl	80026e4 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e099      	b.n	8002ab8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0201 	bic.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029a4:	e00f      	b.n	80029c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029a6:	f7ff fe9d 	bl	80026e4 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b05      	cmp	r3, #5
 80029b2:	d908      	bls.n	80029c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2220      	movs	r2, #32
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e078      	b.n	8002ab8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e8      	bne.n	80029a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	4b38      	ldr	r3, [pc, #224]	@ (8002ac0 <HAL_DMA_Init+0x158>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d107      	bne.n	8002a30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f023 0307 	bic.w	r3, r3, #7
 8002a46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	697a      	ldr	r2, [r7, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d117      	bne.n	8002a8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00e      	beq.n	8002a8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 fb3d 	bl	80030ec <DMA_CheckFifoParam>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d008      	beq.n	8002a8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2240      	movs	r2, #64	@ 0x40
 8002a7c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a86:	2301      	movs	r3, #1
 8002a88:	e016      	b.n	8002ab8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 faf4 	bl	8003080 <DMA_CalcBaseAndBitshift>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa0:	223f      	movs	r2, #63	@ 0x3f
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	f010803f 	.word	0xf010803f

08002ac4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e050      	b.n	8002b78 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e048      	b.n	8002b78 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2200      	movs	r2, #0
 8002b04:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2221      	movs	r2, #33	@ 0x21
 8002b24:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 faaa 	bl	8003080 <DMA_CalcBaseAndBitshift>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b58:	223f      	movs	r2, #63	@ 0x3f
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
 8002b8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_DMA_Start_IT+0x26>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	e040      	b.n	8002c28 <HAL_DMA_Start_IT+0xa8>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d12f      	bne.n	8002c1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	68b9      	ldr	r1, [r7, #8]
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f000 fa28 	bl	8003024 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd8:	223f      	movs	r2, #63	@ 0x3f
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f042 0216 	orr.w	r2, r2, #22
 8002bee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d007      	beq.n	8002c08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0208 	orr.w	r2, r2, #8
 8002c06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	e005      	b.n	8002c26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c22:	2302      	movs	r3, #2
 8002c24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c3e:	f7ff fd51 	bl	80026e4 <HAL_GetTick>
 8002c42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d008      	beq.n	8002c62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2280      	movs	r2, #128	@ 0x80
 8002c54:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e052      	b.n	8002d08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0216 	bic.w	r2, r2, #22
 8002c70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d103      	bne.n	8002c92 <HAL_DMA_Abort+0x62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 0208 	bic.w	r2, r2, #8
 8002ca0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0201 	bic.w	r2, r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb2:	e013      	b.n	8002cdc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cb4:	f7ff fd16 	bl	80026e4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	d90c      	bls.n	8002cdc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2203      	movs	r2, #3
 8002ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e015      	b.n	8002d08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1e4      	bne.n	8002cb4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cee:	223f      	movs	r2, #63	@ 0x3f
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d1c:	4b8e      	ldr	r3, [pc, #568]	@ (8002f58 <HAL_DMA_IRQHandler+0x248>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a8e      	ldr	r2, [pc, #568]	@ (8002f5c <HAL_DMA_IRQHandler+0x24c>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	0a9b      	lsrs	r3, r3, #10
 8002d28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3a:	2208      	movs	r2, #8
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4013      	ands	r3, r2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d01a      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d013      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0204 	bic.w	r2, r2, #4
 8002d62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d68:	2208      	movs	r2, #8
 8002d6a:	409a      	lsls	r2, r3
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d74:	f043 0201 	orr.w	r2, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d80:	2201      	movs	r2, #1
 8002d82:	409a      	lsls	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d012      	beq.n	8002db2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9e:	2201      	movs	r2, #1
 8002da0:	409a      	lsls	r2, r3
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002daa:	f043 0202 	orr.w	r2, r3, #2
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db6:	2204      	movs	r2, #4
 8002db8:	409a      	lsls	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d012      	beq.n	8002de8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00b      	beq.n	8002de8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd4:	2204      	movs	r2, #4
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de0:	f043 0204 	orr.w	r2, r3, #4
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dec:	2210      	movs	r2, #16
 8002dee:	409a      	lsls	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d043      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d03c      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0a:	2210      	movs	r2, #16
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d018      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d108      	bne.n	8002e40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d024      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	4798      	blx	r3
 8002e3e:	e01f      	b.n	8002e80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d01b      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	4798      	blx	r3
 8002e50:	e016      	b.n	8002e80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d107      	bne.n	8002e70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0208 	bic.w	r2, r2, #8
 8002e6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	2220      	movs	r2, #32
 8002e86:	409a      	lsls	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 808f 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0310 	and.w	r3, r3, #16
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8087 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b05      	cmp	r3, #5
 8002eb8:	d136      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0216 	bic.w	r2, r2, #22
 8002ec8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	695a      	ldr	r2, [r3, #20]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ed8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d103      	bne.n	8002eea <HAL_DMA_IRQHandler+0x1da>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d007      	beq.n	8002efa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0208 	bic.w	r2, r2, #8
 8002ef8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efe:	223f      	movs	r2, #63	@ 0x3f
 8002f00:	409a      	lsls	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d07e      	beq.n	800301c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	4798      	blx	r3
        }
        return;
 8002f26:	e079      	b.n	800301c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01d      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10d      	bne.n	8002f60 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d031      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	4798      	blx	r3
 8002f54:	e02c      	b.n	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
 8002f56:	bf00      	nop
 8002f58:	2000003c 	.word	0x2000003c
 8002f5c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d023      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4798      	blx	r3
 8002f70:	e01e      	b.n	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10f      	bne.n	8002fa0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0210 	bic.w	r2, r2, #16
 8002f8e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d003      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d032      	beq.n	800301e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d022      	beq.n	800300a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2205      	movs	r2, #5
 8002fc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0201 	bic.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	60bb      	str	r3, [r7, #8]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d307      	bcc.n	8002ff8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f2      	bne.n	8002fdc <HAL_DMA_IRQHandler+0x2cc>
 8002ff6:	e000      	b.n	8002ffa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ff8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	4798      	blx	r3
 800301a:	e000      	b.n	800301e <HAL_DMA_IRQHandler+0x30e>
        return;
 800301c:	bf00      	nop
    }
  }
}
 800301e:	3718      	adds	r7, #24
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
 8003030:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003040:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	2b40      	cmp	r3, #64	@ 0x40
 8003050:	d108      	bne.n	8003064 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003062:	e007      	b.n	8003074 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	60da      	str	r2, [r3, #12]
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	3b10      	subs	r3, #16
 8003090:	4a14      	ldr	r2, [pc, #80]	@ (80030e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	091b      	lsrs	r3, r3, #4
 8003098:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800309a:	4a13      	ldr	r2, [pc, #76]	@ (80030e8 <DMA_CalcBaseAndBitshift+0x68>)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d909      	bls.n	80030c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030b6:	f023 0303 	bic.w	r3, r3, #3
 80030ba:	1d1a      	adds	r2, r3, #4
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	659a      	str	r2, [r3, #88]	@ 0x58
 80030c0:	e007      	b.n	80030d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030ca:	f023 0303 	bic.w	r3, r3, #3
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3714      	adds	r7, #20
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	aaaaaaab 	.word	0xaaaaaaab
 80030e8:	0800b7ec 	.word	0x0800b7ec

080030ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d11f      	bne.n	8003146 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	2b03      	cmp	r3, #3
 800310a:	d856      	bhi.n	80031ba <DMA_CheckFifoParam+0xce>
 800310c:	a201      	add	r2, pc, #4	@ (adr r2, 8003114 <DMA_CheckFifoParam+0x28>)
 800310e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003112:	bf00      	nop
 8003114:	08003125 	.word	0x08003125
 8003118:	08003137 	.word	0x08003137
 800311c:	08003125 	.word	0x08003125
 8003120:	080031bb 	.word	0x080031bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d046      	beq.n	80031be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003134:	e043      	b.n	80031be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800313e:	d140      	bne.n	80031c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003144:	e03d      	b.n	80031c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800314e:	d121      	bne.n	8003194 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b03      	cmp	r3, #3
 8003154:	d837      	bhi.n	80031c6 <DMA_CheckFifoParam+0xda>
 8003156:	a201      	add	r2, pc, #4	@ (adr r2, 800315c <DMA_CheckFifoParam+0x70>)
 8003158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315c:	0800316d 	.word	0x0800316d
 8003160:	08003173 	.word	0x08003173
 8003164:	0800316d 	.word	0x0800316d
 8003168:	08003185 	.word	0x08003185
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	73fb      	strb	r3, [r7, #15]
      break;
 8003170:	e030      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003176:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d025      	beq.n	80031ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003182:	e022      	b.n	80031ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800318c:	d11f      	bne.n	80031ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003192:	e01c      	b.n	80031ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b02      	cmp	r3, #2
 8003198:	d903      	bls.n	80031a2 <DMA_CheckFifoParam+0xb6>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b03      	cmp	r3, #3
 800319e:	d003      	beq.n	80031a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031a0:	e018      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
      break;
 80031a6:	e015      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00e      	beq.n	80031d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      break;
 80031b8:	e00b      	b.n	80031d2 <DMA_CheckFifoParam+0xe6>
      break;
 80031ba:	bf00      	nop
 80031bc:	e00a      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;
 80031be:	bf00      	nop
 80031c0:	e008      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;
 80031c2:	bf00      	nop
 80031c4:	e006      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;
 80031c6:	bf00      	nop
 80031c8:	e004      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;
 80031ca:	bf00      	nop
 80031cc:	e002      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80031ce:	bf00      	nop
 80031d0:	e000      	b.n	80031d4 <DMA_CheckFifoParam+0xe8>
      break;
 80031d2:	bf00      	nop
    }
  } 
  
  return status; 
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop

080031e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b089      	sub	sp, #36	@ 0x24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031fa:	2300      	movs	r3, #0
 80031fc:	61fb      	str	r3, [r7, #28]
 80031fe:	e16b      	b.n	80034d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003200:	2201      	movs	r2, #1
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	4013      	ands	r3, r2
 8003212:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	429a      	cmp	r2, r3
 800321a:	f040 815a 	bne.w	80034d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 0303 	and.w	r3, r3, #3
 8003226:	2b01      	cmp	r3, #1
 8003228:	d005      	beq.n	8003236 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003232:	2b02      	cmp	r3, #2
 8003234:	d130      	bne.n	8003298 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	2203      	movs	r2, #3
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	4313      	orrs	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800326c:	2201      	movs	r2, #1
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43db      	mvns	r3, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4013      	ands	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 0201 	and.w	r2, r3, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4313      	orrs	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	d017      	beq.n	80032d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	2203      	movs	r2, #3
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d123      	bne.n	8003328 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	08da      	lsrs	r2, r3, #3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3208      	adds	r2, #8
 80032e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	220f      	movs	r2, #15
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	08da      	lsrs	r2, r3, #3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3208      	adds	r2, #8
 8003322:	69b9      	ldr	r1, [r7, #24]
 8003324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	2203      	movs	r2, #3
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 0203 	and.w	r2, r3, #3
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 80b4 	beq.w	80034d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	4b60      	ldr	r3, [pc, #384]	@ (80034f0 <HAL_GPIO_Init+0x30c>)
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	4a5f      	ldr	r2, [pc, #380]	@ (80034f0 <HAL_GPIO_Init+0x30c>)
 8003374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003378:	6453      	str	r3, [r2, #68]	@ 0x44
 800337a:	4b5d      	ldr	r3, [pc, #372]	@ (80034f0 <HAL_GPIO_Init+0x30c>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003382:	60fb      	str	r3, [r7, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003386:	4a5b      	ldr	r2, [pc, #364]	@ (80034f4 <HAL_GPIO_Init+0x310>)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	3302      	adds	r3, #2
 800338e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003392:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	220f      	movs	r2, #15
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	43db      	mvns	r3, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4013      	ands	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a52      	ldr	r2, [pc, #328]	@ (80034f8 <HAL_GPIO_Init+0x314>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d02b      	beq.n	800340a <HAL_GPIO_Init+0x226>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a51      	ldr	r2, [pc, #324]	@ (80034fc <HAL_GPIO_Init+0x318>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d025      	beq.n	8003406 <HAL_GPIO_Init+0x222>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a50      	ldr	r2, [pc, #320]	@ (8003500 <HAL_GPIO_Init+0x31c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d01f      	beq.n	8003402 <HAL_GPIO_Init+0x21e>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a4f      	ldr	r2, [pc, #316]	@ (8003504 <HAL_GPIO_Init+0x320>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d019      	beq.n	80033fe <HAL_GPIO_Init+0x21a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a4e      	ldr	r2, [pc, #312]	@ (8003508 <HAL_GPIO_Init+0x324>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d013      	beq.n	80033fa <HAL_GPIO_Init+0x216>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a4d      	ldr	r2, [pc, #308]	@ (800350c <HAL_GPIO_Init+0x328>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d00d      	beq.n	80033f6 <HAL_GPIO_Init+0x212>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a4c      	ldr	r2, [pc, #304]	@ (8003510 <HAL_GPIO_Init+0x32c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d007      	beq.n	80033f2 <HAL_GPIO_Init+0x20e>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a4b      	ldr	r2, [pc, #300]	@ (8003514 <HAL_GPIO_Init+0x330>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d101      	bne.n	80033ee <HAL_GPIO_Init+0x20a>
 80033ea:	2307      	movs	r3, #7
 80033ec:	e00e      	b.n	800340c <HAL_GPIO_Init+0x228>
 80033ee:	2308      	movs	r3, #8
 80033f0:	e00c      	b.n	800340c <HAL_GPIO_Init+0x228>
 80033f2:	2306      	movs	r3, #6
 80033f4:	e00a      	b.n	800340c <HAL_GPIO_Init+0x228>
 80033f6:	2305      	movs	r3, #5
 80033f8:	e008      	b.n	800340c <HAL_GPIO_Init+0x228>
 80033fa:	2304      	movs	r3, #4
 80033fc:	e006      	b.n	800340c <HAL_GPIO_Init+0x228>
 80033fe:	2303      	movs	r3, #3
 8003400:	e004      	b.n	800340c <HAL_GPIO_Init+0x228>
 8003402:	2302      	movs	r3, #2
 8003404:	e002      	b.n	800340c <HAL_GPIO_Init+0x228>
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <HAL_GPIO_Init+0x228>
 800340a:	2300      	movs	r3, #0
 800340c:	69fa      	ldr	r2, [r7, #28]
 800340e:	f002 0203 	and.w	r2, r2, #3
 8003412:	0092      	lsls	r2, r2, #2
 8003414:	4093      	lsls	r3, r2
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800341c:	4935      	ldr	r1, [pc, #212]	@ (80034f4 <HAL_GPIO_Init+0x310>)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	089b      	lsrs	r3, r3, #2
 8003422:	3302      	adds	r3, #2
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800342a:	4b3b      	ldr	r3, [pc, #236]	@ (8003518 <HAL_GPIO_Init+0x334>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800344e:	4a32      	ldr	r2, [pc, #200]	@ (8003518 <HAL_GPIO_Init+0x334>)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003454:	4b30      	ldr	r3, [pc, #192]	@ (8003518 <HAL_GPIO_Init+0x334>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003478:	4a27      	ldr	r2, [pc, #156]	@ (8003518 <HAL_GPIO_Init+0x334>)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800347e:	4b26      	ldr	r3, [pc, #152]	@ (8003518 <HAL_GPIO_Init+0x334>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003518 <HAL_GPIO_Init+0x334>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003518 <HAL_GPIO_Init+0x334>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034cc:	4a12      	ldr	r2, [pc, #72]	@ (8003518 <HAL_GPIO_Init+0x334>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	3301      	adds	r3, #1
 80034d6:	61fb      	str	r3, [r7, #28]
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	f67f ae90 	bls.w	8003200 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3724      	adds	r7, #36	@ 0x24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40013800 	.word	0x40013800
 80034f8:	40020000 	.word	0x40020000
 80034fc:	40020400 	.word	0x40020400
 8003500:	40020800 	.word	0x40020800
 8003504:	40020c00 	.word	0x40020c00
 8003508:	40021000 	.word	0x40021000
 800350c:	40021400 	.word	0x40021400
 8003510:	40021800 	.word	0x40021800
 8003514:	40021c00 	.word	0x40021c00
 8003518:	40013c00 	.word	0x40013c00

0800351c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800351c:	b480      	push	{r7}
 800351e:	b087      	sub	sp, #28
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	e0cd      	b.n	80036d4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003538:	2201      	movs	r2, #1
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	4013      	ands	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	429a      	cmp	r2, r3
 8003550:	f040 80bd 	bne.w	80036ce <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003554:	4a65      	ldr	r2, [pc, #404]	@ (80036ec <HAL_GPIO_DeInit+0x1d0>)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	089b      	lsrs	r3, r3, #2
 800355a:	3302      	adds	r3, #2
 800355c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003560:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	220f      	movs	r2, #15
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	4013      	ands	r3, r2
 8003574:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a5d      	ldr	r2, [pc, #372]	@ (80036f0 <HAL_GPIO_DeInit+0x1d4>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d02b      	beq.n	80035d6 <HAL_GPIO_DeInit+0xba>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a5c      	ldr	r2, [pc, #368]	@ (80036f4 <HAL_GPIO_DeInit+0x1d8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d025      	beq.n	80035d2 <HAL_GPIO_DeInit+0xb6>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a5b      	ldr	r2, [pc, #364]	@ (80036f8 <HAL_GPIO_DeInit+0x1dc>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d01f      	beq.n	80035ce <HAL_GPIO_DeInit+0xb2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a5a      	ldr	r2, [pc, #360]	@ (80036fc <HAL_GPIO_DeInit+0x1e0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d019      	beq.n	80035ca <HAL_GPIO_DeInit+0xae>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a59      	ldr	r2, [pc, #356]	@ (8003700 <HAL_GPIO_DeInit+0x1e4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d013      	beq.n	80035c6 <HAL_GPIO_DeInit+0xaa>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a58      	ldr	r2, [pc, #352]	@ (8003704 <HAL_GPIO_DeInit+0x1e8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00d      	beq.n	80035c2 <HAL_GPIO_DeInit+0xa6>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a57      	ldr	r2, [pc, #348]	@ (8003708 <HAL_GPIO_DeInit+0x1ec>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <HAL_GPIO_DeInit+0xa2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a56      	ldr	r2, [pc, #344]	@ (800370c <HAL_GPIO_DeInit+0x1f0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d101      	bne.n	80035ba <HAL_GPIO_DeInit+0x9e>
 80035b6:	2307      	movs	r3, #7
 80035b8:	e00e      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035ba:	2308      	movs	r3, #8
 80035bc:	e00c      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035be:	2306      	movs	r3, #6
 80035c0:	e00a      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035c2:	2305      	movs	r3, #5
 80035c4:	e008      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035c6:	2304      	movs	r3, #4
 80035c8:	e006      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035ca:	2303      	movs	r3, #3
 80035cc:	e004      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035ce:	2302      	movs	r3, #2
 80035d0:	e002      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <HAL_GPIO_DeInit+0xbc>
 80035d6:	2300      	movs	r3, #0
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	f002 0203 	and.w	r2, r2, #3
 80035de:	0092      	lsls	r2, r2, #2
 80035e0:	4093      	lsls	r3, r2
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d132      	bne.n	800364e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80035e8:	4b49      	ldr	r3, [pc, #292]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	43db      	mvns	r3, r3
 80035f0:	4947      	ldr	r1, [pc, #284]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80035f6:	4b46      	ldr	r3, [pc, #280]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	43db      	mvns	r3, r3
 80035fe:	4944      	ldr	r1, [pc, #272]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 8003600:	4013      	ands	r3, r2
 8003602:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003604:	4b42      	ldr	r3, [pc, #264]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	43db      	mvns	r3, r3
 800360c:	4940      	ldr	r1, [pc, #256]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 800360e:	4013      	ands	r3, r2
 8003610:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003612:	4b3f      	ldr	r3, [pc, #252]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	43db      	mvns	r3, r3
 800361a:	493d      	ldr	r1, [pc, #244]	@ (8003710 <HAL_GPIO_DeInit+0x1f4>)
 800361c:	4013      	ands	r3, r2
 800361e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	220f      	movs	r2, #15
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003630:	4a2e      	ldr	r2, [pc, #184]	@ (80036ec <HAL_GPIO_DeInit+0x1d0>)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	089b      	lsrs	r3, r3, #2
 8003636:	3302      	adds	r3, #2
 8003638:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	43da      	mvns	r2, r3
 8003640:	482a      	ldr	r0, [pc, #168]	@ (80036ec <HAL_GPIO_DeInit+0x1d0>)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	400a      	ands	r2, r1
 8003648:	3302      	adds	r3, #2
 800364a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	2103      	movs	r1, #3
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	401a      	ands	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	08da      	lsrs	r2, r3, #3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3208      	adds	r2, #8
 800366c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	220f      	movs	r2, #15
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43db      	mvns	r3, r3
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	08d2      	lsrs	r2, r2, #3
 8003684:	4019      	ands	r1, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3208      	adds	r2, #8
 800368a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	2103      	movs	r1, #3
 8003698:	fa01 f303 	lsl.w	r3, r1, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	401a      	ands	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	2101      	movs	r1, #1
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	43db      	mvns	r3, r3
 80036b2:	401a      	ands	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	2103      	movs	r1, #3
 80036c2:	fa01 f303 	lsl.w	r3, r1, r3
 80036c6:	43db      	mvns	r3, r3
 80036c8:	401a      	ands	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	3301      	adds	r3, #1
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2b0f      	cmp	r3, #15
 80036d8:	f67f af2e 	bls.w	8003538 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	371c      	adds	r7, #28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40013800 	.word	0x40013800
 80036f0:	40020000 	.word	0x40020000
 80036f4:	40020400 	.word	0x40020400
 80036f8:	40020800 	.word	0x40020800
 80036fc:	40020c00 	.word	0x40020c00
 8003700:	40021000 	.word	0x40021000
 8003704:	40021400 	.word	0x40021400
 8003708:	40021800 	.word	0x40021800
 800370c:	40021c00 	.word	0x40021c00
 8003710:	40013c00 	.word	0x40013c00

08003714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	460b      	mov	r3, r1
 800371e:	807b      	strh	r3, [r7, #2]
 8003720:	4613      	mov	r3, r2
 8003722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003724:	787b      	ldrb	r3, [r7, #1]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800372a:	887a      	ldrh	r2, [r7, #2]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003730:	e003      	b.n	800373a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003732:	887b      	ldrh	r3, [r7, #2]
 8003734:	041a      	lsls	r2, r3, #16
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	619a      	str	r2, [r3, #24]
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e12b      	b.n	80039b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d106      	bne.n	8003774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7fe fd46 	bl	8002200 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2224      	movs	r2, #36	@ 0x24
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800379a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037ac:	f003 fe98 	bl	80074e0 <HAL_RCC_GetPCLK1Freq>
 80037b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	4a81      	ldr	r2, [pc, #516]	@ (80039bc <HAL_I2C_Init+0x274>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d807      	bhi.n	80037cc <HAL_I2C_Init+0x84>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4a80      	ldr	r2, [pc, #512]	@ (80039c0 <HAL_I2C_Init+0x278>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	bf94      	ite	ls
 80037c4:	2301      	movls	r3, #1
 80037c6:	2300      	movhi	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	e006      	b.n	80037da <HAL_I2C_Init+0x92>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4a7d      	ldr	r2, [pc, #500]	@ (80039c4 <HAL_I2C_Init+0x27c>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	bf94      	ite	ls
 80037d4:	2301      	movls	r3, #1
 80037d6:	2300      	movhi	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e0e7      	b.n	80039b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a78      	ldr	r2, [pc, #480]	@ (80039c8 <HAL_I2C_Init+0x280>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	0c9b      	lsrs	r3, r3, #18
 80037ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	430a      	orrs	r2, r1
 8003800:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	4a6a      	ldr	r2, [pc, #424]	@ (80039bc <HAL_I2C_Init+0x274>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d802      	bhi.n	800381c <HAL_I2C_Init+0xd4>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	3301      	adds	r3, #1
 800381a:	e009      	b.n	8003830 <HAL_I2C_Init+0xe8>
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003822:	fb02 f303 	mul.w	r3, r2, r3
 8003826:	4a69      	ldr	r2, [pc, #420]	@ (80039cc <HAL_I2C_Init+0x284>)
 8003828:	fba2 2303 	umull	r2, r3, r2, r3
 800382c:	099b      	lsrs	r3, r3, #6
 800382e:	3301      	adds	r3, #1
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	6812      	ldr	r2, [r2, #0]
 8003834:	430b      	orrs	r3, r1
 8003836:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003842:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	495c      	ldr	r1, [pc, #368]	@ (80039bc <HAL_I2C_Init+0x274>)
 800384c:	428b      	cmp	r3, r1
 800384e:	d819      	bhi.n	8003884 <HAL_I2C_Init+0x13c>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1e59      	subs	r1, r3, #1
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	fbb1 f3f3 	udiv	r3, r1, r3
 800385e:	1c59      	adds	r1, r3, #1
 8003860:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003864:	400b      	ands	r3, r1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00a      	beq.n	8003880 <HAL_I2C_Init+0x138>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	1e59      	subs	r1, r3, #1
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	fbb1 f3f3 	udiv	r3, r1, r3
 8003878:	3301      	adds	r3, #1
 800387a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387e:	e051      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003880:	2304      	movs	r3, #4
 8003882:	e04f      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d111      	bne.n	80038b0 <HAL_I2C_Init+0x168>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1e58      	subs	r0, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6859      	ldr	r1, [r3, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	440b      	add	r3, r1
 800389a:	fbb0 f3f3 	udiv	r3, r0, r3
 800389e:	3301      	adds	r3, #1
 80038a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	e012      	b.n	80038d6 <HAL_I2C_Init+0x18e>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1e58      	subs	r0, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6859      	ldr	r1, [r3, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	0099      	lsls	r1, r3, #2
 80038c0:	440b      	add	r3, r1
 80038c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038c6:	3301      	adds	r3, #1
 80038c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	bf0c      	ite	eq
 80038d0:	2301      	moveq	r3, #1
 80038d2:	2300      	movne	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Init+0x196>
 80038da:	2301      	movs	r3, #1
 80038dc:	e022      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10e      	bne.n	8003904 <HAL_I2C_Init+0x1bc>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1e58      	subs	r0, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6859      	ldr	r1, [r3, #4]
 80038ee:	460b      	mov	r3, r1
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	440b      	add	r3, r1
 80038f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80038f8:	3301      	adds	r3, #1
 80038fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003902:	e00f      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	1e58      	subs	r0, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6859      	ldr	r1, [r3, #4]
 800390c:	460b      	mov	r3, r1
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	0099      	lsls	r1, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	fbb0 f3f3 	udiv	r3, r0, r3
 800391a:	3301      	adds	r3, #1
 800391c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003920:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	6809      	ldr	r1, [r1, #0]
 8003928:	4313      	orrs	r3, r2
 800392a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69da      	ldr	r2, [r3, #28]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003952:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	6911      	ldr	r1, [r2, #16]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68d2      	ldr	r2, [r2, #12]
 800395e:	4311      	orrs	r1, r2
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	430b      	orrs	r3, r1
 8003966:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695a      	ldr	r2, [r3, #20]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	430a      	orrs	r2, r1
 8003982:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f042 0201 	orr.w	r2, r2, #1
 8003992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2220      	movs	r2, #32
 800399e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	000186a0 	.word	0x000186a0
 80039c0:	001e847f 	.word	0x001e847f
 80039c4:	003d08ff 	.word	0x003d08ff
 80039c8:	431bde83 	.word	0x431bde83
 80039cc:	10624dd3 	.word	0x10624dd3

080039d0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e021      	b.n	8003a26 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2224      	movs	r2, #36	@ 0x24
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0201 	bic.w	r2, r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7fe fc48 	bl	8002290 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b088      	sub	sp, #32
 8003a34:	af02      	add	r7, sp, #8
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	4608      	mov	r0, r1
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	817b      	strh	r3, [r7, #10]
 8003a42:	460b      	mov	r3, r1
 8003a44:	813b      	strh	r3, [r7, #8]
 8003a46:	4613      	mov	r3, r2
 8003a48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a4a:	f7fe fe4b 	bl	80026e4 <HAL_GetTick>
 8003a4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b20      	cmp	r3, #32
 8003a5a:	f040 80d9 	bne.w	8003c10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	2319      	movs	r3, #25
 8003a64:	2201      	movs	r2, #1
 8003a66:	496d      	ldr	r1, [pc, #436]	@ (8003c1c <HAL_I2C_Mem_Write+0x1ec>)
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fc99 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a74:	2302      	movs	r3, #2
 8003a76:	e0cc      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d101      	bne.n	8003a86 <HAL_I2C_Mem_Write+0x56>
 8003a82:	2302      	movs	r3, #2
 8003a84:	e0c5      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d007      	beq.n	8003aac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2221      	movs	r2, #33	@ 0x21
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2240      	movs	r2, #64	@ 0x40
 8003ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a3a      	ldr	r2, [r7, #32]
 8003ad6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4a4d      	ldr	r2, [pc, #308]	@ (8003c20 <HAL_I2C_Mem_Write+0x1f0>)
 8003aec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003aee:	88f8      	ldrh	r0, [r7, #6]
 8003af0:	893a      	ldrh	r2, [r7, #8]
 8003af2:	8979      	ldrh	r1, [r7, #10]
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	4603      	mov	r3, r0
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fad0 	bl	80040a4 <I2C_RequestMemoryWrite>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d052      	beq.n	8003bb0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e081      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 fd5e 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00d      	beq.n	8003b3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d107      	bne.n	8003b36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e06b      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3e:	781a      	ldrb	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d11b      	bne.n	8003bb0 <HAL_I2C_Mem_Write+0x180>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d017      	beq.n	8003bb0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	781a      	ldrb	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1aa      	bne.n	8003b0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fd51 	bl	8004664 <I2C_WaitOnBTFFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00d      	beq.n	8003be4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d107      	bne.n	8003be0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bde:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e016      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	e000      	b.n	8003c12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c10:	2302      	movs	r3, #2
  }
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	00100002 	.word	0x00100002
 8003c20:	ffff0000 	.word	0xffff0000

08003c24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	@ 0x30
 8003c28:	af02      	add	r7, sp, #8
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	4611      	mov	r1, r2
 8003c30:	461a      	mov	r2, r3
 8003c32:	4603      	mov	r3, r0
 8003c34:	817b      	strh	r3, [r7, #10]
 8003c36:	460b      	mov	r3, r1
 8003c38:	813b      	strh	r3, [r7, #8]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c3e:	f7fe fd51 	bl	80026e4 <HAL_GetTick>
 8003c42:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b20      	cmp	r3, #32
 8003c4e:	f040 8214 	bne.w	800407a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	2319      	movs	r3, #25
 8003c58:	2201      	movs	r2, #1
 8003c5a:	497b      	ldr	r1, [pc, #492]	@ (8003e48 <HAL_I2C_Mem_Read+0x224>)
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 fb9f 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e207      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d101      	bne.n	8003c7a <HAL_I2C_Mem_Read+0x56>
 8003c76:	2302      	movs	r3, #2
 8003c78:	e200      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d007      	beq.n	8003ca0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2222      	movs	r2, #34	@ 0x22
 8003cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2240      	movs	r2, #64	@ 0x40
 8003cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4a5b      	ldr	r2, [pc, #364]	@ (8003e4c <HAL_I2C_Mem_Read+0x228>)
 8003ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ce2:	88f8      	ldrh	r0, [r7, #6]
 8003ce4:	893a      	ldrh	r2, [r7, #8]
 8003ce6:	8979      	ldrh	r1, [r7, #10]
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	9301      	str	r3, [sp, #4]
 8003cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fa6c 	bl	80041d0 <I2C_RequestMemoryRead>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e1bc      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d113      	bne.n	8003d32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	623b      	str	r3, [r7, #32]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	623b      	str	r3, [r7, #32]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	623b      	str	r3, [r7, #32]
 8003d1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	e190      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d11b      	bne.n	8003d72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	61fb      	str	r3, [r7, #28]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	61fb      	str	r3, [r7, #28]
 8003d5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	e170      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d11b      	bne.n	8003db2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61bb      	str	r3, [r7, #24]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	61bb      	str	r3, [r7, #24]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	61bb      	str	r3, [r7, #24]
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	e150      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db2:	2300      	movs	r3, #0
 8003db4:	617b      	str	r3, [r7, #20]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003dc8:	e144      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dce:	2b03      	cmp	r3, #3
 8003dd0:	f200 80f1 	bhi.w	8003fb6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d123      	bne.n	8003e24 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dde:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 fc87 	bl	80046f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e145      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e22:	e117      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d14e      	bne.n	8003eca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e32:	2200      	movs	r2, #0
 8003e34:	4906      	ldr	r1, [pc, #24]	@ (8003e50 <HAL_I2C_Mem_Read+0x22c>)
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 fab2 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d008      	beq.n	8003e54 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e11a      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
 8003e46:	bf00      	nop
 8003e48:	00100002 	.word	0x00100002
 8003e4c:	ffff0000 	.word	0xffff0000
 8003e50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ec8:	e0c4      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	496c      	ldr	r1, [pc, #432]	@ (8004084 <HAL_I2C_Mem_Read+0x460>)
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 fa63 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e0cb      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691a      	ldr	r2, [r3, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f10:	3b01      	subs	r3, #1
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	4955      	ldr	r1, [pc, #340]	@ (8004084 <HAL_I2C_Mem_Read+0x460>)
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 fa35 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e09d      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003fb4:	e04e      	b.n	8004054 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 fb9a 	bl	80046f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e058      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	2b04      	cmp	r3, #4
 8004008:	d124      	bne.n	8004054 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400e:	2b03      	cmp	r3, #3
 8004010:	d107      	bne.n	8004022 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004020:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403e:	3b01      	subs	r3, #1
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404a:	b29b      	uxth	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004058:	2b00      	cmp	r3, #0
 800405a:	f47f aeb6 	bne.w	8003dca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2220      	movs	r2, #32
 8004062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e000      	b.n	800407c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800407a:	2302      	movs	r3, #2
  }
}
 800407c:	4618      	mov	r0, r3
 800407e:	3728      	adds	r7, #40	@ 0x28
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	00010004 	.word	0x00010004

08004088 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004096:	b2db      	uxtb	r3, r3
}
 8004098:	4618      	mov	r0, r3
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	4608      	mov	r0, r1
 80040ae:	4611      	mov	r1, r2
 80040b0:	461a      	mov	r2, r3
 80040b2:	4603      	mov	r3, r0
 80040b4:	817b      	strh	r3, [r7, #10]
 80040b6:	460b      	mov	r3, r1
 80040b8:	813b      	strh	r3, [r7, #8]
 80040ba:	4613      	mov	r3, r2
 80040bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f960 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00d      	beq.n	8004102 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f4:	d103      	bne.n	80040fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e05f      	b.n	80041c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004102:	897b      	ldrh	r3, [r7, #10]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004110:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	6a3a      	ldr	r2, [r7, #32]
 8004116:	492d      	ldr	r1, [pc, #180]	@ (80041cc <I2C_RequestMemoryWrite+0x128>)
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 f9bb 	bl	8004494 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e04c      	b.n	80041c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800413e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004140:	6a39      	ldr	r1, [r7, #32]
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fa46 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00d      	beq.n	800416a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	2b04      	cmp	r3, #4
 8004154:	d107      	bne.n	8004166 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004164:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e02b      	b.n	80041c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d105      	bne.n	800417c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004170:	893b      	ldrh	r3, [r7, #8]
 8004172:	b2da      	uxtb	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	611a      	str	r2, [r3, #16]
 800417a:	e021      	b.n	80041c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800417c:	893b      	ldrh	r3, [r7, #8]
 800417e:	0a1b      	lsrs	r3, r3, #8
 8004180:	b29b      	uxth	r3, r3
 8004182:	b2da      	uxtb	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800418a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800418c:	6a39      	ldr	r1, [r7, #32]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 fa20 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00d      	beq.n	80041b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d107      	bne.n	80041b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e005      	b.n	80041c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041b6:	893b      	ldrh	r3, [r7, #8]
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	00010002 	.word	0x00010002

080041d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af02      	add	r7, sp, #8
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	4608      	mov	r0, r1
 80041da:	4611      	mov	r1, r2
 80041dc:	461a      	mov	r2, r3
 80041de:	4603      	mov	r3, r0
 80041e0:	817b      	strh	r3, [r7, #10]
 80041e2:	460b      	mov	r3, r1
 80041e4:	813b      	strh	r3, [r7, #8]
 80041e6:	4613      	mov	r3, r2
 80041e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004208:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	2200      	movs	r2, #0
 8004212:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 f8c2 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00d      	beq.n	800423e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004230:	d103      	bne.n	800423a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004238:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0aa      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423e:	897b      	ldrh	r3, [r7, #10]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800424c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	6a3a      	ldr	r2, [r7, #32]
 8004252:	4952      	ldr	r1, [pc, #328]	@ (800439c <I2C_RequestMemoryRead+0x1cc>)
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 f91d 	bl	8004494 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e097      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	617b      	str	r3, [r7, #20]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427c:	6a39      	ldr	r1, [r7, #32]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f9a8 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00d      	beq.n	80042a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	2b04      	cmp	r3, #4
 8004290:	d107      	bne.n	80042a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e076      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042a6:	88fb      	ldrh	r3, [r7, #6]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d105      	bne.n	80042b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042ac:	893b      	ldrh	r3, [r7, #8]
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	611a      	str	r2, [r3, #16]
 80042b6:	e021      	b.n	80042fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042b8:	893b      	ldrh	r3, [r7, #8]
 80042ba:	0a1b      	lsrs	r3, r3, #8
 80042bc:	b29b      	uxth	r3, r3
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c8:	6a39      	ldr	r1, [r7, #32]
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 f982 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00d      	beq.n	80042f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d107      	bne.n	80042ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e050      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042f2:	893b      	ldrh	r3, [r7, #8]
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042fe:	6a39      	ldr	r1, [r7, #32]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f967 	bl	80045d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00d      	beq.n	8004328 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004310:	2b04      	cmp	r3, #4
 8004312:	d107      	bne.n	8004324 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004322:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e035      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004336:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	2200      	movs	r2, #0
 8004340:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 f82b 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00d      	beq.n	800436c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800435a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800435e:	d103      	bne.n	8004368 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e013      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800436c:	897b      	ldrh	r3, [r7, #10]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f043 0301 	orr.w	r3, r3, #1
 8004374:	b2da      	uxtb	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	6a3a      	ldr	r2, [r7, #32]
 8004380:	4906      	ldr	r1, [pc, #24]	@ (800439c <I2C_RequestMemoryRead+0x1cc>)
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f886 	bl	8004494 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	00010002 	.word	0x00010002

080043a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	4613      	mov	r3, r2
 80043ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043b0:	e048      	b.n	8004444 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b8:	d044      	beq.n	8004444 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ba:	f7fe f993 	bl	80026e4 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d302      	bcc.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d139      	bne.n	8004444 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	0c1b      	lsrs	r3, r3, #16
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d10d      	bne.n	80043f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	43da      	mvns	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	4013      	ands	r3, r2
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	bf0c      	ite	eq
 80043ec:	2301      	moveq	r3, #1
 80043ee:	2300      	movne	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	461a      	mov	r2, r3
 80043f4:	e00c      	b.n	8004410 <I2C_WaitOnFlagUntilTimeout+0x70>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	43da      	mvns	r2, r3
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	4013      	ands	r3, r2
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	bf0c      	ite	eq
 8004408:	2301      	moveq	r3, #1
 800440a:	2300      	movne	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	461a      	mov	r2, r3
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	429a      	cmp	r2, r3
 8004414:	d116      	bne.n	8004444 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004430:	f043 0220 	orr.w	r2, r3, #32
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e023      	b.n	800448c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	0c1b      	lsrs	r3, r3, #16
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	d10d      	bne.n	800446a <I2C_WaitOnFlagUntilTimeout+0xca>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	43da      	mvns	r2, r3
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	4013      	ands	r3, r2
 800445a:	b29b      	uxth	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	bf0c      	ite	eq
 8004460:	2301      	moveq	r3, #1
 8004462:	2300      	movne	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	461a      	mov	r2, r3
 8004468:	e00c      	b.n	8004484 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	43da      	mvns	r2, r3
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	4013      	ands	r3, r2
 8004476:	b29b      	uxth	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	bf0c      	ite	eq
 800447c:	2301      	moveq	r3, #1
 800447e:	2300      	movne	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	461a      	mov	r2, r3
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	429a      	cmp	r2, r3
 8004488:	d093      	beq.n	80043b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044a2:	e071      	b.n	8004588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b2:	d123      	bne.n	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	f043 0204 	orr.w	r2, r3, #4
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e067      	b.n	80045cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004502:	d041      	beq.n	8004588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004504:	f7fe f8ee 	bl	80026e4 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	429a      	cmp	r2, r3
 8004512:	d302      	bcc.n	800451a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d136      	bne.n	8004588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	d10c      	bne.n	800453e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	43da      	mvns	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	bf14      	ite	ne
 8004536:	2301      	movne	r3, #1
 8004538:	2300      	moveq	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	e00b      	b.n	8004556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	43da      	mvns	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4013      	ands	r3, r2
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf14      	ite	ne
 8004550:	2301      	movne	r3, #1
 8004552:	2300      	moveq	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d016      	beq.n	8004588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	f043 0220 	orr.w	r2, r3, #32
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e021      	b.n	80045cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	0c1b      	lsrs	r3, r3, #16
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b01      	cmp	r3, #1
 8004590:	d10c      	bne.n	80045ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	43da      	mvns	r2, r3
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	4013      	ands	r3, r2
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	bf14      	ite	ne
 80045a4:	2301      	movne	r3, #1
 80045a6:	2300      	moveq	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	e00b      	b.n	80045c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	43da      	mvns	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4013      	ands	r3, r2
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	bf14      	ite	ne
 80045be:	2301      	movne	r3, #1
 80045c0:	2300      	moveq	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f47f af6d 	bne.w	80044a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e0:	e034      	b.n	800464c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f8e3 	bl	80047ae <I2C_IsAcknowledgeFailed>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e034      	b.n	800465c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f8:	d028      	beq.n	800464c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fa:	f7fe f873 	bl	80026e4 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	429a      	cmp	r2, r3
 8004608:	d302      	bcc.n	8004610 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d11d      	bne.n	800464c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461a:	2b80      	cmp	r3, #128	@ 0x80
 800461c:	d016      	beq.n	800464c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2220      	movs	r2, #32
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004638:	f043 0220 	orr.w	r2, r3, #32
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e007      	b.n	800465c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d1c3      	bne.n	80045e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004670:	e034      	b.n	80046dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 f89b 	bl	80047ae <I2C_IsAcknowledgeFailed>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e034      	b.n	80046ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004688:	d028      	beq.n	80046dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468a:	f7fe f82b 	bl	80026e4 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	429a      	cmp	r2, r3
 8004698:	d302      	bcc.n	80046a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d11d      	bne.n	80046dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	f003 0304 	and.w	r3, r3, #4
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d016      	beq.n	80046dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	f043 0220 	orr.w	r2, r3, #32
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e007      	b.n	80046ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	f003 0304 	and.w	r3, r3, #4
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d1c3      	bne.n	8004672 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004700:	e049      	b.n	8004796 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	f003 0310 	and.w	r3, r3, #16
 800470c:	2b10      	cmp	r3, #16
 800470e:	d119      	bne.n	8004744 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0210 	mvn.w	r2, #16
 8004718:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e030      	b.n	80047a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004744:	f7fd ffce 	bl	80026e4 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	429a      	cmp	r2, r3
 8004752:	d302      	bcc.n	800475a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d11d      	bne.n	8004796 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004764:	2b40      	cmp	r3, #64	@ 0x40
 8004766:	d016      	beq.n	8004796 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004782:	f043 0220 	orr.w	r2, r3, #32
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e007      	b.n	80047a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a0:	2b40      	cmp	r3, #64	@ 0x40
 80047a2:	d1ae      	bne.n	8004702 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c4:	d11b      	bne.n	80047fe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047ce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ea:	f043 0204 	orr.w	r2, r3, #4
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e128      	b.n	8004a70 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d109      	bne.n	800483e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a90      	ldr	r2, [pc, #576]	@ (8004a78 <HAL_I2S_Init+0x26c>)
 8004836:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f7fd fd4b 	bl	80022d4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2202      	movs	r2, #2
 8004842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004854:	f023 030f 	bic.w	r3, r3, #15
 8004858:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2202      	movs	r2, #2
 8004860:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d060      	beq.n	800492c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d102      	bne.n	8004878 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004872:	2310      	movs	r3, #16
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	e001      	b.n	800487c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004878:	2320      	movs	r3, #32
 800487a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	2b20      	cmp	r3, #32
 8004882:	d802      	bhi.n	800488a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800488a:	2001      	movs	r0, #1
 800488c:	f002 ff4a 	bl	8007724 <HAL_RCCEx_GetPeriphCLKFreq>
 8004890:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800489a:	d125      	bne.n	80048e8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d010      	beq.n	80048c6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80048ae:	4613      	mov	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	461a      	mov	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c0:	3305      	adds	r3, #5
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	e01f      	b.n	8004906 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	461a      	mov	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e2:	3305      	adds	r3, #5
 80048e4:	613b      	str	r3, [r7, #16]
 80048e6:	e00e      	b.n	8004906 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	461a      	mov	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004902:	3305      	adds	r3, #5
 8004904:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	4a5c      	ldr	r2, [pc, #368]	@ (8004a7c <HAL_I2S_Init+0x270>)
 800490a:	fba2 2303 	umull	r2, r3, r2, r3
 800490e:	08db      	lsrs	r3, r3, #3
 8004910:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	085b      	lsrs	r3, r3, #1
 8004922:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	021b      	lsls	r3, r3, #8
 8004928:	61bb      	str	r3, [r7, #24]
 800492a:	e003      	b.n	8004934 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800492c:	2302      	movs	r3, #2
 800492e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d902      	bls.n	8004940 <HAL_I2S_Init+0x134>
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	2bff      	cmp	r3, #255	@ 0xff
 800493e:	d907      	bls.n	8004950 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004944:	f043 0210 	orr.w	r2, r3, #16
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e08f      	b.n	8004a70 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691a      	ldr	r2, [r3, #16]
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	ea42 0103 	orr.w	r1, r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	430a      	orrs	r2, r1
 8004962:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800496e:	f023 030f 	bic.w	r3, r3, #15
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6851      	ldr	r1, [r2, #4]
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6892      	ldr	r2, [r2, #8]
 800497a:	4311      	orrs	r1, r2
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	68d2      	ldr	r2, [r2, #12]
 8004980:	4311      	orrs	r1, r2
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6992      	ldr	r2, [r2, #24]
 8004986:	430a      	orrs	r2, r1
 8004988:	431a      	orrs	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004992:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d161      	bne.n	8004a60 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a38      	ldr	r2, [pc, #224]	@ (8004a80 <HAL_I2S_Init+0x274>)
 80049a0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a37      	ldr	r2, [pc, #220]	@ (8004a84 <HAL_I2S_Init+0x278>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d101      	bne.n	80049b0 <HAL_I2S_Init+0x1a4>
 80049ac:	4b36      	ldr	r3, [pc, #216]	@ (8004a88 <HAL_I2S_Init+0x27c>)
 80049ae:	e001      	b.n	80049b4 <HAL_I2S_Init+0x1a8>
 80049b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	4932      	ldr	r1, [pc, #200]	@ (8004a84 <HAL_I2S_Init+0x278>)
 80049bc:	428a      	cmp	r2, r1
 80049be:	d101      	bne.n	80049c4 <HAL_I2S_Init+0x1b8>
 80049c0:	4a31      	ldr	r2, [pc, #196]	@ (8004a88 <HAL_I2S_Init+0x27c>)
 80049c2:	e001      	b.n	80049c8 <HAL_I2S_Init+0x1bc>
 80049c4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80049c8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80049cc:	f023 030f 	bic.w	r3, r3, #15
 80049d0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004a84 <HAL_I2S_Init+0x278>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d101      	bne.n	80049e0 <HAL_I2S_Init+0x1d4>
 80049dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004a88 <HAL_I2S_Init+0x27c>)
 80049de:	e001      	b.n	80049e4 <HAL_I2S_Init+0x1d8>
 80049e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049e4:	2202      	movs	r2, #2
 80049e6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a25      	ldr	r2, [pc, #148]	@ (8004a84 <HAL_I2S_Init+0x278>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d101      	bne.n	80049f6 <HAL_I2S_Init+0x1ea>
 80049f2:	4b25      	ldr	r3, [pc, #148]	@ (8004a88 <HAL_I2S_Init+0x27c>)
 80049f4:	e001      	b.n	80049fa <HAL_I2S_Init+0x1ee>
 80049f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a06:	d003      	beq.n	8004a10 <HAL_I2S_Init+0x204>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d103      	bne.n	8004a18 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a14:	613b      	str	r3, [r7, #16]
 8004a16:	e001      	b.n	8004a1c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a26:	4313      	orrs	r3, r2
 8004a28:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a30:	4313      	orrs	r3, r2
 8004a32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	897b      	ldrh	r3, [r7, #10]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a48:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004a84 <HAL_I2S_Init+0x278>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d101      	bne.n	8004a58 <HAL_I2S_Init+0x24c>
 8004a54:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <HAL_I2S_Init+0x27c>)
 8004a56:	e001      	b.n	8004a5c <HAL_I2S_Init+0x250>
 8004a58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a5c:	897a      	ldrh	r2, [r7, #10]
 8004a5e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3720      	adds	r7, #32
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	08005121 	.word	0x08005121
 8004a7c:	cccccccd 	.word	0xcccccccd
 8004a80:	080052a9 	.word	0x080052a9
 8004a84:	40003800 	.word	0x40003800
 8004a88:	40003400 	.word	0x40003400

08004a8c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	4613      	mov	r3, r2
 8004a98:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_I2S_Transmit_DMA+0x1a>
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e08a      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d001      	beq.n	8004aba <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	e082      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d101      	bne.n	8004aca <HAL_I2S_Transmit_DMA+0x3e>
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e07a      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x134>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2203      	movs	r2, #3
 8004ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2b03      	cmp	r3, #3
 8004af6:	d002      	beq.n	8004afe <HAL_I2S_Transmit_DMA+0x72>
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2b05      	cmp	r3, #5
 8004afc:	d10a      	bne.n	8004b14 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	005b      	lsls	r3, r3, #1
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004b08:	88fb      	ldrh	r3, [r7, #6]
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b12:	e005      	b.n	8004b20 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	88fa      	ldrh	r2, [r7, #6]
 8004b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b24:	4a28      	ldr	r2, [pc, #160]	@ (8004bc8 <HAL_I2S_Transmit_DMA+0x13c>)
 8004b26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2c:	4a27      	ldr	r2, [pc, #156]	@ (8004bcc <HAL_I2S_Transmit_DMA+0x140>)
 8004b2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b34:	4a26      	ldr	r2, [pc, #152]	@ (8004bd0 <HAL_I2S_Transmit_DMA+0x144>)
 8004b36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004b40:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004b48:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004b50:	f7fe f816 	bl	8002b80 <HAL_DMA_Start_IT>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00f      	beq.n	8004b7a <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5e:	f043 0208 	orr.w	r2, r3, #8
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e022      	b.n	8004bc0 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d107      	bne.n	8004ba0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0202 	orr.w	r2, r2, #2
 8004b9e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d107      	bne.n	8004bbe <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69da      	ldr	r2, [r3, #28]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bbc:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	08004fff 	.word	0x08004fff
 8004bcc:	08004fbd 	.word	0x08004fbd
 8004bd0:	0800501b 	.word	0x0800501b

08004bd4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be8:	d004      	beq.n	8004bf4 <HAL_I2S_DMAStop+0x20>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f040 80d1 	bne.w	8004d96 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00f      	beq.n	8004c1c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7fe f815 	bl	8002c30 <HAL_DMA_Abort>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c10:	f043 0208 	orr.w	r2, r3, #8
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8004c1c:	2364      	movs	r3, #100	@ 0x64
 8004c1e:	2201      	movs	r2, #1
 8004c20:	2102      	movs	r1, #2
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fb06 	bl	8005234 <I2S_WaitFlagStateUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00b      	beq.n	8004c46 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c32:	f043 0201 	orr.w	r2, r3, #1
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8004c46:	2364      	movs	r3, #100	@ 0x64
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2180      	movs	r1, #128	@ 0x80
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 faf1 	bl	8005234 <I2S_WaitFlagStateUntilTimeout>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00b      	beq.n	8004c70 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c5c:	f043 0201 	orr.w	r2, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	69da      	ldr	r2, [r3, #28]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c7e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0202 	bic.w	r2, r2, #2
 8004c9c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	f040 8165 	bne.w	8004f76 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00f      	beq.n	8004cd4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fd ffb9 	bl	8002c30 <HAL_DMA_Abort>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d007      	beq.n	8004cd4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc8:	f043 0208 	orr.w	r2, r3, #8
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a8a      	ldr	r2, [pc, #552]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d101      	bne.n	8004ce2 <HAL_I2S_DMAStop+0x10e>
 8004cde:	4b8a      	ldr	r3, [pc, #552]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004ce0:	e001      	b.n	8004ce6 <HAL_I2S_DMAStop+0x112>
 8004ce2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ce6:	69da      	ldr	r2, [r3, #28]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4985      	ldr	r1, [pc, #532]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004cee:	428b      	cmp	r3, r1
 8004cf0:	d101      	bne.n	8004cf6 <HAL_I2S_DMAStop+0x122>
 8004cf2:	4b85      	ldr	r3, [pc, #532]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004cf4:	e001      	b.n	8004cfa <HAL_I2S_DMAStop+0x126>
 8004cf6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004cfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cfe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8004d00:	2300      	movs	r3, #0
 8004d02:	613b      	str	r3, [r7, #16]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a7e      	ldr	r2, [pc, #504]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d101      	bne.n	8004d12 <HAL_I2S_DMAStop+0x13e>
 8004d0e:	4b7e      	ldr	r3, [pc, #504]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004d10:	e001      	b.n	8004d16 <HAL_I2S_DMAStop+0x142>
 8004d12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a79      	ldr	r2, [pc, #484]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d101      	bne.n	8004d28 <HAL_I2S_DMAStop+0x154>
 8004d24:	4b78      	ldr	r3, [pc, #480]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004d26:	e001      	b.n	8004d2c <HAL_I2S_DMAStop+0x158>
 8004d28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	613b      	str	r3, [r7, #16]
 8004d30:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a73      	ldr	r2, [pc, #460]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d101      	bne.n	8004d40 <HAL_I2S_DMAStop+0x16c>
 8004d3c:	4b72      	ldr	r3, [pc, #456]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004d3e:	e001      	b.n	8004d44 <HAL_I2S_DMAStop+0x170>
 8004d40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	496e      	ldr	r1, [pc, #440]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004d4c:	428b      	cmp	r3, r1
 8004d4e:	d101      	bne.n	8004d54 <HAL_I2S_DMAStop+0x180>
 8004d50:	4b6d      	ldr	r3, [pc, #436]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004d52:	e001      	b.n	8004d58 <HAL_I2S_DMAStop+0x184>
 8004d54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d58:	f022 0201 	bic.w	r2, r2, #1
 8004d5c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10c      	bne.n	8004d80 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8004d7e:	e0fa      	b.n	8004f76 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a5f      	ldr	r2, [pc, #380]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d101      	bne.n	8004d8e <HAL_I2S_DMAStop+0x1ba>
 8004d8a:	4b5f      	ldr	r3, [pc, #380]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004d8c:	e001      	b.n	8004d92 <HAL_I2S_DMAStop+0x1be>
 8004d8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d92:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8004d94:	e0ef      	b.n	8004f76 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d9e:	d005      	beq.n	8004dac <HAL_I2S_DMAStop+0x1d8>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004da8:	f040 80e5 	bne.w	8004f76 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00f      	beq.n	8004dd4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7fd ff39 	bl	8002c30 <HAL_DMA_Abort>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d007      	beq.n	8004dd4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc8:	f043 0208 	orr.w	r2, r3, #8
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b05      	cmp	r3, #5
 8004dde:	f040 809a 	bne.w	8004f16 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00f      	beq.n	8004e0a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7fd ff1e 	bl	8002c30 <HAL_DMA_Abort>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d007      	beq.n	8004e0a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfe:	f043 0208 	orr.w	r2, r3, #8
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8004e0a:	f7fd fc6b 	bl	80026e4 <HAL_GetTick>
 8004e0e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8004e10:	e012      	b.n	8004e38 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8004e12:	f7fd fc67 	bl	80026e4 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b64      	cmp	r3, #100	@ 0x64
 8004e1e:	d90b      	bls.n	8004e38 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e24:	f043 0201 	orr.w	r2, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a31      	ldr	r2, [pc, #196]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d101      	bne.n	8004e46 <HAL_I2S_DMAStop+0x272>
 8004e42:	4b31      	ldr	r3, [pc, #196]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004e44:	e001      	b.n	8004e4a <HAL_I2S_DMAStop+0x276>
 8004e46:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d1de      	bne.n	8004e12 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8004e54:	e012      	b.n	8004e7c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8004e56:	f7fd fc45 	bl	80026e4 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b64      	cmp	r3, #100	@ 0x64
 8004e62:	d90b      	bls.n	8004e7c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e68:	f043 0201 	orr.w	r2, r3, #1
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a20      	ldr	r2, [pc, #128]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d101      	bne.n	8004e8a <HAL_I2S_DMAStop+0x2b6>
 8004e86:	4b20      	ldr	r3, [pc, #128]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004e88:	e001      	b.n	8004e8e <HAL_I2S_DMAStop+0x2ba>
 8004e8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e94:	2b80      	cmp	r3, #128	@ 0x80
 8004e96:	d0de      	beq.n	8004e56 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a19      	ldr	r2, [pc, #100]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d101      	bne.n	8004ea6 <HAL_I2S_DMAStop+0x2d2>
 8004ea2:	4b19      	ldr	r3, [pc, #100]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004ea4:	e001      	b.n	8004eaa <HAL_I2S_DMAStop+0x2d6>
 8004ea6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004eaa:	69da      	ldr	r2, [r3, #28]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4914      	ldr	r1, [pc, #80]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004eb2:	428b      	cmp	r3, r1
 8004eb4:	d101      	bne.n	8004eba <HAL_I2S_DMAStop+0x2e6>
 8004eb6:	4b14      	ldr	r3, [pc, #80]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004eb8:	e001      	b.n	8004ebe <HAL_I2S_DMAStop+0x2ea>
 8004eba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d101      	bne.n	8004ed6 <HAL_I2S_DMAStop+0x302>
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004ed4:	e001      	b.n	8004eda <HAL_I2S_DMAStop+0x306>
 8004ed6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a07      	ldr	r2, [pc, #28]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d101      	bne.n	8004eee <HAL_I2S_DMAStop+0x31a>
 8004eea:	4b07      	ldr	r3, [pc, #28]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004eec:	e001      	b.n	8004ef2 <HAL_I2S_DMAStop+0x31e>
 8004eee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4902      	ldr	r1, [pc, #8]	@ (8004f04 <HAL_I2S_DMAStop+0x330>)
 8004efa:	428b      	cmp	r3, r1
 8004efc:	d106      	bne.n	8004f0c <HAL_I2S_DMAStop+0x338>
 8004efe:	4b02      	ldr	r3, [pc, #8]	@ (8004f08 <HAL_I2S_DMAStop+0x334>)
 8004f00:	e006      	b.n	8004f10 <HAL_I2S_DMAStop+0x33c>
 8004f02:	bf00      	nop
 8004f04:	40003800 	.word	0x40003800
 8004f08:	40003400 	.word	0x40003400
 8004f0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f10:	f022 0202 	bic.w	r2, r2, #2
 8004f14:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f24:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004f26:	2300      	movs	r3, #0
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	60bb      	str	r3, [r7, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	60bb      	str	r3, [r7, #8]
 8004f3a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0201 	bic.w	r2, r2, #1
 8004f4a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f54:	d10c      	bne.n	8004f70 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	77fb      	strb	r3, [r7, #31]
 8004f6e:	e002      	b.n	8004f76 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8004f7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3720      	adds	r7, #32
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
}
 8004f98:	bf00      	nop
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fae:	b2db      	uxtb	r3, r3
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10e      	bne.n	8004ff0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0202 	bic.w	r2, r2, #2
 8004fe0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f7fc fabf 	bl	8001574 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004ff6:	bf00      	nop
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b084      	sub	sp, #16
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f7fc fac3 	bl	8001598 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005012:	bf00      	nop
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b084      	sub	sp, #16
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005026:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0203 	bic.w	r2, r2, #3
 8005036:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005050:	f043 0208 	orr.w	r2, r3, #8
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7fc fc2f 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b082      	sub	sp, #8
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	881a      	ldrh	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507e:	1c9a      	adds	r2, r3, #2
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10e      	bne.n	80050ba <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80050aa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7fc fa5d 	bl	8001574 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b082      	sub	sp, #8
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68da      	ldr	r2, [r3, #12]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	b292      	uxth	r2, r2
 80050d6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050dc:	1c9a      	adds	r2, r3, #2
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10e      	bne.n	8005118 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	685a      	ldr	r2, [r3, #4]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005108:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc fbba 	bl	800188c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005118:	bf00      	nop
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b04      	cmp	r3, #4
 800513a:	d13a      	bne.n	80051b2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d109      	bne.n	800515a <I2S_IRQHandler+0x3a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005150:	2b40      	cmp	r3, #64	@ 0x40
 8005152:	d102      	bne.n	800515a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f7ff ffb4 	bl	80050c2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005160:	2b40      	cmp	r3, #64	@ 0x40
 8005162:	d126      	bne.n	80051b2 <I2S_IRQHandler+0x92>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 0320 	and.w	r3, r3, #32
 800516e:	2b20      	cmp	r3, #32
 8005170:	d11f      	bne.n	80051b2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005180:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005182:	2300      	movs	r3, #0
 8005184:	613b      	str	r3, [r7, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	613b      	str	r3, [r7, #16]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	613b      	str	r3, [r7, #16]
 8005196:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a4:	f043 0202 	orr.w	r2, r3, #2
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7fc fb85 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b03      	cmp	r3, #3
 80051bc:	d136      	bne.n	800522c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d109      	bne.n	80051dc <I2S_IRQHandler+0xbc>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d2:	2b80      	cmp	r3, #128	@ 0x80
 80051d4:	d102      	bne.n	80051dc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f7ff ff45 	bl	8005066 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d122      	bne.n	800522c <I2S_IRQHandler+0x10c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d11b      	bne.n	800522c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005202:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005204:	2300      	movs	r3, #0
 8005206:	60fb      	str	r3, [r7, #12]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	60fb      	str	r3, [r7, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521e:	f043 0204 	orr.w	r2, r3, #4
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fc fb48 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800522c:	bf00      	nop
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	603b      	str	r3, [r7, #0]
 8005240:	4613      	mov	r3, r2
 8005242:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005244:	f7fd fa4e 	bl	80026e4 <HAL_GetTick>
 8005248:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800524a:	e018      	b.n	800527e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005252:	d014      	beq.n	800527e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005254:	f7fd fa46 	bl	80026e4 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	429a      	cmp	r2, r3
 8005262:	d902      	bls.n	800526a <I2S_WaitFlagStateUntilTimeout+0x36>
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d109      	bne.n	800527e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e00f      	b.n	800529e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689a      	ldr	r2, [r3, #8]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4013      	ands	r3, r2
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	429a      	cmp	r2, r3
 800528c:	bf0c      	ite	eq
 800528e:	2301      	moveq	r3, #1
 8005290:	2300      	movne	r3, #0
 8005292:	b2db      	uxtb	r3, r3
 8005294:	461a      	mov	r2, r3
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	429a      	cmp	r2, r3
 800529a:	d1d7      	bne.n	800524c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3718      	adds	r7, #24
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a92      	ldr	r2, [pc, #584]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d101      	bne.n	80052c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80052c2:	4b92      	ldr	r3, [pc, #584]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052c4:	e001      	b.n	80052ca <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80052c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a8b      	ldr	r2, [pc, #556]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d101      	bne.n	80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80052e0:	4b8a      	ldr	r3, [pc, #552]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052e2:	e001      	b.n	80052e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80052e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f4:	d004      	beq.n	8005300 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f040 8099 	bne.w	8005432 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b02      	cmp	r3, #2
 8005308:	d107      	bne.n	800531a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f925 	bl	8005564 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b01      	cmp	r3, #1
 8005322:	d107      	bne.n	8005334 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f9c8 	bl	80056c4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800533a:	2b40      	cmp	r3, #64	@ 0x40
 800533c:	d13a      	bne.n	80053b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	f003 0320 	and.w	r3, r3, #32
 8005344:	2b00      	cmp	r3, #0
 8005346:	d035      	beq.n	80053b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a6e      	ldr	r2, [pc, #440]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d101      	bne.n	8005356 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005352:	4b6e      	ldr	r3, [pc, #440]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005354:	e001      	b.n	800535a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005356:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4969      	ldr	r1, [pc, #420]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005362:	428b      	cmp	r3, r1
 8005364:	d101      	bne.n	800536a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005366:	4b69      	ldr	r3, [pc, #420]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005368:	e001      	b.n	800536e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800536a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800536e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005372:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005382:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005384:	2300      	movs	r3, #0
 8005386:	60fb      	str	r3, [r7, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a6:	f043 0202 	orr.w	r2, r3, #2
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7fc fa84 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f003 0308 	and.w	r3, r3, #8
 80053ba:	2b08      	cmp	r3, #8
 80053bc:	f040 80c3 	bne.w	8005546 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 80bd 	beq.w	8005546 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80053da:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a49      	ldr	r2, [pc, #292]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d101      	bne.n	80053ea <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80053e6:	4b49      	ldr	r3, [pc, #292]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053e8:	e001      	b.n	80053ee <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80053ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4944      	ldr	r1, [pc, #272]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053f6:	428b      	cmp	r3, r1
 80053f8:	d101      	bne.n	80053fe <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80053fa:	4b44      	ldr	r3, [pc, #272]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053fc:	e001      	b.n	8005402 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80053fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005402:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005406:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005408:	2300      	movs	r3, #0
 800540a:	60bb      	str	r3, [r7, #8]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	60bb      	str	r3, [r7, #8]
 8005414:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2201      	movs	r2, #1
 800541a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	f043 0204 	orr.w	r2, r3, #4
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7fc fa46 	bl	80018bc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005430:	e089      	b.n	8005546 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b02      	cmp	r3, #2
 800543a:	d107      	bne.n	800544c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005442:	2b00      	cmp	r3, #0
 8005444:	d002      	beq.n	800544c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f8be 	bl	80055c8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b01      	cmp	r3, #1
 8005454:	d107      	bne.n	8005466 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b00      	cmp	r3, #0
 800545e:	d002      	beq.n	8005466 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f8fd 	bl	8005660 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800546c:	2b40      	cmp	r3, #64	@ 0x40
 800546e:	d12f      	bne.n	80054d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f003 0320 	and.w	r3, r3, #32
 8005476:	2b00      	cmp	r3, #0
 8005478:	d02a      	beq.n	80054d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005488:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a1e      	ldr	r2, [pc, #120]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d101      	bne.n	8005498 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005494:	4b1d      	ldr	r3, [pc, #116]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005496:	e001      	b.n	800549c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005498:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4919      	ldr	r1, [pc, #100]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054a4:	428b      	cmp	r3, r1
 80054a6:	d101      	bne.n	80054ac <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80054a8:	4b18      	ldr	r3, [pc, #96]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054aa:	e001      	b.n	80054b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80054ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054b0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054b4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054c2:	f043 0202 	orr.w	r2, r3, #2
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7fc f9f6 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d136      	bne.n	8005548 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	f003 0320 	and.w	r3, r3, #32
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d031      	beq.n	8005548 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a07      	ldr	r2, [pc, #28]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d101      	bne.n	80054f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80054ee:	4b07      	ldr	r3, [pc, #28]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054f0:	e001      	b.n	80054f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80054f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054f6:	685a      	ldr	r2, [r3, #4]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4902      	ldr	r1, [pc, #8]	@ (8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054fe:	428b      	cmp	r3, r1
 8005500:	d106      	bne.n	8005510 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005502:	4b02      	ldr	r3, [pc, #8]	@ (800550c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005504:	e006      	b.n	8005514 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005506:	bf00      	nop
 8005508:	40003800 	.word	0x40003800
 800550c:	40003400 	.word	0x40003400
 8005510:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005514:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005518:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005528:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005536:	f043 0204 	orr.w	r2, r3, #4
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fc f9bc 	bl	80018bc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005544:	e000      	b.n	8005548 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005546:	bf00      	nop
}
 8005548:	bf00      	nop
 800554a:	3720      	adds	r7, #32
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	1c99      	adds	r1, r3, #2
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6251      	str	r1, [r2, #36]	@ 0x24
 8005576:	881a      	ldrh	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d113      	bne.n	80055be <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d106      	bne.n	80055be <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7ff ffc9 	bl	8005550 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80055be:	bf00      	nop
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d4:	1c99      	adds	r1, r3, #2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6251      	str	r1, [r2, #36]	@ 0x24
 80055da:	8819      	ldrh	r1, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005658 <I2SEx_TxISR_I2SExt+0x90>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d101      	bne.n	80055ea <I2SEx_TxISR_I2SExt+0x22>
 80055e6:	4b1d      	ldr	r3, [pc, #116]	@ (800565c <I2SEx_TxISR_I2SExt+0x94>)
 80055e8:	e001      	b.n	80055ee <I2SEx_TxISR_I2SExt+0x26>
 80055ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055ee:	460a      	mov	r2, r1
 80055f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d121      	bne.n	800564e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a12      	ldr	r2, [pc, #72]	@ (8005658 <I2SEx_TxISR_I2SExt+0x90>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d101      	bne.n	8005618 <I2SEx_TxISR_I2SExt+0x50>
 8005614:	4b11      	ldr	r3, [pc, #68]	@ (800565c <I2SEx_TxISR_I2SExt+0x94>)
 8005616:	e001      	b.n	800561c <I2SEx_TxISR_I2SExt+0x54>
 8005618:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	490d      	ldr	r1, [pc, #52]	@ (8005658 <I2SEx_TxISR_I2SExt+0x90>)
 8005624:	428b      	cmp	r3, r1
 8005626:	d101      	bne.n	800562c <I2SEx_TxISR_I2SExt+0x64>
 8005628:	4b0c      	ldr	r3, [pc, #48]	@ (800565c <I2SEx_TxISR_I2SExt+0x94>)
 800562a:	e001      	b.n	8005630 <I2SEx_TxISR_I2SExt+0x68>
 800562c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005630:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005634:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800563a:	b29b      	uxth	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d106      	bne.n	800564e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff ff81 	bl	8005550 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800564e:	bf00      	nop
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	40003800 	.word	0x40003800
 800565c:	40003400 	.word	0x40003400

08005660 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68d8      	ldr	r0, [r3, #12]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005672:	1c99      	adds	r1, r3, #2
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005678:	b282      	uxth	r2, r0
 800567a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005680:	b29b      	uxth	r3, r3
 8005682:	3b01      	subs	r3, #1
 8005684:	b29a      	uxth	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d113      	bne.n	80056bc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056a2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d106      	bne.n	80056bc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7ff ff4a 	bl	8005550 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056bc:	bf00      	nop
 80056be:	3708      	adds	r7, #8
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a20      	ldr	r2, [pc, #128]	@ (8005754 <I2SEx_RxISR_I2SExt+0x90>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d101      	bne.n	80056da <I2SEx_RxISR_I2SExt+0x16>
 80056d6:	4b20      	ldr	r3, [pc, #128]	@ (8005758 <I2SEx_RxISR_I2SExt+0x94>)
 80056d8:	e001      	b.n	80056de <I2SEx_RxISR_I2SExt+0x1a>
 80056da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056de:	68d8      	ldr	r0, [r3, #12]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e4:	1c99      	adds	r1, r3, #2
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80056ea:	b282      	uxth	r2, r0
 80056ec:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	3b01      	subs	r3, #1
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005700:	b29b      	uxth	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d121      	bne.n	800574a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a12      	ldr	r2, [pc, #72]	@ (8005754 <I2SEx_RxISR_I2SExt+0x90>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d101      	bne.n	8005714 <I2SEx_RxISR_I2SExt+0x50>
 8005710:	4b11      	ldr	r3, [pc, #68]	@ (8005758 <I2SEx_RxISR_I2SExt+0x94>)
 8005712:	e001      	b.n	8005718 <I2SEx_RxISR_I2SExt+0x54>
 8005714:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	490d      	ldr	r1, [pc, #52]	@ (8005754 <I2SEx_RxISR_I2SExt+0x90>)
 8005720:	428b      	cmp	r3, r1
 8005722:	d101      	bne.n	8005728 <I2SEx_RxISR_I2SExt+0x64>
 8005724:	4b0c      	ldr	r3, [pc, #48]	@ (8005758 <I2SEx_RxISR_I2SExt+0x94>)
 8005726:	e001      	b.n	800572c <I2SEx_RxISR_I2SExt+0x68>
 8005728:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800572c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005730:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d106      	bne.n	800574a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7ff ff03 	bl	8005550 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800574a:	bf00      	nop
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	40003800 	.word	0x40003800
 8005758:	40003400 	.word	0x40003400

0800575c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af02      	add	r7, sp, #8
 8005762:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d101      	bne.n	800576e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e101      	b.n	8005972 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b00      	cmp	r3, #0
 800577e:	d106      	bne.n	800578e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f005 fc75 	bl	800b078 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2203      	movs	r2, #3
 8005792:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800579c:	d102      	bne.n	80057a4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f002 f9bc 	bl	8007b26 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6818      	ldr	r0, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	7c1a      	ldrb	r2, [r3, #16]
 80057b6:	f88d 2000 	strb.w	r2, [sp]
 80057ba:	3304      	adds	r3, #4
 80057bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057be:	f002 f89a 	bl	80078f6 <USB_CoreInit>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e0ce      	b.n	8005972 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2100      	movs	r1, #0
 80057da:	4618      	mov	r0, r3
 80057dc:	f002 f9b4 	bl	8007b48 <USB_SetCurrentMode>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d005      	beq.n	80057f2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2202      	movs	r2, #2
 80057ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e0bf      	b.n	8005972 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]
 80057f6:	e04a      	b.n	800588e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80057f8:	7bfa      	ldrb	r2, [r7, #15]
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	4613      	mov	r3, r2
 80057fe:	00db      	lsls	r3, r3, #3
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	440b      	add	r3, r1
 8005806:	3315      	adds	r3, #21
 8005808:	2201      	movs	r2, #1
 800580a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800580c:	7bfa      	ldrb	r2, [r7, #15]
 800580e:	6879      	ldr	r1, [r7, #4]
 8005810:	4613      	mov	r3, r2
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	440b      	add	r3, r1
 800581a:	3314      	adds	r3, #20
 800581c:	7bfa      	ldrb	r2, [r7, #15]
 800581e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005820:	7bfa      	ldrb	r2, [r7, #15]
 8005822:	7bfb      	ldrb	r3, [r7, #15]
 8005824:	b298      	uxth	r0, r3
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	4613      	mov	r3, r2
 800582a:	00db      	lsls	r3, r3, #3
 800582c:	4413      	add	r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	440b      	add	r3, r1
 8005832:	332e      	adds	r3, #46	@ 0x2e
 8005834:	4602      	mov	r2, r0
 8005836:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005838:	7bfa      	ldrb	r2, [r7, #15]
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	4613      	mov	r3, r2
 800583e:	00db      	lsls	r3, r3, #3
 8005840:	4413      	add	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	3318      	adds	r3, #24
 8005848:	2200      	movs	r2, #0
 800584a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800584c:	7bfa      	ldrb	r2, [r7, #15]
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	4613      	mov	r3, r2
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4413      	add	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	440b      	add	r3, r1
 800585a:	331c      	adds	r3, #28
 800585c:	2200      	movs	r2, #0
 800585e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005860:	7bfa      	ldrb	r2, [r7, #15]
 8005862:	6879      	ldr	r1, [r7, #4]
 8005864:	4613      	mov	r3, r2
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	4413      	add	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	440b      	add	r3, r1
 800586e:	3320      	adds	r3, #32
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005874:	7bfa      	ldrb	r2, [r7, #15]
 8005876:	6879      	ldr	r1, [r7, #4]
 8005878:	4613      	mov	r3, r2
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	4413      	add	r3, r2
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	440b      	add	r3, r1
 8005882:	3324      	adds	r3, #36	@ 0x24
 8005884:	2200      	movs	r2, #0
 8005886:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005888:	7bfb      	ldrb	r3, [r7, #15]
 800588a:	3301      	adds	r3, #1
 800588c:	73fb      	strb	r3, [r7, #15]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	791b      	ldrb	r3, [r3, #4]
 8005892:	7bfa      	ldrb	r2, [r7, #15]
 8005894:	429a      	cmp	r2, r3
 8005896:	d3af      	bcc.n	80057f8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005898:	2300      	movs	r3, #0
 800589a:	73fb      	strb	r3, [r7, #15]
 800589c:	e044      	b.n	8005928 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800589e:	7bfa      	ldrb	r2, [r7, #15]
 80058a0:	6879      	ldr	r1, [r7, #4]
 80058a2:	4613      	mov	r3, r2
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	440b      	add	r3, r1
 80058ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80058b0:	2200      	movs	r2, #0
 80058b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80058b4:	7bfa      	ldrb	r2, [r7, #15]
 80058b6:	6879      	ldr	r1, [r7, #4]
 80058b8:	4613      	mov	r3, r2
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	440b      	add	r3, r1
 80058c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80058c6:	7bfa      	ldrb	r2, [r7, #15]
 80058c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80058ca:	7bfa      	ldrb	r2, [r7, #15]
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	4613      	mov	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80058dc:	2200      	movs	r2, #0
 80058de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80058e0:	7bfa      	ldrb	r2, [r7, #15]
 80058e2:	6879      	ldr	r1, [r7, #4]
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	440b      	add	r3, r1
 80058ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80058f2:	2200      	movs	r2, #0
 80058f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80058f6:	7bfa      	ldrb	r2, [r7, #15]
 80058f8:	6879      	ldr	r1, [r7, #4]
 80058fa:	4613      	mov	r3, r2
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	4413      	add	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	440b      	add	r3, r1
 8005904:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005908:	2200      	movs	r2, #0
 800590a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800590c:	7bfa      	ldrb	r2, [r7, #15]
 800590e:	6879      	ldr	r1, [r7, #4]
 8005910:	4613      	mov	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	4413      	add	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	440b      	add	r3, r1
 800591a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	3301      	adds	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	791b      	ldrb	r3, [r3, #4]
 800592c:	7bfa      	ldrb	r2, [r7, #15]
 800592e:	429a      	cmp	r2, r3
 8005930:	d3b5      	bcc.n	800589e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7c1a      	ldrb	r2, [r3, #16]
 800593a:	f88d 2000 	strb.w	r2, [sp]
 800593e:	3304      	adds	r3, #4
 8005940:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005942:	f002 f94d 	bl	8007be0 <USB_DevInit>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d005      	beq.n	8005958 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e00c      	b.n	8005972 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f003 f997 	bl	8008c9e <USB_DevDisconnect>

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b084      	sub	sp, #16
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_PCD_Start+0x1c>
 8005992:	2302      	movs	r3, #2
 8005994:	e022      	b.n	80059dc <HAL_PCD_Start+0x62>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d009      	beq.n	80059be <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d105      	bne.n	80059be <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f002 f89e 	bl	8007b04 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4618      	mov	r0, r3
 80059ce:	f003 f945 	bl	8008c5c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80059e4:	b590      	push	{r4, r7, lr}
 80059e6:	b08d      	sub	sp, #52	@ 0x34
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4618      	mov	r0, r3
 80059fc:	f003 fa03 	bl	8008e06 <USB_GetMode>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f040 848c 	bne.w	8006320 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f003 f967 	bl	8008ce0 <USB_ReadInterrupts>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8482 	beq.w	800631e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	0a1b      	lsrs	r3, r3, #8
 8005a24:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f003 f954 	bl	8008ce0 <USB_ReadInterrupts>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d107      	bne.n	8005a52 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	695a      	ldr	r2, [r3, #20]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f002 0202 	and.w	r2, r2, #2
 8005a50:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f003 f942 	bl	8008ce0 <USB_ReadInterrupts>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d161      	bne.n	8005b2a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	699a      	ldr	r2, [r3, #24]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0210 	bic.w	r2, r2, #16
 8005a74:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005a76:	6a3b      	ldr	r3, [r7, #32]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	f003 020f 	and.w	r2, r3, #15
 8005a82:	4613      	mov	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	4413      	add	r3, r2
 8005a92:	3304      	adds	r3, #4
 8005a94:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005a9c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005aa0:	d124      	bne.n	8005aec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d035      	beq.n	8005b1a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005ab8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	461a      	mov	r2, r3
 8005ac0:	6a38      	ldr	r0, [r7, #32]
 8005ac2:	f002 ff79 	bl	80089b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	091b      	lsrs	r3, r3, #4
 8005ace:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ad2:	441a      	add	r2, r3
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	695a      	ldr	r2, [r3, #20]
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	091b      	lsrs	r3, r3, #4
 8005ae0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ae4:	441a      	add	r2, r3
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	615a      	str	r2, [r3, #20]
 8005aea:	e016      	b.n	8005b1a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005af2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005af6:	d110      	bne.n	8005b1a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005afe:	2208      	movs	r2, #8
 8005b00:	4619      	mov	r1, r3
 8005b02:	6a38      	ldr	r0, [r7, #32]
 8005b04:	f002 ff58 	bl	80089b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	091b      	lsrs	r3, r3, #4
 8005b10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b14:	441a      	add	r2, r3
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	699a      	ldr	r2, [r3, #24]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f042 0210 	orr.w	r2, r2, #16
 8005b28:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f003 f8d6 	bl	8008ce0 <USB_ReadInterrupts>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b3a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b3e:	f040 80a7 	bne.w	8005c90 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f003 f8db 	bl	8008d06 <USB_ReadDevAllOutEpInterrupt>
 8005b50:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005b52:	e099      	b.n	8005c88 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 808e 	beq.w	8005c7c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	4611      	mov	r1, r2
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f003 f8ff 	bl	8008d6e <USB_ReadDevOutEPInterrupt>
 8005b70:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f003 0301 	and.w	r3, r3, #1
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00c      	beq.n	8005b96 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b88:	461a      	mov	r2, r3
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005b8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fea3 	bl	80068dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f003 0308 	and.w	r3, r3, #8
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00c      	beq.n	8005bba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bac:	461a      	mov	r2, r3
 8005bae:	2308      	movs	r3, #8
 8005bb0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005bb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 ff79 	bl	8006aac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d008      	beq.n	8005bd6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	2310      	movs	r3, #16
 8005bd4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d030      	beq.n	8005c42 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be8:	2b80      	cmp	r3, #128	@ 0x80
 8005bea:	d109      	bne.n	8005c00 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	69fa      	ldr	r2, [r7, #28]
 8005bf6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bfe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c02:	4613      	mov	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	4413      	add	r3, r2
 8005c12:	3304      	adds	r3, #4
 8005c14:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	78db      	ldrb	r3, [r3, #3]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d108      	bne.n	8005c30 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2200      	movs	r2, #0
 8005c22:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	4619      	mov	r1, r3
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f005 fb38 	bl	800b2a0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	2302      	movs	r3, #2
 8005c40:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d008      	beq.n	8005c5e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c58:	461a      	mov	r2, r3
 8005c5a:	2320      	movs	r3, #32
 8005c5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d009      	beq.n	8005c7c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c74:	461a      	mov	r2, r3
 8005c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005c7a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7e:	3301      	adds	r3, #1
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c84:	085b      	lsrs	r3, r3, #1
 8005c86:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f47f af62 	bne.w	8005b54 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f003 f823 	bl	8008ce0 <USB_ReadInterrupts>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ca0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ca4:	f040 80db 	bne.w	8005e5e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f003 f844 	bl	8008d3a <USB_ReadDevAllInEpInterrupt>
 8005cb2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005cb8:	e0cd      	b.n	8005e56 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80c2 	beq.w	8005e4a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	4611      	mov	r1, r2
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f003 f86a 	bl	8008daa <USB_ReadDevInEPInterrupt>
 8005cd6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d057      	beq.n	8005d92 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce4:	f003 030f 	and.w	r3, r3, #15
 8005ce8:	2201      	movs	r2, #1
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	43db      	mvns	r3, r3
 8005cfc:	69f9      	ldr	r1, [r7, #28]
 8005cfe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d02:	4013      	ands	r3, r2
 8005d04:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	015a      	lsls	r2, r3, #5
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d12:	461a      	mov	r2, r3
 8005d14:	2301      	movs	r3, #1
 8005d16:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	799b      	ldrb	r3, [r3, #6]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d132      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005d20:	6879      	ldr	r1, [r7, #4]
 8005d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d24:	4613      	mov	r3, r2
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	4413      	add	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	440b      	add	r3, r1
 8005d2e:	3320      	adds	r3, #32
 8005d30:	6819      	ldr	r1, [r3, #0]
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d36:	4613      	mov	r3, r2
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4403      	add	r3, r0
 8005d40:	331c      	adds	r3, #28
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4419      	add	r1, r3
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	00db      	lsls	r3, r3, #3
 8005d4e:	4413      	add	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4403      	add	r3, r0
 8005d54:	3320      	adds	r3, #32
 8005d56:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d113      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x3a2>
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d62:	4613      	mov	r3, r2
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	4413      	add	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	440b      	add	r3, r1
 8005d6c:	3324      	adds	r3, #36	@ 0x24
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d108      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6818      	ldr	r0, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d7e:	461a      	mov	r2, r3
 8005d80:	2101      	movs	r1, #1
 8005d82:	f003 f871 	bl	8008e68 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f005 fa02 	bl	800b196 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d008      	beq.n	8005dae <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da8:	461a      	mov	r2, r3
 8005daa:	2308      	movs	r3, #8
 8005dac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f003 0310 	and.w	r3, r3, #16
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d008      	beq.n	8005dca <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2310      	movs	r3, #16
 8005dc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d008      	beq.n	8005de6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de0:	461a      	mov	r2, r3
 8005de2:	2340      	movs	r3, #64	@ 0x40
 8005de4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d023      	beq.n	8005e38 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005df2:	6a38      	ldr	r0, [r7, #32]
 8005df4:	f002 f858 	bl	8007ea8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005df8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	4413      	add	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	3310      	adds	r3, #16
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	4413      	add	r3, r2
 8005e08:	3304      	adds	r3, #4
 8005e0a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	78db      	ldrb	r3, [r3, #3]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d108      	bne.n	8005e26 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2200      	movs	r2, #0
 8005e18:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	4619      	mov	r1, r3
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f005 fa4f 	bl	800b2c4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e32:	461a      	mov	r2, r3
 8005e34:	2302      	movs	r3, #2
 8005e36:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005e42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fcbd 	bl	80067c4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e52:	085b      	lsrs	r3, r3, #1
 8005e54:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f47f af2e 	bne.w	8005cba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f002 ff3c 	bl	8008ce0 <USB_ReadInterrupts>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e72:	d122      	bne.n	8005eba <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	69fa      	ldr	r2, [r7, #28]
 8005e7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e82:	f023 0301 	bic.w	r3, r3, #1
 8005e86:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d108      	bne.n	8005ea4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 fea3 	bl	8006be8 <HAL_PCDEx_LPM_Callback>
 8005ea2:	e002      	b.n	8005eaa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f005 f9ed 	bl	800b284 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	695a      	ldr	r2, [r3, #20]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005eb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f002 ff0e 	bl	8008ce0 <USB_ReadInterrupts>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ece:	d112      	bne.n	8005ef6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d102      	bne.n	8005ee6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f005 f9a9 	bl	800b238 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	695a      	ldr	r2, [r3, #20]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005ef4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f002 fef0 	bl	8008ce0 <USB_ReadInterrupts>
 8005f00:	4603      	mov	r3, r0
 8005f02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0a:	f040 80b7 	bne.w	800607c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	69fa      	ldr	r2, [r7, #28]
 8005f18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2110      	movs	r1, #16
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 ffbd 	bl	8007ea8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f2e:	2300      	movs	r3, #0
 8005f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f32:	e046      	b.n	8005fc2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f40:	461a      	mov	r2, r3
 8005f42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f46:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f58:	0151      	lsls	r1, r2, #5
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	440a      	add	r2, r1
 8005f5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f66:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	015a      	lsls	r2, r3, #5
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f74:	461a      	mov	r2, r3
 8005f76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f7a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f8c:	0151      	lsls	r1, r2, #5
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	440a      	add	r2, r1
 8005f92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f9a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fac:	0151      	lsls	r1, r2, #5
 8005fae:	69fa      	ldr	r2, [r7, #28]
 8005fb0:	440a      	add	r2, r1
 8005fb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fb6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005fba:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	791b      	ldrb	r3, [r3, #4]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d3b2      	bcc.n	8005f34 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	69fa      	ldr	r2, [r7, #28]
 8005fd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fdc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005fe0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	7bdb      	ldrb	r3, [r3, #15]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d016      	beq.n	8006018 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ff4:	69fa      	ldr	r2, [r7, #28]
 8005ff6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ffa:	f043 030b 	orr.w	r3, r3, #11
 8005ffe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800600a:	69fa      	ldr	r2, [r7, #28]
 800600c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006010:	f043 030b 	orr.w	r3, r3, #11
 8006014:	6453      	str	r3, [r2, #68]	@ 0x44
 8006016:	e015      	b.n	8006044 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	69fa      	ldr	r2, [r7, #28]
 8006022:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006026:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800602a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800602e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800603e:	f043 030b 	orr.w	r3, r3, #11
 8006042:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006052:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006056:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6818      	ldr	r0, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006066:	461a      	mov	r2, r3
 8006068:	f002 fefe 	bl	8008e68 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	695a      	ldr	r2, [r3, #20]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800607a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4618      	mov	r0, r3
 8006082:	f002 fe2d 	bl	8008ce0 <USB_ReadInterrupts>
 8006086:	4603      	mov	r3, r0
 8006088:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800608c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006090:	d123      	bne.n	80060da <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f002 fec3 	bl	8008e22 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f001 ff7a 	bl	8007f9a <USB_GetDevSpeed>
 80060a6:	4603      	mov	r3, r0
 80060a8:	461a      	mov	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681c      	ldr	r4, [r3, #0]
 80060b2:	f001 fa09 	bl	80074c8 <HAL_RCC_GetHCLKFreq>
 80060b6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060bc:	461a      	mov	r2, r3
 80060be:	4620      	mov	r0, r4
 80060c0:	f001 fc7e 	bl	80079c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f005 f88e 	bl	800b1e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	695a      	ldr	r2, [r3, #20]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80060d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4618      	mov	r0, r3
 80060e0:	f002 fdfe 	bl	8008ce0 <USB_ReadInterrupts>
 80060e4:	4603      	mov	r3, r0
 80060e6:	f003 0308 	and.w	r3, r3, #8
 80060ea:	2b08      	cmp	r3, #8
 80060ec:	d10a      	bne.n	8006104 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f005 f86b 	bl	800b1ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695a      	ldr	r2, [r3, #20]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f002 0208 	and.w	r2, r2, #8
 8006102:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4618      	mov	r0, r3
 800610a:	f002 fde9 	bl	8008ce0 <USB_ReadInterrupts>
 800610e:	4603      	mov	r3, r0
 8006110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006114:	2b80      	cmp	r3, #128	@ 0x80
 8006116:	d123      	bne.n	8006160 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006120:	6a3b      	ldr	r3, [r7, #32]
 8006122:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006124:	2301      	movs	r3, #1
 8006126:	627b      	str	r3, [r7, #36]	@ 0x24
 8006128:	e014      	b.n	8006154 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800612a:	6879      	ldr	r1, [r7, #4]
 800612c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800612e:	4613      	mov	r3, r2
 8006130:	00db      	lsls	r3, r3, #3
 8006132:	4413      	add	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	440b      	add	r3, r1
 8006138:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d105      	bne.n	800614e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006144:	b2db      	uxtb	r3, r3
 8006146:	4619      	mov	r1, r3
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 fb0a 	bl	8006762 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	3301      	adds	r3, #1
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	791b      	ldrb	r3, [r3, #4]
 8006158:	461a      	mov	r2, r3
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	4293      	cmp	r3, r2
 800615e:	d3e4      	bcc.n	800612a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4618      	mov	r0, r3
 8006166:	f002 fdbb 	bl	8008ce0 <USB_ReadInterrupts>
 800616a:	4603      	mov	r3, r0
 800616c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006170:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006174:	d13c      	bne.n	80061f0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006176:	2301      	movs	r3, #1
 8006178:	627b      	str	r3, [r7, #36]	@ 0x24
 800617a:	e02b      	b.n	80061d4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	4413      	add	r3, r2
 8006184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800618c:	6879      	ldr	r1, [r7, #4]
 800618e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006190:	4613      	mov	r3, r2
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	4413      	add	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	440b      	add	r3, r1
 800619a:	3318      	adds	r3, #24
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d115      	bne.n	80061ce <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80061a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	da12      	bge.n	80061ce <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80061a8:	6879      	ldr	r1, [r7, #4]
 80061aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061ac:	4613      	mov	r3, r2
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	4413      	add	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	440b      	add	r3, r1
 80061b6:	3317      	adds	r3, #23
 80061b8:	2201      	movs	r2, #1
 80061ba:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	4619      	mov	r1, r3
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 faca 	bl	8006762 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	3301      	adds	r3, #1
 80061d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	791b      	ldrb	r3, [r3, #4]
 80061d8:	461a      	mov	r2, r3
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	4293      	cmp	r3, r2
 80061de:	d3cd      	bcc.n	800617c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695a      	ldr	r2, [r3, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80061ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f002 fd73 	bl	8008ce0 <USB_ReadInterrupts>
 80061fa:	4603      	mov	r3, r0
 80061fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006200:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006204:	d156      	bne.n	80062b4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006206:	2301      	movs	r3, #1
 8006208:	627b      	str	r3, [r7, #36]	@ 0x24
 800620a:	e045      	b.n	8006298 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800621c:	6879      	ldr	r1, [r7, #4]
 800621e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006220:	4613      	mov	r3, r2
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	440b      	add	r3, r1
 800622a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d12e      	bne.n	8006292 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006234:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006236:	2b00      	cmp	r3, #0
 8006238:	da2b      	bge.n	8006292 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	0c1a      	lsrs	r2, r3, #16
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006244:	4053      	eors	r3, r2
 8006246:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800624a:	2b00      	cmp	r3, #0
 800624c:	d121      	bne.n	8006292 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006252:	4613      	mov	r3, r2
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	4413      	add	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	440b      	add	r3, r1
 800625c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006260:	2201      	movs	r2, #1
 8006262:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	699b      	ldr	r3, [r3, #24]
 8006268:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006270:	6a3b      	ldr	r3, [r7, #32]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10a      	bne.n	8006292 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800628a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800628e:	6053      	str	r3, [r2, #4]
            break;
 8006290:	e008      	b.n	80062a4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006294:	3301      	adds	r3, #1
 8006296:	627b      	str	r3, [r7, #36]	@ 0x24
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	791b      	ldrb	r3, [r3, #4]
 800629c:	461a      	mov	r2, r3
 800629e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d3b3      	bcc.n	800620c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695a      	ldr	r2, [r3, #20]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80062b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f002 fd11 	bl	8008ce0 <USB_ReadInterrupts>
 80062be:	4603      	mov	r3, r0
 80062c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80062c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c8:	d10a      	bne.n	80062e0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f005 f80c 	bl	800b2e8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	695a      	ldr	r2, [r3, #20]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80062de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f002 fcfb 	bl	8008ce0 <USB_ReadInterrupts>
 80062ea:	4603      	mov	r3, r0
 80062ec:	f003 0304 	and.w	r3, r3, #4
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d115      	bne.n	8006320 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	f003 0304 	and.w	r3, r3, #4
 8006302:	2b00      	cmp	r3, #0
 8006304:	d002      	beq.n	800630c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f004 fffc 	bl	800b304 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	6859      	ldr	r1, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	69ba      	ldr	r2, [r7, #24]
 8006318:	430a      	orrs	r2, r1
 800631a:	605a      	str	r2, [r3, #4]
 800631c:	e000      	b.n	8006320 <HAL_PCD_IRQHandler+0x93c>
      return;
 800631e:	bf00      	nop
    }
  }
}
 8006320:	3734      	adds	r7, #52	@ 0x34
 8006322:	46bd      	mov	sp, r7
 8006324:	bd90      	pop	{r4, r7, pc}

08006326 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006326:	b580      	push	{r7, lr}
 8006328:	b082      	sub	sp, #8
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	460b      	mov	r3, r1
 8006330:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006338:	2b01      	cmp	r3, #1
 800633a:	d101      	bne.n	8006340 <HAL_PCD_SetAddress+0x1a>
 800633c:	2302      	movs	r3, #2
 800633e:	e012      	b.n	8006366 <HAL_PCD_SetAddress+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	78fa      	ldrb	r2, [r7, #3]
 800634c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	78fa      	ldrb	r2, [r7, #3]
 8006354:	4611      	mov	r1, r2
 8006356:	4618      	mov	r0, r3
 8006358:	f002 fc5a 	bl	8008c10 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	4608      	mov	r0, r1
 8006378:	4611      	mov	r1, r2
 800637a:	461a      	mov	r2, r3
 800637c:	4603      	mov	r3, r0
 800637e:	70fb      	strb	r3, [r7, #3]
 8006380:	460b      	mov	r3, r1
 8006382:	803b      	strh	r3, [r7, #0]
 8006384:	4613      	mov	r3, r2
 8006386:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800638c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006390:	2b00      	cmp	r3, #0
 8006392:	da0f      	bge.n	80063b4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	f003 020f 	and.w	r2, r3, #15
 800639a:	4613      	mov	r3, r2
 800639c:	00db      	lsls	r3, r3, #3
 800639e:	4413      	add	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	3310      	adds	r3, #16
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	4413      	add	r3, r2
 80063a8:	3304      	adds	r3, #4
 80063aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	705a      	strb	r2, [r3, #1]
 80063b2:	e00f      	b.n	80063d4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063b4:	78fb      	ldrb	r3, [r7, #3]
 80063b6:	f003 020f 	and.w	r2, r3, #15
 80063ba:	4613      	mov	r3, r2
 80063bc:	00db      	lsls	r3, r3, #3
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	4413      	add	r3, r2
 80063ca:	3304      	adds	r3, #4
 80063cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80063d4:	78fb      	ldrb	r3, [r7, #3]
 80063d6:	f003 030f 	and.w	r3, r3, #15
 80063da:	b2da      	uxtb	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80063e0:	883b      	ldrh	r3, [r7, #0]
 80063e2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	78ba      	ldrb	r2, [r7, #2]
 80063ee:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	785b      	ldrb	r3, [r3, #1]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	461a      	mov	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006402:	78bb      	ldrb	r3, [r7, #2]
 8006404:	2b02      	cmp	r3, #2
 8006406:	d102      	bne.n	800640e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_PCD_EP_Open+0xae>
 8006418:	2302      	movs	r3, #2
 800641a:	e00e      	b.n	800643a <HAL_PCD_EP_Open+0xcc>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68f9      	ldr	r1, [r7, #12]
 800642a:	4618      	mov	r0, r3
 800642c:	f001 fdda 	bl	8007fe4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006438:	7afb      	ldrb	r3, [r7, #11]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	460b      	mov	r3, r1
 800644c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800644e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006452:	2b00      	cmp	r3, #0
 8006454:	da0f      	bge.n	8006476 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006456:	78fb      	ldrb	r3, [r7, #3]
 8006458:	f003 020f 	and.w	r2, r3, #15
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	3310      	adds	r3, #16
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	4413      	add	r3, r2
 800646a:	3304      	adds	r3, #4
 800646c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2201      	movs	r2, #1
 8006472:	705a      	strb	r2, [r3, #1]
 8006474:	e00f      	b.n	8006496 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006476:	78fb      	ldrb	r3, [r7, #3]
 8006478:	f003 020f 	and.w	r2, r3, #15
 800647c:	4613      	mov	r3, r2
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	4413      	add	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	4413      	add	r3, r2
 800648c:	3304      	adds	r3, #4
 800648e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006496:	78fb      	ldrb	r3, [r7, #3]
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	b2da      	uxtb	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d101      	bne.n	80064b0 <HAL_PCD_EP_Close+0x6e>
 80064ac:	2302      	movs	r3, #2
 80064ae:	e00e      	b.n	80064ce <HAL_PCD_EP_Close+0x8c>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68f9      	ldr	r1, [r7, #12]
 80064be:	4618      	mov	r0, r3
 80064c0:	f001 fe18 	bl	80080f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b086      	sub	sp, #24
 80064da:	af00      	add	r7, sp, #0
 80064dc:	60f8      	str	r0, [r7, #12]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	603b      	str	r3, [r7, #0]
 80064e2:	460b      	mov	r3, r1
 80064e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064e6:	7afb      	ldrb	r3, [r7, #11]
 80064e8:	f003 020f 	and.w	r2, r3, #15
 80064ec:	4613      	mov	r3, r2
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	3304      	adds	r3, #4
 80064fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	2200      	movs	r2, #0
 8006510:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2200      	movs	r2, #0
 8006516:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006518:	7afb      	ldrb	r3, [r7, #11]
 800651a:	f003 030f 	and.w	r3, r3, #15
 800651e:	b2da      	uxtb	r2, r3
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	799b      	ldrb	r3, [r3, #6]
 8006528:	2b01      	cmp	r3, #1
 800652a:	d102      	bne.n	8006532 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6818      	ldr	r0, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	799b      	ldrb	r3, [r3, #6]
 800653a:	461a      	mov	r2, r3
 800653c:	6979      	ldr	r1, [r7, #20]
 800653e:	f001 feb5 	bl	80082ac <USB_EPStartXfer>

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3718      	adds	r7, #24
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006558:	78fb      	ldrb	r3, [r7, #3]
 800655a:	f003 020f 	and.w	r2, r3, #15
 800655e:	6879      	ldr	r1, [r7, #4]
 8006560:	4613      	mov	r3, r2
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	4413      	add	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	440b      	add	r3, r1
 800656a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800656e:	681b      	ldr	r3, [r3, #0]
}
 8006570:	4618      	mov	r0, r3
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	607a      	str	r2, [r7, #4]
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	460b      	mov	r3, r1
 800658a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800658c:	7afb      	ldrb	r3, [r7, #11]
 800658e:	f003 020f 	and.w	r2, r3, #15
 8006592:	4613      	mov	r3, r2
 8006594:	00db      	lsls	r3, r3, #3
 8006596:	4413      	add	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	3310      	adds	r3, #16
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4413      	add	r3, r2
 80065a0:	3304      	adds	r3, #4
 80065a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2200      	movs	r2, #0
 80065b4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2201      	movs	r2, #1
 80065ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065bc:	7afb      	ldrb	r3, [r7, #11]
 80065be:	f003 030f 	and.w	r3, r3, #15
 80065c2:	b2da      	uxtb	r2, r3
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	799b      	ldrb	r3, [r3, #6]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d102      	bne.n	80065d6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6818      	ldr	r0, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	799b      	ldrb	r3, [r3, #6]
 80065de:	461a      	mov	r2, r3
 80065e0:	6979      	ldr	r1, [r7, #20]
 80065e2:	f001 fe63 	bl	80082ac <USB_EPStartXfer>

  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3718      	adds	r7, #24
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	460b      	mov	r3, r1
 80065fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80065fc:	78fb      	ldrb	r3, [r7, #3]
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	7912      	ldrb	r2, [r2, #4]
 8006606:	4293      	cmp	r3, r2
 8006608:	d901      	bls.n	800660e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e04f      	b.n	80066ae <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800660e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006612:	2b00      	cmp	r3, #0
 8006614:	da0f      	bge.n	8006636 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	f003 020f 	and.w	r2, r3, #15
 800661c:	4613      	mov	r3, r2
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	4413      	add	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	3310      	adds	r3, #16
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	4413      	add	r3, r2
 800662a:	3304      	adds	r3, #4
 800662c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2201      	movs	r2, #1
 8006632:	705a      	strb	r2, [r3, #1]
 8006634:	e00d      	b.n	8006652 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006636:	78fa      	ldrb	r2, [r7, #3]
 8006638:	4613      	mov	r3, r2
 800663a:	00db      	lsls	r3, r3, #3
 800663c:	4413      	add	r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	4413      	add	r3, r2
 8006648:	3304      	adds	r3, #4
 800664a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2201      	movs	r2, #1
 8006656:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006658:	78fb      	ldrb	r3, [r7, #3]
 800665a:	f003 030f 	and.w	r3, r3, #15
 800665e:	b2da      	uxtb	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800666a:	2b01      	cmp	r3, #1
 800666c:	d101      	bne.n	8006672 <HAL_PCD_EP_SetStall+0x82>
 800666e:	2302      	movs	r3, #2
 8006670:	e01d      	b.n	80066ae <HAL_PCD_EP_SetStall+0xbe>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68f9      	ldr	r1, [r7, #12]
 8006680:	4618      	mov	r0, r3
 8006682:	f002 f9f1 	bl	8008a68 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006686:	78fb      	ldrb	r3, [r7, #3]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	2b00      	cmp	r3, #0
 800668e:	d109      	bne.n	80066a4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	7999      	ldrb	r1, [r3, #6]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800669e:	461a      	mov	r2, r3
 80066a0:	f002 fbe2 	bl	8008e68 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b084      	sub	sp, #16
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	460b      	mov	r3, r1
 80066c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80066c2:	78fb      	ldrb	r3, [r7, #3]
 80066c4:	f003 030f 	and.w	r3, r3, #15
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	7912      	ldrb	r2, [r2, #4]
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d901      	bls.n	80066d4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e042      	b.n	800675a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	da0f      	bge.n	80066fc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066dc:	78fb      	ldrb	r3, [r7, #3]
 80066de:	f003 020f 	and.w	r2, r3, #15
 80066e2:	4613      	mov	r3, r2
 80066e4:	00db      	lsls	r3, r3, #3
 80066e6:	4413      	add	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	3310      	adds	r3, #16
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	4413      	add	r3, r2
 80066f0:	3304      	adds	r3, #4
 80066f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2201      	movs	r2, #1
 80066f8:	705a      	strb	r2, [r3, #1]
 80066fa:	e00f      	b.n	800671c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	f003 020f 	and.w	r2, r3, #15
 8006702:	4613      	mov	r3, r2
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	4413      	add	r3, r2
 8006712:	3304      	adds	r3, #4
 8006714:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006722:	78fb      	ldrb	r3, [r7, #3]
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	b2da      	uxtb	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_PCD_EP_ClrStall+0x86>
 8006738:	2302      	movs	r3, #2
 800673a:	e00e      	b.n	800675a <HAL_PCD_EP_ClrStall+0xa4>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68f9      	ldr	r1, [r7, #12]
 800674a:	4618      	mov	r0, r3
 800674c:	f002 f9fa 	bl	8008b44 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b084      	sub	sp, #16
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
 800676a:	460b      	mov	r3, r1
 800676c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800676e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006772:	2b00      	cmp	r3, #0
 8006774:	da0c      	bge.n	8006790 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006776:	78fb      	ldrb	r3, [r7, #3]
 8006778:	f003 020f 	and.w	r2, r3, #15
 800677c:	4613      	mov	r3, r2
 800677e:	00db      	lsls	r3, r3, #3
 8006780:	4413      	add	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	3310      	adds	r3, #16
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	4413      	add	r3, r2
 800678a:	3304      	adds	r3, #4
 800678c:	60fb      	str	r3, [r7, #12]
 800678e:	e00c      	b.n	80067aa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006790:	78fb      	ldrb	r3, [r7, #3]
 8006792:	f003 020f 	and.w	r2, r3, #15
 8006796:	4613      	mov	r3, r2
 8006798:	00db      	lsls	r3, r3, #3
 800679a:	4413      	add	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	4413      	add	r3, r2
 80067a6:	3304      	adds	r3, #4
 80067a8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68f9      	ldr	r1, [r7, #12]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f002 f819 	bl	80087e8 <USB_EPStopXfer>
 80067b6:	4603      	mov	r3, r0
 80067b8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80067ba:	7afb      	ldrb	r3, [r7, #11]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b08a      	sub	sp, #40	@ 0x28
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	4613      	mov	r3, r2
 80067dc:	00db      	lsls	r3, r3, #3
 80067de:	4413      	add	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	3310      	adds	r3, #16
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	4413      	add	r3, r2
 80067e8:	3304      	adds	r3, #4
 80067ea:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	695a      	ldr	r2, [r3, #20]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d901      	bls.n	80067fc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e06b      	b.n	80068d4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	69fa      	ldr	r2, [r7, #28]
 800680e:	429a      	cmp	r2, r3
 8006810:	d902      	bls.n	8006818 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	3303      	adds	r3, #3
 800681c:	089b      	lsrs	r3, r3, #2
 800681e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006820:	e02a      	b.n	8006878 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	69fa      	ldr	r2, [r7, #28]
 8006834:	429a      	cmp	r2, r3
 8006836:	d902      	bls.n	800683e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	3303      	adds	r3, #3
 8006842:	089b      	lsrs	r3, r3, #2
 8006844:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	68d9      	ldr	r1, [r3, #12]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	b2da      	uxtb	r2, r3
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	4603      	mov	r3, r0
 800685a:	6978      	ldr	r0, [r7, #20]
 800685c:	f002 f86e 	bl	800893c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	68da      	ldr	r2, [r3, #12]
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	441a      	add	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	695a      	ldr	r2, [r3, #20]
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	441a      	add	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	429a      	cmp	r2, r3
 800688c:	d809      	bhi.n	80068a2 <PCD_WriteEmptyTxFifo+0xde>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	695a      	ldr	r2, [r3, #20]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006896:	429a      	cmp	r2, r3
 8006898:	d203      	bcs.n	80068a2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1bf      	bne.n	8006822 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	691a      	ldr	r2, [r3, #16]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d811      	bhi.n	80068d2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	f003 030f 	and.w	r3, r3, #15
 80068b4:	2201      	movs	r2, #1
 80068b6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	43db      	mvns	r3, r3
 80068c8:	6939      	ldr	r1, [r7, #16]
 80068ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068ce:	4013      	ands	r3, r2
 80068d0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3720      	adds	r7, #32
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b088      	sub	sp, #32
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	333c      	adds	r3, #60	@ 0x3c
 80068f4:	3304      	adds	r3, #4
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	4413      	add	r3, r2
 8006902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	799b      	ldrb	r3, [r3, #6]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d17b      	bne.n	8006a0a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f003 0308 	and.w	r3, r3, #8
 8006918:	2b00      	cmp	r3, #0
 800691a:	d015      	beq.n	8006948 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	4a61      	ldr	r2, [pc, #388]	@ (8006aa4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	f240 80b9 	bls.w	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80b3 	beq.w	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	015a      	lsls	r2, r3, #5
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	4413      	add	r3, r2
 800693a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800693e:	461a      	mov	r2, r3
 8006940:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006944:	6093      	str	r3, [r2, #8]
 8006946:	e0a7      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	f003 0320 	and.w	r3, r3, #32
 800694e:	2b00      	cmp	r3, #0
 8006950:	d009      	beq.n	8006966 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	4413      	add	r3, r2
 800695a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800695e:	461a      	mov	r2, r3
 8006960:	2320      	movs	r3, #32
 8006962:	6093      	str	r3, [r2, #8]
 8006964:	e098      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800696c:	2b00      	cmp	r3, #0
 800696e:	f040 8093 	bne.w	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	4a4b      	ldr	r2, [pc, #300]	@ (8006aa4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d90f      	bls.n	800699a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00a      	beq.n	800699a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006990:	461a      	mov	r2, r3
 8006992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006996:	6093      	str	r3, [r2, #8]
 8006998:	e07e      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	4613      	mov	r3, r2
 800699e:	00db      	lsls	r3, r3, #3
 80069a0:	4413      	add	r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	4413      	add	r3, r2
 80069ac:	3304      	adds	r3, #4
 80069ae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a1a      	ldr	r2, [r3, #32]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	0159      	lsls	r1, r3, #5
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	440b      	add	r3, r1
 80069bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069c6:	1ad2      	subs	r2, r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d114      	bne.n	80069fc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d109      	bne.n	80069ee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6818      	ldr	r0, [r3, #0]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80069e4:	461a      	mov	r2, r3
 80069e6:	2101      	movs	r1, #1
 80069e8:	f002 fa3e 	bl	8008e68 <USB_EP0_OutStart>
 80069ec:	e006      	b.n	80069fc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	441a      	add	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	4619      	mov	r1, r3
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f004 fbac 	bl	800b160 <HAL_PCD_DataOutStageCallback>
 8006a08:	e046      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	4a26      	ldr	r2, [pc, #152]	@ (8006aa8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d124      	bne.n	8006a5c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	015a      	lsls	r2, r3, #5
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a2e:	6093      	str	r3, [r2, #8]
 8006a30:	e032      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f003 0320 	and.w	r3, r3, #32
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d008      	beq.n	8006a4e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a48:	461a      	mov	r2, r3
 8006a4a:	2320      	movs	r3, #32
 8006a4c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	4619      	mov	r1, r3
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f004 fb83 	bl	800b160 <HAL_PCD_DataOutStageCallback>
 8006a5a:	e01d      	b.n	8006a98 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d114      	bne.n	8006a8c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006a62:	6879      	ldr	r1, [r7, #4]
 8006a64:	683a      	ldr	r2, [r7, #0]
 8006a66:	4613      	mov	r3, r2
 8006a68:	00db      	lsls	r3, r3, #3
 8006a6a:	4413      	add	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	440b      	add	r3, r1
 8006a70:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d108      	bne.n	8006a8c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6818      	ldr	r0, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006a84:	461a      	mov	r2, r3
 8006a86:	2100      	movs	r1, #0
 8006a88:	f002 f9ee 	bl	8008e68 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f004 fb64 	bl	800b160 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3720      	adds	r7, #32
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	4f54300a 	.word	0x4f54300a
 8006aa8:	4f54310a 	.word	0x4f54310a

08006aac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	333c      	adds	r3, #60	@ 0x3c
 8006ac4:	3304      	adds	r3, #4
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	015a      	lsls	r2, r3, #5
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	4a15      	ldr	r2, [pc, #84]	@ (8006b34 <PCD_EP_OutSetupPacket_int+0x88>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d90e      	bls.n	8006b00 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d009      	beq.n	8006b00 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af8:	461a      	mov	r2, r3
 8006afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006afe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f004 fb1b 	bl	800b13c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	4a0a      	ldr	r2, [pc, #40]	@ (8006b34 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d90c      	bls.n	8006b28 <PCD_EP_OutSetupPacket_int+0x7c>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	799b      	ldrb	r3, [r3, #6]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d108      	bne.n	8006b28 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6818      	ldr	r0, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b20:	461a      	mov	r2, r3
 8006b22:	2101      	movs	r1, #1
 8006b24:	f002 f9a0 	bl	8008e68 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	4f54300a 	.word	0x4f54300a

08006b38 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	460b      	mov	r3, r1
 8006b42:	70fb      	strb	r3, [r7, #3]
 8006b44:	4613      	mov	r3, r2
 8006b46:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d107      	bne.n	8006b66 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006b56:	883b      	ldrh	r3, [r7, #0]
 8006b58:	0419      	lsls	r1, r3, #16
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b64:	e028      	b.n	8006bb8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6c:	0c1b      	lsrs	r3, r3, #16
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	4413      	add	r3, r2
 8006b72:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b74:	2300      	movs	r3, #0
 8006b76:	73fb      	strb	r3, [r7, #15]
 8006b78:	e00d      	b.n	8006b96 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	7bfb      	ldrb	r3, [r7, #15]
 8006b80:	3340      	adds	r3, #64	@ 0x40
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	0c1b      	lsrs	r3, r3, #16
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b90:	7bfb      	ldrb	r3, [r7, #15]
 8006b92:	3301      	adds	r3, #1
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	7bfa      	ldrb	r2, [r7, #15]
 8006b98:	78fb      	ldrb	r3, [r7, #3]
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d3ec      	bcc.n	8006b7a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006ba0:	883b      	ldrh	r3, [r7, #0]
 8006ba2:	0418      	lsls	r0, r3, #16
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6819      	ldr	r1, [r3, #0]
 8006ba8:	78fb      	ldrb	r3, [r7, #3]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	4302      	orrs	r2, r0
 8006bb0:	3340      	adds	r3, #64	@ 0x40
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	440b      	add	r3, r1
 8006bb6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b083      	sub	sp, #12
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	887a      	ldrh	r2, [r7, #2]
 8006bd8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e267      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d075      	beq.n	8006d0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c1e:	4b88      	ldr	r3, [pc, #544]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f003 030c 	and.w	r3, r3, #12
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d00c      	beq.n	8006c44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c2a:	4b85      	ldr	r3, [pc, #532]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c32:	2b08      	cmp	r3, #8
 8006c34:	d112      	bne.n	8006c5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c36:	4b82      	ldr	r3, [pc, #520]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c42:	d10b      	bne.n	8006c5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c44:	4b7e      	ldr	r3, [pc, #504]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d05b      	beq.n	8006d08 <HAL_RCC_OscConfig+0x108>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d157      	bne.n	8006d08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e242      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c64:	d106      	bne.n	8006c74 <HAL_RCC_OscConfig+0x74>
 8006c66:	4b76      	ldr	r3, [pc, #472]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a75      	ldr	r2, [pc, #468]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c70:	6013      	str	r3, [r2, #0]
 8006c72:	e01d      	b.n	8006cb0 <HAL_RCC_OscConfig+0xb0>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c7c:	d10c      	bne.n	8006c98 <HAL_RCC_OscConfig+0x98>
 8006c7e:	4b70      	ldr	r3, [pc, #448]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a6f      	ldr	r2, [pc, #444]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c88:	6013      	str	r3, [r2, #0]
 8006c8a:	4b6d      	ldr	r3, [pc, #436]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a6c      	ldr	r2, [pc, #432]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	e00b      	b.n	8006cb0 <HAL_RCC_OscConfig+0xb0>
 8006c98:	4b69      	ldr	r3, [pc, #420]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a68      	ldr	r2, [pc, #416]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006c9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	4b66      	ldr	r3, [pc, #408]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a65      	ldr	r2, [pc, #404]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006caa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d013      	beq.n	8006ce0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cb8:	f7fb fd14 	bl	80026e4 <HAL_GetTick>
 8006cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cbe:	e008      	b.n	8006cd2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cc0:	f7fb fd10 	bl	80026e4 <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	2b64      	cmp	r3, #100	@ 0x64
 8006ccc:	d901      	bls.n	8006cd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e207      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d0f0      	beq.n	8006cc0 <HAL_RCC_OscConfig+0xc0>
 8006cde:	e014      	b.n	8006d0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ce0:	f7fb fd00 	bl	80026e4 <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ce8:	f7fb fcfc 	bl	80026e4 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b64      	cmp	r3, #100	@ 0x64
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e1f3      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cfa:	4b51      	ldr	r3, [pc, #324]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1f0      	bne.n	8006ce8 <HAL_RCC_OscConfig+0xe8>
 8006d06:	e000      	b.n	8006d0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d063      	beq.n	8006dde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d16:	4b4a      	ldr	r3, [pc, #296]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	f003 030c 	and.w	r3, r3, #12
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00b      	beq.n	8006d3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d22:	4b47      	ldr	r3, [pc, #284]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d2a:	2b08      	cmp	r3, #8
 8006d2c:	d11c      	bne.n	8006d68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d2e:	4b44      	ldr	r3, [pc, #272]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d116      	bne.n	8006d68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d3a:	4b41      	ldr	r3, [pc, #260]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d005      	beq.n	8006d52 <HAL_RCC_OscConfig+0x152>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d001      	beq.n	8006d52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e1c7      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d52:	4b3b      	ldr	r3, [pc, #236]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	4937      	ldr	r1, [pc, #220]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d66:	e03a      	b.n	8006dde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d020      	beq.n	8006db2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d70:	4b34      	ldr	r3, [pc, #208]	@ (8006e44 <HAL_RCC_OscConfig+0x244>)
 8006d72:	2201      	movs	r2, #1
 8006d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d76:	f7fb fcb5 	bl	80026e4 <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d7e:	f7fb fcb1 	bl	80026e4 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e1a8      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d90:	4b2b      	ldr	r3, [pc, #172]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0302 	and.w	r3, r3, #2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f0      	beq.n	8006d7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d9c:	4b28      	ldr	r3, [pc, #160]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	00db      	lsls	r3, r3, #3
 8006daa:	4925      	ldr	r1, [pc, #148]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	600b      	str	r3, [r1, #0]
 8006db0:	e015      	b.n	8006dde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006db2:	4b24      	ldr	r3, [pc, #144]	@ (8006e44 <HAL_RCC_OscConfig+0x244>)
 8006db4:	2200      	movs	r2, #0
 8006db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db8:	f7fb fc94 	bl	80026e4 <HAL_GetTick>
 8006dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dbe:	e008      	b.n	8006dd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dc0:	f7fb fc90 	bl	80026e4 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d901      	bls.n	8006dd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e187      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0302 	and.w	r3, r3, #2
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1f0      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0308 	and.w	r3, r3, #8
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d036      	beq.n	8006e58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d016      	beq.n	8006e20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006df2:	4b15      	ldr	r3, [pc, #84]	@ (8006e48 <HAL_RCC_OscConfig+0x248>)
 8006df4:	2201      	movs	r2, #1
 8006df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006df8:	f7fb fc74 	bl	80026e4 <HAL_GetTick>
 8006dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dfe:	e008      	b.n	8006e12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e00:	f7fb fc70 	bl	80026e4 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e167      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e12:	4b0b      	ldr	r3, [pc, #44]	@ (8006e40 <HAL_RCC_OscConfig+0x240>)
 8006e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0f0      	beq.n	8006e00 <HAL_RCC_OscConfig+0x200>
 8006e1e:	e01b      	b.n	8006e58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e20:	4b09      	ldr	r3, [pc, #36]	@ (8006e48 <HAL_RCC_OscConfig+0x248>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e26:	f7fb fc5d 	bl	80026e4 <HAL_GetTick>
 8006e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e2c:	e00e      	b.n	8006e4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e2e:	f7fb fc59 	bl	80026e4 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	2b02      	cmp	r3, #2
 8006e3a:	d907      	bls.n	8006e4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e150      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
 8006e40:	40023800 	.word	0x40023800
 8006e44:	42470000 	.word	0x42470000
 8006e48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e4c:	4b88      	ldr	r3, [pc, #544]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006e4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e50:	f003 0302 	and.w	r3, r3, #2
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1ea      	bne.n	8006e2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0304 	and.w	r3, r3, #4
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f000 8097 	beq.w	8006f94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e66:	2300      	movs	r3, #0
 8006e68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e6a:	4b81      	ldr	r3, [pc, #516]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10f      	bne.n	8006e96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e76:	2300      	movs	r3, #0
 8006e78:	60bb      	str	r3, [r7, #8]
 8006e7a:	4b7d      	ldr	r3, [pc, #500]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e7e:	4a7c      	ldr	r2, [pc, #496]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e86:	4b7a      	ldr	r3, [pc, #488]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e8e:	60bb      	str	r3, [r7, #8]
 8006e90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e92:	2301      	movs	r3, #1
 8006e94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e96:	4b77      	ldr	r3, [pc, #476]	@ (8007074 <HAL_RCC_OscConfig+0x474>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d118      	bne.n	8006ed4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ea2:	4b74      	ldr	r3, [pc, #464]	@ (8007074 <HAL_RCC_OscConfig+0x474>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a73      	ldr	r2, [pc, #460]	@ (8007074 <HAL_RCC_OscConfig+0x474>)
 8006ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006eac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006eae:	f7fb fc19 	bl	80026e4 <HAL_GetTick>
 8006eb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eb4:	e008      	b.n	8006ec8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eb6:	f7fb fc15 	bl	80026e4 <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d901      	bls.n	8006ec8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e10c      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ec8:	4b6a      	ldr	r3, [pc, #424]	@ (8007074 <HAL_RCC_OscConfig+0x474>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d0f0      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d106      	bne.n	8006eea <HAL_RCC_OscConfig+0x2ea>
 8006edc:	4b64      	ldr	r3, [pc, #400]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ee0:	4a63      	ldr	r2, [pc, #396]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006ee2:	f043 0301 	orr.w	r3, r3, #1
 8006ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ee8:	e01c      	b.n	8006f24 <HAL_RCC_OscConfig+0x324>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	2b05      	cmp	r3, #5
 8006ef0:	d10c      	bne.n	8006f0c <HAL_RCC_OscConfig+0x30c>
 8006ef2:	4b5f      	ldr	r3, [pc, #380]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ef6:	4a5e      	ldr	r2, [pc, #376]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006ef8:	f043 0304 	orr.w	r3, r3, #4
 8006efc:	6713      	str	r3, [r2, #112]	@ 0x70
 8006efe:	4b5c      	ldr	r3, [pc, #368]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f02:	4a5b      	ldr	r2, [pc, #364]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f04:	f043 0301 	orr.w	r3, r3, #1
 8006f08:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f0a:	e00b      	b.n	8006f24 <HAL_RCC_OscConfig+0x324>
 8006f0c:	4b58      	ldr	r3, [pc, #352]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f10:	4a57      	ldr	r2, [pc, #348]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f12:	f023 0301 	bic.w	r3, r3, #1
 8006f16:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f18:	4b55      	ldr	r3, [pc, #340]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f1c:	4a54      	ldr	r2, [pc, #336]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f1e:	f023 0304 	bic.w	r3, r3, #4
 8006f22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d015      	beq.n	8006f58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f2c:	f7fb fbda 	bl	80026e4 <HAL_GetTick>
 8006f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f32:	e00a      	b.n	8006f4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f34:	f7fb fbd6 	bl	80026e4 <HAL_GetTick>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d901      	bls.n	8006f4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e0cb      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f4a:	4b49      	ldr	r3, [pc, #292]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d0ee      	beq.n	8006f34 <HAL_RCC_OscConfig+0x334>
 8006f56:	e014      	b.n	8006f82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f58:	f7fb fbc4 	bl	80026e4 <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f5e:	e00a      	b.n	8006f76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f60:	f7fb fbc0 	bl	80026e4 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d901      	bls.n	8006f76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e0b5      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f76:	4b3e      	ldr	r3, [pc, #248]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1ee      	bne.n	8006f60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f82:	7dfb      	ldrb	r3, [r7, #23]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d105      	bne.n	8006f94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f88:	4b39      	ldr	r3, [pc, #228]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8c:	4a38      	ldr	r2, [pc, #224]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006f8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f000 80a1 	beq.w	80070e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f9e:	4b34      	ldr	r3, [pc, #208]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	f003 030c 	and.w	r3, r3, #12
 8006fa6:	2b08      	cmp	r3, #8
 8006fa8:	d05c      	beq.n	8007064 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d141      	bne.n	8007036 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fb2:	4b31      	ldr	r3, [pc, #196]	@ (8007078 <HAL_RCC_OscConfig+0x478>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fb8:	f7fb fb94 	bl	80026e4 <HAL_GetTick>
 8006fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fbe:	e008      	b.n	8006fd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fc0:	f7fb fb90 	bl	80026e4 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e087      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fd2:	4b27      	ldr	r3, [pc, #156]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1f0      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69da      	ldr	r2, [r3, #28]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	431a      	orrs	r2, r3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	019b      	lsls	r3, r3, #6
 8006fee:	431a      	orrs	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff4:	085b      	lsrs	r3, r3, #1
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	041b      	lsls	r3, r3, #16
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	061b      	lsls	r3, r3, #24
 8007002:	491b      	ldr	r1, [pc, #108]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8007004:	4313      	orrs	r3, r2
 8007006:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007008:	4b1b      	ldr	r3, [pc, #108]	@ (8007078 <HAL_RCC_OscConfig+0x478>)
 800700a:	2201      	movs	r2, #1
 800700c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800700e:	f7fb fb69 	bl	80026e4 <HAL_GetTick>
 8007012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007014:	e008      	b.n	8007028 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007016:	f7fb fb65 	bl	80026e4 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	2b02      	cmp	r3, #2
 8007022:	d901      	bls.n	8007028 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e05c      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007028:	4b11      	ldr	r3, [pc, #68]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0f0      	beq.n	8007016 <HAL_RCC_OscConfig+0x416>
 8007034:	e054      	b.n	80070e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007036:	4b10      	ldr	r3, [pc, #64]	@ (8007078 <HAL_RCC_OscConfig+0x478>)
 8007038:	2200      	movs	r2, #0
 800703a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800703c:	f7fb fb52 	bl	80026e4 <HAL_GetTick>
 8007040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007044:	f7fb fb4e 	bl	80026e4 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e045      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007056:	4b06      	ldr	r3, [pc, #24]	@ (8007070 <HAL_RCC_OscConfig+0x470>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1f0      	bne.n	8007044 <HAL_RCC_OscConfig+0x444>
 8007062:	e03d      	b.n	80070e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	2b01      	cmp	r3, #1
 800706a:	d107      	bne.n	800707c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e038      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
 8007070:	40023800 	.word	0x40023800
 8007074:	40007000 	.word	0x40007000
 8007078:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800707c:	4b1b      	ldr	r3, [pc, #108]	@ (80070ec <HAL_RCC_OscConfig+0x4ec>)
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	2b01      	cmp	r3, #1
 8007088:	d028      	beq.n	80070dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007094:	429a      	cmp	r2, r3
 8007096:	d121      	bne.n	80070dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d11a      	bne.n	80070dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80070ac:	4013      	ands	r3, r2
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d111      	bne.n	80070dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c2:	085b      	lsrs	r3, r3, #1
 80070c4:	3b01      	subs	r3, #1
 80070c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d107      	bne.n	80070dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070d8:	429a      	cmp	r2, r3
 80070da:	d001      	beq.n	80070e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e000      	b.n	80070e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	40023800 	.word	0x40023800

080070f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d101      	bne.n	8007104 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e0cc      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007104:	4b68      	ldr	r3, [pc, #416]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	429a      	cmp	r2, r3
 8007110:	d90c      	bls.n	800712c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007112:	4b65      	ldr	r3, [pc, #404]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	b2d2      	uxtb	r2, r2
 8007118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800711a:	4b63      	ldr	r3, [pc, #396]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	429a      	cmp	r2, r3
 8007126:	d001      	beq.n	800712c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e0b8      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0302 	and.w	r3, r3, #2
 8007134:	2b00      	cmp	r3, #0
 8007136:	d020      	beq.n	800717a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0304 	and.w	r3, r3, #4
 8007140:	2b00      	cmp	r3, #0
 8007142:	d005      	beq.n	8007150 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007144:	4b59      	ldr	r3, [pc, #356]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	4a58      	ldr	r2, [pc, #352]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 800714a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800714e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0308 	and.w	r3, r3, #8
 8007158:	2b00      	cmp	r3, #0
 800715a:	d005      	beq.n	8007168 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800715c:	4b53      	ldr	r3, [pc, #332]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	4a52      	ldr	r2, [pc, #328]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007162:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007166:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007168:	4b50      	ldr	r3, [pc, #320]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	494d      	ldr	r1, [pc, #308]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007176:	4313      	orrs	r3, r2
 8007178:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d044      	beq.n	8007210 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d107      	bne.n	800719e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800718e:	4b47      	ldr	r3, [pc, #284]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d119      	bne.n	80071ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e07f      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d003      	beq.n	80071ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071aa:	2b03      	cmp	r3, #3
 80071ac:	d107      	bne.n	80071be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071ae:	4b3f      	ldr	r3, [pc, #252]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d109      	bne.n	80071ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e06f      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071be:	4b3b      	ldr	r3, [pc, #236]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e067      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80071ce:	4b37      	ldr	r3, [pc, #220]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f023 0203 	bic.w	r2, r3, #3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	4934      	ldr	r1, [pc, #208]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 80071dc:	4313      	orrs	r3, r2
 80071de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80071e0:	f7fb fa80 	bl	80026e4 <HAL_GetTick>
 80071e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071e6:	e00a      	b.n	80071fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071e8:	f7fb fa7c 	bl	80026e4 <HAL_GetTick>
 80071ec:	4602      	mov	r2, r0
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d901      	bls.n	80071fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e04f      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071fe:	4b2b      	ldr	r3, [pc, #172]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 020c 	and.w	r2, r3, #12
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	429a      	cmp	r2, r3
 800720e:	d1eb      	bne.n	80071e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007210:	4b25      	ldr	r3, [pc, #148]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 0307 	and.w	r3, r3, #7
 8007218:	683a      	ldr	r2, [r7, #0]
 800721a:	429a      	cmp	r2, r3
 800721c:	d20c      	bcs.n	8007238 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800721e:	4b22      	ldr	r3, [pc, #136]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007220:	683a      	ldr	r2, [r7, #0]
 8007222:	b2d2      	uxtb	r2, r2
 8007224:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007226:	4b20      	ldr	r3, [pc, #128]	@ (80072a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0307 	and.w	r3, r3, #7
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	429a      	cmp	r2, r3
 8007232:	d001      	beq.n	8007238 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e032      	b.n	800729e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b00      	cmp	r3, #0
 8007242:	d008      	beq.n	8007256 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007244:	4b19      	ldr	r3, [pc, #100]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	4916      	ldr	r1, [pc, #88]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007252:	4313      	orrs	r3, r2
 8007254:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 0308 	and.w	r3, r3, #8
 800725e:	2b00      	cmp	r3, #0
 8007260:	d009      	beq.n	8007276 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007262:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	00db      	lsls	r3, r3, #3
 8007270:	490e      	ldr	r1, [pc, #56]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 8007272:	4313      	orrs	r3, r2
 8007274:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007276:	f000 f821 	bl	80072bc <HAL_RCC_GetSysClockFreq>
 800727a:	4602      	mov	r2, r0
 800727c:	4b0b      	ldr	r3, [pc, #44]	@ (80072ac <HAL_RCC_ClockConfig+0x1bc>)
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	091b      	lsrs	r3, r3, #4
 8007282:	f003 030f 	and.w	r3, r3, #15
 8007286:	490a      	ldr	r1, [pc, #40]	@ (80072b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007288:	5ccb      	ldrb	r3, [r1, r3]
 800728a:	fa22 f303 	lsr.w	r3, r2, r3
 800728e:	4a09      	ldr	r2, [pc, #36]	@ (80072b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007292:	4b09      	ldr	r3, [pc, #36]	@ (80072b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4618      	mov	r0, r3
 8007298:	f7fb f9e0 	bl	800265c <HAL_InitTick>

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	40023c00 	.word	0x40023c00
 80072ac:	40023800 	.word	0x40023800
 80072b0:	0800b7d4 	.word	0x0800b7d4
 80072b4:	2000003c 	.word	0x2000003c
 80072b8:	20000040 	.word	0x20000040

080072bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072c0:	b094      	sub	sp, #80	@ 0x50
 80072c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80072c4:	2300      	movs	r3, #0
 80072c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80072c8:	2300      	movs	r3, #0
 80072ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80072cc:	2300      	movs	r3, #0
 80072ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80072d0:	2300      	movs	r3, #0
 80072d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072d4:	4b79      	ldr	r3, [pc, #484]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f003 030c 	and.w	r3, r3, #12
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d00d      	beq.n	80072fc <HAL_RCC_GetSysClockFreq+0x40>
 80072e0:	2b08      	cmp	r3, #8
 80072e2:	f200 80e1 	bhi.w	80074a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <HAL_RCC_GetSysClockFreq+0x34>
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	d003      	beq.n	80072f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80072ee:	e0db      	b.n	80074a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072f0:	4b73      	ldr	r3, [pc, #460]	@ (80074c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80072f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072f4:	e0db      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072f6:	4b73      	ldr	r3, [pc, #460]	@ (80074c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80072f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80072fa:	e0d8      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072fc:	4b6f      	ldr	r3, [pc, #444]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007304:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007306:	4b6d      	ldr	r3, [pc, #436]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d063      	beq.n	80073da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007312:	4b6a      	ldr	r3, [pc, #424]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	099b      	lsrs	r3, r3, #6
 8007318:	2200      	movs	r2, #0
 800731a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800731c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800731e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007324:	633b      	str	r3, [r7, #48]	@ 0x30
 8007326:	2300      	movs	r3, #0
 8007328:	637b      	str	r3, [r7, #52]	@ 0x34
 800732a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800732e:	4622      	mov	r2, r4
 8007330:	462b      	mov	r3, r5
 8007332:	f04f 0000 	mov.w	r0, #0
 8007336:	f04f 0100 	mov.w	r1, #0
 800733a:	0159      	lsls	r1, r3, #5
 800733c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007340:	0150      	lsls	r0, r2, #5
 8007342:	4602      	mov	r2, r0
 8007344:	460b      	mov	r3, r1
 8007346:	4621      	mov	r1, r4
 8007348:	1a51      	subs	r1, r2, r1
 800734a:	6139      	str	r1, [r7, #16]
 800734c:	4629      	mov	r1, r5
 800734e:	eb63 0301 	sbc.w	r3, r3, r1
 8007352:	617b      	str	r3, [r7, #20]
 8007354:	f04f 0200 	mov.w	r2, #0
 8007358:	f04f 0300 	mov.w	r3, #0
 800735c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007360:	4659      	mov	r1, fp
 8007362:	018b      	lsls	r3, r1, #6
 8007364:	4651      	mov	r1, sl
 8007366:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800736a:	4651      	mov	r1, sl
 800736c:	018a      	lsls	r2, r1, #6
 800736e:	4651      	mov	r1, sl
 8007370:	ebb2 0801 	subs.w	r8, r2, r1
 8007374:	4659      	mov	r1, fp
 8007376:	eb63 0901 	sbc.w	r9, r3, r1
 800737a:	f04f 0200 	mov.w	r2, #0
 800737e:	f04f 0300 	mov.w	r3, #0
 8007382:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007386:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800738a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800738e:	4690      	mov	r8, r2
 8007390:	4699      	mov	r9, r3
 8007392:	4623      	mov	r3, r4
 8007394:	eb18 0303 	adds.w	r3, r8, r3
 8007398:	60bb      	str	r3, [r7, #8]
 800739a:	462b      	mov	r3, r5
 800739c:	eb49 0303 	adc.w	r3, r9, r3
 80073a0:	60fb      	str	r3, [r7, #12]
 80073a2:	f04f 0200 	mov.w	r2, #0
 80073a6:	f04f 0300 	mov.w	r3, #0
 80073aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80073ae:	4629      	mov	r1, r5
 80073b0:	024b      	lsls	r3, r1, #9
 80073b2:	4621      	mov	r1, r4
 80073b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80073b8:	4621      	mov	r1, r4
 80073ba:	024a      	lsls	r2, r1, #9
 80073bc:	4610      	mov	r0, r2
 80073be:	4619      	mov	r1, r3
 80073c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073c2:	2200      	movs	r2, #0
 80073c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80073c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80073cc:	f7f8 fefc 	bl	80001c8 <__aeabi_uldivmod>
 80073d0:	4602      	mov	r2, r0
 80073d2:	460b      	mov	r3, r1
 80073d4:	4613      	mov	r3, r2
 80073d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073d8:	e058      	b.n	800748c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073da:	4b38      	ldr	r3, [pc, #224]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	099b      	lsrs	r3, r3, #6
 80073e0:	2200      	movs	r2, #0
 80073e2:	4618      	mov	r0, r3
 80073e4:	4611      	mov	r1, r2
 80073e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80073ea:	623b      	str	r3, [r7, #32]
 80073ec:	2300      	movs	r3, #0
 80073ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80073f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80073f4:	4642      	mov	r2, r8
 80073f6:	464b      	mov	r3, r9
 80073f8:	f04f 0000 	mov.w	r0, #0
 80073fc:	f04f 0100 	mov.w	r1, #0
 8007400:	0159      	lsls	r1, r3, #5
 8007402:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007406:	0150      	lsls	r0, r2, #5
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4641      	mov	r1, r8
 800740e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007412:	4649      	mov	r1, r9
 8007414:	eb63 0b01 	sbc.w	fp, r3, r1
 8007418:	f04f 0200 	mov.w	r2, #0
 800741c:	f04f 0300 	mov.w	r3, #0
 8007420:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007424:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007428:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800742c:	ebb2 040a 	subs.w	r4, r2, sl
 8007430:	eb63 050b 	sbc.w	r5, r3, fp
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	f04f 0300 	mov.w	r3, #0
 800743c:	00eb      	lsls	r3, r5, #3
 800743e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007442:	00e2      	lsls	r2, r4, #3
 8007444:	4614      	mov	r4, r2
 8007446:	461d      	mov	r5, r3
 8007448:	4643      	mov	r3, r8
 800744a:	18e3      	adds	r3, r4, r3
 800744c:	603b      	str	r3, [r7, #0]
 800744e:	464b      	mov	r3, r9
 8007450:	eb45 0303 	adc.w	r3, r5, r3
 8007454:	607b      	str	r3, [r7, #4]
 8007456:	f04f 0200 	mov.w	r2, #0
 800745a:	f04f 0300 	mov.w	r3, #0
 800745e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007462:	4629      	mov	r1, r5
 8007464:	028b      	lsls	r3, r1, #10
 8007466:	4621      	mov	r1, r4
 8007468:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800746c:	4621      	mov	r1, r4
 800746e:	028a      	lsls	r2, r1, #10
 8007470:	4610      	mov	r0, r2
 8007472:	4619      	mov	r1, r3
 8007474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007476:	2200      	movs	r2, #0
 8007478:	61bb      	str	r3, [r7, #24]
 800747a:	61fa      	str	r2, [r7, #28]
 800747c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007480:	f7f8 fea2 	bl	80001c8 <__aeabi_uldivmod>
 8007484:	4602      	mov	r2, r0
 8007486:	460b      	mov	r3, r1
 8007488:	4613      	mov	r3, r2
 800748a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800748c:	4b0b      	ldr	r3, [pc, #44]	@ (80074bc <HAL_RCC_GetSysClockFreq+0x200>)
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	0c1b      	lsrs	r3, r3, #16
 8007492:	f003 0303 	and.w	r3, r3, #3
 8007496:	3301      	adds	r3, #1
 8007498:	005b      	lsls	r3, r3, #1
 800749a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800749c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800749e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074a6:	e002      	b.n	80074ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074a8:	4b05      	ldr	r3, [pc, #20]	@ (80074c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80074aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3750      	adds	r7, #80	@ 0x50
 80074b4:	46bd      	mov	sp, r7
 80074b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074ba:	bf00      	nop
 80074bc:	40023800 	.word	0x40023800
 80074c0:	00f42400 	.word	0x00f42400
 80074c4:	007a1200 	.word	0x007a1200

080074c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074c8:	b480      	push	{r7}
 80074ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074cc:	4b03      	ldr	r3, [pc, #12]	@ (80074dc <HAL_RCC_GetHCLKFreq+0x14>)
 80074ce:	681b      	ldr	r3, [r3, #0]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	2000003c 	.word	0x2000003c

080074e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074e4:	f7ff fff0 	bl	80074c8 <HAL_RCC_GetHCLKFreq>
 80074e8:	4602      	mov	r2, r0
 80074ea:	4b05      	ldr	r3, [pc, #20]	@ (8007500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	0a9b      	lsrs	r3, r3, #10
 80074f0:	f003 0307 	and.w	r3, r3, #7
 80074f4:	4903      	ldr	r1, [pc, #12]	@ (8007504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074f6:	5ccb      	ldrb	r3, [r1, r3]
 80074f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	40023800 	.word	0x40023800
 8007504:	0800b7e4 	.word	0x0800b7e4

08007508 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b086      	sub	sp, #24
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007514:	2300      	movs	r3, #0
 8007516:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	d105      	bne.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800752c:	2b00      	cmp	r3, #0
 800752e:	d035      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007530:	4b62      	ldr	r3, [pc, #392]	@ (80076bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007532:	2200      	movs	r2, #0
 8007534:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007536:	f7fb f8d5 	bl	80026e4 <HAL_GetTick>
 800753a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800753c:	e008      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800753e:	f7fb f8d1 	bl	80026e4 <HAL_GetTick>
 8007542:	4602      	mov	r2, r0
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	2b02      	cmp	r3, #2
 800754a:	d901      	bls.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800754c:	2303      	movs	r3, #3
 800754e:	e0b0      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007550:	4b5b      	ldr	r3, [pc, #364]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1f0      	bne.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	019a      	lsls	r2, r3, #6
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	071b      	lsls	r3, r3, #28
 8007568:	4955      	ldr	r1, [pc, #340]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800756a:	4313      	orrs	r3, r2
 800756c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007570:	4b52      	ldr	r3, [pc, #328]	@ (80076bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007572:	2201      	movs	r2, #1
 8007574:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007576:	f7fb f8b5 	bl	80026e4 <HAL_GetTick>
 800757a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800757c:	e008      	b.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800757e:	f7fb f8b1 	bl	80026e4 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d901      	bls.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e090      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007590:	4b4b      	ldr	r3, [pc, #300]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0f0      	beq.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 8083 	beq.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	4b44      	ldr	r3, [pc, #272]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b2:	4a43      	ldr	r2, [pc, #268]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80075ba:	4b41      	ldr	r3, [pc, #260]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80075c6:	4b3f      	ldr	r3, [pc, #252]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a3e      	ldr	r2, [pc, #248]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80075cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075d2:	f7fb f887 	bl	80026e4 <HAL_GetTick>
 80075d6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80075d8:	e008      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075da:	f7fb f883 	bl	80026e4 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d901      	bls.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e062      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80075ec:	4b35      	ldr	r3, [pc, #212]	@ (80076c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0f0      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80075f8:	4b31      	ldr	r3, [pc, #196]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007600:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d02f      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007610:	693a      	ldr	r2, [r7, #16]
 8007612:	429a      	cmp	r2, r3
 8007614:	d028      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007616:	4b2a      	ldr	r3, [pc, #168]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800761a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800761e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007620:	4b29      	ldr	r3, [pc, #164]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007622:	2201      	movs	r2, #1
 8007624:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007626:	4b28      	ldr	r3, [pc, #160]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007628:	2200      	movs	r2, #0
 800762a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800762c:	4a24      	ldr	r2, [pc, #144]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007632:	4b23      	ldr	r3, [pc, #140]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b01      	cmp	r3, #1
 800763c:	d114      	bne.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800763e:	f7fb f851 	bl	80026e4 <HAL_GetTick>
 8007642:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007644:	e00a      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007646:	f7fb f84d 	bl	80026e4 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007654:	4293      	cmp	r3, r2
 8007656:	d901      	bls.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e02a      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800765c:	4b18      	ldr	r3, [pc, #96]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800765e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d0ee      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007670:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007674:	d10d      	bne.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007676:	4b12      	ldr	r3, [pc, #72]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800768a:	490d      	ldr	r1, [pc, #52]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800768c:	4313      	orrs	r3, r2
 800768e:	608b      	str	r3, [r1, #8]
 8007690:	e005      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007692:	4b0b      	ldr	r3, [pc, #44]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	4a0a      	ldr	r2, [pc, #40]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007698:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800769c:	6093      	str	r3, [r2, #8]
 800769e:	4b08      	ldr	r3, [pc, #32]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076aa:	4905      	ldr	r1, [pc, #20]	@ (80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3718      	adds	r7, #24
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	42470068 	.word	0x42470068
 80076c0:	40023800 	.word	0x40023800
 80076c4:	40007000 	.word	0x40007000
 80076c8:	42470e40 	.word	0x42470e40

080076cc <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2203      	movs	r2, #3
 80076d8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80076da:	4b11      	ldr	r3, [pc, #68]	@ (8007720 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80076dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076e0:	099b      	lsrs	r3, r3, #6
 80076e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80076ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007720 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80076ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076f0:	0f1b      	lsrs	r3, r3, #28
 80076f2:	f003 0207 	and.w	r2, r3, #7
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80076fa:	4b09      	ldr	r3, [pc, #36]	@ (8007720 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007702:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007704:	4b06      	ldr	r3, [pc, #24]	@ (8007720 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007708:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	431a      	orrs	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8007714:	bf00      	nop
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr
 8007720:	40023800 	.word	0x40023800

08007724 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007724:	b480      	push	{r7}
 8007726:	b087      	sub	sp, #28
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800772c:	2300      	movs	r3, #0
 800772e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007730:	2300      	movs	r3, #0
 8007732:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007734:	2300      	movs	r3, #0
 8007736:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2b01      	cmp	r3, #1
 8007740:	d13f      	bne.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007742:	4b24      	ldr	r3, [pc, #144]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800774a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d006      	beq.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007758:	d12f      	bne.n	80077ba <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800775a:	4b1f      	ldr	r3, [pc, #124]	@ (80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800775c:	617b      	str	r3, [r7, #20]
          break;
 800775e:	e02f      	b.n	80077c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007760:	4b1c      	ldr	r3, [pc, #112]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007768:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800776c:	d108      	bne.n	8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800776e:	4b19      	ldr	r3, [pc, #100]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007776:	4a19      	ldr	r2, [pc, #100]	@ (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007778:	fbb2 f3f3 	udiv	r3, r2, r3
 800777c:	613b      	str	r3, [r7, #16]
 800777e:	e007      	b.n	8007790 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007780:	4b14      	ldr	r3, [pc, #80]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007788:	4a15      	ldr	r2, [pc, #84]	@ (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800778a:	fbb2 f3f3 	udiv	r3, r2, r3
 800778e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007790:	4b10      	ldr	r3, [pc, #64]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007796:	099b      	lsrs	r3, r3, #6
 8007798:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	fb02 f303 	mul.w	r3, r2, r3
 80077a2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80077a4:	4b0b      	ldr	r3, [pc, #44]	@ (80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80077a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077aa:	0f1b      	lsrs	r3, r3, #28
 80077ac:	f003 0307 	and.w	r3, r3, #7
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b6:	617b      	str	r3, [r7, #20]
          break;
 80077b8:	e002      	b.n	80077c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80077ba:	2300      	movs	r3, #0
 80077bc:	617b      	str	r3, [r7, #20]
          break;
 80077be:	bf00      	nop
        }
      }
      break;
 80077c0:	e000      	b.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80077c2:	bf00      	nop
    }
  }
  return frequency;
 80077c4:	697b      	ldr	r3, [r7, #20]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	371c      	adds	r7, #28
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	40023800 	.word	0x40023800
 80077d8:	00bb8000 	.word	0x00bb8000
 80077dc:	007a1200 	.word	0x007a1200
 80077e0:	00f42400 	.word	0x00f42400

080077e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d101      	bne.n	80077f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e07b      	b.n	80078ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d108      	bne.n	8007810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007806:	d009      	beq.n	800781c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	61da      	str	r2, [r3, #28]
 800780e:	e005      	b.n	800781c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d106      	bne.n	800783c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7fa fe12 	bl	8002460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2202      	movs	r2, #2
 8007840:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007852:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007864:	431a      	orrs	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800786e:	431a      	orrs	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	f003 0302 	and.w	r3, r3, #2
 8007878:	431a      	orrs	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	695b      	ldr	r3, [r3, #20]
 800787e:	f003 0301 	and.w	r3, r3, #1
 8007882:	431a      	orrs	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800788c:	431a      	orrs	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	69db      	ldr	r3, [r3, #28]
 8007892:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007896:	431a      	orrs	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a1b      	ldr	r3, [r3, #32]
 800789c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a0:	ea42 0103 	orr.w	r1, r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	0c1b      	lsrs	r3, r3, #16
 80078ba:	f003 0104 	and.w	r1, r3, #4
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c2:	f003 0210 	and.w	r2, r3, #16
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	430a      	orrs	r2, r1
 80078cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3708      	adds	r7, #8
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}

080078f6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078f6:	b084      	sub	sp, #16
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	f107 001c 	add.w	r0, r7, #28
 8007904:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007908:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800790c:	2b01      	cmp	r3, #1
 800790e:	d123      	bne.n	8007958 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007924:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007938:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800793c:	2b01      	cmp	r3, #1
 800793e:	d105      	bne.n	800794c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f001 fae9 	bl	8008f24 <USB_CoreReset>
 8007952:	4603      	mov	r3, r0
 8007954:	73fb      	strb	r3, [r7, #15]
 8007956:	e01b      	b.n	8007990 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f001 fadd 	bl	8008f24 <USB_CoreReset>
 800796a:	4603      	mov	r3, r0
 800796c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800796e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007972:	2b00      	cmp	r3, #0
 8007974:	d106      	bne.n	8007984 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	639a      	str	r2, [r3, #56]	@ 0x38
 8007982:	e005      	b.n	8007990 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007988:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007990:	7fbb      	ldrb	r3, [r7, #30]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d10b      	bne.n	80079ae <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f043 0206 	orr.w	r2, r3, #6
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f043 0220 	orr.w	r2, r3, #32
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80079ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3710      	adds	r7, #16
 80079b4:	46bd      	mov	sp, r7
 80079b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079ba:	b004      	add	sp, #16
 80079bc:	4770      	bx	lr
	...

080079c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b087      	sub	sp, #28
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	4613      	mov	r3, r2
 80079cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80079ce:	79fb      	ldrb	r3, [r7, #7]
 80079d0:	2b02      	cmp	r3, #2
 80079d2:	d165      	bne.n	8007aa0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	4a41      	ldr	r2, [pc, #260]	@ (8007adc <USB_SetTurnaroundTime+0x11c>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d906      	bls.n	80079ea <USB_SetTurnaroundTime+0x2a>
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4a40      	ldr	r2, [pc, #256]	@ (8007ae0 <USB_SetTurnaroundTime+0x120>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d202      	bcs.n	80079ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80079e4:	230f      	movs	r3, #15
 80079e6:	617b      	str	r3, [r7, #20]
 80079e8:	e062      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	4a3c      	ldr	r2, [pc, #240]	@ (8007ae0 <USB_SetTurnaroundTime+0x120>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d306      	bcc.n	8007a00 <USB_SetTurnaroundTime+0x40>
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	4a3b      	ldr	r2, [pc, #236]	@ (8007ae4 <USB_SetTurnaroundTime+0x124>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d202      	bcs.n	8007a00 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80079fa:	230e      	movs	r3, #14
 80079fc:	617b      	str	r3, [r7, #20]
 80079fe:	e057      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	4a38      	ldr	r2, [pc, #224]	@ (8007ae4 <USB_SetTurnaroundTime+0x124>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d306      	bcc.n	8007a16 <USB_SetTurnaroundTime+0x56>
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	4a37      	ldr	r2, [pc, #220]	@ (8007ae8 <USB_SetTurnaroundTime+0x128>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d202      	bcs.n	8007a16 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007a10:	230d      	movs	r3, #13
 8007a12:	617b      	str	r3, [r7, #20]
 8007a14:	e04c      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	4a33      	ldr	r2, [pc, #204]	@ (8007ae8 <USB_SetTurnaroundTime+0x128>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d306      	bcc.n	8007a2c <USB_SetTurnaroundTime+0x6c>
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	4a32      	ldr	r2, [pc, #200]	@ (8007aec <USB_SetTurnaroundTime+0x12c>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d802      	bhi.n	8007a2c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007a26:	230c      	movs	r3, #12
 8007a28:	617b      	str	r3, [r7, #20]
 8007a2a:	e041      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	4a2f      	ldr	r2, [pc, #188]	@ (8007aec <USB_SetTurnaroundTime+0x12c>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d906      	bls.n	8007a42 <USB_SetTurnaroundTime+0x82>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4a2e      	ldr	r2, [pc, #184]	@ (8007af0 <USB_SetTurnaroundTime+0x130>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d802      	bhi.n	8007a42 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007a3c:	230b      	movs	r3, #11
 8007a3e:	617b      	str	r3, [r7, #20]
 8007a40:	e036      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	4a2a      	ldr	r2, [pc, #168]	@ (8007af0 <USB_SetTurnaroundTime+0x130>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d906      	bls.n	8007a58 <USB_SetTurnaroundTime+0x98>
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	4a29      	ldr	r2, [pc, #164]	@ (8007af4 <USB_SetTurnaroundTime+0x134>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d802      	bhi.n	8007a58 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007a52:	230a      	movs	r3, #10
 8007a54:	617b      	str	r3, [r7, #20]
 8007a56:	e02b      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	4a26      	ldr	r2, [pc, #152]	@ (8007af4 <USB_SetTurnaroundTime+0x134>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d906      	bls.n	8007a6e <USB_SetTurnaroundTime+0xae>
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	4a25      	ldr	r2, [pc, #148]	@ (8007af8 <USB_SetTurnaroundTime+0x138>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d202      	bcs.n	8007a6e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007a68:	2309      	movs	r3, #9
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	e020      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	4a21      	ldr	r2, [pc, #132]	@ (8007af8 <USB_SetTurnaroundTime+0x138>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d306      	bcc.n	8007a84 <USB_SetTurnaroundTime+0xc4>
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	4a20      	ldr	r2, [pc, #128]	@ (8007afc <USB_SetTurnaroundTime+0x13c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d802      	bhi.n	8007a84 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007a7e:	2308      	movs	r3, #8
 8007a80:	617b      	str	r3, [r7, #20]
 8007a82:	e015      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	4a1d      	ldr	r2, [pc, #116]	@ (8007afc <USB_SetTurnaroundTime+0x13c>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d906      	bls.n	8007a9a <USB_SetTurnaroundTime+0xda>
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8007b00 <USB_SetTurnaroundTime+0x140>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d202      	bcs.n	8007a9a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007a94:	2307      	movs	r3, #7
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	e00a      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007a9a:	2306      	movs	r3, #6
 8007a9c:	617b      	str	r3, [r7, #20]
 8007a9e:	e007      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007aa0:	79fb      	ldrb	r3, [r7, #7]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d102      	bne.n	8007aac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007aa6:	2309      	movs	r3, #9
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	e001      	b.n	8007ab0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007aac:	2309      	movs	r3, #9
 8007aae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	68da      	ldr	r2, [r3, #12]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	029b      	lsls	r3, r3, #10
 8007ac4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007ac8:	431a      	orrs	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	371c      	adds	r7, #28
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	00d8acbf 	.word	0x00d8acbf
 8007ae0:	00e4e1c0 	.word	0x00e4e1c0
 8007ae4:	00f42400 	.word	0x00f42400
 8007ae8:	01067380 	.word	0x01067380
 8007aec:	011a499f 	.word	0x011a499f
 8007af0:	01312cff 	.word	0x01312cff
 8007af4:	014ca43f 	.word	0x014ca43f
 8007af8:	016e3600 	.word	0x016e3600
 8007afc:	01a6ab1f 	.word	0x01a6ab1f
 8007b00:	01e84800 	.word	0x01e84800

08007b04 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f043 0201 	orr.w	r2, r3, #1
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b26:	b480      	push	{r7}
 8007b28:	b083      	sub	sp, #12
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f023 0201 	bic.w	r2, r3, #1
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	460b      	mov	r3, r1
 8007b52:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007b64:	78fb      	ldrb	r3, [r7, #3]
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d115      	bne.n	8007b96 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	68db      	ldr	r3, [r3, #12]
 8007b6e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b76:	200a      	movs	r0, #10
 8007b78:	f7fa fdc0 	bl	80026fc <HAL_Delay>
      ms += 10U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	330a      	adds	r3, #10
 8007b80:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f001 f93f 	bl	8008e06 <USB_GetMode>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d01e      	beq.n	8007bcc <USB_SetCurrentMode+0x84>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b92:	d9f0      	bls.n	8007b76 <USB_SetCurrentMode+0x2e>
 8007b94:	e01a      	b.n	8007bcc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b96:	78fb      	ldrb	r3, [r7, #3]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d115      	bne.n	8007bc8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ba8:	200a      	movs	r0, #10
 8007baa:	f7fa fda7 	bl	80026fc <HAL_Delay>
      ms += 10U;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	330a      	adds	r3, #10
 8007bb2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 f926 	bl	8008e06 <USB_GetMode>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d005      	beq.n	8007bcc <USB_SetCurrentMode+0x84>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007bc4:	d9f0      	bls.n	8007ba8 <USB_SetCurrentMode+0x60>
 8007bc6:	e001      	b.n	8007bcc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e005      	b.n	8007bd8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2bc8      	cmp	r3, #200	@ 0xc8
 8007bd0:	d101      	bne.n	8007bd6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e000      	b.n	8007bd8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007be0:	b084      	sub	sp, #16
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b086      	sub	sp, #24
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007bee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	613b      	str	r3, [r7, #16]
 8007bfe:	e009      	b.n	8007c14 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	3340      	adds	r3, #64	@ 0x40
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	3301      	adds	r3, #1
 8007c12:	613b      	str	r3, [r7, #16]
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	2b0e      	cmp	r3, #14
 8007c18:	d9f2      	bls.n	8007c00 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d11c      	bne.n	8007c5c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c30:	f043 0302 	orr.w	r3, r3, #2
 8007c34:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c46:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c52:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c5a:	e00b      	b.n	8007c74 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c60:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d10d      	bne.n	8007ca4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007c88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007c90:	2100      	movs	r1, #0
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f968 	bl	8007f68 <USB_SetDevSpeed>
 8007c98:	e008      	b.n	8007cac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 f963 	bl	8007f68 <USB_SetDevSpeed>
 8007ca2:	e003      	b.n	8007cac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007ca4:	2103      	movs	r1, #3
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 f95e 	bl	8007f68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cac:	2110      	movs	r1, #16
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 f8fa 	bl	8007ea8 <USB_FlushTxFifo>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f924 	bl	8007f0c <USB_FlushRxFifo>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d001      	beq.n	8007cce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cec:	461a      	mov	r2, r3
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	613b      	str	r3, [r7, #16]
 8007cf6:	e043      	b.n	8007d80 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d0e:	d118      	bne.n	8007d42 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10a      	bne.n	8007d2c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	015a      	lsls	r2, r3, #5
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d22:	461a      	mov	r2, r3
 8007d24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d28:	6013      	str	r3, [r2, #0]
 8007d2a:	e013      	b.n	8007d54 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	015a      	lsls	r2, r3, #5
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d38:	461a      	mov	r2, r3
 8007d3a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d3e:	6013      	str	r3, [r2, #0]
 8007d40:	e008      	b.n	8007d54 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d4e:	461a      	mov	r2, r3
 8007d50:	2300      	movs	r3, #0
 8007d52:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d60:	461a      	mov	r2, r3
 8007d62:	2300      	movs	r3, #0
 8007d64:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d72:	461a      	mov	r2, r3
 8007d74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007d78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	613b      	str	r3, [r7, #16]
 8007d80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d84:	461a      	mov	r2, r3
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d3b5      	bcc.n	8007cf8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	613b      	str	r3, [r7, #16]
 8007d90:	e043      	b.n	8007e1a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	015a      	lsls	r2, r3, #5
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	4413      	add	r3, r2
 8007d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007da4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007da8:	d118      	bne.n	8007ddc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10a      	bne.n	8007dc6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007dc2:	6013      	str	r3, [r2, #0]
 8007dc4:	e013      	b.n	8007dee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	015a      	lsls	r2, r3, #5
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	4413      	add	r3, r2
 8007dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007dd8:	6013      	str	r3, [r2, #0]
 8007dda:	e008      	b.n	8007dee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	015a      	lsls	r2, r3, #5
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	4413      	add	r3, r2
 8007de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de8:	461a      	mov	r2, r3
 8007dea:	2300      	movs	r3, #0
 8007dec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007e12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	3301      	adds	r3, #1
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007e1e:	461a      	mov	r2, r3
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d3b5      	bcc.n	8007d92 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e38:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007e46:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007e48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d105      	bne.n	8007e5c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	699b      	ldr	r3, [r3, #24]
 8007e54:	f043 0210 	orr.w	r2, r3, #16
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	699a      	ldr	r2, [r3, #24]
 8007e60:	4b10      	ldr	r3, [pc, #64]	@ (8007ea4 <USB_DevInit+0x2c4>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007e68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d005      	beq.n	8007e7c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	699b      	ldr	r3, [r3, #24]
 8007e74:	f043 0208 	orr.w	r2, r3, #8
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007e7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d107      	bne.n	8007e94 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e8c:	f043 0304 	orr.w	r3, r3, #4
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007e94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3718      	adds	r7, #24
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ea0:	b004      	add	sp, #16
 8007ea2:	4770      	bx	lr
 8007ea4:	803c3800 	.word	0x803c3800

08007ea8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ec2:	d901      	bls.n	8007ec8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e01b      	b.n	8007f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	daf2      	bge.n	8007eb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	019b      	lsls	r3, r3, #6
 8007ed8:	f043 0220 	orr.w	r2, r3, #32
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007eec:	d901      	bls.n	8007ef2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e006      	b.n	8007f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	f003 0320 	and.w	r3, r3, #32
 8007efa:	2b20      	cmp	r3, #32
 8007efc:	d0f0      	beq.n	8007ee0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b085      	sub	sp, #20
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f14:	2300      	movs	r3, #0
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f24:	d901      	bls.n	8007f2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e018      	b.n	8007f5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	daf2      	bge.n	8007f18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2210      	movs	r2, #16
 8007f3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f48:	d901      	bls.n	8007f4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e006      	b.n	8007f5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	f003 0310 	and.w	r3, r3, #16
 8007f56:	2b10      	cmp	r3, #16
 8007f58:	d0f0      	beq.n	8007f3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	460b      	mov	r3, r1
 8007f72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	78fb      	ldrb	r3, [r7, #3]
 8007f82:	68f9      	ldr	r1, [r7, #12]
 8007f84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b087      	sub	sp, #28
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 0306 	and.w	r3, r3, #6
 8007fb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d102      	bne.n	8007fc0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	75fb      	strb	r3, [r7, #23]
 8007fbe:	e00a      	b.n	8007fd6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d002      	beq.n	8007fcc <USB_GetDevSpeed+0x32>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2b06      	cmp	r3, #6
 8007fca:	d102      	bne.n	8007fd2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007fcc:	2302      	movs	r3, #2
 8007fce:	75fb      	strb	r3, [r7, #23]
 8007fd0:	e001      	b.n	8007fd6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007fd2:	230f      	movs	r3, #15
 8007fd4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	371c      	adds	r7, #28
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	785b      	ldrb	r3, [r3, #1]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d13a      	bne.n	8008076 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008006:	69da      	ldr	r2, [r3, #28]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	f003 030f 	and.w	r3, r3, #15
 8008010:	2101      	movs	r1, #1
 8008012:	fa01 f303 	lsl.w	r3, r1, r3
 8008016:	b29b      	uxth	r3, r3
 8008018:	68f9      	ldr	r1, [r7, #12]
 800801a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800801e:	4313      	orrs	r3, r2
 8008020:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4413      	add	r3, r2
 800802a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d155      	bne.n	80080e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	791b      	ldrb	r3, [r3, #4]
 8008052:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008054:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	059b      	lsls	r3, r3, #22
 800805a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800805c:	4313      	orrs	r3, r2
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	440a      	add	r2, r1
 8008066:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800806a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800806e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008072:	6013      	str	r3, [r2, #0]
 8008074:	e036      	b.n	80080e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800807c:	69da      	ldr	r2, [r3, #28]
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	f003 030f 	and.w	r3, r3, #15
 8008086:	2101      	movs	r1, #1
 8008088:	fa01 f303 	lsl.w	r3, r1, r3
 800808c:	041b      	lsls	r3, r3, #16
 800808e:	68f9      	ldr	r1, [r7, #12]
 8008090:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008094:	4313      	orrs	r3, r2
 8008096:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	015a      	lsls	r2, r3, #5
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	4413      	add	r3, r2
 80080a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d11a      	bne.n	80080e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	015a      	lsls	r2, r3, #5
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	791b      	ldrb	r3, [r3, #4]
 80080c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80080ca:	430b      	orrs	r3, r1
 80080cc:	4313      	orrs	r3, r2
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	0151      	lsls	r1, r2, #5
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	440a      	add	r2, r1
 80080d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
	...

080080f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	785b      	ldrb	r3, [r3, #1]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d161      	bne.n	80081d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008122:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008126:	d11f      	bne.n	8008168 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68ba      	ldr	r2, [r7, #8]
 8008138:	0151      	lsls	r1, r2, #5
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	440a      	add	r2, r1
 800813e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008142:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008146:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	4413      	add	r3, r2
 8008150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68ba      	ldr	r2, [r7, #8]
 8008158:	0151      	lsls	r1, r2, #5
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	440a      	add	r2, r1
 800815e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008162:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008166:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800816e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	f003 030f 	and.w	r3, r3, #15
 8008178:	2101      	movs	r1, #1
 800817a:	fa01 f303 	lsl.w	r3, r1, r3
 800817e:	b29b      	uxth	r3, r3
 8008180:	43db      	mvns	r3, r3
 8008182:	68f9      	ldr	r1, [r7, #12]
 8008184:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008188:	4013      	ands	r3, r2
 800818a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008192:	69da      	ldr	r2, [r3, #28]
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	f003 030f 	and.w	r3, r3, #15
 800819c:	2101      	movs	r1, #1
 800819e:	fa01 f303 	lsl.w	r3, r1, r3
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	43db      	mvns	r3, r3
 80081a6:	68f9      	ldr	r1, [r7, #12]
 80081a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081ac:	4013      	ands	r3, r2
 80081ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	0159      	lsls	r1, r3, #5
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	440b      	add	r3, r1
 80081c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ca:	4619      	mov	r1, r3
 80081cc:	4b35      	ldr	r3, [pc, #212]	@ (80082a4 <USB_DeactivateEndpoint+0x1b0>)
 80081ce:	4013      	ands	r3, r2
 80081d0:	600b      	str	r3, [r1, #0]
 80081d2:	e060      	b.n	8008296 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081ea:	d11f      	bne.n	800822c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	015a      	lsls	r2, r3, #5
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	4413      	add	r3, r2
 80081f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68ba      	ldr	r2, [r7, #8]
 80081fc:	0151      	lsls	r1, r2, #5
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	440a      	add	r2, r1
 8008202:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008206:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800820a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4413      	add	r3, r2
 8008214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68ba      	ldr	r2, [r7, #8]
 800821c:	0151      	lsls	r1, r2, #5
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	440a      	add	r2, r1
 8008222:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008226:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800822a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008232:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	f003 030f 	and.w	r3, r3, #15
 800823c:	2101      	movs	r1, #1
 800823e:	fa01 f303 	lsl.w	r3, r1, r3
 8008242:	041b      	lsls	r3, r3, #16
 8008244:	43db      	mvns	r3, r3
 8008246:	68f9      	ldr	r1, [r7, #12]
 8008248:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800824c:	4013      	ands	r3, r2
 800824e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008256:	69da      	ldr	r2, [r3, #28]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	f003 030f 	and.w	r3, r3, #15
 8008260:	2101      	movs	r1, #1
 8008262:	fa01 f303 	lsl.w	r3, r1, r3
 8008266:	041b      	lsls	r3, r3, #16
 8008268:	43db      	mvns	r3, r3
 800826a:	68f9      	ldr	r1, [r7, #12]
 800826c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008270:	4013      	ands	r3, r2
 8008272:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	4413      	add	r3, r2
 800827c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	0159      	lsls	r1, r3, #5
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	440b      	add	r3, r1
 800828a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800828e:	4619      	mov	r1, r3
 8008290:	4b05      	ldr	r3, [pc, #20]	@ (80082a8 <USB_DeactivateEndpoint+0x1b4>)
 8008292:	4013      	ands	r3, r2
 8008294:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr
 80082a4:	ec337800 	.word	0xec337800
 80082a8:	eff37800 	.word	0xeff37800

080082ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08a      	sub	sp, #40	@ 0x28
 80082b0:	af02      	add	r7, sp, #8
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	4613      	mov	r3, r2
 80082b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	785b      	ldrb	r3, [r3, #1]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	f040 817f 	bne.w	80085cc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d132      	bne.n	800833c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	015a      	lsls	r2, r3, #5
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	4413      	add	r3, r2
 80082de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	0151      	lsls	r1, r2, #5
 80082e8:	69fa      	ldr	r2, [r7, #28]
 80082ea:	440a      	add	r2, r1
 80082ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082f0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80082f4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80082f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	4413      	add	r3, r2
 8008302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	0151      	lsls	r1, r2, #5
 800830c:	69fa      	ldr	r2, [r7, #28]
 800830e:	440a      	add	r2, r1
 8008310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008314:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008318:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	015a      	lsls	r2, r3, #5
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	4413      	add	r3, r2
 8008322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008326:	691b      	ldr	r3, [r3, #16]
 8008328:	69ba      	ldr	r2, [r7, #24]
 800832a:	0151      	lsls	r1, r2, #5
 800832c:	69fa      	ldr	r2, [r7, #28]
 800832e:	440a      	add	r2, r1
 8008330:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008334:	0cdb      	lsrs	r3, r3, #19
 8008336:	04db      	lsls	r3, r3, #19
 8008338:	6113      	str	r3, [r2, #16]
 800833a:	e097      	b.n	800846c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	015a      	lsls	r2, r3, #5
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	4413      	add	r3, r2
 8008344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	69ba      	ldr	r2, [r7, #24]
 800834c:	0151      	lsls	r1, r2, #5
 800834e:	69fa      	ldr	r2, [r7, #28]
 8008350:	440a      	add	r2, r1
 8008352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008356:	0cdb      	lsrs	r3, r3, #19
 8008358:	04db      	lsls	r3, r3, #19
 800835a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	015a      	lsls	r2, r3, #5
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	4413      	add	r3, r2
 8008364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	69ba      	ldr	r2, [r7, #24]
 800836c:	0151      	lsls	r1, r2, #5
 800836e:	69fa      	ldr	r2, [r7, #28]
 8008370:	440a      	add	r2, r1
 8008372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008376:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800837a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800837e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d11a      	bne.n	80083bc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	691a      	ldr	r2, [r3, #16]
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	429a      	cmp	r2, r3
 8008390:	d903      	bls.n	800839a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	689a      	ldr	r2, [r3, #8]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	015a      	lsls	r2, r3, #5
 800839e:	69fb      	ldr	r3, [r7, #28]
 80083a0:	4413      	add	r3, r2
 80083a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a6:	691b      	ldr	r3, [r3, #16]
 80083a8:	69ba      	ldr	r2, [r7, #24]
 80083aa:	0151      	lsls	r1, r2, #5
 80083ac:	69fa      	ldr	r2, [r7, #28]
 80083ae:	440a      	add	r2, r1
 80083b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80083b8:	6113      	str	r3, [r2, #16]
 80083ba:	e044      	b.n	8008446 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	691a      	ldr	r2, [r3, #16]
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	4413      	add	r3, r2
 80083c6:	1e5a      	subs	r2, r3, #1
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80083d0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	015a      	lsls	r2, r3, #5
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	4413      	add	r3, r2
 80083da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083de:	691a      	ldr	r2, [r3, #16]
 80083e0:	8afb      	ldrh	r3, [r7, #22]
 80083e2:	04d9      	lsls	r1, r3, #19
 80083e4:	4ba4      	ldr	r3, [pc, #656]	@ (8008678 <USB_EPStartXfer+0x3cc>)
 80083e6:	400b      	ands	r3, r1
 80083e8:	69b9      	ldr	r1, [r7, #24]
 80083ea:	0148      	lsls	r0, r1, #5
 80083ec:	69f9      	ldr	r1, [r7, #28]
 80083ee:	4401      	add	r1, r0
 80083f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80083f4:	4313      	orrs	r3, r2
 80083f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	791b      	ldrb	r3, [r3, #4]
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d122      	bne.n	8008446 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	0151      	lsls	r1, r2, #5
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	440a      	add	r2, r1
 8008416:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800841a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800841e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	4413      	add	r3, r2
 8008428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800842c:	691a      	ldr	r2, [r3, #16]
 800842e:	8afb      	ldrh	r3, [r7, #22]
 8008430:	075b      	lsls	r3, r3, #29
 8008432:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008436:	69b9      	ldr	r1, [r7, #24]
 8008438:	0148      	lsls	r0, r1, #5
 800843a:	69f9      	ldr	r1, [r7, #28]
 800843c:	4401      	add	r1, r0
 800843e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008442:	4313      	orrs	r3, r2
 8008444:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	015a      	lsls	r2, r3, #5
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	4413      	add	r3, r2
 800844e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008452:	691a      	ldr	r2, [r3, #16]
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	691b      	ldr	r3, [r3, #16]
 8008458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800845c:	69b9      	ldr	r1, [r7, #24]
 800845e:	0148      	lsls	r0, r1, #5
 8008460:	69f9      	ldr	r1, [r7, #28]
 8008462:	4401      	add	r1, r0
 8008464:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008468:	4313      	orrs	r3, r2
 800846a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800846c:	79fb      	ldrb	r3, [r7, #7]
 800846e:	2b01      	cmp	r3, #1
 8008470:	d14b      	bne.n	800850a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d009      	beq.n	800848e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	015a      	lsls	r2, r3, #5
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	4413      	add	r3, r2
 8008482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008486:	461a      	mov	r2, r3
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	791b      	ldrb	r3, [r3, #4]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d128      	bne.n	80084e8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d110      	bne.n	80084c8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	69ba      	ldr	r2, [r7, #24]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	69fa      	ldr	r2, [r7, #28]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80084c4:	6013      	str	r3, [r2, #0]
 80084c6:	e00f      	b.n	80084e8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	69ba      	ldr	r2, [r7, #24]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084e6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	69ba      	ldr	r2, [r7, #24]
 80084f8:	0151      	lsls	r1, r2, #5
 80084fa:	69fa      	ldr	r2, [r7, #28]
 80084fc:	440a      	add	r2, r1
 80084fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008502:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	e166      	b.n	80087d8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	015a      	lsls	r2, r3, #5
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	4413      	add	r3, r2
 8008512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	69ba      	ldr	r2, [r7, #24]
 800851a:	0151      	lsls	r1, r2, #5
 800851c:	69fa      	ldr	r2, [r7, #28]
 800851e:	440a      	add	r2, r1
 8008520:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008524:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008528:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	791b      	ldrb	r3, [r3, #4]
 800852e:	2b01      	cmp	r3, #1
 8008530:	d015      	beq.n	800855e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 814e 	beq.w	80087d8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008542:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	f003 030f 	and.w	r3, r3, #15
 800854c:	2101      	movs	r1, #1
 800854e:	fa01 f303 	lsl.w	r3, r1, r3
 8008552:	69f9      	ldr	r1, [r7, #28]
 8008554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008558:	4313      	orrs	r3, r2
 800855a:	634b      	str	r3, [r1, #52]	@ 0x34
 800855c:	e13c      	b.n	80087d8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800856a:	2b00      	cmp	r3, #0
 800856c:	d110      	bne.n	8008590 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	015a      	lsls	r2, r3, #5
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	4413      	add	r3, r2
 8008576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	69ba      	ldr	r2, [r7, #24]
 800857e:	0151      	lsls	r1, r2, #5
 8008580:	69fa      	ldr	r2, [r7, #28]
 8008582:	440a      	add	r2, r1
 8008584:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008588:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	e00f      	b.n	80085b0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	0151      	lsls	r1, r2, #5
 80085a2:	69fa      	ldr	r2, [r7, #28]
 80085a4:	440a      	add	r2, r1
 80085a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085ae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	68d9      	ldr	r1, [r3, #12]
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	781a      	ldrb	r2, [r3, #0]
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	691b      	ldr	r3, [r3, #16]
 80085bc:	b298      	uxth	r0, r3
 80085be:	79fb      	ldrb	r3, [r7, #7]
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	4603      	mov	r3, r0
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 f9b9 	bl	800893c <USB_WritePacket>
 80085ca:	e105      	b.n	80087d8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	69ba      	ldr	r2, [r7, #24]
 80085dc:	0151      	lsls	r1, r2, #5
 80085de:	69fa      	ldr	r2, [r7, #28]
 80085e0:	440a      	add	r2, r1
 80085e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085e6:	0cdb      	lsrs	r3, r3, #19
 80085e8:	04db      	lsls	r3, r3, #19
 80085ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	015a      	lsls	r2, r3, #5
 80085f0:	69fb      	ldr	r3, [r7, #28]
 80085f2:	4413      	add	r3, r2
 80085f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	69ba      	ldr	r2, [r7, #24]
 80085fc:	0151      	lsls	r1, r2, #5
 80085fe:	69fa      	ldr	r2, [r7, #28]
 8008600:	440a      	add	r2, r1
 8008602:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008606:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800860a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800860e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d132      	bne.n	800867c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d003      	beq.n	8008626 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	689a      	ldr	r2, [r3, #8]
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	689a      	ldr	r2, [r3, #8]
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	015a      	lsls	r2, r3, #5
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	4413      	add	r3, r2
 8008636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800863a:	691a      	ldr	r2, [r3, #16]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008644:	69b9      	ldr	r1, [r7, #24]
 8008646:	0148      	lsls	r0, r1, #5
 8008648:	69f9      	ldr	r1, [r7, #28]
 800864a:	4401      	add	r1, r0
 800864c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008650:	4313      	orrs	r3, r2
 8008652:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	015a      	lsls	r2, r3, #5
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	4413      	add	r3, r2
 800865c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	69ba      	ldr	r2, [r7, #24]
 8008664:	0151      	lsls	r1, r2, #5
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	440a      	add	r2, r1
 800866a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800866e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008672:	6113      	str	r3, [r2, #16]
 8008674:	e062      	b.n	800873c <USB_EPStartXfer+0x490>
 8008676:	bf00      	nop
 8008678:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	691b      	ldr	r3, [r3, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d123      	bne.n	80086cc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	015a      	lsls	r2, r3, #5
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	4413      	add	r3, r2
 800868c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008690:	691a      	ldr	r2, [r3, #16]
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800869a:	69b9      	ldr	r1, [r7, #24]
 800869c:	0148      	lsls	r0, r1, #5
 800869e:	69f9      	ldr	r1, [r7, #28]
 80086a0:	4401      	add	r1, r0
 80086a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80086a6:	4313      	orrs	r3, r2
 80086a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	69ba      	ldr	r2, [r7, #24]
 80086ba:	0151      	lsls	r1, r2, #5
 80086bc:	69fa      	ldr	r2, [r7, #28]
 80086be:	440a      	add	r2, r1
 80086c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80086c8:	6113      	str	r3, [r2, #16]
 80086ca:	e037      	b.n	800873c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	691a      	ldr	r2, [r3, #16]
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	4413      	add	r3, r2
 80086d6:	1e5a      	subs	r2, r3, #1
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	8afa      	ldrh	r2, [r7, #22]
 80086e8:	fb03 f202 	mul.w	r2, r3, r2
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	015a      	lsls	r2, r3, #5
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	4413      	add	r3, r2
 80086f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086fc:	691a      	ldr	r2, [r3, #16]
 80086fe:	8afb      	ldrh	r3, [r7, #22]
 8008700:	04d9      	lsls	r1, r3, #19
 8008702:	4b38      	ldr	r3, [pc, #224]	@ (80087e4 <USB_EPStartXfer+0x538>)
 8008704:	400b      	ands	r3, r1
 8008706:	69b9      	ldr	r1, [r7, #24]
 8008708:	0148      	lsls	r0, r1, #5
 800870a:	69f9      	ldr	r1, [r7, #28]
 800870c:	4401      	add	r1, r0
 800870e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008712:	4313      	orrs	r3, r2
 8008714:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008722:	691a      	ldr	r2, [r3, #16]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800872c:	69b9      	ldr	r1, [r7, #24]
 800872e:	0148      	lsls	r0, r1, #5
 8008730:	69f9      	ldr	r1, [r7, #28]
 8008732:	4401      	add	r1, r0
 8008734:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008738:	4313      	orrs	r3, r2
 800873a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800873c:	79fb      	ldrb	r3, [r7, #7]
 800873e:	2b01      	cmp	r3, #1
 8008740:	d10d      	bne.n	800875e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d009      	beq.n	800875e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	68d9      	ldr	r1, [r3, #12]
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	015a      	lsls	r2, r3, #5
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	4413      	add	r3, r2
 8008756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800875a:	460a      	mov	r2, r1
 800875c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	791b      	ldrb	r3, [r3, #4]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d128      	bne.n	80087b8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008772:	2b00      	cmp	r3, #0
 8008774:	d110      	bne.n	8008798 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	015a      	lsls	r2, r3, #5
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	4413      	add	r3, r2
 800877e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	69ba      	ldr	r2, [r7, #24]
 8008786:	0151      	lsls	r1, r2, #5
 8008788:	69fa      	ldr	r2, [r7, #28]
 800878a:	440a      	add	r2, r1
 800878c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008790:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	e00f      	b.n	80087b8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	69ba      	ldr	r2, [r7, #24]
 80087a8:	0151      	lsls	r1, r2, #5
 80087aa:	69fa      	ldr	r2, [r7, #28]
 80087ac:	440a      	add	r2, r1
 80087ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80087b8:	69bb      	ldr	r3, [r7, #24]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	69ba      	ldr	r2, [r7, #24]
 80087c8:	0151      	lsls	r1, r2, #5
 80087ca:	69fa      	ldr	r2, [r7, #28]
 80087cc:	440a      	add	r2, r1
 80087ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80087d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3720      	adds	r7, #32
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	1ff80000 	.word	0x1ff80000

080087e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b087      	sub	sp, #28
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80087f2:	2300      	movs	r3, #0
 80087f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80087f6:	2300      	movs	r3, #0
 80087f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	785b      	ldrb	r3, [r3, #1]
 8008802:	2b01      	cmp	r3, #1
 8008804:	d14a      	bne.n	800889c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	4413      	add	r3, r2
 8008810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800881a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800881e:	f040 8086 	bne.w	800892e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	015a      	lsls	r2, r3, #5
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	4413      	add	r3, r2
 800882c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	683a      	ldr	r2, [r7, #0]
 8008834:	7812      	ldrb	r2, [r2, #0]
 8008836:	0151      	lsls	r1, r2, #5
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	440a      	add	r2, r1
 800883c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008840:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008844:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	4413      	add	r3, r2
 8008850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	683a      	ldr	r2, [r7, #0]
 8008858:	7812      	ldrb	r2, [r2, #0]
 800885a:	0151      	lsls	r1, r2, #5
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	440a      	add	r2, r1
 8008860:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008864:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008868:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3301      	adds	r3, #1
 800886e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008876:	4293      	cmp	r3, r2
 8008878:	d902      	bls.n	8008880 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	75fb      	strb	r3, [r7, #23]
          break;
 800887e:	e056      	b.n	800892e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	015a      	lsls	r2, r3, #5
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	4413      	add	r3, r2
 800888a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008894:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008898:	d0e7      	beq.n	800886a <USB_EPStopXfer+0x82>
 800889a:	e048      	b.n	800892e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088b4:	d13b      	bne.n	800892e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	683a      	ldr	r2, [r7, #0]
 80088c8:	7812      	ldrb	r2, [r2, #0]
 80088ca:	0151      	lsls	r1, r2, #5
 80088cc:	693a      	ldr	r2, [r7, #16]
 80088ce:	440a      	add	r2, r1
 80088d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80088d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	7812      	ldrb	r2, [r2, #0]
 80088ee:	0151      	lsls	r1, r2, #5
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	440a      	add	r2, r1
 80088f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80088fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3301      	adds	r3, #1
 8008902:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f242 7210 	movw	r2, #10000	@ 0x2710
 800890a:	4293      	cmp	r3, r2
 800890c:	d902      	bls.n	8008914 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800890e:	2301      	movs	r3, #1
 8008910:	75fb      	strb	r3, [r7, #23]
          break;
 8008912:	e00c      	b.n	800892e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	015a      	lsls	r2, r3, #5
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	4413      	add	r3, r2
 800891e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008928:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800892c:	d0e7      	beq.n	80088fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800892e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008930:	4618      	mov	r0, r3
 8008932:	371c      	adds	r7, #28
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800893c:	b480      	push	{r7}
 800893e:	b089      	sub	sp, #36	@ 0x24
 8008940:	af00      	add	r7, sp, #0
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	4611      	mov	r1, r2
 8008948:	461a      	mov	r2, r3
 800894a:	460b      	mov	r3, r1
 800894c:	71fb      	strb	r3, [r7, #7]
 800894e:	4613      	mov	r3, r2
 8008950:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800895a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800895e:	2b00      	cmp	r3, #0
 8008960:	d123      	bne.n	80089aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008962:	88bb      	ldrh	r3, [r7, #4]
 8008964:	3303      	adds	r3, #3
 8008966:	089b      	lsrs	r3, r3, #2
 8008968:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800896a:	2300      	movs	r3, #0
 800896c:	61bb      	str	r3, [r7, #24]
 800896e:	e018      	b.n	80089a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	031a      	lsls	r2, r3, #12
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	4413      	add	r3, r2
 8008978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800897c:	461a      	mov	r2, r3
 800897e:	69fb      	ldr	r3, [r7, #28]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	3301      	adds	r3, #1
 8008988:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	3301      	adds	r3, #1
 800898e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	3301      	adds	r3, #1
 8008994:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	3301      	adds	r3, #1
 800899a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	3301      	adds	r3, #1
 80089a0:	61bb      	str	r3, [r7, #24]
 80089a2:	69ba      	ldr	r2, [r7, #24]
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d3e2      	bcc.n	8008970 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3724      	adds	r7, #36	@ 0x24
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b08b      	sub	sp, #44	@ 0x2c
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	4613      	mov	r3, r2
 80089c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80089ce:	88fb      	ldrh	r3, [r7, #6]
 80089d0:	089b      	lsrs	r3, r3, #2
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80089d6:	88fb      	ldrh	r3, [r7, #6]
 80089d8:	f003 0303 	and.w	r3, r3, #3
 80089dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80089de:	2300      	movs	r3, #0
 80089e0:	623b      	str	r3, [r7, #32]
 80089e2:	e014      	b.n	8008a0e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80089f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f2:	3301      	adds	r3, #1
 80089f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80089f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f8:	3301      	adds	r3, #1
 80089fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80089fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fe:	3301      	adds	r3, #1
 8008a00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a04:	3301      	adds	r3, #1
 8008a06:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	623b      	str	r3, [r7, #32]
 8008a0e:	6a3a      	ldr	r2, [r7, #32]
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d3e6      	bcc.n	80089e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008a16:	8bfb      	ldrh	r3, [r7, #30]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d01e      	beq.n	8008a5a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a26:	461a      	mov	r2, r3
 8008a28:	f107 0310 	add.w	r3, r7, #16
 8008a2c:	6812      	ldr	r2, [r2, #0]
 8008a2e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008a30:	693a      	ldr	r2, [r7, #16]
 8008a32:	6a3b      	ldr	r3, [r7, #32]
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	00db      	lsls	r3, r3, #3
 8008a38:	fa22 f303 	lsr.w	r3, r2, r3
 8008a3c:	b2da      	uxtb	r2, r3
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	701a      	strb	r2, [r3, #0]
      i++;
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	3301      	adds	r3, #1
 8008a46:	623b      	str	r3, [r7, #32]
      pDest++;
 8008a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008a4e:	8bfb      	ldrh	r3, [r7, #30]
 8008a50:	3b01      	subs	r3, #1
 8008a52:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008a54:	8bfb      	ldrh	r3, [r7, #30]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1ea      	bne.n	8008a30 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	372c      	adds	r7, #44	@ 0x2c
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	785b      	ldrb	r3, [r3, #1]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d12c      	bne.n	8008ade <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	015a      	lsls	r2, r3, #5
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	db12      	blt.n	8008abc <USB_EPSetStall+0x54>
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00f      	beq.n	8008abc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	0151      	lsls	r1, r2, #5
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	440a      	add	r2, r1
 8008ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ab6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008aba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68ba      	ldr	r2, [r7, #8]
 8008acc:	0151      	lsls	r1, r2, #5
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	440a      	add	r2, r1
 8008ad2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ad6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ada:	6013      	str	r3, [r2, #0]
 8008adc:	e02b      	b.n	8008b36 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	015a      	lsls	r2, r3, #5
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	db12      	blt.n	8008b16 <USB_EPSetStall+0xae>
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00f      	beq.n	8008b16 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68ba      	ldr	r2, [r7, #8]
 8008b06:	0151      	lsls	r1, r2, #5
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	440a      	add	r2, r1
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008b14:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	015a      	lsls	r2, r3, #5
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68ba      	ldr	r2, [r7, #8]
 8008b26:	0151      	lsls	r1, r2, #5
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	440a      	add	r2, r1
 8008b2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b30:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008b34:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3714      	adds	r7, #20
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	785b      	ldrb	r3, [r3, #1]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d128      	bne.n	8008bb2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	015a      	lsls	r2, r3, #5
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	4413      	add	r3, r2
 8008b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	0151      	lsls	r1, r2, #5
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	440a      	add	r2, r1
 8008b76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008b7e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	791b      	ldrb	r3, [r3, #4]
 8008b84:	2b03      	cmp	r3, #3
 8008b86:	d003      	beq.n	8008b90 <USB_EPClearStall+0x4c>
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	791b      	ldrb	r3, [r3, #4]
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d138      	bne.n	8008c02 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	0151      	lsls	r1, r2, #5
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	440a      	add	r2, r1
 8008ba6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bae:	6013      	str	r3, [r2, #0]
 8008bb0:	e027      	b.n	8008c02 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	68ba      	ldr	r2, [r7, #8]
 8008bc2:	0151      	lsls	r1, r2, #5
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	440a      	add	r2, r1
 8008bc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bcc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008bd0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	791b      	ldrb	r3, [r3, #4]
 8008bd6:	2b03      	cmp	r3, #3
 8008bd8:	d003      	beq.n	8008be2 <USB_EPClearStall+0x9e>
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	791b      	ldrb	r3, [r3, #4]
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	d10f      	bne.n	8008c02 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	015a      	lsls	r2, r3, #5
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4413      	add	r3, r2
 8008bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	0151      	lsls	r1, r2, #5
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	440a      	add	r2, r1
 8008bf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c00:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c2e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008c32:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	78fb      	ldrb	r3, [r7, #3]
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008c44:	68f9      	ldr	r1, [r7, #12]
 8008c46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3714      	adds	r7, #20
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008c76:	f023 0303 	bic.w	r3, r3, #3
 8008c7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c8a:	f023 0302 	bic.w	r3, r3, #2
 8008c8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008cb8:	f023 0303 	bic.w	r3, r3, #3
 8008cbc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008ccc:	f043 0302 	orr.w	r3, r3, #2
 8008cd0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3714      	adds	r7, #20
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	695b      	ldr	r3, [r3, #20]
 8008cec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d06:	b480      	push	{r7}
 8008d08:	b085      	sub	sp, #20
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d18:	699b      	ldr	r3, [r3, #24]
 8008d1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d22:	69db      	ldr	r3, [r3, #28]
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	4013      	ands	r3, r2
 8008d28:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	0c1b      	lsrs	r3, r3, #16
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3714      	adds	r7, #20
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d4c:	699b      	ldr	r3, [r3, #24]
 8008d4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d56:	69db      	ldr	r3, [r3, #28]
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	b29b      	uxth	r3, r3
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3714      	adds	r7, #20
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008d6e:	b480      	push	{r7}
 8008d70:	b085      	sub	sp, #20
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	460b      	mov	r3, r1
 8008d78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008d7e:	78fb      	ldrb	r3, [r7, #3]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	68ba      	ldr	r2, [r7, #8]
 8008d98:	4013      	ands	r3, r2
 8008d9a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d9c:	68bb      	ldr	r3, [r7, #8]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008daa:	b480      	push	{r7}
 8008dac:	b087      	sub	sp, #28
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	460b      	mov	r3, r1
 8008db4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dcc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008dce:	78fb      	ldrb	r3, [r7, #3]
 8008dd0:	f003 030f 	and.w	r3, r3, #15
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dda:	01db      	lsls	r3, r3, #7
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008de4:	78fb      	ldrb	r3, [r7, #3]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4013      	ands	r3, r2
 8008df6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008df8:	68bb      	ldr	r3, [r7, #8]
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	371c      	adds	r7, #28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr

08008e06 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e06:	b480      	push	{r7}
 8008e08:	b083      	sub	sp, #12
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	695b      	ldr	r3, [r3, #20]
 8008e12:	f003 0301 	and.w	r3, r3, #1
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	370c      	adds	r7, #12
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr

08008e22 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e22:	b480      	push	{r7}
 8008e24:	b085      	sub	sp, #20
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68fa      	ldr	r2, [r7, #12]
 8008e38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e3c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008e40:	f023 0307 	bic.w	r3, r3, #7
 8008e44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3714      	adds	r7, #20
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	460b      	mov	r3, r1
 8008e72:	607a      	str	r2, [r7, #4]
 8008e74:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	333c      	adds	r3, #60	@ 0x3c
 8008e7e:	3304      	adds	r3, #4
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	4a26      	ldr	r2, [pc, #152]	@ (8008f20 <USB_EP0_OutStart+0xb8>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d90a      	bls.n	8008ea2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e9c:	d101      	bne.n	8008ea2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e037      	b.n	8008f12 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	2300      	movs	r3, #0
 8008eac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eb4:	691b      	ldr	r3, [r3, #16]
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ebc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ec0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	697a      	ldr	r2, [r7, #20]
 8008ecc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ed0:	f043 0318 	orr.w	r3, r3, #24
 8008ed4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ee4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008ee8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008eea:	7afb      	ldrb	r3, [r7, #11]
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d10f      	bne.n	8008f10 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	697a      	ldr	r2, [r7, #20]
 8008f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f0a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008f0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	371c      	adds	r7, #28
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	4f54300a 	.word	0x4f54300a

08008f24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	3301      	adds	r3, #1
 8008f34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f3c:	d901      	bls.n	8008f42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008f3e:	2303      	movs	r3, #3
 8008f40:	e022      	b.n	8008f88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	daf2      	bge.n	8008f30 <USB_CoreReset+0xc>

  count = 10U;
 8008f4a:	230a      	movs	r3, #10
 8008f4c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008f4e:	e002      	b.n	8008f56 <USB_CoreReset+0x32>
  {
    count--;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	3b01      	subs	r3, #1
 8008f54:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d1f9      	bne.n	8008f50 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	691b      	ldr	r3, [r3, #16]
 8008f60:	f043 0201 	orr.w	r2, r3, #1
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f74:	d901      	bls.n	8008f7a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e006      	b.n	8008f88 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	f003 0301 	and.w	r3, r3, #1
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d0f0      	beq.n	8008f68 <USB_CoreReset+0x44>

  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3714      	adds	r7, #20
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8008fa0:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8008fa4:	f002 fb46 	bl	800b634 <USBD_static_malloc>
 8008fa8:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d109      	bne.n	8008fc4 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	32b0      	adds	r2, #176	@ 0xb0
 8008fba:	2100      	movs	r1, #0
 8008fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e07e      	b.n	80090c2 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	32b0      	adds	r2, #176	@ 0xb0
 8008fce:	68f9      	ldr	r1, [r7, #12]
 8008fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	32b0      	adds	r2, #176	@ 0xb0
 8008fde:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	7c1b      	ldrb	r3, [r3, #16]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10e      	bne.n	800900e <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 8008ff0:	4b36      	ldr	r3, [pc, #216]	@ (80090cc <USBD_AUDIO_Init+0x138>)
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	f003 020f 	and.w	r2, r3, #15
 8008ff8:	6879      	ldr	r1, [r7, #4]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	440b      	add	r3, r1
 8009004:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009008:	2201      	movs	r2, #1
 800900a:	601a      	str	r2, [r3, #0]
 800900c:	e00d      	b.n	800902a <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 800900e:	4b2f      	ldr	r3, [pc, #188]	@ (80090cc <USBD_AUDIO_Init+0x138>)
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	f003 020f 	and.w	r2, r3, #15
 8009016:	6879      	ldr	r1, [r7, #4]
 8009018:	4613      	mov	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	4413      	add	r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009026:	2201      	movs	r2, #1
 8009028:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800902a:	4b28      	ldr	r3, [pc, #160]	@ (80090cc <USBD_AUDIO_Init+0x138>)
 800902c:	7819      	ldrb	r1, [r3, #0]
 800902e:	23c0      	movs	r3, #192	@ 0xc0
 8009030:	2201      	movs	r2, #1
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f002 f9db 	bl	800b3ee <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8009038:	4b24      	ldr	r3, [pc, #144]	@ (80090cc <USBD_AUDIO_Init+0x138>)
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	f003 020f 	and.w	r2, r3, #15
 8009040:	6879      	ldr	r1, [r7, #4]
 8009042:	4613      	mov	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	4413      	add	r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	440b      	add	r3, r1
 800904c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009050:	2201      	movs	r2, #1
 8009052:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009060:	2203      	movs	r2, #3
 8009062:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800906c:	2200      	movs	r2, #0
 800906e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009078:	2200      	movs	r2, #0
 800907a:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009084:	2200      	movs	r2, #0
 8009086:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	33b0      	adds	r3, #176	@ 0xb0
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	4413      	add	r3, r2
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2200      	movs	r2, #0
 800909e:	2146      	movs	r1, #70	@ 0x46
 80090a0:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 80090a4:	4798      	blx	r3
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 80090ac:	2303      	movs	r3, #3
 80090ae:	e008      	b.n	80090c2 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 80090b0:	4b06      	ldr	r3, [pc, #24]	@ (80090cc <USBD_AUDIO_Init+0x138>)
 80090b2:	7819      	ldrb	r1, [r3, #0]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	1d1a      	adds	r2, r3, #4
 80090b8:	23c0      	movs	r3, #192	@ 0xc0
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f002 fa86 	bl	800b5cc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 80090c0:	2300      	movs	r3, #0
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3710      	adds	r7, #16
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	200000fa 	.word	0x200000fa

080090d0 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	460b      	mov	r3, r1
 80090da:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 80090dc:	4b28      	ldr	r3, [pc, #160]	@ (8009180 <USBD_AUDIO_DeInit+0xb0>)
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	4619      	mov	r1, r3
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f002 f9a9 	bl	800b43a <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 80090e8:	4b25      	ldr	r3, [pc, #148]	@ (8009180 <USBD_AUDIO_DeInit+0xb0>)
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	f003 020f 	and.w	r2, r3, #15
 80090f0:	6879      	ldr	r1, [r7, #4]
 80090f2:	4613      	mov	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4413      	add	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	440b      	add	r3, r1
 80090fc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009100:	2200      	movs	r2, #0
 8009102:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8009104:	4b1e      	ldr	r3, [pc, #120]	@ (8009180 <USBD_AUDIO_DeInit+0xb0>)
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	f003 020f 	and.w	r2, r3, #15
 800910c:	6879      	ldr	r1, [r7, #4]
 800910e:	4613      	mov	r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	440b      	add	r3, r1
 8009118:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800911c:	2200      	movs	r2, #0
 800911e:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	32b0      	adds	r2, #176	@ 0xb0
 800912a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d020      	beq.n	8009174 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	33b0      	adds	r3, #176	@ 0xb0
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	4413      	add	r3, r2
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	2000      	movs	r0, #0
 8009146:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	32b0      	adds	r2, #176	@ 0xb0
 8009152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009156:	4618      	mov	r0, r3
 8009158:	f002 fa7a 	bl	800b650 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	32b0      	adds	r2, #176	@ 0xb0
 8009166:	2100      	movs	r1, #0
 8009168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2200      	movs	r2, #0
 8009170:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	200000fa 	.word	0x200000fa

08009184 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800918e:	2300      	movs	r3, #0
 8009190:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8009192:	2300      	movs	r3, #0
 8009194:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	32b0      	adds	r2, #176	@ 0xb0
 80091a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a4:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d101      	bne.n	80091b0 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80091ac:	2303      	movs	r3, #3
 80091ae:	e0c1      	b.n	8009334 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d01a      	beq.n	80091f2 <USBD_AUDIO_Setup+0x6e>
 80091bc:	2b20      	cmp	r3, #32
 80091be:	f040 80b1 	bne.w	8009324 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	785b      	ldrb	r3, [r3, #1]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d006      	beq.n	80091d8 <USBD_AUDIO_Setup+0x54>
 80091ca:	2b81      	cmp	r3, #129	@ 0x81
 80091cc:	d109      	bne.n	80091e2 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 80091ce:	6839      	ldr	r1, [r7, #0]
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 f9f5 	bl	80095c0 <AUDIO_REQ_GetCurrent>
          break;
 80091d6:	e00b      	b.n	80091f0 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 80091d8:	6839      	ldr	r1, [r7, #0]
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 fa1c 	bl	8009618 <AUDIO_REQ_SetCurrent>
          break;
 80091e0:	e006      	b.n	80091f0 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 80091e2:	6839      	ldr	r1, [r7, #0]
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f001 fc9a 	bl	800ab1e <USBD_CtlError>
          ret = USBD_FAIL;
 80091ea:	2303      	movs	r3, #3
 80091ec:	75fb      	strb	r3, [r7, #23]
          break;
 80091ee:	bf00      	nop
      }
      break;
 80091f0:	e09f      	b.n	8009332 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	785b      	ldrb	r3, [r3, #1]
 80091f6:	2b0b      	cmp	r3, #11
 80091f8:	f200 8089 	bhi.w	800930e <USBD_AUDIO_Setup+0x18a>
 80091fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <USBD_AUDIO_Setup+0x80>)
 80091fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009202:	bf00      	nop
 8009204:	08009235 	.word	0x08009235
 8009208:	0800931d 	.word	0x0800931d
 800920c:	0800930f 	.word	0x0800930f
 8009210:	0800930f 	.word	0x0800930f
 8009214:	0800930f 	.word	0x0800930f
 8009218:	0800930f 	.word	0x0800930f
 800921c:	0800925f 	.word	0x0800925f
 8009220:	0800930f 	.word	0x0800930f
 8009224:	0800930f 	.word	0x0800930f
 8009228:	0800930f 	.word	0x0800930f
 800922c:	080092a7 	.word	0x080092a7
 8009230:	080092cf 	.word	0x080092cf
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800923a:	b2db      	uxtb	r3, r3
 800923c:	2b03      	cmp	r3, #3
 800923e:	d107      	bne.n	8009250 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009240:	f107 0308 	add.w	r3, r7, #8
 8009244:	2202      	movs	r2, #2
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 fce5 	bl	800ac18 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800924e:	e068      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009250:	6839      	ldr	r1, [r7, #0]
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f001 fc63 	bl	800ab1e <USBD_CtlError>
            ret = USBD_FAIL;
 8009258:	2303      	movs	r3, #3
 800925a:	75fb      	strb	r3, [r7, #23]
          break;
 800925c:	e061      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	885b      	ldrh	r3, [r3, #2]
 8009262:	0a1b      	lsrs	r3, r3, #8
 8009264:	b29b      	uxth	r3, r3
 8009266:	2b21      	cmp	r3, #33	@ 0x21
 8009268:	d15a      	bne.n	8009320 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fa3f 	bl	80096f4 <USBD_AUDIO_GetAudioHeaderDesc>
 8009276:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00c      	beq.n	8009298 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	88db      	ldrh	r3, [r3, #6]
 8009282:	2b09      	cmp	r3, #9
 8009284:	bf28      	it	cs
 8009286:	2309      	movcs	r3, #9
 8009288:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800928a:	897b      	ldrh	r3, [r7, #10]
 800928c:	461a      	mov	r2, r3
 800928e:	68f9      	ldr	r1, [r7, #12]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f001 fcc1 	bl	800ac18 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8009296:	e043      	b.n	8009320 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8009298:	6839      	ldr	r1, [r7, #0]
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f001 fc3f 	bl	800ab1e <USBD_CtlError>
              ret = USBD_FAIL;
 80092a0:	2303      	movs	r3, #3
 80092a2:	75fb      	strb	r3, [r7, #23]
          break;
 80092a4:	e03c      	b.n	8009320 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b03      	cmp	r3, #3
 80092b0:	d106      	bne.n	80092c0 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	2201      	movs	r2, #1
 80092b6:	4619      	mov	r1, r3
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f001 fcad 	bl	800ac18 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092be:	e030      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092c0:	6839      	ldr	r1, [r7, #0]
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f001 fc2b 	bl	800ab1e <USBD_CtlError>
            ret = USBD_FAIL;
 80092c8:	2303      	movs	r3, #3
 80092ca:	75fb      	strb	r3, [r7, #23]
          break;
 80092cc:	e029      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d112      	bne.n	8009300 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	885b      	ldrh	r3, [r3, #2]
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d806      	bhi.n	80092f2 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	885b      	ldrh	r3, [r3, #2]
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	461a      	mov	r2, r3
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092f0:	e017      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f001 fc12 	bl	800ab1e <USBD_CtlError>
              ret = USBD_FAIL;
 80092fa:	2303      	movs	r3, #3
 80092fc:	75fb      	strb	r3, [r7, #23]
          break;
 80092fe:	e010      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f001 fc0b 	bl	800ab1e <USBD_CtlError>
            ret = USBD_FAIL;
 8009308:	2303      	movs	r3, #3
 800930a:	75fb      	strb	r3, [r7, #23]
          break;
 800930c:	e009      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800930e:	6839      	ldr	r1, [r7, #0]
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 fc04 	bl	800ab1e <USBD_CtlError>
          ret = USBD_FAIL;
 8009316:	2303      	movs	r3, #3
 8009318:	75fb      	strb	r3, [r7, #23]
          break;
 800931a:	e002      	b.n	8009322 <USBD_AUDIO_Setup+0x19e>
          break;
 800931c:	bf00      	nop
 800931e:	e008      	b.n	8009332 <USBD_AUDIO_Setup+0x1ae>
          break;
 8009320:	bf00      	nop
      }
      break;
 8009322:	e006      	b.n	8009332 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8009324:	6839      	ldr	r1, [r7, #0]
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f001 fbf9 	bl	800ab1e <USBD_CtlError>
      ret = USBD_FAIL;
 800932c:	2303      	movs	r3, #3
 800932e:	75fb      	strb	r3, [r7, #23]
      break;
 8009330:	bf00      	nop
  }

  return (uint8_t)ret;
 8009332:	7dfb      	ldrb	r3, [r7, #23]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	226d      	movs	r2, #109	@ 0x6d
 8009348:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800934a:	4b03      	ldr	r3, [pc, #12]	@ (8009358 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800934c:	4618      	mov	r0, r3
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr
 8009358:	20000080 	.word	0x20000080

0800935c <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800935c:	b480      	push	{r7}
 800935e:	b083      	sub	sp, #12
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	460b      	mov	r3, r1
 8009366:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b084      	sub	sp, #16
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	32b0      	adds	r2, #176	@ 0xb0
 8009388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800938c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009394:	2303      	movs	r3, #3
 8009396:	e02a      	b.n	80093ee <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800939e:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d122      	bne.n	80093ec <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80093ac:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d11b      	bne.n	80093ec <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	33b0      	adds	r3, #176	@ 0xb0
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	4413      	add	r3, r2
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80093cc:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 80093d0:	4610      	mov	r0, r2
 80093d2:	4798      	blx	r3
      haudio->control.cmd = 0U;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80093da:	2200      	movs	r2, #0
 80093dc:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80093f6:	b480      	push	{r7}
 80093f8:	b083      	sub	sp, #12
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr

08009422 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009422:	b480      	push	{r7}
 8009424:	b083      	sub	sp, #12
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	460b      	mov	r3, r1
 800942c:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	370c      	adds	r7, #12
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	460b      	mov	r3, r1
 8009446:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	32b0      	adds	r2, #176	@ 0xb0
 8009452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d101      	bne.n	800945e <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800945a:	2303      	movs	r3, #3
 800945c:	e016      	b.n	800948c <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	32b0      	adds	r2, #176	@ 0xb0
 8009468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800946c:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009474:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009478:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	4413      	add	r3, r2
 800947e:	1d1a      	adds	r2, r3, #4
 8009480:	78f9      	ldrb	r1, [r7, #3]
 8009482:	23c0      	movs	r3, #192	@ 0xc0
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f002 f8a1 	bl	800b5cc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	460b      	mov	r3, r1
 800949e:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	32b0      	adds	r2, #176	@ 0xb0
 80094aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ae:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d101      	bne.n	80094ba <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e07c      	b.n	80095b4 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 80094ba:	4b40      	ldr	r3, [pc, #256]	@ (80095bc <USBD_AUDIO_DataOut+0x128>)
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	78fa      	ldrb	r2, [r7, #3]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d176      	bne.n	80095b2 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 80094c4:	78fb      	ldrb	r3, [r7, #3]
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f002 f8a0 	bl	800b60e <USBD_LL_GetRxDataSize>
 80094ce:	4603      	mov	r3, r0
 80094d0:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094d8:	687a      	ldr	r2, [r7, #4]
 80094da:	33b0      	adds	r3, #176	@ 0xb0
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 80094ea:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 80094ee:	4611      	mov	r1, r2
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	440a      	add	r2, r1
 80094f4:	1d10      	adds	r0, r2, #4
 80094f6:	8979      	ldrh	r1, [r7, #10]
 80094f8:	2201      	movs	r2, #1
 80094fa:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009502:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 8009506:	897b      	ldrh	r3, [r7, #10]
 8009508:	4413      	add	r3, r2
 800950a:	b29a      	uxth	r2, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009512:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800951c:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009520:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8009524:	d321      	bcc.n	800956a <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800952c:	2200      	movs	r2, #0
 800952e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009538:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800953c:	2b03      	cmp	r3, #3
 800953e:	d114      	bne.n	800956a <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	33b0      	adds	r3, #176	@ 0xb0
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	4413      	add	r3, r2
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	1d10      	adds	r0, r2, #4
 8009556:	2201      	movs	r2, #1
 8009558:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800955c:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009564:	2200      	movs	r2, #0
 8009566:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009570:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10d      	bne.n	8009594 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800957e:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8009582:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8009586:	d105      	bne.n	8009594 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800958e:	2201      	movs	r2, #1
 8009590:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8009594:	4b09      	ldr	r3, [pc, #36]	@ (80095bc <USBD_AUDIO_DataOut+0x128>)
 8009596:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800959e:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80095a2:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	4413      	add	r3, r2
 80095a8:	1d1a      	adds	r2, r3, #4
 80095aa:	23c0      	movs	r3, #192	@ 0xc0
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f002 f80d 	bl	800b5cc <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 80095b2:	2300      	movs	r3, #0
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}
 80095bc:	200000fa 	.word	0x200000fa

080095c0 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	32b0      	adds	r2, #176	@ 0xb0
 80095d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095d8:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d017      	beq.n	8009610 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 80095e6:	330b      	adds	r3, #11
 80095e8:	2240      	movs	r2, #64	@ 0x40
 80095ea:	2100      	movs	r1, #0
 80095ec:	4618      	mov	r0, r3
 80095ee:	f002 f865 	bl	800b6bc <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 80095f8:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	88d2      	ldrh	r2, [r2, #6]
 80095fe:	2a40      	cmp	r2, #64	@ 0x40
 8009600:	bf28      	it	cs
 8009602:	2240      	movcs	r2, #64	@ 0x40
 8009604:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f001 fb05 	bl	800ac18 <USBD_CtlSendData>
 800960e:	e000      	b.n	8009612 <AUDIO_REQ_GetCurrent+0x52>
    return;
 8009610:	bf00      	nop
}
 8009612:	3710      	adds	r7, #16
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	32b0      	adds	r2, #176	@ 0xb0
 800962c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009630:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d02f      	beq.n	8009698 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	88db      	ldrh	r3, [r3, #6]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d02c      	beq.n	800969a <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009646:	2201      	movs	r2, #1
 8009648:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	88db      	ldrh	r3, [r3, #6]
 8009650:	2b3f      	cmp	r3, #63	@ 0x3f
 8009652:	d803      	bhi.n	800965c <AUDIO_REQ_SetCurrent+0x44>
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	88db      	ldrh	r3, [r3, #6]
 8009658:	b2da      	uxtb	r2, r3
 800965a:	e000      	b.n	800965e <AUDIO_REQ_SetCurrent+0x46>
 800965c:	2240      	movs	r2, #64	@ 0x40
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009664:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	889b      	ldrh	r3, [r3, #4]
 800966c:	0a1b      	lsrs	r3, r3, #8
 800966e:	b29b      	uxth	r3, r3
 8009670:	b2da      	uxtb	r2, r3
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009678:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009682:	330b      	adds	r3, #11
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800968a:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 faf0 	bl	800ac76 <USBD_CtlPrepareRx>
 8009696:	e000      	b.n	800969a <AUDIO_REQ_SetCurrent+0x82>
    return;
 8009698:	bf00      	nop
  }
}
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	220a      	movs	r2, #10
 80096ac:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 80096ae:	4b03      	ldr	r3, [pc, #12]	@ (80096bc <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	370c      	adds	r7, #12
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	200000f0 	.word	0x200000f0

080096c0 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80096d0:	2303      	movs	r3, #3
 80096d2:	e009      	b.n	80096e8 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	33b0      	adds	r3, #176	@ 0xb0
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	4413      	add	r3, r2
 80096e2:	683a      	ldr	r2, [r7, #0]
 80096e4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8009704:	2300      	movs	r3, #0
 8009706:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	885b      	ldrh	r3, [r3, #2]
 800970c:	b29b      	uxth	r3, r3
 800970e:	68fa      	ldr	r2, [r7, #12]
 8009710:	7812      	ldrb	r2, [r2, #0]
 8009712:	4293      	cmp	r3, r2
 8009714:	d91b      	bls.n	800974e <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800971c:	e011      	b.n	8009742 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800971e:	f107 030a 	add.w	r3, r7, #10
 8009722:	4619      	mov	r1, r3
 8009724:	6978      	ldr	r0, [r7, #20]
 8009726:	f000 fbf9 	bl	8009f1c <USBD_GetNextDesc>
 800972a:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	785b      	ldrb	r3, [r3, #1]
 8009730:	2b24      	cmp	r3, #36	@ 0x24
 8009732:	d106      	bne.n	8009742 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8009738:	2b01      	cmp	r3, #1
 800973a:	d102      	bne.n	8009742 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	613b      	str	r3, [r7, #16]
        break;
 8009740:	e005      	b.n	800974e <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	885b      	ldrh	r3, [r3, #2]
 8009746:	b29a      	uxth	r2, r3
 8009748:	897b      	ldrh	r3, [r7, #10]
 800974a:	429a      	cmp	r2, r3
 800974c:	d8e7      	bhi.n	800971e <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800974e:	693b      	ldr	r3, [r7, #16]
}
 8009750:	4618      	mov	r0, r3
 8009752:	3718      	adds	r7, #24
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b086      	sub	sp, #24
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	4613      	mov	r3, r2
 8009764:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d101      	bne.n	8009770 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800976c:	2303      	movs	r3, #3
 800976e:	e01f      	b.n	80097b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2200      	movs	r2, #0
 8009784:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d003      	beq.n	8009796 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2201      	movs	r2, #1
 800979a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	79fa      	ldrb	r2, [r7, #7]
 80097a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f001 fdbb 	bl	800b320 <USBD_LL_Init>
 80097aa:	4603      	mov	r3, r0
 80097ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 80097ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3718      	adds	r7, #24
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097c2:	2300      	movs	r3, #0
 80097c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d101      	bne.n	80097d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e025      	b.n	800981c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	683a      	ldr	r2, [r7, #0]
 80097d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	32ae      	adds	r2, #174	@ 0xae
 80097e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d00f      	beq.n	800980c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	32ae      	adds	r2, #174	@ 0xae
 80097f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097fc:	f107 020e 	add.w	r2, r7, #14
 8009800:	4610      	mov	r0, r2
 8009802:	4798      	blx	r3
 8009804:	4602      	mov	r2, r0
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800981a:	2300      	movs	r3, #0
}
 800981c:	4618      	mov	r0, r3
 800981e:	3710      	adds	r7, #16
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f001 fdc3 	bl	800b3b8 <USBD_LL_Start>
 8009832:	4603      	mov	r3, r0
}
 8009834:	4618      	mov	r0, r3
 8009836:	3708      	adds	r7, #8
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009844:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009846:	4618      	mov	r0, r3
 8009848:	370c      	adds	r7, #12
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr

08009852 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009852:	b580      	push	{r7, lr}
 8009854:	b084      	sub	sp, #16
 8009856:	af00      	add	r7, sp, #0
 8009858:	6078      	str	r0, [r7, #4]
 800985a:	460b      	mov	r3, r1
 800985c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009868:	2b00      	cmp	r3, #0
 800986a:	d009      	beq.n	8009880 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	78fa      	ldrb	r2, [r7, #3]
 8009876:	4611      	mov	r1, r2
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	4798      	blx	r3
 800987c:	4603      	mov	r3, r0
 800987e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}

0800988a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800988a:	b580      	push	{r7, lr}
 800988c:	b084      	sub	sp, #16
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	460b      	mov	r3, r1
 8009894:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	78fa      	ldrb	r2, [r7, #3]
 80098a4:	4611      	mov	r1, r2
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	4798      	blx	r3
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d001      	beq.n	80098b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80098b0:	2303      	movs	r3, #3
 80098b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b084      	sub	sp, #16
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
 80098c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80098ce:	6839      	ldr	r1, [r7, #0]
 80098d0:	4618      	mov	r0, r3
 80098d2:	f001 f8ea 	bl	800aaaa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80098e4:	461a      	mov	r2, r3
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80098f2:	f003 031f 	and.w	r3, r3, #31
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d01a      	beq.n	8009930 <USBD_LL_SetupStage+0x72>
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	d822      	bhi.n	8009944 <USBD_LL_SetupStage+0x86>
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d002      	beq.n	8009908 <USBD_LL_SetupStage+0x4a>
 8009902:	2b01      	cmp	r3, #1
 8009904:	d00a      	beq.n	800991c <USBD_LL_SetupStage+0x5e>
 8009906:	e01d      	b.n	8009944 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800990e:	4619      	mov	r1, r3
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fb3f 	bl	8009f94 <USBD_StdDevReq>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]
      break;
 800991a:	e020      	b.n	800995e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009922:	4619      	mov	r1, r3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 fba7 	bl	800a078 <USBD_StdItfReq>
 800992a:	4603      	mov	r3, r0
 800992c:	73fb      	strb	r3, [r7, #15]
      break;
 800992e:	e016      	b.n	800995e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fc09 	bl	800a150 <USBD_StdEPReq>
 800993e:	4603      	mov	r3, r0
 8009940:	73fb      	strb	r3, [r7, #15]
      break;
 8009942:	e00c      	b.n	800995e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800994a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800994e:	b2db      	uxtb	r3, r3
 8009950:	4619      	mov	r1, r3
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f001 fd90 	bl	800b478 <USBD_LL_StallEP>
 8009958:	4603      	mov	r3, r0
 800995a:	73fb      	strb	r3, [r7, #15]
      break;
 800995c:	bf00      	nop
  }

  return ret;
 800995e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	460b      	mov	r3, r1
 8009972:	607a      	str	r2, [r7, #4]
 8009974:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009976:	2300      	movs	r3, #0
 8009978:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800997a:	7afb      	ldrb	r3, [r7, #11]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d177      	bne.n	8009a70 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009986:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800998e:	2b03      	cmp	r3, #3
 8009990:	f040 80a1 	bne.w	8009ad6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	693a      	ldr	r2, [r7, #16]
 800999a:	8992      	ldrh	r2, [r2, #12]
 800999c:	4293      	cmp	r3, r2
 800999e:	d91c      	bls.n	80099da <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	693a      	ldr	r2, [r7, #16]
 80099a6:	8992      	ldrh	r2, [r2, #12]
 80099a8:	1a9a      	subs	r2, r3, r2
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	8992      	ldrh	r2, [r2, #12]
 80099b6:	441a      	add	r2, r3
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	6919      	ldr	r1, [r3, #16]
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	899b      	ldrh	r3, [r3, #12]
 80099c4:	461a      	mov	r2, r3
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	4293      	cmp	r3, r2
 80099cc:	bf38      	it	cc
 80099ce:	4613      	movcc	r3, r2
 80099d0:	461a      	mov	r2, r3
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f001 f970 	bl	800acb8 <USBD_CtlContinueRx>
 80099d8:	e07d      	b.n	8009ad6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80099e0:	f003 031f 	and.w	r3, r3, #31
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d014      	beq.n	8009a12 <USBD_LL_DataOutStage+0xaa>
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d81d      	bhi.n	8009a28 <USBD_LL_DataOutStage+0xc0>
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d002      	beq.n	80099f6 <USBD_LL_DataOutStage+0x8e>
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d003      	beq.n	80099fc <USBD_LL_DataOutStage+0x94>
 80099f4:	e018      	b.n	8009a28 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80099f6:	2300      	movs	r3, #0
 80099f8:	75bb      	strb	r3, [r7, #22]
            break;
 80099fa:	e018      	b.n	8009a2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	4619      	mov	r1, r3
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f000 fa6e 	bl	8009ee8 <USBD_CoreFindIF>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	75bb      	strb	r3, [r7, #22]
            break;
 8009a10:	e00d      	b.n	8009a2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 fa70 	bl	8009f02 <USBD_CoreFindEP>
 8009a22:	4603      	mov	r3, r0
 8009a24:	75bb      	strb	r3, [r7, #22]
            break;
 8009a26:	e002      	b.n	8009a2e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	75bb      	strb	r3, [r7, #22]
            break;
 8009a2c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009a2e:	7dbb      	ldrb	r3, [r7, #22]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d119      	bne.n	8009a68 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b03      	cmp	r3, #3
 8009a3e:	d113      	bne.n	8009a68 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009a40:	7dba      	ldrb	r2, [r7, #22]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	32ae      	adds	r2, #174	@ 0xae
 8009a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a4a:	691b      	ldr	r3, [r3, #16]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00b      	beq.n	8009a68 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009a50:	7dba      	ldrb	r2, [r7, #22]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009a58:	7dba      	ldrb	r2, [r7, #22]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	32ae      	adds	r2, #174	@ 0xae
 8009a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a62:	691b      	ldr	r3, [r3, #16]
 8009a64:	68f8      	ldr	r0, [r7, #12]
 8009a66:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f001 f936 	bl	800acda <USBD_CtlSendStatus>
 8009a6e:	e032      	b.n	8009ad6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009a70:	7afb      	ldrb	r3, [r7, #11]
 8009a72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	4619      	mov	r1, r3
 8009a7a:	68f8      	ldr	r0, [r7, #12]
 8009a7c:	f000 fa41 	bl	8009f02 <USBD_CoreFindEP>
 8009a80:	4603      	mov	r3, r0
 8009a82:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a84:	7dbb      	ldrb	r3, [r7, #22]
 8009a86:	2bff      	cmp	r3, #255	@ 0xff
 8009a88:	d025      	beq.n	8009ad6 <USBD_LL_DataOutStage+0x16e>
 8009a8a:	7dbb      	ldrb	r3, [r7, #22]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d122      	bne.n	8009ad6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	2b03      	cmp	r3, #3
 8009a9a:	d117      	bne.n	8009acc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009a9c:	7dba      	ldrb	r2, [r7, #22]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	32ae      	adds	r2, #174	@ 0xae
 8009aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa6:	699b      	ldr	r3, [r3, #24]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00f      	beq.n	8009acc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009aac:	7dba      	ldrb	r2, [r7, #22]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009ab4:	7dba      	ldrb	r2, [r7, #22]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	32ae      	adds	r2, #174	@ 0xae
 8009aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	7afa      	ldrb	r2, [r7, #11]
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	4798      	blx	r3
 8009ac8:	4603      	mov	r3, r0
 8009aca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009acc:	7dfb      	ldrb	r3, [r7, #23]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009ad2:	7dfb      	ldrb	r3, [r7, #23]
 8009ad4:	e000      	b.n	8009ad8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3718      	adds	r7, #24
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	460b      	mov	r3, r1
 8009aea:	607a      	str	r2, [r7, #4]
 8009aec:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009aee:	7afb      	ldrb	r3, [r7, #11]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d178      	bne.n	8009be6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	3314      	adds	r3, #20
 8009af8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	d163      	bne.n	8009bcc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	693a      	ldr	r2, [r7, #16]
 8009b0a:	8992      	ldrh	r2, [r2, #12]
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d91c      	bls.n	8009b4a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	693a      	ldr	r2, [r7, #16]
 8009b16:	8992      	ldrh	r2, [r2, #12]
 8009b18:	1a9a      	subs	r2, r3, r2
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	691b      	ldr	r3, [r3, #16]
 8009b22:	693a      	ldr	r2, [r7, #16]
 8009b24:	8992      	ldrh	r2, [r2, #12]
 8009b26:	441a      	add	r2, r3
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	6919      	ldr	r1, [r3, #16]
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	461a      	mov	r2, r3
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f001 f88c 	bl	800ac54 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	2200      	movs	r2, #0
 8009b40:	2100      	movs	r1, #0
 8009b42:	68f8      	ldr	r0, [r7, #12]
 8009b44:	f001 fd42 	bl	800b5cc <USBD_LL_PrepareReceive>
 8009b48:	e040      	b.n	8009bcc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	899b      	ldrh	r3, [r3, #12]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d11c      	bne.n	8009b92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	693a      	ldr	r2, [r7, #16]
 8009b5e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d316      	bcc.n	8009b92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d20f      	bcs.n	8009b92 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b72:	2200      	movs	r2, #0
 8009b74:	2100      	movs	r1, #0
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f001 f86c 	bl	800ac54 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b84:	2300      	movs	r3, #0
 8009b86:	2200      	movs	r2, #0
 8009b88:	2100      	movs	r1, #0
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f001 fd1e 	bl	800b5cc <USBD_LL_PrepareReceive>
 8009b90:	e01c      	b.n	8009bcc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	2b03      	cmp	r3, #3
 8009b9c:	d10f      	bne.n	8009bbe <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d009      	beq.n	8009bbe <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2200      	movs	r2, #0
 8009bae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bbe:	2180      	movs	r1, #128	@ 0x80
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f001 fc59 	bl	800b478 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f001 f89a 	bl	800ad00 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d03a      	beq.n	8009c4c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f7ff fe30 	bl	800983c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009be4:	e032      	b.n	8009c4c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009be6:	7afb      	ldrb	r3, [r7, #11]
 8009be8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	4619      	mov	r1, r3
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f000 f986 	bl	8009f02 <USBD_CoreFindEP>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bfa:	7dfb      	ldrb	r3, [r7, #23]
 8009bfc:	2bff      	cmp	r3, #255	@ 0xff
 8009bfe:	d025      	beq.n	8009c4c <USBD_LL_DataInStage+0x16c>
 8009c00:	7dfb      	ldrb	r3, [r7, #23]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d122      	bne.n	8009c4c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	2b03      	cmp	r3, #3
 8009c10:	d11c      	bne.n	8009c4c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c12:	7dfa      	ldrb	r2, [r7, #23]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	32ae      	adds	r2, #174	@ 0xae
 8009c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d014      	beq.n	8009c4c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009c22:	7dfa      	ldrb	r2, [r7, #23]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009c2a:	7dfa      	ldrb	r2, [r7, #23]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	32ae      	adds	r2, #174	@ 0xae
 8009c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	7afa      	ldrb	r2, [r7, #11]
 8009c38:	4611      	mov	r1, r2
 8009c3a:	68f8      	ldr	r0, [r7, #12]
 8009c3c:	4798      	blx	r3
 8009c3e:	4603      	mov	r3, r0
 8009c40:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009c42:	7dbb      	ldrb	r3, [r7, #22]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d001      	beq.n	8009c4c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009c48:	7dbb      	ldrb	r3, [r7, #22]
 8009c4a:	e000      	b.n	8009c4e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009c4c:	2300      	movs	r3, #0
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3718      	adds	r7, #24
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}

08009c56 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b084      	sub	sp, #16
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2201      	movs	r2, #1
 8009c66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d014      	beq.n	8009cbc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d00e      	beq.n	8009cbc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	6852      	ldr	r2, [r2, #4]
 8009caa:	b2d2      	uxtb	r2, r2
 8009cac:	4611      	mov	r1, r2
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	4798      	blx	r3
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009cb8:	2303      	movs	r3, #3
 8009cba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cbc:	2340      	movs	r3, #64	@ 0x40
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2100      	movs	r1, #0
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f001 fb93 	bl	800b3ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2240      	movs	r2, #64	@ 0x40
 8009cd4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cd8:	2340      	movs	r3, #64	@ 0x40
 8009cda:	2200      	movs	r2, #0
 8009cdc:	2180      	movs	r1, #128	@ 0x80
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f001 fb85 	bl	800b3ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2240      	movs	r2, #64	@ 0x40
 8009cf0:	841a      	strh	r2, [r3, #32]

  return ret;
 8009cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	460b      	mov	r3, r1
 8009d06:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	78fa      	ldrb	r2, [r7, #3]
 8009d0c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	2b04      	cmp	r3, #4
 8009d2e:	d006      	beq.n	8009d3e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2204      	movs	r2, #4
 8009d42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	2b04      	cmp	r3, #4
 8009d66:	d106      	bne.n	8009d76 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009d6e:	b2da      	uxtb	r2, r3
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	2b03      	cmp	r3, #3
 8009d96:	d110      	bne.n	8009dba <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00b      	beq.n	8009dba <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009da8:	69db      	ldr	r3, [r3, #28]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d005      	beq.n	8009dba <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009db4:	69db      	ldr	r3, [r3, #28]
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	460b      	mov	r3, r1
 8009dce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	32ae      	adds	r2, #174	@ 0xae
 8009dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d101      	bne.n	8009de6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009de2:	2303      	movs	r3, #3
 8009de4:	e01c      	b.n	8009e20 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2b03      	cmp	r3, #3
 8009df0:	d115      	bne.n	8009e1e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	32ae      	adds	r2, #174	@ 0xae
 8009dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e00:	6a1b      	ldr	r3, [r3, #32]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00b      	beq.n	8009e1e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	32ae      	adds	r2, #174	@ 0xae
 8009e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e14:	6a1b      	ldr	r3, [r3, #32]
 8009e16:	78fa      	ldrb	r2, [r7, #3]
 8009e18:	4611      	mov	r1, r2
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e1e:	2300      	movs	r3, #0
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	460b      	mov	r3, r1
 8009e32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	32ae      	adds	r2, #174	@ 0xae
 8009e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d101      	bne.n	8009e4a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e46:	2303      	movs	r3, #3
 8009e48:	e01c      	b.n	8009e84 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b03      	cmp	r3, #3
 8009e54:	d115      	bne.n	8009e82 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	32ae      	adds	r2, #174	@ 0xae
 8009e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00b      	beq.n	8009e82 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	32ae      	adds	r2, #174	@ 0xae
 8009e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e7a:	78fa      	ldrb	r2, [r7, #3]
 8009e7c:	4611      	mov	r1, r2
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e82:	2300      	movs	r3, #0
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	370c      	adds	r7, #12
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr

08009ea2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00e      	beq.n	8009ede <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	6852      	ldr	r2, [r2, #4]
 8009ecc:	b2d2      	uxtb	r2, r2
 8009ece:	4611      	mov	r1, r2
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	4798      	blx	r3
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009eda:	2303      	movs	r3, #3
 8009edc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3710      	adds	r7, #16
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	460b      	mov	r3, r1
 8009ef2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ef4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr

08009f02 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f02:	b480      	push	{r7}
 8009f04:	b083      	sub	sp, #12
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f0e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	370c      	adds	r7, #12
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr

08009f1c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	881b      	ldrh	r3, [r3, #0]
 8009f2e:	68fa      	ldr	r2, [r7, #12]
 8009f30:	7812      	ldrb	r2, [r2, #0]
 8009f32:	4413      	add	r3, r2
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	781b      	ldrb	r3, [r3, #0]
 8009f3e:	461a      	mov	r2, r3
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4413      	add	r3, r2
 8009f44:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009f46:	68fb      	ldr	r3, [r7, #12]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b087      	sub	sp, #28
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009f72:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009f76:	021b      	lsls	r3, r3, #8
 8009f78:	b21a      	sxth	r2, r3
 8009f7a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	b21b      	sxth	r3, r3
 8009f82:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009f84:	89fb      	ldrh	r3, [r7, #14]
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	371c      	adds	r7, #28
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
	...

08009f94 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009faa:	2b40      	cmp	r3, #64	@ 0x40
 8009fac:	d005      	beq.n	8009fba <USBD_StdDevReq+0x26>
 8009fae:	2b40      	cmp	r3, #64	@ 0x40
 8009fb0:	d857      	bhi.n	800a062 <USBD_StdDevReq+0xce>
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d00f      	beq.n	8009fd6 <USBD_StdDevReq+0x42>
 8009fb6:	2b20      	cmp	r3, #32
 8009fb8:	d153      	bne.n	800a062 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	32ae      	adds	r2, #174	@ 0xae
 8009fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	6839      	ldr	r1, [r7, #0]
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	4798      	blx	r3
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8009fd4:	e04a      	b.n	800a06c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	785b      	ldrb	r3, [r3, #1]
 8009fda:	2b09      	cmp	r3, #9
 8009fdc:	d83b      	bhi.n	800a056 <USBD_StdDevReq+0xc2>
 8009fde:	a201      	add	r2, pc, #4	@ (adr r2, 8009fe4 <USBD_StdDevReq+0x50>)
 8009fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe4:	0800a039 	.word	0x0800a039
 8009fe8:	0800a04d 	.word	0x0800a04d
 8009fec:	0800a057 	.word	0x0800a057
 8009ff0:	0800a043 	.word	0x0800a043
 8009ff4:	0800a057 	.word	0x0800a057
 8009ff8:	0800a017 	.word	0x0800a017
 8009ffc:	0800a00d 	.word	0x0800a00d
 800a000:	0800a057 	.word	0x0800a057
 800a004:	0800a02f 	.word	0x0800a02f
 800a008:	0800a021 	.word	0x0800a021
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a00c:	6839      	ldr	r1, [r7, #0]
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 fa3e 	bl	800a490 <USBD_GetDescriptor>
          break;
 800a014:	e024      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a016:	6839      	ldr	r1, [r7, #0]
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 fba3 	bl	800a764 <USBD_SetAddress>
          break;
 800a01e:	e01f      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fbe2 	bl	800a7ec <USBD_SetConfig>
 800a028:	4603      	mov	r3, r0
 800a02a:	73fb      	strb	r3, [r7, #15]
          break;
 800a02c:	e018      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a02e:	6839      	ldr	r1, [r7, #0]
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 fc85 	bl	800a940 <USBD_GetConfig>
          break;
 800a036:	e013      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 fcb6 	bl	800a9ac <USBD_GetStatus>
          break;
 800a040:	e00e      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a042:	6839      	ldr	r1, [r7, #0]
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 fce5 	bl	800aa14 <USBD_SetFeature>
          break;
 800a04a:	e009      	b.n	800a060 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 fd09 	bl	800aa66 <USBD_ClrFeature>
          break;
 800a054:	e004      	b.n	800a060 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a056:	6839      	ldr	r1, [r7, #0]
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 fd60 	bl	800ab1e <USBD_CtlError>
          break;
 800a05e:	bf00      	nop
      }
      break;
 800a060:	e004      	b.n	800a06c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a062:	6839      	ldr	r1, [r7, #0]
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 fd5a 	bl	800ab1e <USBD_CtlError>
      break;
 800a06a:	bf00      	nop
  }

  return ret;
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop

0800a078 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a082:	2300      	movs	r3, #0
 800a084:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a08e:	2b40      	cmp	r3, #64	@ 0x40
 800a090:	d005      	beq.n	800a09e <USBD_StdItfReq+0x26>
 800a092:	2b40      	cmp	r3, #64	@ 0x40
 800a094:	d852      	bhi.n	800a13c <USBD_StdItfReq+0xc4>
 800a096:	2b00      	cmp	r3, #0
 800a098:	d001      	beq.n	800a09e <USBD_StdItfReq+0x26>
 800a09a:	2b20      	cmp	r3, #32
 800a09c:	d14e      	bne.n	800a13c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	d840      	bhi.n	800a12e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	889b      	ldrh	r3, [r3, #4]
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d836      	bhi.n	800a124 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	889b      	ldrh	r3, [r3, #4]
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	4619      	mov	r1, r3
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f7ff ff12 	bl	8009ee8 <USBD_CoreFindIF>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0c8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ca:	2bff      	cmp	r3, #255	@ 0xff
 800a0cc:	d01d      	beq.n	800a10a <USBD_StdItfReq+0x92>
 800a0ce:	7bbb      	ldrb	r3, [r7, #14]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d11a      	bne.n	800a10a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a0d4:	7bba      	ldrb	r2, [r7, #14]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	32ae      	adds	r2, #174	@ 0xae
 800a0da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00f      	beq.n	800a104 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a0e4:	7bba      	ldrb	r2, [r7, #14]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a0ec:	7bba      	ldrb	r2, [r7, #14]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	32ae      	adds	r2, #174	@ 0xae
 800a0f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	6839      	ldr	r1, [r7, #0]
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	4798      	blx	r3
 800a0fe:	4603      	mov	r3, r0
 800a100:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a102:	e004      	b.n	800a10e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a104:	2303      	movs	r3, #3
 800a106:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a108:	e001      	b.n	800a10e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a10a:	2303      	movs	r3, #3
 800a10c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	88db      	ldrh	r3, [r3, #6]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d110      	bne.n	800a138 <USBD_StdItfReq+0xc0>
 800a116:	7bfb      	ldrb	r3, [r7, #15]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10d      	bne.n	800a138 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 fddc 	bl	800acda <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a122:	e009      	b.n	800a138 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a124:	6839      	ldr	r1, [r7, #0]
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 fcf9 	bl	800ab1e <USBD_CtlError>
          break;
 800a12c:	e004      	b.n	800a138 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a12e:	6839      	ldr	r1, [r7, #0]
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f000 fcf4 	bl	800ab1e <USBD_CtlError>
          break;
 800a136:	e000      	b.n	800a13a <USBD_StdItfReq+0xc2>
          break;
 800a138:	bf00      	nop
      }
      break;
 800a13a:	e004      	b.n	800a146 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a13c:	6839      	ldr	r1, [r7, #0]
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 fced 	bl	800ab1e <USBD_CtlError>
      break;
 800a144:	bf00      	nop
  }

  return ret;
 800a146:	7bfb      	ldrb	r3, [r7, #15]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a15a:	2300      	movs	r3, #0
 800a15c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	889b      	ldrh	r3, [r3, #4]
 800a162:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a16c:	2b40      	cmp	r3, #64	@ 0x40
 800a16e:	d007      	beq.n	800a180 <USBD_StdEPReq+0x30>
 800a170:	2b40      	cmp	r3, #64	@ 0x40
 800a172:	f200 8181 	bhi.w	800a478 <USBD_StdEPReq+0x328>
 800a176:	2b00      	cmp	r3, #0
 800a178:	d02a      	beq.n	800a1d0 <USBD_StdEPReq+0x80>
 800a17a:	2b20      	cmp	r3, #32
 800a17c:	f040 817c 	bne.w	800a478 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a180:	7bbb      	ldrb	r3, [r7, #14]
 800a182:	4619      	mov	r1, r3
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f7ff febc 	bl	8009f02 <USBD_CoreFindEP>
 800a18a:	4603      	mov	r3, r0
 800a18c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a18e:	7b7b      	ldrb	r3, [r7, #13]
 800a190:	2bff      	cmp	r3, #255	@ 0xff
 800a192:	f000 8176 	beq.w	800a482 <USBD_StdEPReq+0x332>
 800a196:	7b7b      	ldrb	r3, [r7, #13]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f040 8172 	bne.w	800a482 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a19e:	7b7a      	ldrb	r2, [r7, #13]
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a1a6:	7b7a      	ldrb	r2, [r7, #13]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	32ae      	adds	r2, #174	@ 0xae
 800a1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b0:	689b      	ldr	r3, [r3, #8]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	f000 8165 	beq.w	800a482 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a1b8:	7b7a      	ldrb	r2, [r7, #13]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	32ae      	adds	r2, #174	@ 0xae
 800a1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	4798      	blx	r3
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a1ce:	e158      	b.n	800a482 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	785b      	ldrb	r3, [r3, #1]
 800a1d4:	2b03      	cmp	r3, #3
 800a1d6:	d008      	beq.n	800a1ea <USBD_StdEPReq+0x9a>
 800a1d8:	2b03      	cmp	r3, #3
 800a1da:	f300 8147 	bgt.w	800a46c <USBD_StdEPReq+0x31c>
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	f000 809b 	beq.w	800a31a <USBD_StdEPReq+0x1ca>
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d03c      	beq.n	800a262 <USBD_StdEPReq+0x112>
 800a1e8:	e140      	b.n	800a46c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b02      	cmp	r3, #2
 800a1f4:	d002      	beq.n	800a1fc <USBD_StdEPReq+0xac>
 800a1f6:	2b03      	cmp	r3, #3
 800a1f8:	d016      	beq.n	800a228 <USBD_StdEPReq+0xd8>
 800a1fa:	e02c      	b.n	800a256 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1fc:	7bbb      	ldrb	r3, [r7, #14]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d00d      	beq.n	800a21e <USBD_StdEPReq+0xce>
 800a202:	7bbb      	ldrb	r3, [r7, #14]
 800a204:	2b80      	cmp	r3, #128	@ 0x80
 800a206:	d00a      	beq.n	800a21e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a208:	7bbb      	ldrb	r3, [r7, #14]
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f001 f933 	bl	800b478 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a212:	2180      	movs	r1, #128	@ 0x80
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f001 f92f 	bl	800b478 <USBD_LL_StallEP>
 800a21a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a21c:	e020      	b.n	800a260 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a21e:	6839      	ldr	r1, [r7, #0]
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fc7c 	bl	800ab1e <USBD_CtlError>
              break;
 800a226:	e01b      	b.n	800a260 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	885b      	ldrh	r3, [r3, #2]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d10e      	bne.n	800a24e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a230:	7bbb      	ldrb	r3, [r7, #14]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00b      	beq.n	800a24e <USBD_StdEPReq+0xfe>
 800a236:	7bbb      	ldrb	r3, [r7, #14]
 800a238:	2b80      	cmp	r3, #128	@ 0x80
 800a23a:	d008      	beq.n	800a24e <USBD_StdEPReq+0xfe>
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	88db      	ldrh	r3, [r3, #6]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d104      	bne.n	800a24e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a244:	7bbb      	ldrb	r3, [r7, #14]
 800a246:	4619      	mov	r1, r3
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f001 f915 	bl	800b478 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fd43 	bl	800acda <USBD_CtlSendStatus>

              break;
 800a254:	e004      	b.n	800a260 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fc60 	bl	800ab1e <USBD_CtlError>
              break;
 800a25e:	bf00      	nop
          }
          break;
 800a260:	e109      	b.n	800a476 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	2b02      	cmp	r3, #2
 800a26c:	d002      	beq.n	800a274 <USBD_StdEPReq+0x124>
 800a26e:	2b03      	cmp	r3, #3
 800a270:	d016      	beq.n	800a2a0 <USBD_StdEPReq+0x150>
 800a272:	e04b      	b.n	800a30c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a274:	7bbb      	ldrb	r3, [r7, #14]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d00d      	beq.n	800a296 <USBD_StdEPReq+0x146>
 800a27a:	7bbb      	ldrb	r3, [r7, #14]
 800a27c:	2b80      	cmp	r3, #128	@ 0x80
 800a27e:	d00a      	beq.n	800a296 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a280:	7bbb      	ldrb	r3, [r7, #14]
 800a282:	4619      	mov	r1, r3
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f001 f8f7 	bl	800b478 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a28a:	2180      	movs	r1, #128	@ 0x80
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f001 f8f3 	bl	800b478 <USBD_LL_StallEP>
 800a292:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a294:	e040      	b.n	800a318 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fc40 	bl	800ab1e <USBD_CtlError>
              break;
 800a29e:	e03b      	b.n	800a318 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	885b      	ldrh	r3, [r3, #2]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d136      	bne.n	800a316 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a2a8:	7bbb      	ldrb	r3, [r7, #14]
 800a2aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d004      	beq.n	800a2bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a2b2:	7bbb      	ldrb	r3, [r7, #14]
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f001 f8fd 	bl	800b4b6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fd0c 	bl	800acda <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a2c2:	7bbb      	ldrb	r3, [r7, #14]
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f7ff fe1b 	bl	8009f02 <USBD_CoreFindEP>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2d0:	7b7b      	ldrb	r3, [r7, #13]
 800a2d2:	2bff      	cmp	r3, #255	@ 0xff
 800a2d4:	d01f      	beq.n	800a316 <USBD_StdEPReq+0x1c6>
 800a2d6:	7b7b      	ldrb	r3, [r7, #13]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d11c      	bne.n	800a316 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a2dc:	7b7a      	ldrb	r2, [r7, #13]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a2e4:	7b7a      	ldrb	r2, [r7, #13]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	32ae      	adds	r2, #174	@ 0xae
 800a2ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d010      	beq.n	800a316 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a2f4:	7b7a      	ldrb	r2, [r7, #13]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	32ae      	adds	r2, #174	@ 0xae
 800a2fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	4798      	blx	r3
 800a306:	4603      	mov	r3, r0
 800a308:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a30a:	e004      	b.n	800a316 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a30c:	6839      	ldr	r1, [r7, #0]
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 fc05 	bl	800ab1e <USBD_CtlError>
              break;
 800a314:	e000      	b.n	800a318 <USBD_StdEPReq+0x1c8>
              break;
 800a316:	bf00      	nop
          }
          break;
 800a318:	e0ad      	b.n	800a476 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a320:	b2db      	uxtb	r3, r3
 800a322:	2b02      	cmp	r3, #2
 800a324:	d002      	beq.n	800a32c <USBD_StdEPReq+0x1dc>
 800a326:	2b03      	cmp	r3, #3
 800a328:	d033      	beq.n	800a392 <USBD_StdEPReq+0x242>
 800a32a:	e099      	b.n	800a460 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a32c:	7bbb      	ldrb	r3, [r7, #14]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d007      	beq.n	800a342 <USBD_StdEPReq+0x1f2>
 800a332:	7bbb      	ldrb	r3, [r7, #14]
 800a334:	2b80      	cmp	r3, #128	@ 0x80
 800a336:	d004      	beq.n	800a342 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 fbef 	bl	800ab1e <USBD_CtlError>
                break;
 800a340:	e093      	b.n	800a46a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a342:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a346:	2b00      	cmp	r3, #0
 800a348:	da0b      	bge.n	800a362 <USBD_StdEPReq+0x212>
 800a34a:	7bbb      	ldrb	r3, [r7, #14]
 800a34c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a350:	4613      	mov	r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	3310      	adds	r3, #16
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	4413      	add	r3, r2
 800a35e:	3304      	adds	r3, #4
 800a360:	e00b      	b.n	800a37a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a362:	7bbb      	ldrb	r3, [r7, #14]
 800a364:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a368:	4613      	mov	r3, r2
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	4413      	add	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	4413      	add	r3, r2
 800a378:	3304      	adds	r3, #4
 800a37a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	2200      	movs	r2, #0
 800a380:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	330e      	adds	r3, #14
 800a386:	2202      	movs	r2, #2
 800a388:	4619      	mov	r1, r3
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 fc44 	bl	800ac18 <USBD_CtlSendData>
              break;
 800a390:	e06b      	b.n	800a46a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a392:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a396:	2b00      	cmp	r3, #0
 800a398:	da11      	bge.n	800a3be <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a39a:	7bbb      	ldrb	r3, [r7, #14]
 800a39c:	f003 020f 	and.w	r2, r3, #15
 800a3a0:	6879      	ldr	r1, [r7, #4]
 800a3a2:	4613      	mov	r3, r2
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	4413      	add	r3, r2
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	440b      	add	r3, r1
 800a3ac:	3323      	adds	r3, #35	@ 0x23
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d117      	bne.n	800a3e4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a3b4:	6839      	ldr	r1, [r7, #0]
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 fbb1 	bl	800ab1e <USBD_CtlError>
                  break;
 800a3bc:	e055      	b.n	800a46a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a3be:	7bbb      	ldrb	r3, [r7, #14]
 800a3c0:	f003 020f 	and.w	r2, r3, #15
 800a3c4:	6879      	ldr	r1, [r7, #4]
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	4413      	add	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	440b      	add	r3, r1
 800a3d0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d104      	bne.n	800a3e4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a3da:	6839      	ldr	r1, [r7, #0]
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 fb9e 	bl	800ab1e <USBD_CtlError>
                  break;
 800a3e2:	e042      	b.n	800a46a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	da0b      	bge.n	800a404 <USBD_StdEPReq+0x2b4>
 800a3ec:	7bbb      	ldrb	r3, [r7, #14]
 800a3ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3f2:	4613      	mov	r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	4413      	add	r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	3310      	adds	r3, #16
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	4413      	add	r3, r2
 800a400:	3304      	adds	r3, #4
 800a402:	e00b      	b.n	800a41c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a404:	7bbb      	ldrb	r3, [r7, #14]
 800a406:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a40a:	4613      	mov	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	4413      	add	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	4413      	add	r3, r2
 800a41a:	3304      	adds	r3, #4
 800a41c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a41e:	7bbb      	ldrb	r3, [r7, #14]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d002      	beq.n	800a42a <USBD_StdEPReq+0x2da>
 800a424:	7bbb      	ldrb	r3, [r7, #14]
 800a426:	2b80      	cmp	r3, #128	@ 0x80
 800a428:	d103      	bne.n	800a432 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	2200      	movs	r2, #0
 800a42e:	739a      	strb	r2, [r3, #14]
 800a430:	e00e      	b.n	800a450 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a432:	7bbb      	ldrb	r3, [r7, #14]
 800a434:	4619      	mov	r1, r3
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f001 f85c 	bl	800b4f4 <USBD_LL_IsStallEP>
 800a43c:	4603      	mov	r3, r0
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d003      	beq.n	800a44a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	2201      	movs	r2, #1
 800a446:	739a      	strb	r2, [r3, #14]
 800a448:	e002      	b.n	800a450 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	2200      	movs	r2, #0
 800a44e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	330e      	adds	r3, #14
 800a454:	2202      	movs	r2, #2
 800a456:	4619      	mov	r1, r3
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fbdd 	bl	800ac18 <USBD_CtlSendData>
              break;
 800a45e:	e004      	b.n	800a46a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a460:	6839      	ldr	r1, [r7, #0]
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f000 fb5b 	bl	800ab1e <USBD_CtlError>
              break;
 800a468:	bf00      	nop
          }
          break;
 800a46a:	e004      	b.n	800a476 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a46c:	6839      	ldr	r1, [r7, #0]
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f000 fb55 	bl	800ab1e <USBD_CtlError>
          break;
 800a474:	bf00      	nop
      }
      break;
 800a476:	e005      	b.n	800a484 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a478:	6839      	ldr	r1, [r7, #0]
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fb4f 	bl	800ab1e <USBD_CtlError>
      break;
 800a480:	e000      	b.n	800a484 <USBD_StdEPReq+0x334>
      break;
 800a482:	bf00      	nop
  }

  return ret;
 800a484:	7bfb      	ldrb	r3, [r7, #15]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
	...

0800a490 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a49a:	2300      	movs	r3, #0
 800a49c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	885b      	ldrh	r3, [r3, #2]
 800a4aa:	0a1b      	lsrs	r3, r3, #8
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	2b06      	cmp	r3, #6
 800a4b2:	f200 8128 	bhi.w	800a706 <USBD_GetDescriptor+0x276>
 800a4b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a4bc <USBD_GetDescriptor+0x2c>)
 800a4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4bc:	0800a4d9 	.word	0x0800a4d9
 800a4c0:	0800a4f1 	.word	0x0800a4f1
 800a4c4:	0800a531 	.word	0x0800a531
 800a4c8:	0800a707 	.word	0x0800a707
 800a4cc:	0800a707 	.word	0x0800a707
 800a4d0:	0800a6a7 	.word	0x0800a6a7
 800a4d4:	0800a6d3 	.word	0x0800a6d3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	687a      	ldr	r2, [r7, #4]
 800a4e2:	7c12      	ldrb	r2, [r2, #16]
 800a4e4:	f107 0108 	add.w	r1, r7, #8
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	4798      	blx	r3
 800a4ec:	60f8      	str	r0, [r7, #12]
      break;
 800a4ee:	e112      	b.n	800a716 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	7c1b      	ldrb	r3, [r3, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d10d      	bne.n	800a514 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a500:	f107 0208 	add.w	r2, r7, #8
 800a504:	4610      	mov	r0, r2
 800a506:	4798      	blx	r3
 800a508:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	3301      	adds	r3, #1
 800a50e:	2202      	movs	r2, #2
 800a510:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a512:	e100      	b.n	800a716 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51c:	f107 0208 	add.w	r2, r7, #8
 800a520:	4610      	mov	r0, r2
 800a522:	4798      	blx	r3
 800a524:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	3301      	adds	r3, #1
 800a52a:	2202      	movs	r2, #2
 800a52c:	701a      	strb	r2, [r3, #0]
      break;
 800a52e:	e0f2      	b.n	800a716 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	885b      	ldrh	r3, [r3, #2]
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2b05      	cmp	r3, #5
 800a538:	f200 80ac 	bhi.w	800a694 <USBD_GetDescriptor+0x204>
 800a53c:	a201      	add	r2, pc, #4	@ (adr r2, 800a544 <USBD_GetDescriptor+0xb4>)
 800a53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a542:	bf00      	nop
 800a544:	0800a55d 	.word	0x0800a55d
 800a548:	0800a591 	.word	0x0800a591
 800a54c:	0800a5c5 	.word	0x0800a5c5
 800a550:	0800a5f9 	.word	0x0800a5f9
 800a554:	0800a62d 	.word	0x0800a62d
 800a558:	0800a661 	.word	0x0800a661
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d00b      	beq.n	800a580 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	7c12      	ldrb	r2, [r2, #16]
 800a574:	f107 0108 	add.w	r1, r7, #8
 800a578:	4610      	mov	r0, r2
 800a57a:	4798      	blx	r3
 800a57c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a57e:	e091      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a580:	6839      	ldr	r1, [r7, #0]
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 facb 	bl	800ab1e <USBD_CtlError>
            err++;
 800a588:	7afb      	ldrb	r3, [r7, #11]
 800a58a:	3301      	adds	r3, #1
 800a58c:	72fb      	strb	r3, [r7, #11]
          break;
 800a58e:	e089      	b.n	800a6a4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d00b      	beq.n	800a5b4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	7c12      	ldrb	r2, [r2, #16]
 800a5a8:	f107 0108 	add.w	r1, r7, #8
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	4798      	blx	r3
 800a5b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5b2:	e077      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5b4:	6839      	ldr	r1, [r7, #0]
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 fab1 	bl	800ab1e <USBD_CtlError>
            err++;
 800a5bc:	7afb      	ldrb	r3, [r7, #11]
 800a5be:	3301      	adds	r3, #1
 800a5c0:	72fb      	strb	r3, [r7, #11]
          break;
 800a5c2:	e06f      	b.n	800a6a4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ca:	68db      	ldr	r3, [r3, #12]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00b      	beq.n	800a5e8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	7c12      	ldrb	r2, [r2, #16]
 800a5dc:	f107 0108 	add.w	r1, r7, #8
 800a5e0:	4610      	mov	r0, r2
 800a5e2:	4798      	blx	r3
 800a5e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5e6:	e05d      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5e8:	6839      	ldr	r1, [r7, #0]
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fa97 	bl	800ab1e <USBD_CtlError>
            err++;
 800a5f0:	7afb      	ldrb	r3, [r7, #11]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	72fb      	strb	r3, [r7, #11]
          break;
 800a5f6:	e055      	b.n	800a6a4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00b      	beq.n	800a61c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	687a      	ldr	r2, [r7, #4]
 800a60e:	7c12      	ldrb	r2, [r2, #16]
 800a610:	f107 0108 	add.w	r1, r7, #8
 800a614:	4610      	mov	r0, r2
 800a616:	4798      	blx	r3
 800a618:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a61a:	e043      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a61c:	6839      	ldr	r1, [r7, #0]
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 fa7d 	bl	800ab1e <USBD_CtlError>
            err++;
 800a624:	7afb      	ldrb	r3, [r7, #11]
 800a626:	3301      	adds	r3, #1
 800a628:	72fb      	strb	r3, [r7, #11]
          break;
 800a62a:	e03b      	b.n	800a6a4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a632:	695b      	ldr	r3, [r3, #20]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00b      	beq.n	800a650 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a63e:	695b      	ldr	r3, [r3, #20]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	7c12      	ldrb	r2, [r2, #16]
 800a644:	f107 0108 	add.w	r1, r7, #8
 800a648:	4610      	mov	r0, r2
 800a64a:	4798      	blx	r3
 800a64c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a64e:	e029      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a650:	6839      	ldr	r1, [r7, #0]
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fa63 	bl	800ab1e <USBD_CtlError>
            err++;
 800a658:	7afb      	ldrb	r3, [r7, #11]
 800a65a:	3301      	adds	r3, #1
 800a65c:	72fb      	strb	r3, [r7, #11]
          break;
 800a65e:	e021      	b.n	800a6a4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a666:	699b      	ldr	r3, [r3, #24]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d00b      	beq.n	800a684 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	7c12      	ldrb	r2, [r2, #16]
 800a678:	f107 0108 	add.w	r1, r7, #8
 800a67c:	4610      	mov	r0, r2
 800a67e:	4798      	blx	r3
 800a680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a682:	e00f      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a684:	6839      	ldr	r1, [r7, #0]
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 fa49 	bl	800ab1e <USBD_CtlError>
            err++;
 800a68c:	7afb      	ldrb	r3, [r7, #11]
 800a68e:	3301      	adds	r3, #1
 800a690:	72fb      	strb	r3, [r7, #11]
          break;
 800a692:	e007      	b.n	800a6a4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a694:	6839      	ldr	r1, [r7, #0]
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 fa41 	bl	800ab1e <USBD_CtlError>
          err++;
 800a69c:	7afb      	ldrb	r3, [r7, #11]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a6a2:	bf00      	nop
      }
      break;
 800a6a4:	e037      	b.n	800a716 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	7c1b      	ldrb	r3, [r3, #16]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d109      	bne.n	800a6c2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6b6:	f107 0208 	add.w	r2, r7, #8
 800a6ba:	4610      	mov	r0, r2
 800a6bc:	4798      	blx	r3
 800a6be:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6c0:	e029      	b.n	800a716 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a6c2:	6839      	ldr	r1, [r7, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fa2a 	bl	800ab1e <USBD_CtlError>
        err++;
 800a6ca:	7afb      	ldrb	r3, [r7, #11]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	72fb      	strb	r3, [r7, #11]
      break;
 800a6d0:	e021      	b.n	800a716 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	7c1b      	ldrb	r3, [r3, #16]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d10d      	bne.n	800a6f6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e2:	f107 0208 	add.w	r2, r7, #8
 800a6e6:	4610      	mov	r0, r2
 800a6e8:	4798      	blx	r3
 800a6ea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	2207      	movs	r2, #7
 800a6f2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6f4:	e00f      	b.n	800a716 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a6f6:	6839      	ldr	r1, [r7, #0]
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 fa10 	bl	800ab1e <USBD_CtlError>
        err++;
 800a6fe:	7afb      	ldrb	r3, [r7, #11]
 800a700:	3301      	adds	r3, #1
 800a702:	72fb      	strb	r3, [r7, #11]
      break;
 800a704:	e007      	b.n	800a716 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 fa08 	bl	800ab1e <USBD_CtlError>
      err++;
 800a70e:	7afb      	ldrb	r3, [r7, #11]
 800a710:	3301      	adds	r3, #1
 800a712:	72fb      	strb	r3, [r7, #11]
      break;
 800a714:	bf00      	nop
  }

  if (err != 0U)
 800a716:	7afb      	ldrb	r3, [r7, #11]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d11e      	bne.n	800a75a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	88db      	ldrh	r3, [r3, #6]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d016      	beq.n	800a752 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a724:	893b      	ldrh	r3, [r7, #8]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d00e      	beq.n	800a748 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	88da      	ldrh	r2, [r3, #6]
 800a72e:	893b      	ldrh	r3, [r7, #8]
 800a730:	4293      	cmp	r3, r2
 800a732:	bf28      	it	cs
 800a734:	4613      	movcs	r3, r2
 800a736:	b29b      	uxth	r3, r3
 800a738:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a73a:	893b      	ldrh	r3, [r7, #8]
 800a73c:	461a      	mov	r2, r3
 800a73e:	68f9      	ldr	r1, [r7, #12]
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 fa69 	bl	800ac18 <USBD_CtlSendData>
 800a746:	e009      	b.n	800a75c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a748:	6839      	ldr	r1, [r7, #0]
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f9e7 	bl	800ab1e <USBD_CtlError>
 800a750:	e004      	b.n	800a75c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fac1 	bl	800acda <USBD_CtlSendStatus>
 800a758:	e000      	b.n	800a75c <USBD_GetDescriptor+0x2cc>
    return;
 800a75a:	bf00      	nop
  }
}
 800a75c:	3710      	adds	r7, #16
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}
 800a762:	bf00      	nop

0800a764 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	889b      	ldrh	r3, [r3, #4]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d131      	bne.n	800a7da <USBD_SetAddress+0x76>
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	88db      	ldrh	r3, [r3, #6]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d12d      	bne.n	800a7da <USBD_SetAddress+0x76>
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	885b      	ldrh	r3, [r3, #2]
 800a782:	2b7f      	cmp	r3, #127	@ 0x7f
 800a784:	d829      	bhi.n	800a7da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	885b      	ldrh	r3, [r3, #2]
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a790:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a798:	b2db      	uxtb	r3, r3
 800a79a:	2b03      	cmp	r3, #3
 800a79c:	d104      	bne.n	800a7a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 f9bc 	bl	800ab1e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7a6:	e01d      	b.n	800a7e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	7bfa      	ldrb	r2, [r7, #15]
 800a7ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 fec9 	bl	800b54c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fa8d 	bl	800acda <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a7c0:	7bfb      	ldrb	r3, [r7, #15]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d004      	beq.n	800a7d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2202      	movs	r2, #2
 800a7ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7ce:	e009      	b.n	800a7e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7d8:	e004      	b.n	800a7e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f99e 	bl	800ab1e <USBD_CtlError>
  }
}
 800a7e2:	bf00      	nop
 800a7e4:	bf00      	nop
 800a7e6:	3710      	adds	r7, #16
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	885b      	ldrh	r3, [r3, #2]
 800a7fe:	b2da      	uxtb	r2, r3
 800a800:	4b4e      	ldr	r3, [pc, #312]	@ (800a93c <USBD_SetConfig+0x150>)
 800a802:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a804:	4b4d      	ldr	r3, [pc, #308]	@ (800a93c <USBD_SetConfig+0x150>)
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d905      	bls.n	800a818 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 f985 	bl	800ab1e <USBD_CtlError>
    return USBD_FAIL;
 800a814:	2303      	movs	r3, #3
 800a816:	e08c      	b.n	800a932 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	2b02      	cmp	r3, #2
 800a822:	d002      	beq.n	800a82a <USBD_SetConfig+0x3e>
 800a824:	2b03      	cmp	r3, #3
 800a826:	d029      	beq.n	800a87c <USBD_SetConfig+0x90>
 800a828:	e075      	b.n	800a916 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a82a:	4b44      	ldr	r3, [pc, #272]	@ (800a93c <USBD_SetConfig+0x150>)
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d020      	beq.n	800a874 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a832:	4b42      	ldr	r3, [pc, #264]	@ (800a93c <USBD_SetConfig+0x150>)
 800a834:	781b      	ldrb	r3, [r3, #0]
 800a836:	461a      	mov	r2, r3
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a83c:	4b3f      	ldr	r3, [pc, #252]	@ (800a93c <USBD_SetConfig+0x150>)
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	4619      	mov	r1, r3
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f7ff f805 	bl	8009852 <USBD_SetClassConfig>
 800a848:	4603      	mov	r3, r0
 800a84a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a84c:	7bfb      	ldrb	r3, [r7, #15]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d008      	beq.n	800a864 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a852:	6839      	ldr	r1, [r7, #0]
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 f962 	bl	800ab1e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2202      	movs	r2, #2
 800a85e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a862:	e065      	b.n	800a930 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fa38 	bl	800acda <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2203      	movs	r2, #3
 800a86e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a872:	e05d      	b.n	800a930 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f000 fa30 	bl	800acda <USBD_CtlSendStatus>
      break;
 800a87a:	e059      	b.n	800a930 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a87c:	4b2f      	ldr	r3, [pc, #188]	@ (800a93c <USBD_SetConfig+0x150>)
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d112      	bne.n	800a8aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2202      	movs	r2, #2
 800a888:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a88c:	4b2b      	ldr	r3, [pc, #172]	@ (800a93c <USBD_SetConfig+0x150>)
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	461a      	mov	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a896:	4b29      	ldr	r3, [pc, #164]	@ (800a93c <USBD_SetConfig+0x150>)
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	4619      	mov	r1, r3
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f7fe fff4 	bl	800988a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 fa19 	bl	800acda <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a8a8:	e042      	b.n	800a930 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a8aa:	4b24      	ldr	r3, [pc, #144]	@ (800a93c <USBD_SetConfig+0x150>)
 800a8ac:	781b      	ldrb	r3, [r3, #0]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d02a      	beq.n	800a90e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	4619      	mov	r1, r3
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f7fe ffe2 	bl	800988a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a8c6:	4b1d      	ldr	r3, [pc, #116]	@ (800a93c <USBD_SetConfig+0x150>)
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a93c <USBD_SetConfig+0x150>)
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7fe ffbb 	bl	8009852 <USBD_SetClassConfig>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a8e0:	7bfb      	ldrb	r3, [r7, #15]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00f      	beq.n	800a906 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a8e6:	6839      	ldr	r1, [r7, #0]
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 f918 	bl	800ab1e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	4619      	mov	r1, r3
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7fe ffc7 	bl	800988a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2202      	movs	r2, #2
 800a900:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a904:	e014      	b.n	800a930 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f9e7 	bl	800acda <USBD_CtlSendStatus>
      break;
 800a90c:	e010      	b.n	800a930 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f9e3 	bl	800acda <USBD_CtlSendStatus>
      break;
 800a914:	e00c      	b.n	800a930 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 f900 	bl	800ab1e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a91e:	4b07      	ldr	r3, [pc, #28]	@ (800a93c <USBD_SetConfig+0x150>)
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	4619      	mov	r1, r3
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f7fe ffb0 	bl	800988a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a92a:	2303      	movs	r3, #3
 800a92c:	73fb      	strb	r3, [r7, #15]
      break;
 800a92e:	bf00      	nop
  }

  return ret;
 800a930:	7bfb      	ldrb	r3, [r7, #15]
}
 800a932:	4618      	mov	r0, r3
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
 800a93a:	bf00      	nop
 800a93c:	20000428 	.word	0x20000428

0800a940 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	88db      	ldrh	r3, [r3, #6]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d004      	beq.n	800a95c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a952:	6839      	ldr	r1, [r7, #0]
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 f8e2 	bl	800ab1e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a95a:	e023      	b.n	800a9a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a962:	b2db      	uxtb	r3, r3
 800a964:	2b02      	cmp	r3, #2
 800a966:	dc02      	bgt.n	800a96e <USBD_GetConfig+0x2e>
 800a968:	2b00      	cmp	r3, #0
 800a96a:	dc03      	bgt.n	800a974 <USBD_GetConfig+0x34>
 800a96c:	e015      	b.n	800a99a <USBD_GetConfig+0x5a>
 800a96e:	2b03      	cmp	r3, #3
 800a970:	d00b      	beq.n	800a98a <USBD_GetConfig+0x4a>
 800a972:	e012      	b.n	800a99a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	3308      	adds	r3, #8
 800a97e:	2201      	movs	r2, #1
 800a980:	4619      	mov	r1, r3
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f948 	bl	800ac18 <USBD_CtlSendData>
        break;
 800a988:	e00c      	b.n	800a9a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	3304      	adds	r3, #4
 800a98e:	2201      	movs	r2, #1
 800a990:	4619      	mov	r1, r3
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f940 	bl	800ac18 <USBD_CtlSendData>
        break;
 800a998:	e004      	b.n	800a9a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a99a:	6839      	ldr	r1, [r7, #0]
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 f8be 	bl	800ab1e <USBD_CtlError>
        break;
 800a9a2:	bf00      	nop
}
 800a9a4:	bf00      	nop
 800a9a6:	3708      	adds	r7, #8
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b082      	sub	sp, #8
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	2b02      	cmp	r3, #2
 800a9c2:	d81e      	bhi.n	800aa02 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	88db      	ldrh	r3, [r3, #6]
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d004      	beq.n	800a9d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a9cc:	6839      	ldr	r1, [r7, #0]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f8a5 	bl	800ab1e <USBD_CtlError>
        break;
 800a9d4:	e01a      	b.n	800aa0c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2201      	movs	r2, #1
 800a9da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d005      	beq.n	800a9f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	f043 0202 	orr.w	r2, r3, #2
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	330c      	adds	r3, #12
 800a9f6:	2202      	movs	r2, #2
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 f90c 	bl	800ac18 <USBD_CtlSendData>
      break;
 800aa00:	e004      	b.n	800aa0c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aa02:	6839      	ldr	r1, [r7, #0]
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 f88a 	bl	800ab1e <USBD_CtlError>
      break;
 800aa0a:	bf00      	nop
  }
}
 800aa0c:	bf00      	nop
 800aa0e:	3708      	adds	r7, #8
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b082      	sub	sp, #8
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	885b      	ldrh	r3, [r3, #2]
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d107      	bne.n	800aa36 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2201      	movs	r2, #1
 800aa2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 f953 	bl	800acda <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800aa34:	e013      	b.n	800aa5e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	885b      	ldrh	r3, [r3, #2]
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	d10b      	bne.n	800aa56 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	889b      	ldrh	r3, [r3, #4]
 800aa42:	0a1b      	lsrs	r3, r3, #8
 800aa44:	b29b      	uxth	r3, r3
 800aa46:	b2da      	uxtb	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 f943 	bl	800acda <USBD_CtlSendStatus>
}
 800aa54:	e003      	b.n	800aa5e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 f860 	bl	800ab1e <USBD_CtlError>
}
 800aa5e:	bf00      	nop
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b082      	sub	sp, #8
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
 800aa6e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	3b01      	subs	r3, #1
 800aa7a:	2b02      	cmp	r3, #2
 800aa7c:	d80b      	bhi.n	800aa96 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	885b      	ldrh	r3, [r3, #2]
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d10c      	bne.n	800aaa0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 f923 	bl	800acda <USBD_CtlSendStatus>
      }
      break;
 800aa94:	e004      	b.n	800aaa0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800aa96:	6839      	ldr	r1, [r7, #0]
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 f840 	bl	800ab1e <USBD_CtlError>
      break;
 800aa9e:	e000      	b.n	800aaa2 <USBD_ClrFeature+0x3c>
      break;
 800aaa0:	bf00      	nop
  }
}
 800aaa2:	bf00      	nop
 800aaa4:	3708      	adds	r7, #8
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b084      	sub	sp, #16
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	781a      	ldrb	r2, [r3, #0]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	3301      	adds	r3, #1
 800aac4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	781a      	ldrb	r2, [r3, #0]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	3301      	adds	r3, #1
 800aad2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f7ff fa3d 	bl	8009f54 <SWAPBYTE>
 800aada:	4603      	mov	r3, r0
 800aadc:	461a      	mov	r2, r3
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	3301      	adds	r3, #1
 800aae6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	3301      	adds	r3, #1
 800aaec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aaee:	68f8      	ldr	r0, [r7, #12]
 800aaf0:	f7ff fa30 	bl	8009f54 <SWAPBYTE>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	3301      	adds	r3, #1
 800ab00:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3301      	adds	r3, #1
 800ab06:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ab08:	68f8      	ldr	r0, [r7, #12]
 800ab0a:	f7ff fa23 	bl	8009f54 <SWAPBYTE>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	461a      	mov	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	80da      	strh	r2, [r3, #6]
}
 800ab16:	bf00      	nop
 800ab18:	3710      	adds	r7, #16
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}

0800ab1e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b082      	sub	sp, #8
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
 800ab26:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab28:	2180      	movs	r1, #128	@ 0x80
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 fca4 	bl	800b478 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab30:	2100      	movs	r1, #0
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 fca0 	bl	800b478 <USBD_LL_StallEP>
}
 800ab38:	bf00      	nop
 800ab3a:	3708      	adds	r7, #8
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b086      	sub	sp, #24
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	60f8      	str	r0, [r7, #12]
 800ab48:	60b9      	str	r1, [r7, #8]
 800ab4a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d042      	beq.n	800abdc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ab5a:	6938      	ldr	r0, [r7, #16]
 800ab5c:	f000 f842 	bl	800abe4 <USBD_GetLen>
 800ab60:	4603      	mov	r3, r0
 800ab62:	3301      	adds	r3, #1
 800ab64:	005b      	lsls	r3, r3, #1
 800ab66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab6a:	d808      	bhi.n	800ab7e <USBD_GetString+0x3e>
 800ab6c:	6938      	ldr	r0, [r7, #16]
 800ab6e:	f000 f839 	bl	800abe4 <USBD_GetLen>
 800ab72:	4603      	mov	r3, r0
 800ab74:	3301      	adds	r3, #1
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	005b      	lsls	r3, r3, #1
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	e001      	b.n	800ab82 <USBD_GetString+0x42>
 800ab7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ab86:	7dfb      	ldrb	r3, [r7, #23]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	687a      	ldr	r2, [r7, #4]
 800ab8e:	7812      	ldrb	r2, [r2, #0]
 800ab90:	701a      	strb	r2, [r3, #0]
  idx++;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
 800ab94:	3301      	adds	r3, #1
 800ab96:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ab98:	7dfb      	ldrb	r3, [r7, #23]
 800ab9a:	68ba      	ldr	r2, [r7, #8]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	2203      	movs	r2, #3
 800aba0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aba2:	7dfb      	ldrb	r3, [r7, #23]
 800aba4:	3301      	adds	r3, #1
 800aba6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aba8:	e013      	b.n	800abd2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800abaa:	7dfb      	ldrb	r3, [r7, #23]
 800abac:	68ba      	ldr	r2, [r7, #8]
 800abae:	4413      	add	r3, r2
 800abb0:	693a      	ldr	r2, [r7, #16]
 800abb2:	7812      	ldrb	r2, [r2, #0]
 800abb4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	3301      	adds	r3, #1
 800abba:	613b      	str	r3, [r7, #16]
    idx++;
 800abbc:	7dfb      	ldrb	r3, [r7, #23]
 800abbe:	3301      	adds	r3, #1
 800abc0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800abc2:	7dfb      	ldrb	r3, [r7, #23]
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	4413      	add	r3, r2
 800abc8:	2200      	movs	r2, #0
 800abca:	701a      	strb	r2, [r3, #0]
    idx++;
 800abcc:	7dfb      	ldrb	r3, [r7, #23]
 800abce:	3301      	adds	r3, #1
 800abd0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1e7      	bne.n	800abaa <USBD_GetString+0x6a>
 800abda:	e000      	b.n	800abde <USBD_GetString+0x9e>
    return;
 800abdc:	bf00      	nop
  }
}
 800abde:	3718      	adds	r7, #24
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b085      	sub	sp, #20
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800abec:	2300      	movs	r3, #0
 800abee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800abf4:	e005      	b.n	800ac02 <USBD_GetLen+0x1e>
  {
    len++;
 800abf6:	7bfb      	ldrb	r3, [r7, #15]
 800abf8:	3301      	adds	r3, #1
 800abfa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	3301      	adds	r3, #1
 800ac00:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d1f5      	bne.n	800abf6 <USBD_GetLen+0x12>
  }

  return len;
 800ac0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3714      	adds	r7, #20
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr

0800ac18 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b084      	sub	sp, #16
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	60f8      	str	r0, [r7, #12]
 800ac20:	60b9      	str	r1, [r7, #8]
 800ac22:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2202      	movs	r2, #2
 800ac28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	68ba      	ldr	r2, [r7, #8]
 800ac36:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	2100      	movs	r1, #0
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f000 fca0 	bl	800b58a <USBD_LL_Transmit>

  return USBD_OK;
 800ac4a:	2300      	movs	r3, #0
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	2100      	movs	r1, #0
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f000 fc8f 	bl	800b58a <USBD_LL_Transmit>

  return USBD_OK;
 800ac6c:	2300      	movs	r3, #0
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3710      	adds	r7, #16
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}

0800ac76 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b084      	sub	sp, #16
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2203      	movs	r2, #3
 800ac86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	68ba      	ldr	r2, [r7, #8]
 800ac96:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	68ba      	ldr	r2, [r7, #8]
 800aca6:	2100      	movs	r1, #0
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 fc8f 	bl	800b5cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acae:	2300      	movs	r3, #0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3710      	adds	r7, #16
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b084      	sub	sp, #16
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	68ba      	ldr	r2, [r7, #8]
 800acc8:	2100      	movs	r1, #0
 800acca:	68f8      	ldr	r0, [r7, #12]
 800accc:	f000 fc7e 	bl	800b5cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3710      	adds	r7, #16
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}

0800acda <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800acda:	b580      	push	{r7, lr}
 800acdc:	b082      	sub	sp, #8
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2204      	movs	r2, #4
 800ace6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800acea:	2300      	movs	r3, #0
 800acec:	2200      	movs	r2, #0
 800acee:	2100      	movs	r1, #0
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f000 fc4a 	bl	800b58a <USBD_LL_Transmit>

  return USBD_OK;
 800acf6:	2300      	movs	r3, #0
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3708      	adds	r7, #8
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2205      	movs	r2, #5
 800ad0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad10:	2300      	movs	r3, #0
 800ad12:	2200      	movs	r2, #0
 800ad14:	2100      	movs	r1, #0
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fc58 	bl	800b5cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad1c:	2300      	movs	r3, #0
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3708      	adds	r7, #8
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
	...

0800ad28 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	4912      	ldr	r1, [pc, #72]	@ (800ad78 <MX_USB_DEVICE_Init+0x50>)
 800ad30:	4812      	ldr	r0, [pc, #72]	@ (800ad7c <MX_USB_DEVICE_Init+0x54>)
 800ad32:	f7fe fd11 	bl	8009758 <USBD_Init>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d001      	beq.n	800ad40 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ad3c:	f7f6 f9fc 	bl	8001138 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800ad40:	490f      	ldr	r1, [pc, #60]	@ (800ad80 <MX_USB_DEVICE_Init+0x58>)
 800ad42:	480e      	ldr	r0, [pc, #56]	@ (800ad7c <MX_USB_DEVICE_Init+0x54>)
 800ad44:	f7fe fd38 	bl	80097b8 <USBD_RegisterClass>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d001      	beq.n	800ad52 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad4e:	f7f6 f9f3 	bl	8001138 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800ad52:	490c      	ldr	r1, [pc, #48]	@ (800ad84 <MX_USB_DEVICE_Init+0x5c>)
 800ad54:	4809      	ldr	r0, [pc, #36]	@ (800ad7c <MX_USB_DEVICE_Init+0x54>)
 800ad56:	f7fe fcb3 	bl	80096c0 <USBD_AUDIO_RegisterInterface>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d001      	beq.n	800ad64 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad60:	f7f6 f9ea 	bl	8001138 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ad64:	4805      	ldr	r0, [pc, #20]	@ (800ad7c <MX_USB_DEVICE_Init+0x54>)
 800ad66:	f7fe fd5d 	bl	8009824 <USBD_Start>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d001      	beq.n	800ad74 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad70:	f7f6 f9e2 	bl	8001138 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad74:	bf00      	nop
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	20000118 	.word	0x20000118
 800ad7c:	2000042c 	.word	0x2000042c
 800ad80:	20000048 	.word	0x20000048
 800ad84:	200000fc 	.word	0x200000fc

0800ad88 <AUDIO_Init_FS>:
/* USER CODE END PV */

/* Private functions ---------------------------------------------------------*/

static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b085      	sub	sp, #20
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	60f8      	str	r0, [r7, #12]
 800ad90:	60b9      	str	r1, [r7, #8]
 800ad92:	607a      	str	r2, [r7, #4]
  return (USBD_OK);
 800ad94:	2300      	movs	r3, #0
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3714      	adds	r7, #20
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr

0800ada2 <AUDIO_DeInit_FS>:

static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800ada2:	b480      	push	{r7}
 800ada4:	b083      	sub	sp, #12
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	6078      	str	r0, [r7, #4]
  return (USBD_OK);
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	370c      	adds	r7, #12
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr

0800adb8 <AUDIO_AudioCmd_FS>:

/**
  * @brief  Handles AUDIO command (Oynat/Durdur)
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	60f8      	str	r0, [r7, #12]
 800adc0:	60b9      	str	r1, [r7, #8]
 800adc2:	4613      	mov	r3, r2
 800adc4:	71fb      	strb	r3, [r7, #7]
  switch(cmd)
 800adc6:	79fb      	ldrb	r3, [r7, #7]
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d002      	beq.n	800add2 <AUDIO_AudioCmd_FS+0x1a>
 800adcc:	2b03      	cmp	r3, #3
 800adce:	d007      	beq.n	800ade0 <AUDIO_AudioCmd_FS+0x28>
 800add0:	e00a      	b.n	800ade8 <AUDIO_AudioCmd_FS+0x30>
  {
    case AUDIO_CMD_START:
      // Bilgisayar "Oynat" dediğinde I2S ve CS43L22 DAC çipini başlat
      // size byte cinsindendir, ancak bizim BSP fonksiyonları genellikle byte bekler.
      BSP_AUDIO_OUT_Play((uint16_t*)pbuf, size * 2);
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	005b      	lsls	r3, r3, #1
 800add6:	4619      	mov	r1, r3
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	f7f6 fb4b 	bl	8001474 <BSP_AUDIO_OUT_Play>
      break;
 800adde:	e003      	b.n	800ade8 <AUDIO_AudioCmd_FS+0x30>

    case AUDIO_CMD_STOP:
      // Bilgisayar sesi durdurduğunda DAC'ı uyku moduna al
      BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800ade0:	2002      	movs	r0, #2
 800ade2:	f7f6 fb71 	bl	80014c8 <BSP_AUDIO_OUT_Stop>
      break;
 800ade6:	bf00      	nop
  }
  return (USBD_OK);
 800ade8:	2300      	movs	r3, #0
}
 800adea:	4618      	mov	r0, r3
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}

0800adf2 <AUDIO_VolumeCtl_FS>:

/**
  * @brief  Controls AUDIO Volume (Bilgisayardan ses açıp kısma)
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800adf2:	b580      	push	{r7, lr}
 800adf4:	b082      	sub	sp, #8
 800adf6:	af00      	add	r7, sp, #0
 800adf8:	4603      	mov	r3, r0
 800adfa:	71fb      	strb	r3, [r7, #7]
  // vol (0-100 aralığı) bilgisayardan gelir.

  // Ayrıca donanımsal DAC sesini de güncelleyebiliriz
  BSP_AUDIO_OUT_SetVolume(vol);
 800adfc:	79fb      	ldrb	r3, [r7, #7]
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7f6 fb8a 	bl	8001518 <BSP_AUDIO_OUT_SetVolume>

  return (USBD_OK);
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <AUDIO_MuteCtl_FS>:

static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b082      	sub	sp, #8
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	4603      	mov	r3, r0
 800ae16:	71fb      	strb	r3, [r7, #7]
  BSP_AUDIO_OUT_SetMute(cmd);
 800ae18:	79fb      	ldrb	r3, [r7, #7]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7f6 fb94 	bl	8001548 <BSP_AUDIO_OUT_SetMute>
  return (USBD_OK);
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <AUDIO_PeriodicTC_FS>:

static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800ae2a:	b480      	push	{r7}
 800ae2c:	b085      	sub	sp, #20
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	4613      	mov	r3, r2
 800ae36:	71fb      	strb	r3, [r7, #7]
  return (USBD_OK);
 800ae38:	2300      	movs	r3, #0
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr

0800ae46 <AUDIO_GetState_FS>:

static int8_t AUDIO_GetState_FS(void)
{
 800ae46:	b480      	push	{r7}
 800ae48:	af00      	add	r7, sp, #0
  return (USBD_OK);
 800ae4a:	2300      	movs	r3, #0
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
	...

0800ae58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b083      	sub	sp, #12
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	4603      	mov	r3, r0
 800ae60:	6039      	str	r1, [r7, #0]
 800ae62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	2212      	movs	r2, #18
 800ae68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ae6a:	4b03      	ldr	r3, [pc, #12]	@ (800ae78 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr
 800ae78:	20000134 	.word	0x20000134

0800ae7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b083      	sub	sp, #12
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	4603      	mov	r3, r0
 800ae84:	6039      	str	r1, [r7, #0]
 800ae86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	2204      	movs	r2, #4
 800ae8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ae8e:	4b03      	ldr	r3, [pc, #12]	@ (800ae9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	370c      	adds	r7, #12
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	20000148 	.word	0x20000148

0800aea0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	4603      	mov	r3, r0
 800aea8:	6039      	str	r1, [r7, #0]
 800aeaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aeac:	79fb      	ldrb	r3, [r7, #7]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d105      	bne.n	800aebe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aeb2:	683a      	ldr	r2, [r7, #0]
 800aeb4:	4907      	ldr	r1, [pc, #28]	@ (800aed4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aeb6:	4808      	ldr	r0, [pc, #32]	@ (800aed8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aeb8:	f7ff fe42 	bl	800ab40 <USBD_GetString>
 800aebc:	e004      	b.n	800aec8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aebe:	683a      	ldr	r2, [r7, #0]
 800aec0:	4904      	ldr	r1, [pc, #16]	@ (800aed4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aec2:	4805      	ldr	r0, [pc, #20]	@ (800aed8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aec4:	f7ff fe3c 	bl	800ab40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aec8:	4b02      	ldr	r3, [pc, #8]	@ (800aed4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3708      	adds	r7, #8
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	20000708 	.word	0x20000708
 800aed8:	0800b72c 	.word	0x0800b72c

0800aedc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	4603      	mov	r3, r0
 800aee4:	6039      	str	r1, [r7, #0]
 800aee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aee8:	683a      	ldr	r2, [r7, #0]
 800aeea:	4904      	ldr	r1, [pc, #16]	@ (800aefc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aeec:	4804      	ldr	r0, [pc, #16]	@ (800af00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aeee:	f7ff fe27 	bl	800ab40 <USBD_GetString>
  return USBD_StrDesc;
 800aef2:	4b02      	ldr	r3, [pc, #8]	@ (800aefc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3708      	adds	r7, #8
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	20000708 	.word	0x20000708
 800af00:	0800b740 	.word	0x0800b740

0800af04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
 800af0a:	4603      	mov	r3, r0
 800af0c:	6039      	str	r1, [r7, #0]
 800af0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	221a      	movs	r2, #26
 800af14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800af16:	f000 f843 	bl	800afa0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800af1a:	4b02      	ldr	r3, [pc, #8]	@ (800af24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3708      	adds	r7, #8
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	2000014c 	.word	0x2000014c

0800af28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b082      	sub	sp, #8
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	4603      	mov	r3, r0
 800af30:	6039      	str	r1, [r7, #0]
 800af32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800af34:	79fb      	ldrb	r3, [r7, #7]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d105      	bne.n	800af46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af3a:	683a      	ldr	r2, [r7, #0]
 800af3c:	4907      	ldr	r1, [pc, #28]	@ (800af5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800af3e:	4808      	ldr	r0, [pc, #32]	@ (800af60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af40:	f7ff fdfe 	bl	800ab40 <USBD_GetString>
 800af44:	e004      	b.n	800af50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	4904      	ldr	r1, [pc, #16]	@ (800af5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800af4a:	4805      	ldr	r0, [pc, #20]	@ (800af60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af4c:	f7ff fdf8 	bl	800ab40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af50:	4b02      	ldr	r3, [pc, #8]	@ (800af5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800af52:	4618      	mov	r0, r3
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}
 800af5a:	bf00      	nop
 800af5c:	20000708 	.word	0x20000708
 800af60:	0800b754 	.word	0x0800b754

0800af64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
 800af6a:	4603      	mov	r3, r0
 800af6c:	6039      	str	r1, [r7, #0]
 800af6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af70:	79fb      	ldrb	r3, [r7, #7]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d105      	bne.n	800af82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af76:	683a      	ldr	r2, [r7, #0]
 800af78:	4907      	ldr	r1, [pc, #28]	@ (800af98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af7a:	4808      	ldr	r0, [pc, #32]	@ (800af9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af7c:	f7ff fde0 	bl	800ab40 <USBD_GetString>
 800af80:	e004      	b.n	800af8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af82:	683a      	ldr	r2, [r7, #0]
 800af84:	4904      	ldr	r1, [pc, #16]	@ (800af98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af86:	4805      	ldr	r0, [pc, #20]	@ (800af9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af88:	f7ff fdda 	bl	800ab40 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af8c:	4b02      	ldr	r3, [pc, #8]	@ (800af98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3708      	adds	r7, #8
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20000708 	.word	0x20000708
 800af9c:	0800b764 	.word	0x0800b764

0800afa0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800afa6:	4b0f      	ldr	r3, [pc, #60]	@ (800afe4 <Get_SerialNum+0x44>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800afac:	4b0e      	ldr	r3, [pc, #56]	@ (800afe8 <Get_SerialNum+0x48>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800afb2:	4b0e      	ldr	r3, [pc, #56]	@ (800afec <Get_SerialNum+0x4c>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800afb8:	68fa      	ldr	r2, [r7, #12]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4413      	add	r3, r2
 800afbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d009      	beq.n	800afda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800afc6:	2208      	movs	r2, #8
 800afc8:	4909      	ldr	r1, [pc, #36]	@ (800aff0 <Get_SerialNum+0x50>)
 800afca:	68f8      	ldr	r0, [r7, #12]
 800afcc:	f000 f814 	bl	800aff8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800afd0:	2204      	movs	r2, #4
 800afd2:	4908      	ldr	r1, [pc, #32]	@ (800aff4 <Get_SerialNum+0x54>)
 800afd4:	68b8      	ldr	r0, [r7, #8]
 800afd6:	f000 f80f 	bl	800aff8 <IntToUnicode>
  }
}
 800afda:	bf00      	nop
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	1fff7a10 	.word	0x1fff7a10
 800afe8:	1fff7a14 	.word	0x1fff7a14
 800afec:	1fff7a18 	.word	0x1fff7a18
 800aff0:	2000014e 	.word	0x2000014e
 800aff4:	2000015e 	.word	0x2000015e

0800aff8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aff8:	b480      	push	{r7}
 800affa:	b087      	sub	sp, #28
 800affc:	af00      	add	r7, sp, #0
 800affe:	60f8      	str	r0, [r7, #12]
 800b000:	60b9      	str	r1, [r7, #8]
 800b002:	4613      	mov	r3, r2
 800b004:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b006:	2300      	movs	r3, #0
 800b008:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b00a:	2300      	movs	r3, #0
 800b00c:	75fb      	strb	r3, [r7, #23]
 800b00e:	e027      	b.n	800b060 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	0f1b      	lsrs	r3, r3, #28
 800b014:	2b09      	cmp	r3, #9
 800b016:	d80b      	bhi.n	800b030 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	0f1b      	lsrs	r3, r3, #28
 800b01c:	b2da      	uxtb	r2, r3
 800b01e:	7dfb      	ldrb	r3, [r7, #23]
 800b020:	005b      	lsls	r3, r3, #1
 800b022:	4619      	mov	r1, r3
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	440b      	add	r3, r1
 800b028:	3230      	adds	r2, #48	@ 0x30
 800b02a:	b2d2      	uxtb	r2, r2
 800b02c:	701a      	strb	r2, [r3, #0]
 800b02e:	e00a      	b.n	800b046 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	0f1b      	lsrs	r3, r3, #28
 800b034:	b2da      	uxtb	r2, r3
 800b036:	7dfb      	ldrb	r3, [r7, #23]
 800b038:	005b      	lsls	r3, r3, #1
 800b03a:	4619      	mov	r1, r3
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	440b      	add	r3, r1
 800b040:	3237      	adds	r2, #55	@ 0x37
 800b042:	b2d2      	uxtb	r2, r2
 800b044:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	011b      	lsls	r3, r3, #4
 800b04a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b04c:	7dfb      	ldrb	r3, [r7, #23]
 800b04e:	005b      	lsls	r3, r3, #1
 800b050:	3301      	adds	r3, #1
 800b052:	68ba      	ldr	r2, [r7, #8]
 800b054:	4413      	add	r3, r2
 800b056:	2200      	movs	r2, #0
 800b058:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b05a:	7dfb      	ldrb	r3, [r7, #23]
 800b05c:	3301      	adds	r3, #1
 800b05e:	75fb      	strb	r3, [r7, #23]
 800b060:	7dfa      	ldrb	r2, [r7, #23]
 800b062:	79fb      	ldrb	r3, [r7, #7]
 800b064:	429a      	cmp	r2, r3
 800b066:	d3d3      	bcc.n	800b010 <IntToUnicode+0x18>
  }
}
 800b068:	bf00      	nop
 800b06a:	bf00      	nop
 800b06c:	371c      	adds	r7, #28
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
	...

0800b078 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b08a      	sub	sp, #40	@ 0x28
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b080:	f107 0314 	add.w	r3, r7, #20
 800b084:	2200      	movs	r2, #0
 800b086:	601a      	str	r2, [r3, #0]
 800b088:	605a      	str	r2, [r3, #4]
 800b08a:	609a      	str	r2, [r3, #8]
 800b08c:	60da      	str	r2, [r3, #12]
 800b08e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b098:	d147      	bne.n	800b12a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b09a:	2300      	movs	r3, #0
 800b09c:	613b      	str	r3, [r7, #16]
 800b09e:	4b25      	ldr	r3, [pc, #148]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b0a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0a2:	4a24      	ldr	r2, [pc, #144]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b0a4:	f043 0301 	orr.w	r3, r3, #1
 800b0a8:	6313      	str	r3, [r2, #48]	@ 0x30
 800b0aa:	4b22      	ldr	r3, [pc, #136]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b0ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0ae:	f003 0301 	and.w	r3, r3, #1
 800b0b2:	613b      	str	r3, [r7, #16]
 800b0b4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b0b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b0c4:	f107 0314 	add.w	r3, r7, #20
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	481b      	ldr	r0, [pc, #108]	@ (800b138 <HAL_PCD_MspInit+0xc0>)
 800b0cc:	f7f8 f88a 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b0d0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b0d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0d6:	2302      	movs	r3, #2
 800b0d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b0e2:	230a      	movs	r3, #10
 800b0e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b0e6:	f107 0314 	add.w	r3, r7, #20
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	4812      	ldr	r0, [pc, #72]	@ (800b138 <HAL_PCD_MspInit+0xc0>)
 800b0ee:	f7f8 f879 	bl	80031e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b0f2:	4b10      	ldr	r3, [pc, #64]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b0f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0f6:	4a0f      	ldr	r2, [pc, #60]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b0f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0fc:	6353      	str	r3, [r2, #52]	@ 0x34
 800b0fe:	2300      	movs	r3, #0
 800b100:	60fb      	str	r3, [r7, #12]
 800b102:	4b0c      	ldr	r3, [pc, #48]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b106:	4a0b      	ldr	r2, [pc, #44]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b10c:	6453      	str	r3, [r2, #68]	@ 0x44
 800b10e:	4b09      	ldr	r3, [pc, #36]	@ (800b134 <HAL_PCD_MspInit+0xbc>)
 800b110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b116:	60fb      	str	r3, [r7, #12]
 800b118:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b11a:	2200      	movs	r2, #0
 800b11c:	2100      	movs	r1, #0
 800b11e:	2043      	movs	r0, #67	@ 0x43
 800b120:	f7f7 fbeb 	bl	80028fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b124:	2043      	movs	r0, #67	@ 0x43
 800b126:	f7f7 fc04 	bl	8002932 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b12a:	bf00      	nop
 800b12c:	3728      	adds	r7, #40	@ 0x28
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	40023800 	.word	0x40023800
 800b138:	40020000 	.word	0x40020000

0800b13c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b150:	4619      	mov	r1, r3
 800b152:	4610      	mov	r0, r2
 800b154:	f7fe fbb3 	bl	80098be <USBD_LL_SetupStage>
}
 800b158:	bf00      	nop
 800b15a:	3708      	adds	r7, #8
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b172:	78fa      	ldrb	r2, [r7, #3]
 800b174:	6879      	ldr	r1, [r7, #4]
 800b176:	4613      	mov	r3, r2
 800b178:	00db      	lsls	r3, r3, #3
 800b17a:	4413      	add	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	440b      	add	r3, r1
 800b180:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	78fb      	ldrb	r3, [r7, #3]
 800b188:	4619      	mov	r1, r3
 800b18a:	f7fe fbed 	bl	8009968 <USBD_LL_DataOutStage>
}
 800b18e:	bf00      	nop
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b082      	sub	sp, #8
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	460b      	mov	r3, r1
 800b1a0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b1a8:	78fa      	ldrb	r2, [r7, #3]
 800b1aa:	6879      	ldr	r1, [r7, #4]
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	00db      	lsls	r3, r3, #3
 800b1b0:	4413      	add	r3, r2
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	440b      	add	r3, r1
 800b1b6:	3320      	adds	r3, #32
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	78fb      	ldrb	r3, [r7, #3]
 800b1bc:	4619      	mov	r1, r3
 800b1be:	f7fe fc8f 	bl	8009ae0 <USBD_LL_DataInStage>
}
 800b1c2:	bf00      	nop
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b082      	sub	sp, #8
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fe fdd3 	bl	8009d84 <USBD_LL_SOF>
}
 800b1de:	bf00      	nop
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	79db      	ldrb	r3, [r3, #7]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d102      	bne.n	800b200 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	73fb      	strb	r3, [r7, #15]
 800b1fe:	e008      	b.n	800b212 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	79db      	ldrb	r3, [r3, #7]
 800b204:	2b02      	cmp	r3, #2
 800b206:	d102      	bne.n	800b20e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b208:	2301      	movs	r3, #1
 800b20a:	73fb      	strb	r3, [r7, #15]
 800b20c:	e001      	b.n	800b212 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b20e:	f7f5 ff93 	bl	8001138 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b218:	7bfa      	ldrb	r2, [r7, #15]
 800b21a:	4611      	mov	r1, r2
 800b21c:	4618      	mov	r0, r3
 800b21e:	f7fe fd6d 	bl	8009cfc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b228:	4618      	mov	r0, r3
 800b22a:	f7fe fd14 	bl	8009c56 <USBD_LL_Reset>
}
 800b22e:	bf00      	nop
 800b230:	3710      	adds	r7, #16
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
	...

0800b238 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b246:	4618      	mov	r0, r3
 800b248:	f7fe fd68 	bl	8009d1c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	687a      	ldr	r2, [r7, #4]
 800b258:	6812      	ldr	r2, [r2, #0]
 800b25a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b25e:	f043 0301 	orr.w	r3, r3, #1
 800b262:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	7adb      	ldrb	r3, [r3, #11]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d005      	beq.n	800b278 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b26c:	4b04      	ldr	r3, [pc, #16]	@ (800b280 <HAL_PCD_SuspendCallback+0x48>)
 800b26e:	691b      	ldr	r3, [r3, #16]
 800b270:	4a03      	ldr	r2, [pc, #12]	@ (800b280 <HAL_PCD_SuspendCallback+0x48>)
 800b272:	f043 0306 	orr.w	r3, r3, #6
 800b276:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b278:	bf00      	nop
 800b27a:	3708      	adds	r7, #8
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	e000ed00 	.word	0xe000ed00

0800b284 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b292:	4618      	mov	r0, r3
 800b294:	f7fe fd5e 	bl	8009d54 <USBD_LL_Resume>
}
 800b298:	bf00      	nop
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b2b2:	78fa      	ldrb	r2, [r7, #3]
 800b2b4:	4611      	mov	r1, r2
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f7fe fdb6 	bl	8009e28 <USBD_LL_IsoOUTIncomplete>
}
 800b2bc:	bf00      	nop
 800b2be:	3708      	adds	r7, #8
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b2d6:	78fa      	ldrb	r2, [r7, #3]
 800b2d8:	4611      	mov	r1, r2
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fe fd72 	bl	8009dc4 <USBD_LL_IsoINIncomplete>
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f7fe fdc8 	bl	8009e8c <USBD_LL_DevConnected>
}
 800b2fc:	bf00      	nop
 800b2fe:	3708      	adds	r7, #8
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b082      	sub	sp, #8
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b312:	4618      	mov	r0, r3
 800b314:	f7fe fdc5 	bl	8009ea2 <USBD_LL_DevDisconnected>
}
 800b318:	bf00      	nop
 800b31a:	3708      	adds	r7, #8
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d13c      	bne.n	800b3aa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b330:	4a20      	ldr	r2, [pc, #128]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a1e      	ldr	r2, [pc, #120]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b33c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b340:	4b1c      	ldr	r3, [pc, #112]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b342:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b346:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b348:	4b1a      	ldr	r3, [pc, #104]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b34a:	2204      	movs	r2, #4
 800b34c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b34e:	4b19      	ldr	r3, [pc, #100]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b350:	2202      	movs	r2, #2
 800b352:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b354:	4b17      	ldr	r3, [pc, #92]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b356:	2200      	movs	r2, #0
 800b358:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b35a:	4b16      	ldr	r3, [pc, #88]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b35c:	2202      	movs	r2, #2
 800b35e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b360:	4b14      	ldr	r3, [pc, #80]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b362:	2200      	movs	r2, #0
 800b364:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b366:	4b13      	ldr	r3, [pc, #76]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b368:	2200      	movs	r2, #0
 800b36a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b36c:	4b11      	ldr	r3, [pc, #68]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b36e:	2200      	movs	r2, #0
 800b370:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b372:	4b10      	ldr	r3, [pc, #64]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b374:	2201      	movs	r2, #1
 800b376:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b378:	4b0e      	ldr	r3, [pc, #56]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b37a:	2200      	movs	r2, #0
 800b37c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b37e:	480d      	ldr	r0, [pc, #52]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b380:	f7fa f9ec 	bl	800575c <HAL_PCD_Init>
 800b384:	4603      	mov	r3, r0
 800b386:	2b00      	cmp	r3, #0
 800b388:	d001      	beq.n	800b38e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b38a:	f7f5 fed5 	bl	8001138 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b38e:	2180      	movs	r1, #128	@ 0x80
 800b390:	4808      	ldr	r0, [pc, #32]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b392:	f7fb fc18 	bl	8006bc6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b396:	2240      	movs	r2, #64	@ 0x40
 800b398:	2100      	movs	r1, #0
 800b39a:	4806      	ldr	r0, [pc, #24]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b39c:	f7fb fbcc 	bl	8006b38 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b3a0:	2280      	movs	r2, #128	@ 0x80
 800b3a2:	2101      	movs	r1, #1
 800b3a4:	4803      	ldr	r0, [pc, #12]	@ (800b3b4 <USBD_LL_Init+0x94>)
 800b3a6:	f7fb fbc7 	bl	8006b38 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b3aa:	2300      	movs	r3, #0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	20000908 	.word	0x20000908

0800b3b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7fa fad3 	bl	800597a <HAL_PCD_Start>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f000 f942 	bl	800b664 <USBD_Get_USB_Status>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b3ee:	b580      	push	{r7, lr}
 800b3f0:	b084      	sub	sp, #16
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
 800b3f6:	4608      	mov	r0, r1
 800b3f8:	4611      	mov	r1, r2
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	70fb      	strb	r3, [r7, #3]
 800b400:	460b      	mov	r3, r1
 800b402:	70bb      	strb	r3, [r7, #2]
 800b404:	4613      	mov	r3, r2
 800b406:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b408:	2300      	movs	r3, #0
 800b40a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b40c:	2300      	movs	r3, #0
 800b40e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b416:	78bb      	ldrb	r3, [r7, #2]
 800b418:	883a      	ldrh	r2, [r7, #0]
 800b41a:	78f9      	ldrb	r1, [r7, #3]
 800b41c:	f7fa ffa7 	bl	800636e <HAL_PCD_EP_Open>
 800b420:	4603      	mov	r3, r0
 800b422:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b424:	7bfb      	ldrb	r3, [r7, #15]
 800b426:	4618      	mov	r0, r3
 800b428:	f000 f91c 	bl	800b664 <USBD_Get_USB_Status>
 800b42c:	4603      	mov	r3, r0
 800b42e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b430:	7bbb      	ldrb	r3, [r7, #14]
}
 800b432:	4618      	mov	r0, r3
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b084      	sub	sp, #16
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
 800b442:	460b      	mov	r3, r1
 800b444:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b446:	2300      	movs	r3, #0
 800b448:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b44a:	2300      	movs	r3, #0
 800b44c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b454:	78fa      	ldrb	r2, [r7, #3]
 800b456:	4611      	mov	r1, r2
 800b458:	4618      	mov	r0, r3
 800b45a:	f7fa fff2 	bl	8006442 <HAL_PCD_EP_Close>
 800b45e:	4603      	mov	r3, r0
 800b460:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b462:	7bfb      	ldrb	r3, [r7, #15]
 800b464:	4618      	mov	r0, r3
 800b466:	f000 f8fd 	bl	800b664 <USBD_Get_USB_Status>
 800b46a:	4603      	mov	r3, r0
 800b46c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b46e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b470:	4618      	mov	r0, r3
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	460b      	mov	r3, r1
 800b482:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b484:	2300      	movs	r3, #0
 800b486:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b488:	2300      	movs	r3, #0
 800b48a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b492:	78fa      	ldrb	r2, [r7, #3]
 800b494:	4611      	mov	r1, r2
 800b496:	4618      	mov	r0, r3
 800b498:	f7fb f8aa 	bl	80065f0 <HAL_PCD_EP_SetStall>
 800b49c:	4603      	mov	r3, r0
 800b49e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4a0:	7bfb      	ldrb	r3, [r7, #15]
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f000 f8de 	bl	800b664 <USBD_Get_USB_Status>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4b6:	b580      	push	{r7, lr}
 800b4b8:	b084      	sub	sp, #16
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
 800b4be:	460b      	mov	r3, r1
 800b4c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4d0:	78fa      	ldrb	r2, [r7, #3]
 800b4d2:	4611      	mov	r1, r2
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7fb f8ee 	bl	80066b6 <HAL_PCD_EP_ClrStall>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4de:	7bfb      	ldrb	r3, [r7, #15]
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f000 f8bf 	bl	800b664 <USBD_Get_USB_Status>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3710      	adds	r7, #16
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b506:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b508:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	da0b      	bge.n	800b528 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b516:	68f9      	ldr	r1, [r7, #12]
 800b518:	4613      	mov	r3, r2
 800b51a:	00db      	lsls	r3, r3, #3
 800b51c:	4413      	add	r3, r2
 800b51e:	009b      	lsls	r3, r3, #2
 800b520:	440b      	add	r3, r1
 800b522:	3316      	adds	r3, #22
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	e00b      	b.n	800b540 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b528:	78fb      	ldrb	r3, [r7, #3]
 800b52a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b52e:	68f9      	ldr	r1, [r7, #12]
 800b530:	4613      	mov	r3, r2
 800b532:	00db      	lsls	r3, r3, #3
 800b534:	4413      	add	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	440b      	add	r3, r1
 800b53a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b53e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b540:	4618      	mov	r0, r3
 800b542:	3714      	adds	r7, #20
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b084      	sub	sp, #16
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	460b      	mov	r3, r1
 800b556:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b558:	2300      	movs	r3, #0
 800b55a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b55c:	2300      	movs	r3, #0
 800b55e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b566:	78fa      	ldrb	r2, [r7, #3]
 800b568:	4611      	mov	r1, r2
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7fa fedb 	bl	8006326 <HAL_PCD_SetAddress>
 800b570:	4603      	mov	r3, r0
 800b572:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b574:	7bfb      	ldrb	r3, [r7, #15]
 800b576:	4618      	mov	r0, r3
 800b578:	f000 f874 	bl	800b664 <USBD_Get_USB_Status>
 800b57c:	4603      	mov	r3, r0
 800b57e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b580:	7bbb      	ldrb	r3, [r7, #14]
}
 800b582:	4618      	mov	r0, r3
 800b584:	3710      	adds	r7, #16
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b086      	sub	sp, #24
 800b58e:	af00      	add	r7, sp, #0
 800b590:	60f8      	str	r0, [r7, #12]
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	603b      	str	r3, [r7, #0]
 800b596:	460b      	mov	r3, r1
 800b598:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b59a:	2300      	movs	r3, #0
 800b59c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b5a8:	7af9      	ldrb	r1, [r7, #11]
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	687a      	ldr	r2, [r7, #4]
 800b5ae:	f7fa ffe5 	bl	800657c <HAL_PCD_EP_Transmit>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f000 f853 	bl	800b664 <USBD_Get_USB_Status>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b5c2:	7dbb      	ldrb	r3, [r7, #22]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3718      	adds	r7, #24
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b086      	sub	sp, #24
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	60f8      	str	r0, [r7, #12]
 800b5d4:	607a      	str	r2, [r7, #4]
 800b5d6:	603b      	str	r3, [r7, #0]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b5ea:	7af9      	ldrb	r1, [r7, #11]
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	f7fa ff71 	bl	80064d6 <HAL_PCD_EP_Receive>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5f8:	7dfb      	ldrb	r3, [r7, #23]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f000 f832 	bl	800b664 <USBD_Get_USB_Status>
 800b600:	4603      	mov	r3, r0
 800b602:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b604:	7dbb      	ldrb	r3, [r7, #22]
}
 800b606:	4618      	mov	r0, r3
 800b608:	3718      	adds	r7, #24
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b082      	sub	sp, #8
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	460b      	mov	r3, r1
 800b618:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b620:	78fa      	ldrb	r2, [r7, #3]
 800b622:	4611      	mov	r1, r2
 800b624:	4618      	mov	r0, r3
 800b626:	f7fa ff91 	bl	800654c <HAL_PCD_EP_GetRxCount>
 800b62a:	4603      	mov	r3, r0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3708      	adds	r7, #8
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}

0800b634 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b63c:	4b03      	ldr	r3, [pc, #12]	@ (800b64c <USBD_static_malloc+0x18>)
}
 800b63e:	4618      	mov	r0, r3
 800b640:	370c      	adds	r7, #12
 800b642:	46bd      	mov	sp, r7
 800b644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop
 800b64c:	20000dec 	.word	0x20000dec

0800b650 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]

}
 800b658:	bf00      	nop
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
 800b66a:	4603      	mov	r3, r0
 800b66c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b66e:	2300      	movs	r3, #0
 800b670:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b672:	79fb      	ldrb	r3, [r7, #7]
 800b674:	2b03      	cmp	r3, #3
 800b676:	d817      	bhi.n	800b6a8 <USBD_Get_USB_Status+0x44>
 800b678:	a201      	add	r2, pc, #4	@ (adr r2, 800b680 <USBD_Get_USB_Status+0x1c>)
 800b67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b67e:	bf00      	nop
 800b680:	0800b691 	.word	0x0800b691
 800b684:	0800b697 	.word	0x0800b697
 800b688:	0800b69d 	.word	0x0800b69d
 800b68c:	0800b6a3 	.word	0x0800b6a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b690:	2300      	movs	r3, #0
 800b692:	73fb      	strb	r3, [r7, #15]
    break;
 800b694:	e00b      	b.n	800b6ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b696:	2303      	movs	r3, #3
 800b698:	73fb      	strb	r3, [r7, #15]
    break;
 800b69a:	e008      	b.n	800b6ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b69c:	2301      	movs	r3, #1
 800b69e:	73fb      	strb	r3, [r7, #15]
    break;
 800b6a0:	e005      	b.n	800b6ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b6a2:	2303      	movs	r3, #3
 800b6a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b6a6:	e002      	b.n	800b6ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b6a8:	2303      	movs	r3, #3
 800b6aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b6ac:	bf00      	nop
  }
  return usb_status;
 800b6ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3714      	adds	r7, #20
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <memset>:
 800b6bc:	4402      	add	r2, r0
 800b6be:	4603      	mov	r3, r0
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d100      	bne.n	800b6c6 <memset+0xa>
 800b6c4:	4770      	bx	lr
 800b6c6:	f803 1b01 	strb.w	r1, [r3], #1
 800b6ca:	e7f9      	b.n	800b6c0 <memset+0x4>

0800b6cc <__libc_init_array>:
 800b6cc:	b570      	push	{r4, r5, r6, lr}
 800b6ce:	4d0d      	ldr	r5, [pc, #52]	@ (800b704 <__libc_init_array+0x38>)
 800b6d0:	4c0d      	ldr	r4, [pc, #52]	@ (800b708 <__libc_init_array+0x3c>)
 800b6d2:	1b64      	subs	r4, r4, r5
 800b6d4:	10a4      	asrs	r4, r4, #2
 800b6d6:	2600      	movs	r6, #0
 800b6d8:	42a6      	cmp	r6, r4
 800b6da:	d109      	bne.n	800b6f0 <__libc_init_array+0x24>
 800b6dc:	4d0b      	ldr	r5, [pc, #44]	@ (800b70c <__libc_init_array+0x40>)
 800b6de:	4c0c      	ldr	r4, [pc, #48]	@ (800b710 <__libc_init_array+0x44>)
 800b6e0:	f000 f818 	bl	800b714 <_init>
 800b6e4:	1b64      	subs	r4, r4, r5
 800b6e6:	10a4      	asrs	r4, r4, #2
 800b6e8:	2600      	movs	r6, #0
 800b6ea:	42a6      	cmp	r6, r4
 800b6ec:	d105      	bne.n	800b6fa <__libc_init_array+0x2e>
 800b6ee:	bd70      	pop	{r4, r5, r6, pc}
 800b6f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6f4:	4798      	blx	r3
 800b6f6:	3601      	adds	r6, #1
 800b6f8:	e7ee      	b.n	800b6d8 <__libc_init_array+0xc>
 800b6fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6fe:	4798      	blx	r3
 800b700:	3601      	adds	r6, #1
 800b702:	e7f2      	b.n	800b6ea <__libc_init_array+0x1e>
 800b704:	0800b7fc 	.word	0x0800b7fc
 800b708:	0800b7fc 	.word	0x0800b7fc
 800b70c:	0800b7fc 	.word	0x0800b7fc
 800b710:	0800b800 	.word	0x0800b800

0800b714 <_init>:
 800b714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b716:	bf00      	nop
 800b718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b71a:	bc08      	pop	{r3}
 800b71c:	469e      	mov	lr, r3
 800b71e:	4770      	bx	lr

0800b720 <_fini>:
 800b720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b722:	bf00      	nop
 800b724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b726:	bc08      	pop	{r3}
 800b728:	469e      	mov	lr, r3
 800b72a:	4770      	bx	lr
