#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5582ce446530 .scope module, "alu_tb" "alu_tb" 2 4;
 .timescale 0 0;
v0x5582ce3f4b30_0 .net "ALU_result", 31 0, v0x5582ce41d1e0_0;  1 drivers
v0x5582ce47f690_0 .net "branch", 0 0, L_0x5582ce480560;  1 drivers
v0x5582ce47f730_0 .var "clk", 0 0;
v0x5582ce47f800_0 .var "funct3", 2 0;
v0x5582ce47f8d0_0 .var "funct7", 6 0;
v0x5582ce47f970_0 .var "imm32", 31 0;
v0x5582ce47fa40_0 .var "imm_b", 11 0;
v0x5582ce47fb10_0 .var "imm_i", 11 0;
v0x5582ce47fbe0_0 .var "imm_j", 20 0;
v0x5582ce47fcb0_0 .var "imm_s", 11 0;
v0x5582ce47fd80_0 .var "imm_u", 19 0;
v0x5582ce47fe50_0 .var "opcode", 6 0;
v0x5582ce47ff20_0 .var "pc", 31 0;
v0x5582ce47fff0_0 .var "rd", 4 0;
v0x5582ce4800c0_0 .var "read_data1", 31 0;
v0x5582ce480190_0 .var "read_data2", 31 0;
v0x5582ce480260_0 .var "rs1", 4 0;
v0x5582ce480330_0 .var "rs2", 4 0;
S_0x5582ce4466c0 .scope module, "uut" "alu" 2 21, 3 3 0, S_0x5582ce446530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 12 "imm_i";
    .port_info 8 /INPUT 12 "imm_s";
    .port_info 9 /INPUT 12 "imm_b";
    .port_info 10 /INPUT 21 "imm_j";
    .port_info 11 /INPUT 20 "imm_u";
    .port_info 12 /INPUT 32 "read_data1";
    .port_info 13 /INPUT 32 "read_data2";
    .port_info 14 /INPUT 32 "imm32";
    .port_info 15 /INPUT 32 "pc";
    .port_info 16 /OUTPUT 32 "ALU_result";
    .port_info 17 /OUTPUT 1 "branch";
P_0x5582ce3f3490 .param/l "AUIPC" 1 3 30, C4<0010111>;
P_0x5582ce3f34d0 .param/l "BRANCH" 1 3 27, C4<1100011>;
P_0x5582ce3f3510 .param/l "I_TYPE" 1 3 24, C4<0010011>;
P_0x5582ce3f3550 .param/l "JAL" 1 3 29, C4<1101111>;
P_0x5582ce3f3590 .param/l "JALR" 1 3 28, C4<1100111>;
P_0x5582ce3f35d0 .param/l "LOAD" 1 3 26, C4<0000011>;
P_0x5582ce3f3610 .param/l "LUI" 1 3 31, C4<0110111>;
P_0x5582ce3f3650 .param/l "R_TYPE" 1 3 23, C4<0110011>;
P_0x5582ce3f3690 .param/l "STORE" 1 3 25, C4<0100011>;
L_0x5582ce480400 .functor BUFZ 32, v0x5582ce4800c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5582ce4804a0 .functor BUFZ 32, v0x5582ce480190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5582ce480560 .functor BUFZ 1, v0x5582ce47e2e0_0, C4<0>, C4<0>, C4<0>;
v0x5582ce41d1e0_0 .var "ALU_result", 31 0;
v0x5582ce47e220_0 .net "branch", 0 0, L_0x5582ce480560;  alias, 1 drivers
v0x5582ce47e2e0_0 .var "branch_flag", 0 0;
v0x5582ce47e380_0 .net "clk", 0 0, v0x5582ce47f730_0;  1 drivers
v0x5582ce47e440_0 .net "funct3", 2 0, v0x5582ce47f800_0;  1 drivers
v0x5582ce47e570_0 .net "funct7", 6 0, v0x5582ce47f8d0_0;  1 drivers
v0x5582ce47e650_0 .net "imm32", 31 0, v0x5582ce47f970_0;  1 drivers
v0x5582ce47e730_0 .net "imm_b", 11 0, v0x5582ce47fa40_0;  1 drivers
v0x5582ce47e810_0 .net "imm_i", 11 0, v0x5582ce47fb10_0;  1 drivers
v0x5582ce47e8f0_0 .net "imm_j", 20 0, v0x5582ce47fbe0_0;  1 drivers
v0x5582ce47e9d0_0 .net "imm_s", 11 0, v0x5582ce47fcb0_0;  1 drivers
v0x5582ce47eab0_0 .net "imm_u", 19 0, v0x5582ce47fd80_0;  1 drivers
v0x5582ce47eb90_0 .net "opcode", 6 0, v0x5582ce47fe50_0;  1 drivers
v0x5582ce47ec70_0 .net "pc", 31 0, v0x5582ce47ff20_0;  1 drivers
v0x5582ce47ed50_0 .net "rd", 4 0, v0x5582ce47fff0_0;  1 drivers
v0x5582ce47ee30_0 .net "read_data1", 31 0, v0x5582ce4800c0_0;  1 drivers
v0x5582ce47ef10_0 .net "read_data2", 31 0, v0x5582ce480190_0;  1 drivers
v0x5582ce47eff0_0 .net "rs1", 4 0, v0x5582ce480260_0;  1 drivers
v0x5582ce47f0d0_0 .net "rs2", 4 0, v0x5582ce480330_0;  1 drivers
v0x5582ce47f1b0_0 .net/s "s_op_a", 31 0, L_0x5582ce480400;  1 drivers
v0x5582ce47f290_0 .net/s "s_op_b", 31 0, L_0x5582ce4804a0;  1 drivers
E_0x5582ce42c7c0/0 .event anyedge, v0x5582ce47eb90_0, v0x5582ce47e440_0, v0x5582ce47ee30_0, v0x5582ce47ef10_0;
E_0x5582ce42c7c0/1 .event anyedge, v0x5582ce47e570_0, v0x5582ce47e650_0, v0x5582ce47f1b0_0, v0x5582ce47f290_0;
E_0x5582ce42c7c0/2 .event anyedge, v0x5582ce47e810_0, v0x5582ce47ec70_0, v0x5582ce47eab0_0;
E_0x5582ce42c7c0 .event/or E_0x5582ce42c7c0/0, E_0x5582ce42c7c0/1, E_0x5582ce42c7c0/2;
    .scope S_0x5582ce4466c0;
T_0 ;
    %wait E_0x5582ce42c7c0;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0x5582ce47f1b0_0;
    %load/vec4 v0x5582ce47f290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.7 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.11 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.15, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %xor;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.17 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.22, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.20 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.23, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %or;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.23 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.25, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %and;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.25 ;
T_0.0 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.27, 4;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.29, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.29 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.31, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.31 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.33, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.33 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.35, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.35 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_0.37, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.37 ;
T_0.27 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.39, 4;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.41, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e810_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.41 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.45, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.43, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.43 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x5582ce47f1b0_0;
    %load/vec4 v0x5582ce47e810_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.46 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.52, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.53, 8;
T_0.52 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.53, 8;
 ; End of false expr.
    %blend;
T_0.53;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.50 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e810_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.54 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.58, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.56, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.56 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.61, 4;
    %load/vec4 v0x5582ce47e570_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.61;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.59, 8;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.59 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.62, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e810_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.62 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.64, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e810_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.64 ;
T_0.39 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.66, 4;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.68, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.68 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.70, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.70 ;
    %load/vec4 v0x5582ce47e440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.72, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.72 ;
T_0.66 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.74, 4;
    %load/vec4 v0x5582ce47e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.76, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.77, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.78, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.79, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.80, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.81, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.76 ;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.77 ;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.78 ;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.79 ;
    %load/vec4 v0x5582ce47ef10_0;
    %load/vec4 v0x5582ce47ee30_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.80 ;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47ef10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.81 ;
    %load/vec4 v0x5582ce47ef10_0;
    %load/vec4 v0x5582ce47ee30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
    %jmp T_0.83;
T_0.83 ;
    %pop/vec4 1;
    %jmp T_0.75;
T_0.74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce47e2e0_0, 0, 1;
T_0.75 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_0.84, 4;
    %load/vec4 v0x5582ce47ee30_0;
    %load/vec4 v0x5582ce47e650_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.84 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_0.86, 4;
    %load/vec4 v0x5582ce47ec70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.86 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_0.88, 4;
    %load/vec4 v0x5582ce47ec70_0;
    %load/vec4 v0x5582ce47eab0_0;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.88 ;
    %load/vec4 v0x5582ce47eb90_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_0.90, 4;
    %load/vec4 v0x5582ce47eab0_0;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5582ce41d1e0_0, 0, 32;
T_0.90 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5582ce446530;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce47f730_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x5582ce47f730_0;
    %inv;
    %store/vec4 v0x5582ce47f730_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5582ce446530;
T_2 ;
    %vpi_call 2 48 "$display", "=============R-TYPE ===================" {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582ce47f8d0_0, 0, 7;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5582ce480190_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "ADD: %d + %d = %d (expect 15)", v0x5582ce4800c0_0, v0x5582ce480190_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5582ce480190_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 61 "$display", "SLT: %d < %d = %d (expect 1)", v0x5582ce4800c0_0, v0x5582ce480190_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5582ce480190_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "SLT: %d < %d = %d (expect 0)", v0x5582ce4800c0_0, v0x5582ce480190_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582ce47f8d0_0, 0, 7;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5582ce47f970_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 74 "$display", "SLT: %d << %d = %d (expect 40)", v0x5582ce4800c0_0, v0x5582ce47f970_0, v0x5582ce3f4b30_0 {0 0 0};
    %vpi_call 2 75 "$display", "=============I-TYPE ===================" {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x5582ce47fb10_0, 0, 12;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 81 "$display", "ADDI: %d + %d = %d (expect 30)", v0x5582ce4800c0_0, v0x5582ce47fb10_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x5582ce47fb10_0, 0, 12;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 87 "$display", "XORI: %d ^ %d = %d (expect 8)", v0x5582ce4800c0_0, v0x5582ce47fb10_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582ce47f8d0_0, 0, 7;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5582ce47f970_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 94 "$display", "SRLI: %d >> %d = %d (expect 2)", v0x5582ce4800c0_0, v0x5582ce47f970_0, v0x5582ce3f4b30_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x5582ce47fb10_0, 0, 12;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 100 "$display", "ANDI: %d & %d = %d (expect 0)", v0x5582ce4800c0_0, v0x5582ce47fb10_0, v0x5582ce3f4b30_0 {0 0 0};
    %vpi_call 2 101 "$display", "=============l-TYPE ===================" {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5582ce47f970_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 108 "$display", "LW Address: %d + %d = %d (expect 112)", v0x5582ce4800c0_0, v0x5582ce47f970_0, v0x5582ce3f4b30_0 {0 0 0};
    %vpi_call 2 109 "$display", "=============s-TYPE ===================" {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5582ce47f970_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 116 "$display", "SW Address: %d + %d = %d (expect 112)", v0x5582ce4800c0_0, v0x5582ce47f970_0, v0x5582ce3f4b30_0 {0 0 0};
    %vpi_call 2 117 "$display", "=============branch ===================" {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce480190_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 124 "$display", "BEQ\011: %d + %d = %d (expect 1)", v0x5582ce4800c0_0, v0x5582ce480190_0, v0x5582ce47f690_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582ce47f800_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce4800c0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5582ce480190_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 130 "$display", "BEQ\011: %d + %d = %d (expect 0)", v0x5582ce4800c0_0, v0x5582ce480190_0, v0x5582ce47f690_0 {0 0 0};
    %vpi_call 2 131 "$display", "=============JAL ===================" {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x5582ce47fe50_0, 0, 7;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5582ce47ff20_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 135 "$display", "JAL\011: PC= %d (expect 104)", v0x5582ce3f4b30_0 {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "../CPU/alu.v";
