Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxa/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -relax -mt 2 -L work -L xpm -L unisims_ver -L unimacro_ver -L secureip -debug all work.tb_Carry4_DelayLine work.glbl -snapshot tb_Carry4_DelayLine -nolog 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ClockGen
Compiling module unisims_ver.CARRY4
Compiling module work.Carry4_DelayLine
Compiling module work.tb_Carry4_DelayLine
Compiling module work.glbl
Built simulation snapshot tb_Carry4_DelayLine

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/sim/xsim.dir/tb_Carry4_DelayLine/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/sim/xsim.dir/tb_Carry4_DelayLine/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 16 22:47:16 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinxa/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 79.824 ; gain = 12.691
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 16 22:47:16 2020...
