0.6
2019.1
May 24 2019
14:51:52
/home/nsh1/NSHcx203/project/project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sim_1/new/tb_main.sv,1732186328,systemVerilog,,,,tb_main,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sim_1/new/testBench.sv,1732173418,systemVerilog,,,,testBench,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv,1732194183,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/Decoder.sv,,ALU,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/Decoder.sv,1732172602,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/RDff.sv,,Decoder,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/RDff.sv,1732186831,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ROM.sv,,RDff,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ROM.sv,1732192966,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/main.sv,,ROM,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/main.sv,1732186422,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mux.sv,,main,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mux.sv,1732191527,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/programcounter.sv,,mux,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/programcounter.sv,1732187734,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/register.sv,,programcounter,,,,,,,,
/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/register.sv,1732186749,systemVerilog,,/home/nsh1/NSHcx203/project/project.srcs/sim_1/new/tb_main.sv,,register,,,,,,,,
