Cascaded shift register with enable