// Seed: 115074504
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input logic id_2,
    output logic id_3,
    input wor id_4,
    output supply0 id_5,
    output uwire id_6
);
  always begin
    id_3 <= id_2;
  end
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  logic id_4
);
  wire id_6;
  assign id_3 = id_2;
  wire  id_7;
  tri1  id_8;
  logic id_9 = id_4;
  module_0(
      id_3, id_2, id_4, id_9, id_2, id_3, id_0
  );
  assign id_8 = 1;
  always id_9 <= 1;
endmodule
