
lab_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f460  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000784  0800f5f0  0800f5f0  0001f5f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd74  0800fd74  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd74  0800fd74  0001fd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd7c  0800fd7c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd7c  0800fd7c  0001fd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd80  0800fd80  0001fd80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800fd84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014204  200001f8  0800ff7c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200143fc  0800ff7c  000243fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ffa  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ca1  00000000  00000000  00042222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e18  00000000  00000000  00046ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c48  00000000  00000000  00048ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276ed  00000000  00000000  0004a928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024465  00000000  00000000  00072015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea228  00000000  00000000  0009647a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001806a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000093b0  00000000  00000000  001806f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f5d8 	.word	0x0800f5d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800f5d8 	.word	0x0800f5d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_I2S_TxCpltCallback+0x20>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d101      	bne.n	800100e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800100a:	f002 f98d 	bl	8003328 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40003c00 	.word	0x40003c00

0800101c <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a04      	ldr	r2, [pc, #16]	; (800104c <HAL_I2S_ErrorCallback+0x20>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d101      	bne.n	8001042 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 800103e:	f7ff ffed 	bl	800101c <AUDIO_OUT_Error_CallBack>
  }
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40003c00 	.word	0x40003c00

08001050 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
int __io_putchar(int ch)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  // How to print in the console in Lab2...
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001058:	1d39      	adds	r1, r7, #4
 800105a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800105e:	2201      	movs	r2, #1
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <__io_putchar+0x20>)
 8001062:	f006 fe1a 	bl	8007c9a <HAL_UART_Transmit>
  return ch;
 8001066:	687b      	ldr	r3, [r7, #4]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200004b8 	.word	0x200004b8

08001074 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 800107e:	4a38      	ldr	r2, [pc, #224]	; (8001160 <HD44780_Init+0xec>)
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001084:	4b37      	ldr	r3, [pc, #220]	; (8001164 <HD44780_Init+0xf0>)
 8001086:	2208      	movs	r2, #8
 8001088:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800108a:	4b37      	ldr	r3, [pc, #220]	; (8001168 <HD44780_Init+0xf4>)
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001090:	4b33      	ldr	r3, [pc, #204]	; (8001160 <HD44780_Init+0xec>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d907      	bls.n	80010a8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001098:	4b33      	ldr	r3, [pc, #204]	; (8001168 <HD44780_Init+0xf4>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	f043 0308 	orr.w	r3, r3, #8
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b31      	ldr	r3, [pc, #196]	; (8001168 <HD44780_Init+0xf4>)
 80010a4:	701a      	strb	r2, [r3, #0]
 80010a6:	e006      	b.n	80010b6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80010a8:	4b2f      	ldr	r3, [pc, #188]	; (8001168 <HD44780_Init+0xf4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HD44780_Init+0xf4>)
 80010b4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80010b6:	f000 f985 	bl	80013c4 <DelayInit>
  HAL_Delay(50);
 80010ba:	2032      	movs	r0, #50	; 0x32
 80010bc:	f002 f9b4 	bl	8003428 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80010c0:	4b28      	ldr	r3, [pc, #160]	; (8001164 <HD44780_Init+0xf0>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 f943 	bl	8001350 <ExpanderWrite>
  HAL_Delay(1000);
 80010ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ce:	f002 f9ab 	bl	8003428 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 80010d2:	2030      	movs	r0, #48	; 0x30
 80010d4:	f000 f92b 	bl	800132e <Write4Bits>
  DelayUS(4500);
 80010d8:	f241 1094 	movw	r0, #4500	; 0x1194
 80010dc:	f000 f99c 	bl	8001418 <DelayUS>

  Write4Bits(0x03 << 4);
 80010e0:	2030      	movs	r0, #48	; 0x30
 80010e2:	f000 f924 	bl	800132e <Write4Bits>
  DelayUS(4500);
 80010e6:	f241 1094 	movw	r0, #4500	; 0x1194
 80010ea:	f000 f995 	bl	8001418 <DelayUS>

  Write4Bits(0x03 << 4);
 80010ee:	2030      	movs	r0, #48	; 0x30
 80010f0:	f000 f91d 	bl	800132e <Write4Bits>
  DelayUS(4500);
 80010f4:	f241 1094 	movw	r0, #4500	; 0x1194
 80010f8:	f000 f98e 	bl	8001418 <DelayUS>

  Write4Bits(0x02 << 4);
 80010fc:	2020      	movs	r0, #32
 80010fe:	f000 f916 	bl	800132e <Write4Bits>
  DelayUS(100);
 8001102:	2064      	movs	r0, #100	; 0x64
 8001104:	f000 f988 	bl	8001418 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001108:	4b17      	ldr	r3, [pc, #92]	; (8001168 <HD44780_Init+0xf4>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	f043 0320 	orr.w	r3, r3, #32
 8001110:	b2db      	uxtb	r3, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f8ce 	bl	80012b4 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001118:	4b14      	ldr	r3, [pc, #80]	; (800116c <HD44780_Init+0xf8>)
 800111a:	2204      	movs	r2, #4
 800111c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800111e:	f000 f875 	bl	800120c <HD44780_Display>
  HD44780_Clear();
 8001122:	f000 f82b 	bl	800117c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HD44780_Init+0xfc>)
 8001128:	2202      	movs	r2, #2
 800112a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 800112c:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HD44780_Init+0xfc>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f8bc 	bl	80012b4 <SendCommand>
  DelayUS(4500);
 800113c:	f241 1094 	movw	r0, #4500	; 0x1194
 8001140:	f000 f96a 	bl	8001418 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001144:	490b      	ldr	r1, [pc, #44]	; (8001174 <HD44780_Init+0x100>)
 8001146:	2000      	movs	r0, #0
 8001148:	f000 f876 	bl	8001238 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 800114c:	490a      	ldr	r1, [pc, #40]	; (8001178 <HD44780_Init+0x104>)
 800114e:	2001      	movs	r0, #1
 8001150:	f000 f872 	bl	8001238 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001154:	f000 f81d 	bl	8001192 <HD44780_Home>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000217 	.word	0x20000217
 8001164:	20000218 	.word	0x20000218
 8001168:	20000214 	.word	0x20000214
 800116c:	20000215 	.word	0x20000215
 8001170:	20000216 	.word	0x20000216
 8001174:	20000000 	.word	0x20000000
 8001178:	20000008 	.word	0x20000008

0800117c <HD44780_Clear>:

void HD44780_Clear()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001180:	2001      	movs	r0, #1
 8001182:	f000 f897 	bl	80012b4 <SendCommand>
  DelayUS(2000);
 8001186:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800118a:	f000 f945 	bl	8001418 <DelayUS>
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}

08001192 <HD44780_Home>:

void HD44780_Home()
{
 8001192:	b580      	push	{r7, lr}
 8001194:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001196:	2002      	movs	r0, #2
 8001198:	f000 f88c 	bl	80012b4 <SendCommand>
  DelayUS(2000);
 800119c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011a0:	f000 f93a 	bl	8001418 <DelayUS>
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80011a8:	b590      	push	{r4, r7, lr}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	460a      	mov	r2, r1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	4613      	mov	r3, r2
 80011b6:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HD44780_SetCursor+0x5c>)
 80011ba:	f107 0408 	add.w	r4, r7, #8
 80011be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HD44780_SetCursor+0x60>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	79ba      	ldrb	r2, [r7, #6]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d303      	bcc.n	80011d6 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <HD44780_SetCursor+0x60>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80011d6:	79bb      	ldrb	r3, [r7, #6]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	3318      	adds	r3, #24
 80011dc:	443b      	add	r3, r7
 80011de:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	4413      	add	r3, r2
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011f0:	b25b      	sxtb	r3, r3
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 f85d 	bl	80012b4 <SendCommand>
}
 80011fa:	bf00      	nop
 80011fc:	371c      	adds	r7, #28
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd90      	pop	{r4, r7, pc}
 8001202:	bf00      	nop
 8001204:	0800f5f0 	.word	0x0800f5f0
 8001208:	20000217 	.word	0x20000217

0800120c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <HD44780_Display+0x28>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	f043 0304 	orr.w	r3, r3, #4
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HD44780_Display+0x28>)
 800121c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800121e:	4b05      	ldr	r3, [pc, #20]	; (8001234 <HD44780_Display+0x28>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	f043 0308 	orr.w	r3, r3, #8
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f843 	bl	80012b4 <SendCommand>
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000215 	.word	0x20000215

08001238 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	b25b      	sxtb	r3, r3
 8001252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001256:	b25b      	sxtb	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f82a 	bl	80012b4 <SendCommand>
  for (int i=0; i<8; i++)
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	e009      	b.n	800127a <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f82e 	bl	80012d0 <SendChar>
  for (int i=0; i<8; i++)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	3301      	adds	r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	2b07      	cmp	r3, #7
 800127e:	ddf2      	ble.n	8001266 <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
  while (*c)
 8001292:	e006      	b.n	80012a2 <HD44780_PrintStr+0x18>
    SendChar(*c++);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f817 	bl	80012d0 <SendChar>
  while (*c)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f4      	bne.n	8001294 <HD44780_PrintStr+0xa>
}
 80012aa:	bf00      	nop
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f812 	bl	80012ec <Send>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <SendChar>:

static void SendChar(uint8_t ch)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2101      	movs	r1, #1
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f804 	bl	80012ec <Send>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	460a      	mov	r2, r1
 80012f6:	71fb      	strb	r3, [r7, #7]
 80012f8:	4613      	mov	r3, r2
 80012fa:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f023 030f 	bic.w	r3, r3, #15
 8001302:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	011b      	lsls	r3, r3, #4
 8001308:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800130a:	7bfa      	ldrb	r2, [r7, #15]
 800130c:	79bb      	ldrb	r3, [r7, #6]
 800130e:	4313      	orrs	r3, r2
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f000 f80b 	bl	800132e <Write4Bits>
  Write4Bits((lownib)|mode);
 8001318:	7bba      	ldrb	r2, [r7, #14]
 800131a:	79bb      	ldrb	r3, [r7, #6]
 800131c:	4313      	orrs	r3, r2
 800131e:	b2db      	uxtb	r3, r3
 8001320:	4618      	mov	r0, r3
 8001322:	f000 f804 	bl	800132e <Write4Bits>
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f808 	bl	8001350 <ExpanderWrite>
  PulseEnable(value);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f820 	bl	8001388 <PulseEnable>
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af02      	add	r7, sp, #8
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <ExpanderWrite+0x30>)
 800135c:	781a      	ldrb	r2, [r3, #0]
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4313      	orrs	r3, r2
 8001362:	b2db      	uxtb	r3, r3
 8001364:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*) &data, 1, 10);
 8001366:	f107 020f 	add.w	r2, r7, #15
 800136a:	230a      	movs	r3, #10
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	2301      	movs	r3, #1
 8001370:	214e      	movs	r1, #78	; 0x4e
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <ExpanderWrite+0x34>)
 8001374:	f003 faea 	bl	800494c <HAL_I2C_Master_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000218 	.word	0x20000218
 8001384:	200002c4 	.word	0x200002c4

08001388 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	f043 0304 	orr.w	r3, r3, #4
 8001398:	b2db      	uxtb	r3, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ffd8 	bl	8001350 <ExpanderWrite>
  DelayUS(20);
 80013a0:	2014      	movs	r0, #20
 80013a2:	f000 f839 	bl	8001418 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ffce 	bl	8001350 <ExpanderWrite>
  DelayUS(20);
 80013b4:	2014      	movs	r0, #20
 80013b6:	f000 f82f 	bl	8001418 <DelayUS>
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
	...

080013c4 <DelayInit>:

static void DelayInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <DelayInit+0x4c>)
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	4a10      	ldr	r2, [pc, #64]	; (8001410 <DelayInit+0x4c>)
 80013ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013d2:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80013d4:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <DelayInit+0x4c>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	4a0d      	ldr	r2, [pc, #52]	; (8001410 <DelayInit+0x4c>)
 80013da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013de:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <DelayInit+0x50>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a0b      	ldr	r2, [pc, #44]	; (8001414 <DelayInit+0x50>)
 80013e6:	f023 0301 	bic.w	r3, r3, #1
 80013ea:	6013      	str	r3, [r2, #0]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <DelayInit+0x50>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a08      	ldr	r2, [pc, #32]	; (8001414 <DelayInit+0x50>)
 80013f2:	f043 0301 	orr.w	r3, r3, #1
 80013f6:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <DelayInit+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80013fe:	bf00      	nop
  __ASM volatile ("NOP");
 8001400:	bf00      	nop
  __ASM volatile ("NOP");
 8001402:	bf00      	nop
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000edf0 	.word	0xe000edf0
 8001414:	e0001000 	.word	0xe0001000

08001418 <DelayUS>:

static void DelayUS(uint32_t us)
{
 8001418:	b480      	push	{r7}
 800141a:	b087      	sub	sp, #28
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock / 1000000L) * us;
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <DelayUS+0x44>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0e      	ldr	r2, [pc, #56]	; (8001460 <DelayUS+0x48>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	0c9a      	lsrs	r2, r3, #18
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	fb02 f303 	mul.w	r3, r2, r3
 8001432:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <DelayUS+0x4c>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800143a:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <DelayUS+0x4c>)
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	60fb      	str	r3, [r7, #12]
  } while (cnt < cycles);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	429a      	cmp	r2, r3
 800144a:	d8f6      	bhi.n	800143a <DelayUS+0x22>
 800144c:	bf00      	nop
 800144e:	bf00      	nop
 8001450:	371c      	adds	r7, #28
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	20000014 	.word	0x20000014
 8001460:	431bde83 	.word	0x431bde83
 8001464:	e0001000 	.word	0xe0001000

08001468 <search_card_list_Global>:
//UART_HandleTypeDef UartHandle;
/* Private function prototypes -----------------------------------------------*/

//search card in the linked list stored in the RAM of board
uint8_t search_card_list_Global(uint8_t *target_cardVal)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint8_t card_exist = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]
  card *current = list_start;
 8001474:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <search_card_list_Global+0x78>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	60bb      	str	r3, [r7, #8]
  while(current != NULL){
 800147a:	e027      	b.n	80014cc <search_card_list_Global+0x64>
    if(current->data[0] == target_cardVal[0] && current->data[1] == target_cardVal[1] && current->data[2] == target_cardVal[2] && current->data[3] == target_cardVal[3] && current->data[4] == target_cardVal[4]){
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	791a      	ldrb	r2, [r3, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d11e      	bne.n	80014c6 <search_card_list_Global+0x5e>
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	795a      	ldrb	r2, [r3, #5]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3301      	adds	r3, #1
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	429a      	cmp	r2, r3
 8001494:	d117      	bne.n	80014c6 <search_card_list_Global+0x5e>
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	799a      	ldrb	r2, [r3, #6]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3302      	adds	r3, #2
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d110      	bne.n	80014c6 <search_card_list_Global+0x5e>
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	79da      	ldrb	r2, [r3, #7]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3303      	adds	r3, #3
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d109      	bne.n	80014c6 <search_card_list_Global+0x5e>
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	7a1a      	ldrb	r2, [r3, #8]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3304      	adds	r3, #4
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d102      	bne.n	80014c6 <search_card_list_Global+0x5e>
      card_exist = 1;
 80014c0:	2301      	movs	r3, #1
 80014c2:	73fb      	strb	r3, [r7, #15]
      break;
 80014c4:	e005      	b.n	80014d2 <search_card_list_Global+0x6a>
    }
    current = current->next;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	60bb      	str	r3, [r7, #8]
  while(current != NULL){
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1d4      	bne.n	800147c <search_card_list_Global+0x14>
  }
  return card_exist;
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	20000518 	.word	0x20000518

080014e4 <rc522_add_card>:
  f_write(&writed_file, to_write, sizeof(to_write)+1, &byteswrite);
  f_close(&writed_file);
}

//add a new card into the linked list, and update SD card
void rc522_add_card(){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOD,LED_Blue_Pin,1);
 80014ea:	2201      	movs	r2, #1
 80014ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014f0:	485c      	ldr	r0, [pc, #368]	; (8001664 <rc522_add_card+0x180>)
 80014f2:	f003 f89b 	bl	800462c <HAL_GPIO_WritePin>
  //reset str before reading
  for(int cardVal = 0; cardVal < 5; cardVal++){
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e007      	b.n	800150c <rc522_add_card+0x28>
    str[cardVal] = 0;
 80014fc:	4a5a      	ldr	r2, [pc, #360]	; (8001668 <rc522_add_card+0x184>)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	4413      	add	r3, r2
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
  for(int cardVal = 0; cardVal < 5; cardVal++){
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	3301      	adds	r3, #1
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2b04      	cmp	r3, #4
 8001510:	ddf4      	ble.n	80014fc <rc522_add_card+0x18>
  }
  //if a card is read, str[0~4] will not be 0
  //repeat reading until a card is read
  while(!(str[0] != 0 && str[1] != 0 && str[2] != 0 && str[3] != 0 && str[4] != 0)){
 8001512:	e00e      	b.n	8001532 <rc522_add_card+0x4e>
    status = MFRC522_Request(PICC_REQIDL, str);
 8001514:	4954      	ldr	r1, [pc, #336]	; (8001668 <rc522_add_card+0x184>)
 8001516:	2026      	movs	r0, #38	; 0x26
 8001518:	f001 fa19 	bl	800294e <MFRC522_Request>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	4b52      	ldr	r3, [pc, #328]	; (800166c <rc522_add_card+0x188>)
 8001522:	701a      	strb	r2, [r3, #0]
    status = MFRC522_Anticoll(str);
 8001524:	4850      	ldr	r0, [pc, #320]	; (8001668 <rc522_add_card+0x184>)
 8001526:	f001 fa37 	bl	8002998 <MFRC522_Anticoll>
 800152a:	4603      	mov	r3, r0
 800152c:	461a      	mov	r2, r3
 800152e:	4b4f      	ldr	r3, [pc, #316]	; (800166c <rc522_add_card+0x188>)
 8001530:	701a      	strb	r2, [r3, #0]
  while(!(str[0] != 0 && str[1] != 0 && str[2] != 0 && str[3] != 0 && str[4] != 0)){
 8001532:	4b4d      	ldr	r3, [pc, #308]	; (8001668 <rc522_add_card+0x184>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d0ec      	beq.n	8001514 <rc522_add_card+0x30>
 800153a:	4b4b      	ldr	r3, [pc, #300]	; (8001668 <rc522_add_card+0x184>)
 800153c:	785b      	ldrb	r3, [r3, #1]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0e8      	beq.n	8001514 <rc522_add_card+0x30>
 8001542:	4b49      	ldr	r3, [pc, #292]	; (8001668 <rc522_add_card+0x184>)
 8001544:	789b      	ldrb	r3, [r3, #2]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0e4      	beq.n	8001514 <rc522_add_card+0x30>
 800154a:	4b47      	ldr	r3, [pc, #284]	; (8001668 <rc522_add_card+0x184>)
 800154c:	78db      	ldrb	r3, [r3, #3]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0e0      	beq.n	8001514 <rc522_add_card+0x30>
 8001552:	4b45      	ldr	r3, [pc, #276]	; (8001668 <rc522_add_card+0x184>)
 8001554:	791b      	ldrb	r3, [r3, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0dc      	beq.n	8001514 <rc522_add_card+0x30>
  }
  //check if the readed card already exists in the linked list
  //if it exists, keep reading until a new card is read
  uint8_t card_exist = search_card_list_Global(str);
 800155a:	4843      	ldr	r0, [pc, #268]	; (8001668 <rc522_add_card+0x184>)
 800155c:	f7ff ff84 	bl	8001468 <search_card_list_Global>
 8001560:	4603      	mov	r3, r0
 8001562:	74fb      	strb	r3, [r7, #19]
  while(card_exist){
 8001564:	e036      	b.n	80015d4 <rc522_add_card+0xf0>
    //reset str before reading
    for(int cardVal = 0; cardVal < 5; cardVal++){
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	e007      	b.n	800157c <rc522_add_card+0x98>
      str[cardVal] = 0;
 800156c:	4a3e      	ldr	r2, [pc, #248]	; (8001668 <rc522_add_card+0x184>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
    for(int cardVal = 0; cardVal < 5; cardVal++){
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3301      	adds	r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b04      	cmp	r3, #4
 8001580:	ddf4      	ble.n	800156c <rc522_add_card+0x88>
    }
    while(!(str[0] != 0 && str[1] != 0 && str[2] != 0 && str[3] != 0 && str[4] != 0)){
 8001582:	e00e      	b.n	80015a2 <rc522_add_card+0xbe>
      status = MFRC522_Request(PICC_REQIDL, str);
 8001584:	4938      	ldr	r1, [pc, #224]	; (8001668 <rc522_add_card+0x184>)
 8001586:	2026      	movs	r0, #38	; 0x26
 8001588:	f001 f9e1 	bl	800294e <MFRC522_Request>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	4b36      	ldr	r3, [pc, #216]	; (800166c <rc522_add_card+0x188>)
 8001592:	701a      	strb	r2, [r3, #0]
      status = MFRC522_Anticoll(str);
 8001594:	4834      	ldr	r0, [pc, #208]	; (8001668 <rc522_add_card+0x184>)
 8001596:	f001 f9ff 	bl	8002998 <MFRC522_Anticoll>
 800159a:	4603      	mov	r3, r0
 800159c:	461a      	mov	r2, r3
 800159e:	4b33      	ldr	r3, [pc, #204]	; (800166c <rc522_add_card+0x188>)
 80015a0:	701a      	strb	r2, [r3, #0]
    while(!(str[0] != 0 && str[1] != 0 && str[2] != 0 && str[3] != 0 && str[4] != 0)){
 80015a2:	4b31      	ldr	r3, [pc, #196]	; (8001668 <rc522_add_card+0x184>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0ec      	beq.n	8001584 <rc522_add_card+0xa0>
 80015aa:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <rc522_add_card+0x184>)
 80015ac:	785b      	ldrb	r3, [r3, #1]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0e8      	beq.n	8001584 <rc522_add_card+0xa0>
 80015b2:	4b2d      	ldr	r3, [pc, #180]	; (8001668 <rc522_add_card+0x184>)
 80015b4:	789b      	ldrb	r3, [r3, #2]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0e4      	beq.n	8001584 <rc522_add_card+0xa0>
 80015ba:	4b2b      	ldr	r3, [pc, #172]	; (8001668 <rc522_add_card+0x184>)
 80015bc:	78db      	ldrb	r3, [r3, #3]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d0e0      	beq.n	8001584 <rc522_add_card+0xa0>
 80015c2:	4b29      	ldr	r3, [pc, #164]	; (8001668 <rc522_add_card+0x184>)
 80015c4:	791b      	ldrb	r3, [r3, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d0dc      	beq.n	8001584 <rc522_add_card+0xa0>
    }
    card_exist = search_card_list_Global(str);
 80015ca:	4827      	ldr	r0, [pc, #156]	; (8001668 <rc522_add_card+0x184>)
 80015cc:	f7ff ff4c 	bl	8001468 <search_card_list_Global>
 80015d0:	4603      	mov	r3, r0
 80015d2:	74fb      	strb	r3, [r7, #19]
  while(card_exist){
 80015d4:	7cfb      	ldrb	r3, [r7, #19]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1c5      	bne.n	8001566 <rc522_add_card+0x82>
  }
  //add the new card to the list, don't forget to free this memory in delete_card fn.
  card *new_card = (card *)malloc(sizeof(card));
 80015da:	200c      	movs	r0, #12
 80015dc:	f009 fb7e 	bl	800acdc <malloc>
 80015e0:	4603      	mov	r3, r0
 80015e2:	607b      	str	r3, [r7, #4]
  new_card->next = NULL;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
  for(int cardVal = 0; cardVal < 5; cardVal++){
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	e00c      	b.n	800160a <rc522_add_card+0x126>
    new_card->data[cardVal] = str[cardVal];
 80015f0:	4a1d      	ldr	r2, [pc, #116]	; (8001668 <rc522_add_card+0x184>)
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	4413      	add	r3, r2
 80015f6:	7819      	ldrb	r1, [r3, #0]
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	4413      	add	r3, r2
 80015fe:	3304      	adds	r3, #4
 8001600:	460a      	mov	r2, r1
 8001602:	701a      	strb	r2, [r3, #0]
  for(int cardVal = 0; cardVal < 5; cardVal++){
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	3301      	adds	r3, #1
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2b04      	cmp	r3, #4
 800160e:	ddef      	ble.n	80015f0 <rc522_add_card+0x10c>
  }
  if(list_start == NULL){//the list is empty
 8001610:	4b17      	ldr	r3, [pc, #92]	; (8001670 <rc522_add_card+0x18c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d106      	bne.n	8001626 <rc522_add_card+0x142>
    list_start = new_card;
 8001618:	4a15      	ldr	r2, [pc, #84]	; (8001670 <rc522_add_card+0x18c>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6013      	str	r3, [r2, #0]
    list_end = new_card;
 800161e:	4a15      	ldr	r2, [pc, #84]	; (8001674 <rc522_add_card+0x190>)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6013      	str	r3, [r2, #0]
 8001624:	e013      	b.n	800164e <rc522_add_card+0x16a>
  }else if (list_start -> next == NULL){//there is only one card in the list
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <rc522_add_card+0x18c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d107      	bne.n	8001640 <rc522_add_card+0x15c>
    list_start->next = new_card;
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <rc522_add_card+0x18c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	601a      	str	r2, [r3, #0]
    list_end = new_card;
 8001638:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <rc522_add_card+0x190>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e006      	b.n	800164e <rc522_add_card+0x16a>
  }else{//there are >= 2 cards in the list
    list_end->next = new_card;
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <rc522_add_card+0x190>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	601a      	str	r2, [r3, #0]
    list_end = new_card;
 8001648:	4a0a      	ldr	r2, [pc, #40]	; (8001674 <rc522_add_card+0x190>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  }
  HAL_GPIO_WritePin(GPIOD,LED_Blue_Pin,0);
 800164e:	2200      	movs	r2, #0
 8001650:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001654:	4803      	ldr	r0, [pc, #12]	; (8001664 <rc522_add_card+0x180>)
 8001656:	f002 ffe9 	bl	800462c <HAL_GPIO_WritePin>

  //update registered_card_linked_list to SD card.(overwrite)
  // update_card_to_SD();
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40020c00 	.word	0x40020c00
 8001668:	20000500 	.word	0x20000500
 800166c:	200004fc 	.word	0x200004fc
 8001670:	20000518 	.word	0x20000518
 8001674:	2000051c 	.word	0x2000051c

08001678 <rc522_delete_card>:

//assume the target card is in the list
//delete the target card from the linked list, and update SD card
void rc522_delete_card(uint8_t *target_card_value){
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  card *cur = list_start;
 8001680:	4b2c      	ldr	r3, [pc, #176]	; (8001734 <rc522_delete_card+0xbc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	60fb      	str	r3, [r7, #12]
  card *prev = NULL;
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
  while(cur != NULL){
 800168a:	e026      	b.n	80016da <rc522_delete_card+0x62>
    if(cur->data[0] == target_card_value[0] && cur->data[1] == target_card_value[1] && cur->data[2] == target_card_value[2] && cur->data[3] == target_card_value[3] && cur->data[4] == target_card_value[4]){
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	791a      	ldrb	r2, [r3, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d11b      	bne.n	80016d0 <rc522_delete_card+0x58>
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	795a      	ldrb	r2, [r3, #5]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3301      	adds	r3, #1
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d114      	bne.n	80016d0 <rc522_delete_card+0x58>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	799a      	ldrb	r2, [r3, #6]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3302      	adds	r3, #2
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d10d      	bne.n	80016d0 <rc522_delete_card+0x58>
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	79da      	ldrb	r2, [r3, #7]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3303      	adds	r3, #3
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d106      	bne.n	80016d0 <rc522_delete_card+0x58>
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	7a1a      	ldrb	r2, [r3, #8]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3304      	adds	r3, #4
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d008      	beq.n	80016e2 <rc522_delete_card+0x6a>
      break; //found
    }
    prev = cur;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	60bb      	str	r3, [r7, #8]
    cur = cur->next;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
  while(cur != NULL){
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1d5      	bne.n	800168c <rc522_delete_card+0x14>
 80016e0:	e000      	b.n	80016e4 <rc522_delete_card+0x6c>
      break; //found
 80016e2:	bf00      	nop
  }
  if(cur == list_start){//target is the first card
 80016e4:	4b13      	ldr	r3, [pc, #76]	; (8001734 <rc522_delete_card+0xbc>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d108      	bne.n	8001700 <rc522_delete_card+0x88>
    list_start = list_start->next;
 80016ee:	4b11      	ldr	r3, [pc, #68]	; (8001734 <rc522_delete_card+0xbc>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <rc522_delete_card+0xbc>)
 80016f6:	6013      	str	r3, [r2, #0]
    free(cur);
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f009 faf7 	bl	800acec <free>
    free(cur);
    cur == NULL;
  }
  //update registered_card_linked_list to SD card.(overwrite)
  // update_card_to_SD();
}
 80016fe:	e015      	b.n	800172c <rc522_delete_card+0xb4>
  }else if(cur == list_end){//target is the last card
 8001700:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <rc522_delete_card+0xc0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	429a      	cmp	r2, r3
 8001708:	d109      	bne.n	800171e <rc522_delete_card+0xa6>
    list_end = prev;
 800170a:	4a0b      	ldr	r2, [pc, #44]	; (8001738 <rc522_delete_card+0xc0>)
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	6013      	str	r3, [r2, #0]
    prev->next = NULL;
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
    free(cur);
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f009 fae8 	bl	800acec <free>
}
 800171c:	e006      	b.n	800172c <rc522_delete_card+0xb4>
    prev->next = cur->next;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	601a      	str	r2, [r3, #0]
    free(cur);
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f009 fae0 	bl	800acec <free>
}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000518 	.word	0x20000518
 8001738:	2000051c 	.word	0x2000051c

0800173c <debounce>:
			}
		}
	}
}

int debounce(int state){
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  //pressed
  if(state){
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d013      	beq.n	8001772 <debounce+0x36>
    //wait for some time to debounce
    vTaskDelay(25);
 800174a:	2019      	movs	r0, #25
 800174c:	f007 ff62 	bl	8009614 <vTaskDelay>
    //check if still pressed
    if(HAL_GPIO_ReadPin(btn_blue_GPIO_Port, GPIO_PIN_0)){
 8001750:	2101      	movs	r1, #1
 8001752:	480a      	ldr	r0, [pc, #40]	; (800177c <debounce+0x40>)
 8001754:	f002 ff52 	bl	80045fc <HAL_GPIO_ReadPin>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d009      	beq.n	8001772 <debounce+0x36>
      //wait for button to be released
      while(HAL_GPIO_ReadPin(btn_blue_GPIO_Port, GPIO_PIN_0)){;}
 800175e:	bf00      	nop
 8001760:	2101      	movs	r1, #1
 8001762:	4806      	ldr	r0, [pc, #24]	; (800177c <debounce+0x40>)
 8001764:	f002 ff4a 	bl	80045fc <HAL_GPIO_ReadPin>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f8      	bne.n	8001760 <debounce+0x24>
      return 1;//pressed
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <debounce+0x38>
    }
  }
  return 0;//not pressed
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40020000 	.word	0x40020000

08001780 <unlock_fn_AddCard>:
		}
	}
	return 0;
}

uint8_t unlock_fn_AddCard(){
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
  char add_Card_str[16] = "Add Card";
 8001786:	4a19      	ldr	r2, [pc, #100]	; (80017ec <unlock_fn_AddCard+0x6c>)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	ca07      	ldmia	r2, {r0, r1, r2}
 800178c:	c303      	stmia	r3!, {r0, r1}
 800178e:	701a      	strb	r2, [r3, #0]
 8001790:	f107 030d 	add.w	r3, r7, #13
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	f8c3 2003 	str.w	r2, [r3, #3]
  HD44780_SetCursor(0,1);//move cursor to the first word of the second line
 800179c:	2101      	movs	r1, #1
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff fd02 	bl	80011a8 <HD44780_SetCursor>
  HD44780_PrintStr(add_Card_str);
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fd6f 	bl	800128a <HD44780_PrintStr>
  uint32_t From_begin_time = HAL_GetTick();
 80017ac:	f001 fe30 	bl	8003410 <HAL_GetTick>
 80017b0:	6178      	str	r0, [r7, #20]
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ //busy waiting 1000 ms, can't use vTaskDelay
 80017b2:	e00e      	b.n	80017d2 <unlock_fn_AddCard+0x52>
    if(debounce(HAL_GPIO_ReadPin(btn_blue_GPIO_Port, GPIO_PIN_0))){//push button
 80017b4:	2101      	movs	r1, #1
 80017b6:	480e      	ldr	r0, [pc, #56]	; (80017f0 <unlock_fn_AddCard+0x70>)
 80017b8:	f002 ff20 	bl	80045fc <HAL_GPIO_ReadPin>
 80017bc:	4603      	mov	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ffbc 	bl	800173c <debounce>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <unlock_fn_AddCard+0x52>
      rc522_add_card();
 80017ca:	f7ff fe8b 	bl	80014e4 <rc522_add_card>
      return 1;//do rc522_add_card
 80017ce:	2301      	movs	r3, #1
 80017d0:	e008      	b.n	80017e4 <unlock_fn_AddCard+0x64>
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ //busy waiting 1000 ms, can't use vTaskDelay
 80017d2:	f001 fe1d 	bl	8003410 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017e0:	d3e8      	bcc.n	80017b4 <unlock_fn_AddCard+0x34>
    }
  }
  return 0;//do nothing
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	0800f7a0 	.word	0x0800f7a0
 80017f0:	40020000 	.word	0x40020000

080017f4 <unlock_fn_DelCard>:

uint8_t unlock_fn_DelCard(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
  char del_Card_str[16] = "Del Card";
 80017fa:	4a1f      	ldr	r2, [pc, #124]	; (8001878 <unlock_fn_DelCard+0x84>)
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	ca07      	ldmia	r2, {r0, r1, r2}
 8001802:	c303      	stmia	r3!, {r0, r1}
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	f107 0315 	add.w	r3, r7, #21
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	f8c3 2003 	str.w	r2, [r3, #3]
  HD44780_SetCursor(0,1);
 8001812:	2101      	movs	r1, #1
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fcc7 	bl	80011a8 <HD44780_SetCursor>
  HD44780_PrintStr(del_Card_str);
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fd33 	bl	800128a <HD44780_PrintStr>
  uint32_t From_begin_time = HAL_GetTick();
 8001824:	f001 fdf4 	bl	8003410 <HAL_GetTick>
 8001828:	61f8      	str	r0, [r7, #28]
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ 
 800182a:	e017      	b.n	800185c <unlock_fn_DelCard+0x68>
    if(debounce(HAL_GPIO_ReadPin(btn_blue_GPIO_Port, GPIO_PIN_0))){
 800182c:	2101      	movs	r1, #1
 800182e:	4813      	ldr	r0, [pc, #76]	; (800187c <unlock_fn_DelCard+0x88>)
 8001830:	f002 fee4 	bl	80045fc <HAL_GPIO_ReadPin>
 8001834:	4603      	mov	r3, r0
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ff80 	bl	800173c <debounce>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d00c      	beq.n	800185c <unlock_fn_DelCard+0x68>
      uint8_t del[5] = {211,113,208,2,112};
 8001842:	4a0f      	ldr	r2, [pc, #60]	; (8001880 <unlock_fn_DelCard+0x8c>)
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	e892 0003 	ldmia.w	r2, {r0, r1}
 800184a:	6018      	str	r0, [r3, #0]
 800184c:	3304      	adds	r3, #4
 800184e:	7019      	strb	r1, [r3, #0]
      rc522_delete_card(del);
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ff10 	bl	8001678 <rc522_delete_card>
      return 1;//do rc522_delete_card
 8001858:	2301      	movs	r3, #1
 800185a:	e008      	b.n	800186e <unlock_fn_DelCard+0x7a>
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ 
 800185c:	f001 fdd8 	bl	8003410 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800186a:	d3df      	bcc.n	800182c <unlock_fn_DelCard+0x38>
    }
  }
  return 0;//do nothing
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	0800f7b0 	.word	0x0800f7b0
 800187c:	40020000 	.word	0x40020000
 8001880:	0800f7c0 	.word	0x0800f7c0

08001884 <unlock_fn_Lock>:

uint8_t unlock_fn_Lock(){
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
  char del_Card_str[16] = "LOCK!";
 800188a:	4a1c      	ldr	r2, [pc, #112]	; (80018fc <unlock_fn_Lock+0x78>)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001892:	6018      	str	r0, [r3, #0]
 8001894:	3304      	adds	r3, #4
 8001896:	8019      	strh	r1, [r3, #0]
 8001898:	f107 030a 	add.w	r3, r7, #10
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	811a      	strh	r2, [r3, #8]
  HD44780_SetCursor(0,1);
 80018a4:	2101      	movs	r1, #1
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff fc7e 	bl	80011a8 <HD44780_SetCursor>
  HD44780_PrintStr(del_Card_str);
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fceb 	bl	800128a <HD44780_PrintStr>
  uint32_t From_begin_time = HAL_GetTick();
 80018b4:	f001 fdac 	bl	8003410 <HAL_GetTick>
 80018b8:	6178      	str	r0, [r7, #20]
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ 
 80018ba:	e011      	b.n	80018e0 <unlock_fn_Lock+0x5c>
    if(debounce(HAL_GPIO_ReadPin(btn_blue_GPIO_Port, GPIO_PIN_0))){
 80018bc:	2101      	movs	r1, #1
 80018be:	4810      	ldr	r0, [pc, #64]	; (8001900 <unlock_fn_Lock+0x7c>)
 80018c0:	f002 fe9c 	bl	80045fc <HAL_GPIO_ReadPin>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff ff38 	bl	800173c <debounce>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d006      	beq.n	80018e0 <unlock_fn_Lock+0x5c>
      vTaskResume(xHandle_lock_task);
 80018d2:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <unlock_fn_Lock+0x80>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f007 ff02 	bl	80096e0 <vTaskResume>
      return 1;//switch to lock_task
 80018dc:	2301      	movs	r3, #1
 80018de:	e008      	b.n	80018f2 <unlock_fn_Lock+0x6e>
  while(HAL_GetTick() - From_begin_time < 1000/portTICK_RATE_MS){ 
 80018e0:	f001 fd96 	bl	8003410 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018ee:	d3e5      	bcc.n	80018bc <unlock_fn_Lock+0x38>
    }
  }
  return 0;//do nothing
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	0800f7c8 	.word	0x0800f7c8
 8001900:	40020000 	.word	0x40020000
 8001904:	20000510 	.word	0x20000510

08001908 <lock_bee>:

void lock_bee(){
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
  for (size_t i = 0; i < 2; i++)
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	e023      	b.n	800195c <lock_bee+0x54>
  {
    uint32_t bee_time = HAL_GetTick();
 8001914:	f001 fd7c 	bl	8003410 <HAL_GetTick>
 8001918:	6038      	str	r0, [r7, #0]
    HAL_GPIO_WritePin(GPIOD, Bee_Pin, GPIO_PIN_SET);
 800191a:	2201      	movs	r2, #1
 800191c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001920:	4812      	ldr	r0, [pc, #72]	; (800196c <lock_bee+0x64>)
 8001922:	f002 fe83 	bl	800462c <HAL_GPIO_WritePin>
    while(HAL_GetTick() - bee_time < 300/portTICK_RATE_MS){
 8001926:	bf00      	nop
 8001928:	f001 fd72 	bl	8003410 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001936:	d3f7      	bcc.n	8001928 <lock_bee+0x20>
      ;
    }
    HAL_GPIO_WritePin(GPIOD, Bee_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800193e:	480b      	ldr	r0, [pc, #44]	; (800196c <lock_bee+0x64>)
 8001940:	f002 fe74 	bl	800462c <HAL_GPIO_WritePin>
    while(HAL_GetTick() - bee_time < 600/portTICK_RATE_MS){
 8001944:	bf00      	nop
 8001946:	f001 fd63 	bl	8003410 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001954:	d3f7      	bcc.n	8001946 <lock_bee+0x3e>
  for (size_t i = 0; i < 2; i++)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3301      	adds	r3, #1
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d9d8      	bls.n	8001914 <lock_bee+0xc>
      ;
    }
  }
}
 8001962:	bf00      	nop
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40020c00 	.word	0x40020c00

08001970 <lock_task>:
    ;
  }
  HAL_GPIO_WritePin(GPIOD, Bee_Pin, GPIO_PIN_RESET);
}

void lock_task(void *pvParameters){
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  HD44780_Init(2);//lcd init, should be called in "task"
 8001978:	2002      	movs	r0, #2
 800197a:	f7ff fb7b 	bl	8001074 <HD44780_Init>
  HD44780_Clear();//clean screen
 800197e:	f7ff fbfd 	bl	800117c <HD44780_Clear>
  lock_bee();
 8001982:	f7ff ffc1 	bl	8001908 <lock_bee>
  while(1){
    char lock_str[16] = "LOCK!";
 8001986:	4a14      	ldr	r2, [pc, #80]	; (80019d8 <lock_task+0x68>)
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001990:	6018      	str	r0, [r3, #0]
 8001992:	3304      	adds	r3, #4
 8001994:	8019      	strh	r1, [r3, #0]
 8001996:	f107 030e 	add.w	r3, r7, #14
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	811a      	strh	r2, [r3, #8]
    HAL_GPIO_TogglePin(GPIOD, LED_Green_Pin);
 80019a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a6:	480d      	ldr	r0, [pc, #52]	; (80019dc <lock_task+0x6c>)
 80019a8:	f002 fe59 	bl	800465e <HAL_GPIO_TogglePin>
    HD44780_PrintStr(lock_str);
 80019ac:	f107 0308 	add.w	r3, r7, #8
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fc6a 	bl	800128a <HD44780_PrintStr>
    uint8_t unlock = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	77fb      	strb	r3, [r7, #31]
    // unlock = rc522_check();//str_1
    // if(unlock){
    //   vTaskSuspend(xHandle_lock_task);
    // }

    uint32_t From_begin_time = HAL_GetTick();
 80019ba:	f001 fd29 	bl	8003410 <HAL_GetTick>
 80019be:	61b8      	str	r0, [r7, #24]
    while(HAL_GetTick() - From_begin_time < 300/portTICK_RATE_MS){ //busy waiting 300 ms, can't use vTaskDelay
 80019c0:	bf00      	nop
 80019c2:	f001 fd25 	bl	8003410 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80019d0:	d3f7      	bcc.n	80019c2 <lock_task+0x52>
    // unlock = bluetooth_check();//wait 300ms for bluetooth signal
    // if(unlock){
    //   vTaskSuspend(xHandle_lock_task);
    // }

    HD44780_Clear();
 80019d2:	f7ff fbd3 	bl	800117c <HD44780_Clear>
  while(1){
 80019d6:	e7d6      	b.n	8001986 <lock_task+0x16>
 80019d8:	0800f7c8 	.word	0x0800f7c8
 80019dc:	40020c00 	.word	0x40020c00

080019e0 <unlock_task>:
  }
}

void unlock_task(void *pvParameters){
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HD44780_Init(2);//lcd init, should be called in "task"
 80019e8:	2002      	movs	r0, #2
 80019ea:	f7ff fb43 	bl	8001074 <HD44780_Init>
  HD44780_Clear();//clean screen
 80019ee:	f7ff fbc5 	bl	800117c <HD44780_Clear>
  uint32_t timeout_count = HAL_GetTick();
 80019f2:	f001 fd0d 	bl	8003410 <HAL_GetTick>
 80019f6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t bee_time = HAL_GetTick();
 80019f8:	f001 fd0a 	bl	8003410 <HAL_GetTick>
 80019fc:	6238      	str	r0, [r7, #32]
  HAL_GPIO_WritePin(GPIOD, Bee_Pin, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a04:	482a      	ldr	r0, [pc, #168]	; (8001ab0 <unlock_task+0xd0>)
 8001a06:	f002 fe11 	bl	800462c <HAL_GPIO_WritePin>
  while(HAL_GetTick() - bee_time < 50/portTICK_RATE_MS){
 8001a0a:	bf00      	nop
 8001a0c:	f001 fd00 	bl	8003410 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	6a3b      	ldr	r3, [r7, #32]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b31      	cmp	r3, #49	; 0x31
 8001a18:	d9f8      	bls.n	8001a0c <unlock_task+0x2c>
    ;
  }
  HAL_GPIO_WritePin(GPIOD, Bee_Pin, GPIO_PIN_RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a20:	4823      	ldr	r0, [pc, #140]	; (8001ab0 <unlock_task+0xd0>)
 8001a22:	f002 fe03 	bl	800462c <HAL_GPIO_WritePin>

  while(1){
    char unlock_str[16] = "UNLOCK!";
 8001a26:	4a23      	ldr	r2, [pc, #140]	; (8001ab4 <unlock_task+0xd4>)
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a30:	e883 0003 	stmia.w	r3, {r0, r1}
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
    HD44780_PrintStr(unlock_str);
 8001a3e:	f107 030c 	add.w	r3, r7, #12
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fc21 	bl	800128a <HD44780_PrintStr>
    uint8_t fn_execute = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	77fb      	strb	r3, [r7, #31]
    //test
    //add card: 1000ms
    fn_execute = unlock_fn_AddCard();
 8001a4c:	f7ff fe98 	bl	8001780 <unlock_fn_AddCard>
 8001a50:	4603      	mov	r3, r0
 8001a52:	77fb      	strb	r3, [r7, #31]
    if(fn_execute){timeout_count = HAL_GetTick();}//reset timeout_count
 8001a54:	7ffb      	ldrb	r3, [r7, #31]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d002      	beq.n	8001a60 <unlock_task+0x80>
 8001a5a:	f001 fcd9 	bl	8003410 <HAL_GetTick>
 8001a5e:	6278      	str	r0, [r7, #36]	; 0x24
    //del card: 1000ms
    fn_execute = unlock_fn_DelCard();
 8001a60:	f7ff fec8 	bl	80017f4 <unlock_fn_DelCard>
 8001a64:	4603      	mov	r3, r0
 8001a66:	77fb      	strb	r3, [r7, #31]
    if(fn_execute){timeout_count = HAL_GetTick();}
 8001a68:	7ffb      	ldrb	r3, [r7, #31]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <unlock_task+0x94>
 8001a6e:	f001 fccf 	bl	8003410 <HAL_GetTick>
 8001a72:	6278      	str	r0, [r7, #36]	; 0x24
    //switch to lock_task
    fn_execute = unlock_fn_Lock();
 8001a74:	f7ff ff06 	bl	8001884 <unlock_fn_Lock>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	77fb      	strb	r3, [r7, #31]
    if(fn_execute){timeout_count = HAL_GetTick();}
 8001a7c:	7ffb      	ldrb	r3, [r7, #31]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <unlock_task+0xa8>
 8001a82:	f001 fcc5 	bl	8003410 <HAL_GetTick>
 8001a86:	6278      	str	r0, [r7, #36]	; 0x24

    HD44780_Clear();
 8001a88:	f7ff fb78 	bl	800117c <HD44780_Clear>
    if(HAL_GetTick() - timeout_count < 5000/portTICK_RATE_MS){//if 5s passed, switch to lock_task
 8001a8c:	f001 fcc0 	bl	8003410 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	f241 3287 	movw	r2, #4999	; 0x1387
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d8c3      	bhi.n	8001a26 <unlock_task+0x46>
      vTaskResume(xHandle_lock_task);//switch to lock_task
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <unlock_task+0xd8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f007 fe1c 	bl	80096e0 <vTaskResume>
      timeout_count = HAL_GetTick();
 8001aa8:	f001 fcb2 	bl	8003410 <HAL_GetTick>
 8001aac:	6278      	str	r0, [r7, #36]	; 0x24
  while(1){
 8001aae:	e7ba      	b.n	8001a26 <unlock_task+0x46>
 8001ab0:	40020c00 	.word	0x40020c00
 8001ab4:	0800f7d8 	.word	0x0800f7d8
 8001ab8:	20000510 	.word	0x20000510

08001abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	f04f 0300 	mov.w	r3, #0
 8001aca:	e9c7 2302 	strd	r2, r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ace:	f001 fc69 	bl	80033a4 <HAL_Init>

  /* USER CODE BEGIN Init */
  xQue1=xQueueCreate(5,sizeof(int));
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	2005      	movs	r0, #5
 8001ad8:	f006 ff4a 	bl	8008970 <xQueueGenericCreate>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4a34      	ldr	r2, [pc, #208]	; (8001bb0 <main+0xf4>)
 8001ae0:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ae2:	f000 f877 	bl	8001bd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ae6:	f000 fabf 	bl	8002068 <MX_GPIO_Init>
  MX_DMA_Init();
 8001aea:	f000 fa87 	bl	8001ffc <MX_DMA_Init>
  MX_SPI1_Init();
 8001aee:	f000 f997 	bl	8001e20 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001af2:	f000 f939 	bl	8001d68 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001af6:	f000 f965 	bl	8001dc4 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 8001afa:	f000 fa55 	bl	8001fa8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001afe:	f000 f8d3 	bl	8001ca8 <MX_ADC1_Init>
  MX_SPI2_Init();
 8001b02:	f000 f9c3 	bl	8001e8c <MX_SPI2_Init>
  MX_TIM2_Init();
 8001b06:	f000 f9f7 	bl	8001ef8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();//card reader init
 8001b0a:	f000 fe27 	bl	800275c <MFRC522_Init>
  card *default_card = (card *)malloc(sizeof(card));
 8001b0e:	200c      	movs	r0, #12
 8001b10:	f009 f8e4 	bl	800acdc <malloc>
 8001b14:	4603      	mov	r3, r0
 8001b16:	607b      	str	r3, [r7, #4]
  default_card->next = NULL;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
  default_card->data[0] = 211;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	22d3      	movs	r2, #211	; 0xd3
 8001b22:	711a      	strb	r2, [r3, #4]
  default_card->data[1] = 113;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2271      	movs	r2, #113	; 0x71
 8001b28:	715a      	strb	r2, [r3, #5]
  default_card->data[2] = 208;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	22d0      	movs	r2, #208	; 0xd0
 8001b2e:	719a      	strb	r2, [r3, #6]
  default_card->data[3] = 2;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2202      	movs	r2, #2
 8001b34:	71da      	strb	r2, [r3, #7]
  default_card->data[4] = 112;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2270      	movs	r2, #112	; 0x70
 8001b3a:	721a      	strb	r2, [r3, #8]
  list_start = default_card;
 8001b3c:	4a1d      	ldr	r2, [pc, #116]	; (8001bb4 <main+0xf8>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  list_end = default_card;
 8001b42:	4a1d      	ldr	r2, [pc, #116]	; (8001bb8 <main+0xfc>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6013      	str	r3, [r2, #0]

	CardSize = SD_GetSectorCount();
 8001b48:	f000 fd01 	bl	800254e <SD_GetSectorCount>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2200      	movs	r2, #0
 8001b50:	461c      	mov	r4, r3
 8001b52:	4615      	mov	r5, r2
 8001b54:	e9c7 4502 	strd	r4, r5, [r7, #8]
	CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8001b58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	024b      	lsls	r3, r1, #9
 8001b66:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8001b6a:	0242      	lsls	r2, r0, #9
 8001b6c:	f04f 0000 	mov.w	r0, #0
 8001b70:	f04f 0100 	mov.w	r1, #0
 8001b74:	0d10      	lsrs	r0, r2, #20
 8001b76:	ea40 3003 	orr.w	r0, r0, r3, lsl #12
 8001b7a:	0d19      	lsrs	r1, r3, #20
 8001b7c:	e9c7 0102 	strd	r0, r1, [r7, #8]
  //rc522-test
  // xTaskCreate(rc522_test, "rc522_test_task", 128, NULL, 1, &xHandle_1);

  //because configUSE_TIME_SLICING = 1
  //if priorities of lock_task and unlock_task are the same, they will be executed in turn. 
  xTaskCreate(lock_task, "lock_task", 128, NULL, 2, &xHandle_lock_task);
 8001b80:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <main+0x100>)
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	2302      	movs	r3, #2
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2280      	movs	r2, #128	; 0x80
 8001b8c:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <main+0x104>)
 8001b8e:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <main+0x108>)
 8001b90:	f007 fc02 	bl	8009398 <xTaskCreate>
  xTaskCreate(unlock_task, "unlock_task", 128, NULL, 1, &xHandle_unlock_task);
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <main+0x10c>)
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	2280      	movs	r2, #128	; 0x80
 8001ba0:	490a      	ldr	r1, [pc, #40]	; (8001bcc <main+0x110>)
 8001ba2:	480b      	ldr	r0, [pc, #44]	; (8001bd0 <main+0x114>)
 8001ba4:	f007 fbf8 	bl	8009398 <xTaskCreate>
	
  vTaskStartScheduler();
 8001ba8:	f007 fdf8 	bl	800979c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
 8001bac:	e7fe      	b.n	8001bac <main+0xf0>
 8001bae:	bf00      	nop
 8001bb0:	20000524 	.word	0x20000524
 8001bb4:	20000518 	.word	0x20000518
 8001bb8:	2000051c 	.word	0x2000051c
 8001bbc:	20000510 	.word	0x20000510
 8001bc0:	0800f824 	.word	0x0800f824
 8001bc4:	08001971 	.word	0x08001971
 8001bc8:	20000514 	.word	0x20000514
 8001bcc:	0800f830 	.word	0x0800f830
 8001bd0:	080019e1 	.word	0x080019e1

08001bd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b094      	sub	sp, #80	; 0x50
 8001bd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bda:	f107 0320 	add.w	r3, r7, #32
 8001bde:	2230      	movs	r2, #48	; 0x30
 8001be0:	2100      	movs	r1, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f009 f898 	bl	800ad18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be8:	f107 030c 	add.w	r3, r7, #12
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	4b28      	ldr	r3, [pc, #160]	; (8001ca0 <SystemClock_Config+0xcc>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c00:	4a27      	ldr	r2, [pc, #156]	; (8001ca0 <SystemClock_Config+0xcc>)
 8001c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c06:	6413      	str	r3, [r2, #64]	; 0x40
 8001c08:	4b25      	ldr	r3, [pc, #148]	; (8001ca0 <SystemClock_Config+0xcc>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c14:	2300      	movs	r3, #0
 8001c16:	607b      	str	r3, [r7, #4]
 8001c18:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <SystemClock_Config+0xd0>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a21      	ldr	r2, [pc, #132]	; (8001ca4 <SystemClock_Config+0xd0>)
 8001c1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b1f      	ldr	r3, [pc, #124]	; (8001ca4 <SystemClock_Config+0xd0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c2c:	607b      	str	r3, [r7, #4]
 8001c2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c30:	2301      	movs	r3, #1
 8001c32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c44:	2304      	movs	r3, #4
 8001c46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001c48:	235a      	movs	r3, #90	; 0x5a
 8001c4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c50:	2304      	movs	r3, #4
 8001c52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c54:	f107 0320 	add.w	r3, r7, #32
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f003 fe0b 	bl	8005874 <HAL_RCC_OscConfig>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c64:	f000 fb2e 	bl	80022c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c68:	230f      	movs	r3, #15
 8001c6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c74:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	2102      	movs	r1, #2
 8001c86:	4618      	mov	r0, r3
 8001c88:	f004 f86c 	bl	8005d64 <HAL_RCC_ClockConfig>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c92:	f000 fb17 	bl	80022c4 <Error_Handler>
  }
}
 8001c96:	bf00      	nop
 8001c98:	3750      	adds	r7, #80	; 0x50
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40007000 	.word	0x40007000

08001ca8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cae:	463b      	mov	r3, r7
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cba:	4b28      	ldr	r3, [pc, #160]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cbc:	4a28      	ldr	r2, [pc, #160]	; (8001d60 <MX_ADC1_Init+0xb8>)
 8001cbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001cc0:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cc6:	4b25      	ldr	r3, [pc, #148]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001ccc:	4b23      	ldr	r3, [pc, #140]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cce:	2204      	movs	r2, #4
 8001cd0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001cd2:	4b22      	ldr	r3, [pc, #136]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cd8:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ce0:	4b1e      	ldr	r3, [pc, #120]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001ce8:	4a1e      	ldr	r2, [pc, #120]	; (8001d64 <MX_ADC1_Init+0xbc>)
 8001cea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cec:	4b1b      	ldr	r3, [pc, #108]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cf8:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d00:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d06:	4815      	ldr	r0, [pc, #84]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001d08:	f001 fbb2 	bl	8003470 <HAL_ADC_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001d12:	f000 fad7 	bl	80022c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001d16:	2308      	movs	r3, #8
 8001d18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d22:	463b      	mov	r3, r7
 8001d24:	4619      	mov	r1, r3
 8001d26:	480d      	ldr	r0, [pc, #52]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001d28:	f001 fbe6 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001d32:	f000 fac7 	bl	80022c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001d36:	2309      	movs	r3, #9
 8001d38:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4806      	ldr	r0, [pc, #24]	; (8001d5c <MX_ADC1_Init+0xb4>)
 8001d44:	f001 fbd8 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001d4e:	f000 fab9 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	2000021c 	.word	0x2000021c
 8001d60:	40012000 	.word	0x40012000
 8001d64:	0f000001 	.word	0x0f000001

08001d68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d6c:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d6e:	4a13      	ldr	r2, [pc, #76]	; (8001dbc <MX_I2C1_Init+0x54>)
 8001d70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d72:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d74:	4a12      	ldr	r2, [pc, #72]	; (8001dc0 <MX_I2C1_Init+0x58>)
 8001d76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d78:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d8c:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d98:	4b07      	ldr	r3, [pc, #28]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da4:	4804      	ldr	r0, [pc, #16]	; (8001db8 <MX_I2C1_Init+0x50>)
 8001da6:	f002 fc8d 	bl	80046c4 <HAL_I2C_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001db0:	f000 fa88 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	200002c4 	.word	0x200002c4
 8001dbc:	40005400 	.word	0x40005400
 8001dc0:	000186a0 	.word	0x000186a0

08001dc4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001dc8:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dca:	4a14      	ldr	r2, [pc, #80]	; (8001e1c <MX_I2S3_Init+0x58>)
 8001dcc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dd4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001de2:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001dea:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dec:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001df0:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001df8:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001e04:	4804      	ldr	r0, [pc, #16]	; (8001e18 <MX_I2S3_Init+0x54>)
 8001e06:	f003 f8a9 	bl	8004f5c <HAL_I2S_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001e10:	f000 fa58 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000318 	.word	0x20000318
 8001e1c:	40003c00 	.word	0x40003c00

08001e20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e24:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e26:	4a18      	ldr	r2, [pc, #96]	; (8001e88 <MX_SPI1_Init+0x68>)
 8001e28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e2a:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e32:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e38:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e3e:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e54:	2220      	movs	r2, #32
 8001e56:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e58:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e6c:	220a      	movs	r2, #10
 8001e6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e70:	4804      	ldr	r0, [pc, #16]	; (8001e84 <MX_SPI1_Init+0x64>)
 8001e72:	f004 fb09 	bl	8006488 <HAL_SPI_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e7c:	f000 fa22 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	200003c0 	.word	0x200003c0
 8001e88:	40013000 	.word	0x40013000

08001e8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e90:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001e92:	4a18      	ldr	r2, [pc, #96]	; (8001ef4 <MX_SPI2_Init+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e96:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001e98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e9e:	4b14      	ldr	r3, [pc, #80]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eaa:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ebc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eca:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ed0:	4b07      	ldr	r3, [pc, #28]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ed6:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ed8:	220a      	movs	r2, #10
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001edc:	4804      	ldr	r0, [pc, #16]	; (8001ef0 <MX_SPI2_Init+0x64>)
 8001ede:	f004 fad3 	bl	8006488 <HAL_SPI_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ee8:	f000 f9ec 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001eec:	bf00      	nop
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000418 	.word	0x20000418
 8001ef4:	40003800 	.word	0x40003800

08001ef8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001efe:	f107 0320 	add.w	r3, r7, #32
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]
 8001f16:	615a      	str	r2, [r3, #20]
 8001f18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f1a:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f24:	2259      	movs	r2, #89	; 0x59
 8001f26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f28:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f36:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f42:	4818      	ldr	r0, [pc, #96]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f44:	f005 f93a 	bl	80071bc <HAL_TIM_PWM_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001f4e:	f000 f9b9 	bl	80022c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f52:	2300      	movs	r3, #0
 8001f54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f5a:	f107 0320 	add.w	r3, r7, #32
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4810      	ldr	r0, [pc, #64]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f62:	f005 fdbd 	bl	8007ae0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001f6c:	f000 f9aa 	bl	80022c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f70:	2360      	movs	r3, #96	; 0x60
 8001f72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f80:	1d3b      	adds	r3, r7, #4
 8001f82:	2200      	movs	r2, #0
 8001f84:	4619      	mov	r1, r3
 8001f86:	4807      	ldr	r0, [pc, #28]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f88:	f005 fa70 	bl	800746c <HAL_TIM_PWM_ConfigChannel>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001f92:	f000 f997 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f96:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <MX_TIM2_Init+0xac>)
 8001f98:	f000 ffb2 	bl	8002f00 <HAL_TIM_MspPostInit>

}
 8001f9c:	bf00      	nop
 8001f9e:	3728      	adds	r7, #40	; 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000470 	.word	0x20000470

08001fa8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fae:	4a12      	ldr	r2, [pc, #72]	; (8001ff8 <MX_USART2_UART_Init+0x50>)
 8001fb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fb4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fcc:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fce:	220c      	movs	r2, #12
 8001fd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fde:	4805      	ldr	r0, [pc, #20]	; (8001ff4 <MX_USART2_UART_Init+0x4c>)
 8001fe0:	f005 fe0e 	bl	8007c00 <HAL_UART_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fea:	f000 f96b 	bl	80022c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200004b8 	.word	0x200004b8
 8001ff8:	40004400 	.word	0x40004400

08001ffc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
 8002006:	4b17      	ldr	r3, [pc, #92]	; (8002064 <MX_DMA_Init+0x68>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	4a16      	ldr	r2, [pc, #88]	; (8002064 <MX_DMA_Init+0x68>)
 800200c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002010:	6313      	str	r3, [r2, #48]	; 0x30
 8002012:	4b14      	ldr	r3, [pc, #80]	; (8002064 <MX_DMA_Init+0x68>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	4b10      	ldr	r3, [pc, #64]	; (8002064 <MX_DMA_Init+0x68>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a0f      	ldr	r2, [pc, #60]	; (8002064 <MX_DMA_Init+0x68>)
 8002028:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <MX_DMA_Init+0x68>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800203a:	2200      	movs	r2, #0
 800203c:	2100      	movs	r1, #0
 800203e:	2010      	movs	r0, #16
 8002040:	f001 fd30 	bl	8003aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002044:	2010      	movs	r0, #16
 8002046:	f001 fd49 	bl	8003adc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2100      	movs	r1, #0
 800204e:	2038      	movs	r0, #56	; 0x38
 8002050:	f001 fd28 	bl	8003aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002054:	2038      	movs	r0, #56	; 0x38
 8002056:	f001 fd41 	bl	8003adc <HAL_NVIC_EnableIRQ>

}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40023800 	.word	0x40023800

08002068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08c      	sub	sp, #48	; 0x30
 800206c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]
 800207a:	60da      	str	r2, [r3, #12]
 800207c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
 8002082:	4b5a      	ldr	r3, [pc, #360]	; (80021ec <MX_GPIO_Init+0x184>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a59      	ldr	r2, [pc, #356]	; (80021ec <MX_GPIO_Init+0x184>)
 8002088:	f043 0310 	orr.w	r3, r3, #16
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b57      	ldr	r3, [pc, #348]	; (80021ec <MX_GPIO_Init+0x184>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0310 	and.w	r3, r3, #16
 8002096:	61bb      	str	r3, [r7, #24]
 8002098:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	4b53      	ldr	r3, [pc, #332]	; (80021ec <MX_GPIO_Init+0x184>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a52      	ldr	r2, [pc, #328]	; (80021ec <MX_GPIO_Init+0x184>)
 80020a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b50      	ldr	r3, [pc, #320]	; (80021ec <MX_GPIO_Init+0x184>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b4c      	ldr	r3, [pc, #304]	; (80021ec <MX_GPIO_Init+0x184>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a4b      	ldr	r2, [pc, #300]	; (80021ec <MX_GPIO_Init+0x184>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b49      	ldr	r3, [pc, #292]	; (80021ec <MX_GPIO_Init+0x184>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b45      	ldr	r3, [pc, #276]	; (80021ec <MX_GPIO_Init+0x184>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a44      	ldr	r2, [pc, #272]	; (80021ec <MX_GPIO_Init+0x184>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b42      	ldr	r3, [pc, #264]	; (80021ec <MX_GPIO_Init+0x184>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	4b3e      	ldr	r3, [pc, #248]	; (80021ec <MX_GPIO_Init+0x184>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a3d      	ldr	r2, [pc, #244]	; (80021ec <MX_GPIO_Init+0x184>)
 80020f8:	f043 0308 	orr.w	r3, r3, #8
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b3b      	ldr	r3, [pc, #236]	; (80021ec <MX_GPIO_Init+0x184>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	4b37      	ldr	r3, [pc, #220]	; (80021ec <MX_GPIO_Init+0x184>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	4a36      	ldr	r2, [pc, #216]	; (80021ec <MX_GPIO_Init+0x184>)
 8002114:	f043 0304 	orr.w	r3, r3, #4
 8002118:	6313      	str	r3, [r2, #48]	; 0x30
 800211a:	4b34      	ldr	r3, [pc, #208]	; (80021ec <MX_GPIO_Init+0x184>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8002126:	2200      	movs	r2, #0
 8002128:	2110      	movs	r1, #16
 800212a:	4831      	ldr	r0, [pc, #196]	; (80021f0 <MX_GPIO_Init+0x188>)
 800212c:	f002 fa7e 	bl	800462c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002130:	2200      	movs	r2, #0
 8002132:	f641 0104 	movw	r1, #6148	; 0x1804
 8002136:	482f      	ldr	r0, [pc, #188]	; (80021f4 <MX_GPIO_Init+0x18c>)
 8002138:	f002 fa78 	bl	800462c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|Bee_Pin|LED_Green_Pin|LED_Orange_Pin
 800213c:	2200      	movs	r2, #0
 800213e:	f64f 1180 	movw	r1, #63872	; 0xf980
 8002142:	482d      	ldr	r0, [pc, #180]	; (80021f8 <MX_GPIO_Init+0x190>)
 8002144:	f002 fa72 	bl	800462c <HAL_GPIO_WritePin>
                          |LED_Red_Pin|LED_Blue_Pin|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002148:	2310      	movs	r3, #16
 800214a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214c:	2301      	movs	r3, #1
 800214e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002154:	2300      	movs	r3, #0
 8002156:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	4619      	mov	r1, r3
 800215e:	4824      	ldr	r0, [pc, #144]	; (80021f0 <MX_GPIO_Init+0x188>)
 8002160:	f001 ffb4 	bl	80040cc <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_blue_Pin */
  GPIO_InitStruct.Pin = btn_blue_Pin;
 8002164:	2301      	movs	r3, #1
 8002166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(btn_blue_GPIO_Port, &GPIO_InitStruct);
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	4619      	mov	r1, r3
 8002176:	4821      	ldr	r0, [pc, #132]	; (80021fc <MX_GPIO_Init+0x194>)
 8002178:	f001 ffa8 	bl	80040cc <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin PB11 PB12 */
  GPIO_InitStruct.Pin = BOOT1_Pin|GPIO_PIN_11|GPIO_PIN_12;
 800217c:	f641 0304 	movw	r3, #6148	; 0x1804
 8002180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002182:	2301      	movs	r3, #1
 8002184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218e:	f107 031c 	add.w	r3, r7, #28
 8002192:	4619      	mov	r1, r3
 8002194:	4817      	ldr	r0, [pc, #92]	; (80021f4 <MX_GPIO_Init+0x18c>)
 8002196:	f001 ff99 	bl	80040cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 Bee_Pin LED_Green_Pin LED_Orange_Pin
                           LED_Red_Pin LED_Blue_Pin PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|Bee_Pin|LED_Green_Pin|LED_Orange_Pin
 800219a:	f64f 1380 	movw	r3, #63872	; 0xf980
 800219e:	61fb      	str	r3, [r7, #28]
                          |LED_Red_Pin|LED_Blue_Pin|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a0:	2301      	movs	r3, #1
 80021a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a8:	2300      	movs	r3, #0
 80021aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	4619      	mov	r1, r3
 80021b2:	4811      	ldr	r0, [pc, #68]	; (80021f8 <MX_GPIO_Init+0x190>)
 80021b4:	f001 ff8a 	bl	80040cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021b8:	2301      	movs	r3, #1
 80021ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021bc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021c6:	f107 031c 	add.w	r3, r7, #28
 80021ca:	4619      	mov	r1, r3
 80021cc:	4808      	ldr	r0, [pc, #32]	; (80021f0 <MX_GPIO_Init+0x188>)
 80021ce:	f001 ff7d 	bl	80040cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	210f      	movs	r1, #15
 80021d6:	2006      	movs	r0, #6
 80021d8:	f001 fc64 	bl	8003aa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80021dc:	2006      	movs	r0, #6
 80021de:	f001 fc7d 	bl	8003adc <HAL_NVIC_EnableIRQ>

}
 80021e2:	bf00      	nop
 80021e4:	3730      	adds	r7, #48	; 0x30
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40021000 	.word	0x40021000
 80021f4:	40020400 	.word	0x40020400
 80021f8:	40020c00 	.word	0x40020c00
 80021fc:	40020000 	.word	0x40020000

08002200 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	if (GPIO_Pin == GPIO_PIN_0) {
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d137      	bne.n	8002280 <HAL_GPIO_EXTI_Callback+0x80>
		xHigherPriorityTaskWoken = pdFALSE;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
		if (flag == pdTRUE) {
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <HAL_GPIO_EXTI_Callback+0x88>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d107      	bne.n	800222c <HAL_GPIO_EXTI_Callback+0x2c>
			xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
 800221c:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_GPIO_EXTI_Callback+0x8c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f107 020c 	add.w	r2, r7, #12
 8002224:	4611      	mov	r1, r2
 8002226:	4618      	mov	r0, r3
 8002228:	f006 fdcc 	bl	8008dc4 <xQueueGiveFromISR>
		} else {
			//do nothing
		}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800222c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002230:	4817      	ldr	r0, [pc, #92]	; (8002290 <HAL_GPIO_EXTI_Callback+0x90>)
 8002232:	f002 fa14 	bl	800465e <HAL_GPIO_TogglePin>
		uint8_t data_1 = 0x5f | 0x80;
 8002236:	23df      	movs	r3, #223	; 0xdf
 8002238:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800223a:	2200      	movs	r2, #0
 800223c:	2108      	movs	r1, #8
 800223e:	4815      	ldr	r0, [pc, #84]	; (8002294 <HAL_GPIO_EXTI_Callback+0x94>)
 8002240:	f002 f9f4 	bl	800462c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &data_1, 1, 10);
 8002244:	f107 010b 	add.w	r1, r7, #11
 8002248:	230a      	movs	r3, #10
 800224a:	2201      	movs	r2, #1
 800224c:	4812      	ldr	r0, [pc, #72]	; (8002298 <HAL_GPIO_EXTI_Callback+0x98>)
 800224e:	f004 f9cc 	bl	80065ea <HAL_SPI_Transmit>
		////	HAL_Delay(10);
		HAL_SPI_Receive(&hspi1, &data_1, 1, 10);
 8002252:	f107 010b 	add.w	r1, r7, #11
 8002256:	230a      	movs	r3, #10
 8002258:	2201      	movs	r2, #1
 800225a:	480f      	ldr	r0, [pc, #60]	; (8002298 <HAL_GPIO_EXTI_Callback+0x98>)
 800225c:	f004 fb01 	bl	8006862 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8002260:	2201      	movs	r2, #1
 8002262:	2108      	movs	r1, #8
 8002264:	480b      	ldr	r0, [pc, #44]	; (8002294 <HAL_GPIO_EXTI_Callback+0x94>)
 8002266:	f002 f9e1 	bl	800462c <HAL_GPIO_WritePin>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d007      	beq.n	8002280 <HAL_GPIO_EXTI_Callback+0x80>
 8002270:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_GPIO_EXTI_Callback+0x9c>)
 8002272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	f3bf 8f4f 	dsb	sy
 800227c:	f3bf 8f6f 	isb	sy
	}

}
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000010 	.word	0x20000010
 800228c:	20000520 	.word	0x20000520
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40021000 	.word	0x40021000
 8002298:	200003c0 	.word	0x200003c0
 800229c:	e000ed04 	.word	0xe000ed04

080022a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a04      	ldr	r2, [pc, #16]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80022b2:	f001 f899 	bl	80033e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40001000 	.word	0x40001000

080022c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022c8:	b672      	cpsid	i
}
 80022ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80022cc:	e7fe      	b.n	80022cc <Error_Handler+0x8>
	...

080022d0 <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 80022d4:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <SPI1_Error+0x34>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <SPI1_Error+0x34>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022e2:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 80022e4:	4807      	ldr	r0, [pc, #28]	; (8002304 <SPI1_Error+0x34>)
 80022e6:	f004 f958 	bl	800659a <HAL_SPI_DeInit>
    MX_SPI1_Init();
 80022ea:	f7ff fd99 	bl	8001e20 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80022ee:	4b05      	ldr	r3, [pc, #20]	; (8002304 <SPI1_Error+0x34>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	4b03      	ldr	r3, [pc, #12]	; (8002304 <SPI1_Error+0x34>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022fc:	601a      	str	r2, [r3, #0]
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	200003c0 	.word	0x200003c0

08002308 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af02      	add	r7, sp, #8
 800230e:	4603      	mov	r3, r0
 8002310:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8002316:	f107 020f 	add.w	r2, r7, #15
 800231a:	1df9      	adds	r1, r7, #7
 800231c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2301      	movs	r3, #1
 8002324:	4806      	ldr	r0, [pc, #24]	; (8002340 <SPI1_ReadWriteByte+0x38>)
 8002326:	f004 fbad 	bl	8006a84 <HAL_SPI_TransmitReceive>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8002330:	f7ff ffce 	bl	80022d0 <SPI1_Error>
    }
    return RxData;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	200003c0 	.word	0x200003c0

08002344 <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ffd9 	bl	8002308 <SPI1_ReadWriteByte>
 8002356:	4603      	mov	r3, r0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
    SD_CS_H();
 8002364:	2201      	movs	r2, #1
 8002366:	2110      	movs	r1, #16
 8002368:	4803      	ldr	r0, [pc, #12]	; (8002378 <SD_DisSelect+0x18>)
 800236a:	f002 f95f 	bl	800462c <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 800236e:	20ff      	movs	r0, #255	; 0xff
 8002370:	f7ff ffe8 	bl	8002344 <SD_SPI_ReadWriteByte>
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000

0800237c <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
    SD_CS_L();
 8002380:	2200      	movs	r2, #0
 8002382:	2110      	movs	r1, #16
 8002384:	4807      	ldr	r0, [pc, #28]	; (80023a4 <SD_Select+0x28>)
 8002386:	f002 f951 	bl	800462c <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 800238a:	f000 f80d 	bl	80023a8 <SD_WaitReady>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d101      	bne.n	8002398 <SD_Select+0x1c>
 8002394:	2300      	movs	r3, #0
 8002396:	e002      	b.n	800239e <SD_Select+0x22>
    SD_DisSelect();
 8002398:	f7ff ffe2 	bl	8002360 <SD_DisSelect>
    return 1;//
 800239c:	2301      	movs	r3, #1
}
 800239e:	4618      	mov	r0, r3
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40021000 	.word	0x40021000

080023a8 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 80023b2:	20ff      	movs	r0, #255	; 0xff
 80023b4:	f7ff ffc6 	bl	8002344 <SD_SPI_ReadWriteByte>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2bff      	cmp	r3, #255	; 0xff
 80023bc:	d101      	bne.n	80023c2 <SD_WaitReady+0x1a>
 80023be:	2300      	movs	r3, #0
 80023c0:	e008      	b.n	80023d4 <SD_WaitReady+0x2c>
        t++;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3301      	adds	r3, #1
 80023c6:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d3ef      	bcc.n	80023b2 <SD_WaitReady+0xa>
    return 1;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 80023e6:	f640 73ff 	movw	r3, #4095	; 0xfff
 80023ea:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 80023ec:	e002      	b.n	80023f4 <SD_GetResponse+0x18>
 80023ee:	89fb      	ldrh	r3, [r7, #14]
 80023f0:	3b01      	subs	r3, #1
 80023f2:	81fb      	strh	r3, [r7, #14]
 80023f4:	20ff      	movs	r0, #255	; 0xff
 80023f6:	f7ff ffa5 	bl	8002344 <SD_SPI_ReadWriteByte>
 80023fa:	4603      	mov	r3, r0
 80023fc:	461a      	mov	r2, r3
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4293      	cmp	r3, r2
 8002402:	d002      	beq.n	800240a <SD_GetResponse+0x2e>
 8002404:	89fb      	ldrh	r3, [r7, #14]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f1      	bne.n	80023ee <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 800240a:	89fb      	ldrh	r3, [r7, #14]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <SD_GetResponse+0x38>
 8002410:	23ff      	movs	r3, #255	; 0xff
 8002412:	e000      	b.n	8002416 <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	460b      	mov	r3, r1
 8002428:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 800242a:	20fe      	movs	r0, #254	; 0xfe
 800242c:	f7ff ffd6 	bl	80023dc <SD_GetResponse>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00b      	beq.n	800244e <SD_RecvData+0x30>
 8002436:	2301      	movs	r3, #1
 8002438:	e015      	b.n	8002466 <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 800243a:	20ff      	movs	r0, #255	; 0xff
 800243c:	f7ff ff82 	bl	8002344 <SD_SPI_ReadWriteByte>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	701a      	strb	r2, [r3, #0]
        buf++;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3301      	adds	r3, #1
 800244c:	607b      	str	r3, [r7, #4]
    while (len--) //
 800244e:	887b      	ldrh	r3, [r7, #2]
 8002450:	1e5a      	subs	r2, r3, #1
 8002452:	807a      	strh	r2, [r7, #2]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1f0      	bne.n	800243a <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 8002458:	20ff      	movs	r0, #255	; 0xff
 800245a:	f7ff ff73 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 800245e:	20ff      	movs	r0, #255	; 0xff
 8002460:	f7ff ff70 	bl	8002344 <SD_SPI_ReadWriteByte>
    return 0;//
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	4603      	mov	r3, r0
 8002476:	6039      	str	r1, [r7, #0]
 8002478:	71fb      	strb	r3, [r7, #7]
 800247a:	4613      	mov	r3, r2
 800247c:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 8002482:	f7ff ff6d 	bl	8002360 <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8002486:	f7ff ff79 	bl	800237c <SD_Select>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <SD_SendCmd+0x26>
 8002490:	23ff      	movs	r3, #255	; 0xff
 8002492:	e038      	b.n	8002506 <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800249a:	b2db      	uxtb	r3, r3
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff51 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	0e1b      	lsrs	r3, r3, #24
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff4b 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	0c1b      	lsrs	r3, r3, #16
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff45 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	0a1b      	lsrs	r3, r3, #8
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff3f 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff ff3a 	bl	8002344 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 80024d0:	79bb      	ldrb	r3, [r7, #6]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff36 	bl	8002344 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	2b0c      	cmp	r3, #12
 80024dc:	d102      	bne.n	80024e4 <SD_SendCmd+0x76>
 80024de:	20ff      	movs	r0, #255	; 0xff
 80024e0:	f7ff ff30 	bl	8002344 <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 80024e4:	231f      	movs	r3, #31
 80024e6:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 80024e8:	20ff      	movs	r0, #255	; 0xff
 80024ea:	f7ff ff2b 	bl	8002344 <SD_SPI_ReadWriteByte>
 80024ee:	4603      	mov	r3, r0
 80024f0:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 80024f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	da04      	bge.n	8002504 <SD_SendCmd+0x96>
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
 80024fc:	1e5a      	subs	r2, r3, #1
 80024fe:	73fa      	strb	r2, [r7, #15]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f1      	bne.n	80024e8 <SD_SendCmd+0x7a>
    //
    return r1;
 8002504:	7bbb      	ldrb	r3, [r7, #14]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 8002516:	2201      	movs	r2, #1
 8002518:	2100      	movs	r1, #0
 800251a:	2009      	movs	r0, #9
 800251c:	f7ff ffa7 	bl	800246e <SD_SendCmd>
 8002520:	4603      	mov	r3, r0
 8002522:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d105      	bne.n	8002536 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 800252a:	2110      	movs	r1, #16
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f7ff ff76 	bl	800241e <SD_RecvData>
 8002532:	4603      	mov	r3, r0
 8002534:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 8002536:	f7ff ff13 	bl	8002360 <SD_DisSelect>
    if (r1)return 1;
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <SD_GetCSD+0x36>
 8002540:	2301      	movs	r3, #1
 8002542:	e000      	b.n	8002546 <SD_GetCSD+0x38>
    else return 0;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 8002554:	463b      	mov	r3, r7
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ffd9 	bl	800250e <SD_GetCSD>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <SD_GetSectorCount+0x18>
 8002562:	2300      	movs	r3, #0
 8002564:	e040      	b.n	80025e8 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 8002566:	783b      	ldrb	r3, [r7, #0]
 8002568:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800256c:	2b40      	cmp	r3, #64	; 0x40
 800256e:	d10d      	bne.n	800258c <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8002570:	7a7b      	ldrb	r3, [r7, #9]
 8002572:	b29a      	uxth	r2, r3
 8002574:	7a3b      	ldrb	r3, [r7, #8]
 8002576:	b29b      	uxth	r3, r3
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	b29b      	uxth	r3, r3
 800257c:	4413      	add	r3, r2
 800257e:	b29b      	uxth	r3, r3
 8002580:	3301      	adds	r3, #1
 8002582:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8002584:	8a3b      	ldrh	r3, [r7, #16]
 8002586:	029b      	lsls	r3, r3, #10
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e02c      	b.n	80025e6 <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800258c:	797b      	ldrb	r3, [r7, #5]
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	b2da      	uxtb	r2, r3
 8002594:	7abb      	ldrb	r3, [r7, #10]
 8002596:	09db      	lsrs	r3, r3, #7
 8002598:	b2db      	uxtb	r3, r3
 800259a:	4413      	add	r3, r2
 800259c:	b2da      	uxtb	r2, r3
 800259e:	7a7b      	ldrb	r3, [r7, #9]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	f003 0306 	and.w	r3, r3, #6
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	4413      	add	r3, r2
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	3302      	adds	r3, #2
 80025b0:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 80025b2:	7a3b      	ldrb	r3, [r7, #8]
 80025b4:	099b      	lsrs	r3, r3, #6
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	4413      	add	r3, r2
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	79bb      	ldrb	r3, [r7, #6]
 80025c8:	029b      	lsls	r3, r3, #10
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	3301      	adds	r3, #1
 80025d8:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 80025da:	8a3a      	ldrh	r2, [r7, #16]
 80025dc:	7cfb      	ldrb	r3, [r7, #19]
 80025de:	3b09      	subs	r3, #9
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 80025e6:	697b      	ldr	r3, [r7, #20]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 80025fa:	f107 020f 	add.w	r2, r7, #15
 80025fe:	1df9      	adds	r1, r7, #7
 8002600:	2364      	movs	r3, #100	; 0x64
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	2301      	movs	r3, #1
 8002606:	4804      	ldr	r0, [pc, #16]	; (8002618 <RC522_SPI_Transfer+0x28>)
 8002608:	f004 fa3c 	bl	8006a84 <HAL_SPI_TransmitReceive>

	return rx_data;
 800260c:	7bfb      	ldrb	r3, [r7, #15]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000418 	.word	0x20000418

0800261c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	460a      	mov	r2, r1
 8002626:	71fb      	strb	r3, [r7, #7]
 8002628:	4613      	mov	r3, r2
 800262a:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800262c:	2200      	movs	r2, #0
 800262e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002632:	480d      	ldr	r0, [pc, #52]	; (8002668 <Write_MFRC522+0x4c>)
 8002634:	f001 fffa 	bl	800462c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	b2db      	uxtb	r3, r3
 800263e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8002642:	b2db      	uxtb	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ffd3 	bl	80025f0 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 800264a:	79bb      	ldrb	r3, [r7, #6]
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff ffcf 	bl	80025f0 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002652:	2201      	movs	r2, #1
 8002654:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002658:	4803      	ldr	r0, [pc, #12]	; (8002668 <Write_MFRC522+0x4c>)
 800265a:	f001 ffe7 	bl	800462c <HAL_GPIO_WritePin>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40020400 	.word	0x40020400

0800266c <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8002676:	2200      	movs	r2, #0
 8002678:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800267c:	480f      	ldr	r0, [pc, #60]	; (80026bc <Read_MFRC522+0x50>)
 800267e:	f001 ffd5 	bl	800462c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	b25b      	sxtb	r3, r3
 8002688:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800268c:	b25b      	sxtb	r3, r3
 800268e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002692:	b25b      	sxtb	r3, r3
 8002694:	b2db      	uxtb	r3, r3
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff ffaa 	bl	80025f0 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 800269c:	2000      	movs	r0, #0
 800269e:	f7ff ffa7 	bl	80025f0 <RC522_SPI_Transfer>
 80026a2:	4603      	mov	r3, r0
 80026a4:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80026a6:	2201      	movs	r2, #1
 80026a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026ac:	4803      	ldr	r0, [pc, #12]	; (80026bc <Read_MFRC522+0x50>)
 80026ae:	f001 ffbd 	bl	800462c <HAL_GPIO_WritePin>

    return val;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3710      	adds	r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40020400 	.word	0x40020400

080026c0 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	460a      	mov	r2, r1
 80026ca:	71fb      	strb	r3, [r7, #7]
 80026cc:	4613      	mov	r3, r2
 80026ce:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff ffca 	bl	800266c <Read_MFRC522>
 80026d8:	4603      	mov	r3, r0
 80026da:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 80026dc:	7bfa      	ldrb	r2, [r7, #15]
 80026de:	79bb      	ldrb	r3, [r7, #6]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	4611      	mov	r1, r2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff ff97 	bl	800261c <Write_MFRC522>
}
 80026ee:	bf00      	nop
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b084      	sub	sp, #16
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	4603      	mov	r3, r0
 80026fe:	460a      	mov	r2, r1
 8002700:	71fb      	strb	r3, [r7, #7]
 8002702:	4613      	mov	r3, r2
 8002704:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ffaf 	bl	800266c <Read_MFRC522>
 800270e:	4603      	mov	r3, r0
 8002710:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8002712:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002716:	43db      	mvns	r3, r3
 8002718:	b25a      	sxtb	r2, r3
 800271a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800271e:	4013      	ands	r3, r2
 8002720:	b25b      	sxtb	r3, r3
 8002722:	b2da      	uxtb	r2, r3
 8002724:	79fb      	ldrb	r3, [r7, #7]
 8002726:	4611      	mov	r1, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff77 	bl	800261c <Write_MFRC522>
} 
 800272e:	bf00      	nop
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 800273a:	2014      	movs	r0, #20
 800273c:	f7ff ff96 	bl	800266c <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8002740:	2103      	movs	r1, #3
 8002742:	2014      	movs	r0, #20
 8002744:	f7ff ffbc 	bl	80026c0 <SetBitMask>
}
 8002748:	bf00      	nop
 800274a:	bd80      	pop	{r7, pc}

0800274c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8002750:	210f      	movs	r1, #15
 8002752:	2001      	movs	r0, #1
 8002754:	f7ff ff62 	bl	800261c <Write_MFRC522>
}
 8002758:	bf00      	nop
 800275a:	bd80      	pop	{r7, pc}

0800275c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002760:	2201      	movs	r2, #1
 8002762:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002766:	4813      	ldr	r0, [pc, #76]	; (80027b4 <MFRC522_Init+0x58>)
 8002768:	f001 ff60 	bl	800462c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 800276c:	2201      	movs	r2, #1
 800276e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002772:	4811      	ldr	r0, [pc, #68]	; (80027b8 <MFRC522_Init+0x5c>)
 8002774:	f001 ff5a 	bl	800462c <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8002778:	f7ff ffe8 	bl	800274c <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 800277c:	218d      	movs	r1, #141	; 0x8d
 800277e:	202a      	movs	r0, #42	; 0x2a
 8002780:	f7ff ff4c 	bl	800261c <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8002784:	213e      	movs	r1, #62	; 0x3e
 8002786:	202b      	movs	r0, #43	; 0x2b
 8002788:	f7ff ff48 	bl	800261c <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 800278c:	211e      	movs	r1, #30
 800278e:	202d      	movs	r0, #45	; 0x2d
 8002790:	f7ff ff44 	bl	800261c <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8002794:	2100      	movs	r1, #0
 8002796:	202c      	movs	r0, #44	; 0x2c
 8002798:	f7ff ff40 	bl	800261c <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 800279c:	2140      	movs	r1, #64	; 0x40
 800279e:	2015      	movs	r0, #21
 80027a0:	f7ff ff3c 	bl	800261c <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 80027a4:	213d      	movs	r1, #61	; 0x3d
 80027a6:	2011      	movs	r0, #17
 80027a8:	f7ff ff38 	bl	800261c <Write_MFRC522>

	AntennaOn();
 80027ac:	f7ff ffc3 	bl	8002736 <AntennaOn>
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40020400 	.word	0x40020400
 80027b8:	40020c00 	.word	0x40020c00

080027bc <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 80027bc:	b590      	push	{r4, r7, lr}
 80027be:	b089      	sub	sp, #36	; 0x24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607b      	str	r3, [r7, #4]
 80027c6:	4603      	mov	r3, r0
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	4613      	mov	r3, r2
 80027cc:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 80027ce:	2302      	movs	r3, #2
 80027d0:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 80027d2:	2300      	movs	r3, #0
 80027d4:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 80027d6:	2300      	movs	r3, #0
 80027d8:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2b0c      	cmp	r3, #12
 80027de:	d006      	beq.n	80027ee <MFRC522_ToCard+0x32>
 80027e0:	2b0e      	cmp	r3, #14
 80027e2:	d109      	bne.n	80027f8 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 80027e4:	2312      	movs	r3, #18
 80027e6:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 80027e8:	2310      	movs	r3, #16
 80027ea:	777b      	strb	r3, [r7, #29]
			break;
 80027ec:	e005      	b.n	80027fa <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 80027ee:	2377      	movs	r3, #119	; 0x77
 80027f0:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 80027f2:	2330      	movs	r3, #48	; 0x30
 80027f4:	777b      	strb	r3, [r7, #29]
			break;
 80027f6:	e000      	b.n	80027fa <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 80027f8:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 80027fa:	7fbb      	ldrb	r3, [r7, #30]
 80027fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002800:	b2db      	uxtb	r3, r3
 8002802:	4619      	mov	r1, r3
 8002804:	2002      	movs	r0, #2
 8002806:	f7ff ff09 	bl	800261c <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800280a:	2180      	movs	r1, #128	; 0x80
 800280c:	2004      	movs	r0, #4
 800280e:	f7ff ff72 	bl	80026f6 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8002812:	2180      	movs	r1, #128	; 0x80
 8002814:	200a      	movs	r0, #10
 8002816:	f7ff ff53 	bl	80026c0 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800281a:	2100      	movs	r1, #0
 800281c:	2001      	movs	r0, #1
 800281e:	f7ff fefd 	bl	800261c <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
 8002826:	e00a      	b.n	800283e <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	4413      	add	r3, r2
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4619      	mov	r1, r3
 8002832:	2009      	movs	r0, #9
 8002834:	f7ff fef2 	bl	800261c <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	3301      	adds	r3, #1
 800283c:	61bb      	str	r3, [r7, #24]
 800283e:	7bbb      	ldrb	r3, [r7, #14]
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	429a      	cmp	r2, r3
 8002844:	d3f0      	bcc.n	8002828 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8002846:	7bfb      	ldrb	r3, [r7, #15]
 8002848:	4619      	mov	r1, r3
 800284a:	2001      	movs	r0, #1
 800284c:	f7ff fee6 	bl	800261c <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	2b0c      	cmp	r3, #12
 8002854:	d103      	bne.n	800285e <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8002856:	2180      	movs	r1, #128	; 0x80
 8002858:	200d      	movs	r0, #13
 800285a:	f7ff ff31 	bl	80026c0 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800285e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002862:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8002864:	2004      	movs	r0, #4
 8002866:	f7ff ff01 	bl	800266c <Read_MFRC522>
 800286a:	4603      	mov	r3, r0
 800286c:	773b      	strb	r3, [r7, #28]
        i--;
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	3b01      	subs	r3, #1
 8002872:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00a      	beq.n	8002890 <MFRC522_ToCard+0xd4>
 800287a:	7f3b      	ldrb	r3, [r7, #28]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <MFRC522_ToCard+0xd4>
 8002884:	7f3a      	ldrb	r2, [r7, #28]
 8002886:	7f7b      	ldrb	r3, [r7, #29]
 8002888:	4013      	ands	r3, r2
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0e9      	beq.n	8002864 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	200d      	movs	r0, #13
 8002894:	f7ff ff2f 	bl	80026f6 <ClearBitMask>
	
    if (i != 0)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d052      	beq.n	8002944 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 800289e:	2006      	movs	r0, #6
 80028a0:	f7ff fee4 	bl	800266c <Read_MFRC522>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f003 031b 	and.w	r3, r3, #27
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d148      	bne.n	8002940 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 80028b2:	7f3a      	ldrb	r2, [r7, #28]
 80028b4:	7fbb      	ldrb	r3, [r7, #30]
 80028b6:	4013      	ands	r3, r2
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	2b0c      	cmp	r3, #12
 80028ca:	d13b      	bne.n	8002944 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 80028cc:	200a      	movs	r0, #10
 80028ce:	f7ff fecd 	bl	800266c <Read_MFRC522>
 80028d2:	4603      	mov	r3, r0
 80028d4:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 80028d6:	200c      	movs	r0, #12
 80028d8:	f7ff fec8 	bl	800266c <Read_MFRC522>
 80028dc:	4603      	mov	r3, r0
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 80028e4:	7dfb      	ldrb	r3, [r7, #23]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d008      	beq.n	80028fc <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 80028ea:	7f3b      	ldrb	r3, [r7, #28]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	00da      	lsls	r2, r3, #3
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
 80028f2:	4413      	add	r3, r2
 80028f4:	461a      	mov	r2, r3
 80028f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	e004      	b.n	8002906 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 80028fc:	7f3b      	ldrb	r3, [r7, #28]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	461a      	mov	r2, r3
 8002902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002904:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002906:	7f3b      	ldrb	r3, [r7, #28]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 800290c:	2301      	movs	r3, #1
 800290e:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8002910:	7f3b      	ldrb	r3, [r7, #28]
 8002912:	2b10      	cmp	r3, #16
 8002914:	d901      	bls.n	800291a <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 8002916:	2310      	movs	r3, #16
 8002918:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800291a:	2300      	movs	r3, #0
 800291c:	61bb      	str	r3, [r7, #24]
 800291e:	e00a      	b.n	8002936 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	18d4      	adds	r4, r2, r3
 8002926:	2009      	movs	r0, #9
 8002928:	f7ff fea0 	bl	800266c <Read_MFRC522>
 800292c:	4603      	mov	r3, r0
 800292e:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	3301      	adds	r3, #1
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	7f3b      	ldrb	r3, [r7, #28]
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	429a      	cmp	r2, r3
 800293c:	d3f0      	bcc.n	8002920 <MFRC522_ToCard+0x164>
 800293e:	e001      	b.n	8002944 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 8002940:	2302      	movs	r3, #2
 8002942:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8002944:	7ffb      	ldrb	r3, [r7, #31]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3724      	adds	r7, #36	; 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd90      	pop	{r4, r7, pc}

0800294e <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b086      	sub	sp, #24
 8002952:	af02      	add	r7, sp, #8
 8002954:	4603      	mov	r3, r0
 8002956:	6039      	str	r1, [r7, #0]
 8002958:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 800295a:	2107      	movs	r1, #7
 800295c:	200d      	movs	r0, #13
 800295e:	f7ff fe5d 	bl	800261c <Write_MFRC522>
	
	TagType[0] = reqMode;
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	79fa      	ldrb	r2, [r7, #7]
 8002966:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002968:	f107 0308 	add.w	r3, r7, #8
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2201      	movs	r2, #1
 8002972:	6839      	ldr	r1, [r7, #0]
 8002974:	200c      	movs	r0, #12
 8002976:	f7ff ff21 	bl	80027bc <MFRC522_ToCard>
 800297a:	4603      	mov	r3, r0
 800297c:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <MFRC522_Request+0x3c>
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b10      	cmp	r3, #16
 8002988:	d001      	beq.n	800298e <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 800298a:	2302      	movs	r3, #2
 800298c:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 800298e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af02      	add	r7, sp, #8
 800299e:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80029a0:	2300      	movs	r3, #0
 80029a2:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80029a4:	2100      	movs	r1, #0
 80029a6:	200d      	movs	r0, #13
 80029a8:	f7ff fe38 	bl	800261c <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2293      	movs	r2, #147	; 0x93
 80029b0:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	3301      	adds	r3, #1
 80029b6:	2220      	movs	r2, #32
 80029b8:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80029ba:	f107 0308 	add.w	r3, r7, #8
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	200c      	movs	r0, #12
 80029c8:	f7ff fef8 	bl	80027bc <MFRC522_ToCard>
 80029cc:	4603      	mov	r3, r0
 80029ce:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d118      	bne.n	8002a08 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	73bb      	strb	r3, [r7, #14]
 80029da:	e009      	b.n	80029f0 <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 80029dc:	7bbb      	ldrb	r3, [r7, #14]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	781a      	ldrb	r2, [r3, #0]
 80029e4:	7b7b      	ldrb	r3, [r7, #13]
 80029e6:	4053      	eors	r3, r2
 80029e8:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 80029ea:	7bbb      	ldrb	r3, [r7, #14]
 80029ec:	3301      	adds	r3, #1
 80029ee:	73bb      	strb	r3, [r7, #14]
 80029f0:	7bbb      	ldrb	r3, [r7, #14]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d9f2      	bls.n	80029dc <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 80029f6:	7bbb      	ldrb	r3, [r7, #14]
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	4413      	add	r3, r2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	7b7a      	ldrb	r2, [r7, #13]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d001      	beq.n	8002a08 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8002a04:	2302      	movs	r3, #2
 8002a06:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
} 
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a28:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a32:	607b      	str	r3, [r7, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	603b      	str	r3, [r7, #0]
 8002a3a:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	4a08      	ldr	r2, [pc, #32]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a44:	6413      	str	r3, [r2, #64]	; 0x40
 8002a46:	4b06      	ldr	r3, [pc, #24]	; (8002a60 <HAL_MspInit+0x4c>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40023800 	.word	0x40023800

08002a64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08a      	sub	sp, #40	; 0x28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 0314 	add.w	r3, r7, #20
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a2f      	ldr	r2, [pc, #188]	; (8002b40 <HAL_ADC_MspInit+0xdc>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d157      	bne.n	8002b36 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	4b2e      	ldr	r3, [pc, #184]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8e:	4a2d      	ldr	r2, [pc, #180]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002a90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a94:	6453      	str	r3, [r2, #68]	; 0x44
 8002a96:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9e:	613b      	str	r3, [r7, #16]
 8002aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b27      	ldr	r3, [pc, #156]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	4a26      	ldr	r2, [pc, #152]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002aac:	f043 0302 	orr.w	r3, r3, #2
 8002ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab2:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <HAL_ADC_MspInit+0xe0>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	4619      	mov	r1, r3
 8002ad0:	481d      	ldr	r0, [pc, #116]	; (8002b48 <HAL_ADC_MspInit+0xe4>)
 8002ad2:	f001 fafb 	bl	80040cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002ad8:	4a1d      	ldr	r2, [pc, #116]	; (8002b50 <HAL_ADC_MspInit+0xec>)
 8002ada:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002aee:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002af0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002af8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002afc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002afe:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b06:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b14:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b1a:	480c      	ldr	r0, [pc, #48]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b1c:	f000 ffec 	bl	8003af8 <HAL_DMA_Init>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002b26:	f7ff fbcd 	bl	80022c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a07      	ldr	r2, [pc, #28]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b2e:	639a      	str	r2, [r3, #56]	; 0x38
 8002b30:	4a06      	ldr	r2, [pc, #24]	; (8002b4c <HAL_ADC_MspInit+0xe8>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b36:	bf00      	nop
 8002b38:	3728      	adds	r7, #40	; 0x28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40012000 	.word	0x40012000
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	20000264 	.word	0x20000264
 8002b50:	40026410 	.word	0x40026410

08002b54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a19      	ldr	r2, [pc, #100]	; (8002bd8 <HAL_I2C_MspInit+0x84>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d12c      	bne.n	8002bd0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	613b      	str	r3, [r7, #16]
 8002b7a:	4b18      	ldr	r3, [pc, #96]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a17      	ldr	r2, [pc, #92]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	613b      	str	r3, [r7, #16]
 8002b90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b98:	2312      	movs	r3, #18
 8002b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4619      	mov	r1, r3
 8002bae:	480c      	ldr	r0, [pc, #48]	; (8002be0 <HAL_I2C_MspInit+0x8c>)
 8002bb0:	f001 fa8c 	bl	80040cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	4a07      	ldr	r2, [pc, #28]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002bbe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bc2:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc4:	4b05      	ldr	r3, [pc, #20]	; (8002bdc <HAL_I2C_MspInit+0x88>)
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002bd0:	bf00      	nop
 8002bd2:	3728      	adds	r7, #40	; 0x28
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40005400 	.word	0x40005400
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40020400 	.word	0x40020400

08002be4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08e      	sub	sp, #56	; 0x38
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bfc:	f107 0314 	add.w	r3, r7, #20
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]
 8002c08:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a4e      	ldr	r2, [pc, #312]	; (8002d48 <HAL_I2S_MspInit+0x164>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	f040 8094 	bne.w	8002d3e <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002c16:	2301      	movs	r3, #1
 8002c18:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8002c1a:	2332      	movs	r3, #50	; 0x32
 8002c1c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4618      	mov	r0, r3
 8002c28:	f003 faee 	bl	8006208 <HAL_RCCEx_PeriphCLKConfig>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002c32:	f7ff fb47 	bl	80022c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	4b44      	ldr	r3, [pc, #272]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	4a43      	ldr	r2, [pc, #268]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c44:	6413      	str	r3, [r2, #64]	; 0x40
 8002c46:	4b41      	ldr	r3, [pc, #260]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	4b3d      	ldr	r3, [pc, #244]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	4a3c      	ldr	r2, [pc, #240]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	6313      	str	r3, [r2, #48]	; 0x30
 8002c62:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	4b36      	ldr	r3, [pc, #216]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	4a35      	ldr	r2, [pc, #212]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c7e:	4b33      	ldr	r3, [pc, #204]	; (8002d4c <HAL_I2S_MspInit+0x168>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c8a:	2310      	movs	r3, #16
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c96:	2300      	movs	r3, #0
 8002c98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c9a:	2306      	movs	r3, #6
 8002c9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	482a      	ldr	r0, [pc, #168]	; (8002d50 <HAL_I2S_MspInit+0x16c>)
 8002ca6:	f001 fa11 	bl	80040cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8002caa:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002cbc:	2306      	movs	r3, #6
 8002cbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4823      	ldr	r0, [pc, #140]	; (8002d54 <HAL_I2S_MspInit+0x170>)
 8002cc8:	f001 fa00 	bl	80040cc <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002ccc:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cce:	4a23      	ldr	r2, [pc, #140]	; (8002d5c <HAL_I2S_MspInit+0x178>)
 8002cd0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002cd2:	4b21      	ldr	r3, [pc, #132]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cda:	2240      	movs	r2, #64	; 0x40
 8002cdc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cde:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ce4:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002ce6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cea:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cec:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cf2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cf4:	4b18      	ldr	r3, [pc, #96]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cfa:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002cfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d02:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d04:	4b14      	ldr	r3, [pc, #80]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d0a:	4b13      	ldr	r3, [pc, #76]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002d10:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d12:	2203      	movs	r2, #3
 8002d14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002d16:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002d22:	480d      	ldr	r0, [pc, #52]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d24:	f000 fee8 	bl	8003af8 <HAL_DMA_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 8002d2e:	f7ff fac9 	bl	80022c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a08      	ldr	r2, [pc, #32]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d36:	639a      	str	r2, [r3, #56]	; 0x38
 8002d38:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <HAL_I2S_MspInit+0x174>)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002d3e:	bf00      	nop
 8002d40:	3738      	adds	r7, #56	; 0x38
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40003c00 	.word	0x40003c00
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40020000 	.word	0x40020000
 8002d54:	40020800 	.word	0x40020800
 8002d58:	20000360 	.word	0x20000360
 8002d5c:	40026088 	.word	0x40026088

08002d60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08c      	sub	sp, #48	; 0x30
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 031c 	add.w	r3, r7, #28
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
 8002d76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a32      	ldr	r2, [pc, #200]	; (8002e48 <HAL_SPI_MspInit+0xe8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d12c      	bne.n	8002ddc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	4b31      	ldr	r3, [pc, #196]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4a30      	ldr	r2, [pc, #192]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002d8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d90:	6453      	str	r3, [r2, #68]	; 0x44
 8002d92:	4b2e      	ldr	r3, [pc, #184]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d9a:	61bb      	str	r3, [r7, #24]
 8002d9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	4b2a      	ldr	r3, [pc, #168]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	4a29      	ldr	r2, [pc, #164]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
 8002dae:	4b27      	ldr	r3, [pc, #156]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002dba:	23e0      	movs	r3, #224	; 0xe0
 8002dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dca:	2305      	movs	r3, #5
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dce:	f107 031c 	add.w	r3, r7, #28
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	481e      	ldr	r0, [pc, #120]	; (8002e50 <HAL_SPI_MspInit+0xf0>)
 8002dd6:	f001 f979 	bl	80040cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002dda:	e031      	b.n	8002e40 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a1c      	ldr	r2, [pc, #112]	; (8002e54 <HAL_SPI_MspInit+0xf4>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d12c      	bne.n	8002e40 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	4b18      	ldr	r3, [pc, #96]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a17      	ldr	r2, [pc, #92]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002df0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b15      	ldr	r3, [pc, #84]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a10      	ldr	r2, [pc, #64]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b0e      	ldr	r3, [pc, #56]	; (8002e4c <HAL_SPI_MspInit+0xec>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e1e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e30:	2305      	movs	r3, #5
 8002e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4807      	ldr	r0, [pc, #28]	; (8002e58 <HAL_SPI_MspInit+0xf8>)
 8002e3c:	f001 f946 	bl	80040cc <HAL_GPIO_Init>
}
 8002e40:	bf00      	nop
 8002e42:	3730      	adds	r7, #48	; 0x30
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40013000 	.word	0x40013000
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40003800 	.word	0x40003800
 8002e58:	40020400 	.word	0x40020400

08002e5c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a10      	ldr	r2, [pc, #64]	; (8002eac <HAL_SPI_MspDeInit+0x50>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d10a      	bne.n	8002e84 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8002e6e:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <HAL_SPI_MspDeInit+0x54>)
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	4a0f      	ldr	r2, [pc, #60]	; (8002eb0 <HAL_SPI_MspDeInit+0x54>)
 8002e74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e78:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8002e7a:	21e0      	movs	r1, #224	; 0xe0
 8002e7c:	480d      	ldr	r0, [pc, #52]	; (8002eb4 <HAL_SPI_MspDeInit+0x58>)
 8002e7e:	f001 fac1 	bl	8004404 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8002e82:	e00f      	b.n	8002ea4 <HAL_SPI_MspDeInit+0x48>
  else if(hspi->Instance==SPI2)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0b      	ldr	r2, [pc, #44]	; (8002eb8 <HAL_SPI_MspDeInit+0x5c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d10a      	bne.n	8002ea4 <HAL_SPI_MspDeInit+0x48>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <HAL_SPI_MspDeInit+0x54>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	4a07      	ldr	r2, [pc, #28]	; (8002eb0 <HAL_SPI_MspDeInit+0x54>)
 8002e94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e98:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002e9a:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002e9e:	4807      	ldr	r0, [pc, #28]	; (8002ebc <HAL_SPI_MspDeInit+0x60>)
 8002ea0:	f001 fab0 	bl	8004404 <HAL_GPIO_DeInit>
}
 8002ea4:	bf00      	nop
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40013000 	.word	0x40013000
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40020000 	.word	0x40020000
 8002eb8:	40003800 	.word	0x40003800
 8002ebc:	40020400 	.word	0x40020400

08002ec0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed0:	d10d      	bne.n	8002eee <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	4b09      	ldr	r3, [pc, #36]	; (8002efc <HAL_TIM_PWM_MspInit+0x3c>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	4a08      	ldr	r2, [pc, #32]	; (8002efc <HAL_TIM_PWM_MspInit+0x3c>)
 8002edc:	f043 0301 	orr.w	r3, r3, #1
 8002ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee2:	4b06      	ldr	r3, [pc, #24]	; (8002efc <HAL_TIM_PWM_MspInit+0x3c>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800

08002f00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 030c 	add.w	r3, r7, #12
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f20:	d11e      	bne.n	8002f60 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <HAL_TIM_MspPostInit+0x68>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	4a0f      	ldr	r2, [pc, #60]	; (8002f68 <HAL_TIM_MspPostInit+0x68>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6313      	str	r3, [r2, #48]	; 0x30
 8002f32:	4b0d      	ldr	r3, [pc, #52]	; (8002f68 <HAL_TIM_MspPostInit+0x68>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002f3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f50:	2301      	movs	r3, #1
 8002f52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f54:	f107 030c 	add.w	r3, r7, #12
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4804      	ldr	r0, [pc, #16]	; (8002f6c <HAL_TIM_MspPostInit+0x6c>)
 8002f5c:	f001 f8b6 	bl	80040cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002f60:	bf00      	nop
 8002f62:	3720      	adds	r7, #32
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40020000 	.word	0x40020000

08002f70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	; (8002ff4 <HAL_UART_MspInit+0x84>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d12b      	bne.n	8002fea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	4b18      	ldr	r3, [pc, #96]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	4a17      	ldr	r2, [pc, #92]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fa2:	4b15      	ldr	r3, [pc, #84]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b11      	ldr	r3, [pc, #68]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	4a10      	ldr	r2, [pc, #64]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	; (8002ff8 <HAL_UART_MspInit+0x88>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002fca:	230c      	movs	r3, #12
 8002fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fda:	2307      	movs	r3, #7
 8002fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fde:	f107 0314 	add.w	r3, r7, #20
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4805      	ldr	r0, [pc, #20]	; (8002ffc <HAL_UART_MspInit+0x8c>)
 8002fe6:	f001 f871 	bl	80040cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002fea:	bf00      	nop
 8002fec:	3728      	adds	r7, #40	; 0x28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40004400 	.word	0x40004400
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40020000 	.word	0x40020000

08003000 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08e      	sub	sp, #56	; 0x38
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	4b33      	ldr	r3, [pc, #204]	; (80030e4 <HAL_InitTick+0xe4>)
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	4a32      	ldr	r2, [pc, #200]	; (80030e4 <HAL_InitTick+0xe4>)
 800301a:	f043 0310 	orr.w	r3, r3, #16
 800301e:	6413      	str	r3, [r2, #64]	; 0x40
 8003020:	4b30      	ldr	r3, [pc, #192]	; (80030e4 <HAL_InitTick+0xe4>)
 8003022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003024:	f003 0310 	and.w	r3, r3, #16
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800302c:	f107 0210 	add.w	r2, r7, #16
 8003030:	f107 0314 	add.w	r3, r7, #20
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f003 f8b4 	bl	80061a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003046:	f003 f885 	bl	8006154 <HAL_RCC_GetPCLK1Freq>
 800304a:	6378      	str	r0, [r7, #52]	; 0x34
 800304c:	e004      	b.n	8003058 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800304e:	f003 f881 	bl	8006154 <HAL_RCC_GetPCLK1Freq>
 8003052:	4603      	mov	r3, r0
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800305a:	4a23      	ldr	r2, [pc, #140]	; (80030e8 <HAL_InitTick+0xe8>)
 800305c:	fba2 2303 	umull	r2, r3, r2, r3
 8003060:	0c9b      	lsrs	r3, r3, #18
 8003062:	3b01      	subs	r3, #1
 8003064:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003066:	4b21      	ldr	r3, [pc, #132]	; (80030ec <HAL_InitTick+0xec>)
 8003068:	4a21      	ldr	r2, [pc, #132]	; (80030f0 <HAL_InitTick+0xf0>)
 800306a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800306c:	4b1f      	ldr	r3, [pc, #124]	; (80030ec <HAL_InitTick+0xec>)
 800306e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003072:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003074:	4a1d      	ldr	r2, [pc, #116]	; (80030ec <HAL_InitTick+0xec>)
 8003076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003078:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800307a:	4b1c      	ldr	r3, [pc, #112]	; (80030ec <HAL_InitTick+0xec>)
 800307c:	2200      	movs	r2, #0
 800307e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003080:	4b1a      	ldr	r3, [pc, #104]	; (80030ec <HAL_InitTick+0xec>)
 8003082:	2200      	movs	r2, #0
 8003084:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003086:	4b19      	ldr	r3, [pc, #100]	; (80030ec <HAL_InitTick+0xec>)
 8003088:	2200      	movs	r2, #0
 800308a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800308c:	4817      	ldr	r0, [pc, #92]	; (80030ec <HAL_InitTick+0xec>)
 800308e:	f003 ffcb 	bl	8007028 <HAL_TIM_Base_Init>
 8003092:	4603      	mov	r3, r0
 8003094:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003098:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800309c:	2b00      	cmp	r3, #0
 800309e:	d11b      	bne.n	80030d8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80030a0:	4812      	ldr	r0, [pc, #72]	; (80030ec <HAL_InitTick+0xec>)
 80030a2:	f004 f81b 	bl	80070dc <HAL_TIM_Base_Start_IT>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80030ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d111      	bne.n	80030d8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80030b4:	2036      	movs	r0, #54	; 0x36
 80030b6:	f000 fd11 	bl	8003adc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2b0f      	cmp	r3, #15
 80030be:	d808      	bhi.n	80030d2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80030c0:	2200      	movs	r2, #0
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	2036      	movs	r0, #54	; 0x36
 80030c6:	f000 fced 	bl	8003aa4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <HAL_InitTick+0xf4>)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6013      	str	r3, [r2, #0]
 80030d0:	e002      	b.n	80030d8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80030d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3738      	adds	r7, #56	; 0x38
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40023800 	.word	0x40023800
 80030e8:	431bde83 	.word	0x431bde83
 80030ec:	20000528 	.word	0x20000528
 80030f0:	40001000 	.word	0x40001000
 80030f4:	20000018 	.word	0x20000018

080030f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030fc:	e7fe      	b.n	80030fc <NMI_Handler+0x4>

080030fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030fe:	b480      	push	{r7}
 8003100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003102:	e7fe      	b.n	8003102 <HardFault_Handler+0x4>

08003104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003108:	e7fe      	b.n	8003108 <MemManage_Handler+0x4>

0800310a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800310a:	b480      	push	{r7}
 800310c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800310e:	e7fe      	b.n	800310e <BusFault_Handler+0x4>

08003110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003114:	e7fe      	b.n	8003114 <UsageFault_Handler+0x4>

08003116 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003128:	2001      	movs	r0, #1
 800312a:	f001 fab3 	bl	8004694 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003138:	4802      	ldr	r0, [pc, #8]	; (8003144 <DMA1_Stream5_IRQHandler+0x10>)
 800313a:	f000 fd8b 	bl	8003c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20000360 	.word	0x20000360

08003148 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800314c:	4802      	ldr	r0, [pc, #8]	; (8003158 <TIM6_DAC_IRQHandler+0x10>)
 800314e:	f004 f884 	bl	800725a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000528 	.word	0x20000528

0800315c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003160:	4802      	ldr	r0, [pc, #8]	; (800316c <DMA2_Stream0_IRQHandler+0x10>)
 8003162:	f000 fd77 	bl	8003c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000264 	.word	0x20000264

08003170 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
	return 1;
 8003174:	2301      	movs	r3, #1
}
 8003176:	4618      	mov	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <_kill>:

int _kill(int pid, int sig)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800318a:	f007 fd7d 	bl	800ac88 <__errno>
 800318e:	4603      	mov	r3, r0
 8003190:	2216      	movs	r2, #22
 8003192:	601a      	str	r2, [r3, #0]
	return -1;
 8003194:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003198:	4618      	mov	r0, r3
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <_exit>:

void _exit (int status)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ffe7 	bl	8003180 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031b2:	e7fe      	b.n	80031b2 <_exit+0x12>

080031b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	e00a      	b.n	80031dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031c6:	f3af 8000 	nop.w
 80031ca:	4601      	mov	r1, r0
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	60ba      	str	r2, [r7, #8]
 80031d2:	b2ca      	uxtb	r2, r1
 80031d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3301      	adds	r3, #1
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	dbf0      	blt.n	80031c6 <_read+0x12>
	}

return len;
 80031e4:	687b      	ldr	r3, [r7, #4]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b086      	sub	sp, #24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
 80031fe:	e009      	b.n	8003214 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	60ba      	str	r2, [r7, #8]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	4618      	mov	r0, r3
 800320a:	f7fd ff21 	bl	8001050 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	3301      	adds	r3, #1
 8003212:	617b      	str	r3, [r7, #20]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	429a      	cmp	r2, r3
 800321a:	dbf1      	blt.n	8003200 <_write+0x12>
	}
	return len;
 800321c:	687b      	ldr	r3, [r7, #4]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <_close>:

int _close(int file)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
	return -1;
 800322e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003232:	4618      	mov	r0, r3
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800324e:	605a      	str	r2, [r3, #4]
	return 0;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <_isatty>:

int _isatty(int file)
{
 800325e:	b480      	push	{r7}
 8003260:	b083      	sub	sp, #12
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
	return 1;
 8003266:	2301      	movs	r3, #1
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
	return 0;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003298:	4a14      	ldr	r2, [pc, #80]	; (80032ec <_sbrk+0x5c>)
 800329a:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <_sbrk+0x60>)
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032a4:	4b13      	ldr	r3, [pc, #76]	; (80032f4 <_sbrk+0x64>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d102      	bne.n	80032b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032ac:	4b11      	ldr	r3, [pc, #68]	; (80032f4 <_sbrk+0x64>)
 80032ae:	4a12      	ldr	r2, [pc, #72]	; (80032f8 <_sbrk+0x68>)
 80032b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032b2:	4b10      	ldr	r3, [pc, #64]	; (80032f4 <_sbrk+0x64>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4413      	add	r3, r2
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d207      	bcs.n	80032d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032c0:	f007 fce2 	bl	800ac88 <__errno>
 80032c4:	4603      	mov	r3, r0
 80032c6:	220c      	movs	r2, #12
 80032c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ca:	f04f 33ff 	mov.w	r3, #4294967295
 80032ce:	e009      	b.n	80032e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032d0:	4b08      	ldr	r3, [pc, #32]	; (80032f4 <_sbrk+0x64>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032d6:	4b07      	ldr	r3, [pc, #28]	; (80032f4 <_sbrk+0x64>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	4a05      	ldr	r2, [pc, #20]	; (80032f4 <_sbrk+0x64>)
 80032e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032e2:	68fb      	ldr	r3, [r7, #12]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20020000 	.word	0x20020000
 80032f0:	00000400 	.word	0x00000400
 80032f4:	20000570 	.word	0x20000570
 80032f8:	20014400 	.word	0x20014400

080032fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003300:	4b08      	ldr	r3, [pc, #32]	; (8003324 <SystemInit+0x28>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003306:	4a07      	ldr	r2, [pc, #28]	; (8003324 <SystemInit+0x28>)
 8003308:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800330c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003310:	4b04      	ldr	r3, [pc, #16]	; (8003324 <SystemInit+0x28>)
 8003312:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003316:	609a      	str	r2, [r3, #8]
#endif
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	e000ed00 	.word	0xe000ed00

08003328 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 800332c:	4b06      	ldr	r3, [pc, #24]	; (8003348 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d104      	bne.n	800333e <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8003336:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800333a:	2202      	movs	r2, #2
 800333c:	701a      	strb	r2, [r3, #0]
  }
}
 800333e:	bf00      	nop
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	2000157c 	.word	0x2000157c
 800334c:	20000574 	.word	0x20000574

08003350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003388 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003354:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003356:	e003      	b.n	8003360 <LoopCopyDataInit>

08003358 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003358:	4b0c      	ldr	r3, [pc, #48]	; (800338c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800335a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800335c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800335e:	3104      	adds	r1, #4

08003360 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003360:	480b      	ldr	r0, [pc, #44]	; (8003390 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003362:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003364:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003366:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003368:	d3f6      	bcc.n	8003358 <CopyDataInit>
  ldr  r2, =_sbss
 800336a:	4a0b      	ldr	r2, [pc, #44]	; (8003398 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800336c:	e002      	b.n	8003374 <LoopFillZerobss>

0800336e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800336e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003370:	f842 3b04 	str.w	r3, [r2], #4

08003374 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003374:	4b09      	ldr	r3, [pc, #36]	; (800339c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003376:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003378:	d3f9      	bcc.n	800336e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800337a:	f7ff ffbf 	bl	80032fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800337e:	f007 fc89 	bl	800ac94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003382:	f7fe fb9b 	bl	8001abc <main>
  bx  lr    
 8003386:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003388:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800338c:	0800fd84 	.word	0x0800fd84
  ldr  r0, =_sdata
 8003390:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003394:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8003398:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800339c:	200143fc 	.word	0x200143fc

080033a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033a0:	e7fe      	b.n	80033a0 <ADC_IRQHandler>
	...

080033a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033a8:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a0d      	ldr	r2, [pc, #52]	; (80033e4 <HAL_Init+0x40>)
 80033ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033b4:	4b0b      	ldr	r3, [pc, #44]	; (80033e4 <HAL_Init+0x40>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a0a      	ldr	r2, [pc, #40]	; (80033e4 <HAL_Init+0x40>)
 80033ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <HAL_Init+0x40>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a07      	ldr	r2, [pc, #28]	; (80033e4 <HAL_Init+0x40>)
 80033c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033cc:	2003      	movs	r0, #3
 80033ce:	f000 fb5e 	bl	8003a8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033d2:	200f      	movs	r0, #15
 80033d4:	f7ff fe14 	bl	8003000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d8:	f7ff fb1c 	bl	8002a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40023c00 	.word	0x40023c00

080033e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <HAL_IncTick+0x20>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b06      	ldr	r3, [pc, #24]	; (800340c <HAL_IncTick+0x24>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4413      	add	r3, r2
 80033f8:	4a04      	ldr	r2, [pc, #16]	; (800340c <HAL_IncTick+0x24>)
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	2000001c 	.word	0x2000001c
 800340c:	20001580 	.word	0x20001580

08003410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return uwTick;
 8003414:	4b03      	ldr	r3, [pc, #12]	; (8003424 <HAL_GetTick+0x14>)
 8003416:	681b      	ldr	r3, [r3, #0]
}
 8003418:	4618      	mov	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	20001580 	.word	0x20001580

08003428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003430:	f7ff ffee 	bl	8003410 <HAL_GetTick>
 8003434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003440:	d005      	beq.n	800344e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003442:	4b0a      	ldr	r3, [pc, #40]	; (800346c <HAL_Delay+0x44>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4413      	add	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800344e:	bf00      	nop
 8003450:	f7ff ffde 	bl	8003410 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	429a      	cmp	r2, r3
 800345e:	d8f7      	bhi.n	8003450 <HAL_Delay+0x28>
  {
  }
}
 8003460:	bf00      	nop
 8003462:	bf00      	nop
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	2000001c 	.word	0x2000001c

08003470 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e033      	b.n	80034ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff fae8 	bl	8002a64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f003 0310 	and.w	r3, r3, #16
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d118      	bne.n	80034e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034b6:	f023 0302 	bic.w	r3, r3, #2
 80034ba:	f043 0202 	orr.w	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f93a 	bl	800373c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f023 0303 	bic.w	r3, r3, #3
 80034d6:	f043 0201 	orr.w	r2, r3, #1
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	641a      	str	r2, [r3, #64]	; 0x40
 80034de:	e001      	b.n	80034e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x1c>
 8003510:	2302      	movs	r3, #2
 8003512:	e105      	b.n	8003720 <HAL_ADC_ConfigChannel+0x228>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b09      	cmp	r3, #9
 8003522:	d925      	bls.n	8003570 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68d9      	ldr	r1, [r3, #12]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	b29b      	uxth	r3, r3
 8003530:	461a      	mov	r2, r3
 8003532:	4613      	mov	r3, r2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4413      	add	r3, r2
 8003538:	3b1e      	subs	r3, #30
 800353a:	2207      	movs	r2, #7
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43da      	mvns	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	400a      	ands	r2, r1
 8003548:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68d9      	ldr	r1, [r3, #12]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	b29b      	uxth	r3, r3
 800355a:	4618      	mov	r0, r3
 800355c:	4603      	mov	r3, r0
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	4403      	add	r3, r0
 8003562:	3b1e      	subs	r3, #30
 8003564:	409a      	lsls	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	e022      	b.n	80035b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6919      	ldr	r1, [r3, #16]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	4613      	mov	r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4413      	add	r3, r2
 8003584:	2207      	movs	r2, #7
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43da      	mvns	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	400a      	ands	r2, r1
 8003592:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6919      	ldr	r1, [r3, #16]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	4618      	mov	r0, r3
 80035a6:	4603      	mov	r3, r0
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4403      	add	r3, r0
 80035ac:	409a      	lsls	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b06      	cmp	r3, #6
 80035bc:	d824      	bhi.n	8003608 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3b05      	subs	r3, #5
 80035d0:	221f      	movs	r2, #31
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43da      	mvns	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	400a      	ands	r2, r1
 80035de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	4618      	mov	r0, r3
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4413      	add	r3, r2
 80035f8:	3b05      	subs	r3, #5
 80035fa:	fa00 f203 	lsl.w	r2, r0, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	635a      	str	r2, [r3, #52]	; 0x34
 8003606:	e04c      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b0c      	cmp	r3, #12
 800360e:	d824      	bhi.n	800365a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	4613      	mov	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	3b23      	subs	r3, #35	; 0x23
 8003622:	221f      	movs	r2, #31
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43da      	mvns	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	400a      	ands	r2, r1
 8003630:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	b29b      	uxth	r3, r3
 800363e:	4618      	mov	r0, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	3b23      	subs	r3, #35	; 0x23
 800364c:	fa00 f203 	lsl.w	r2, r0, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	631a      	str	r2, [r3, #48]	; 0x30
 8003658:	e023      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	3b41      	subs	r3, #65	; 0x41
 800366c:	221f      	movs	r2, #31
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	43da      	mvns	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	400a      	ands	r2, r1
 800367a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	b29b      	uxth	r3, r3
 8003688:	4618      	mov	r0, r3
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	4613      	mov	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4413      	add	r3, r2
 8003694:	3b41      	subs	r3, #65	; 0x41
 8003696:	fa00 f203 	lsl.w	r2, r0, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a2:	4b22      	ldr	r3, [pc, #136]	; (800372c <HAL_ADC_ConfigChannel+0x234>)
 80036a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a21      	ldr	r2, [pc, #132]	; (8003730 <HAL_ADC_ConfigChannel+0x238>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d109      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x1cc>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b12      	cmp	r3, #18
 80036b6:	d105      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a19      	ldr	r2, [pc, #100]	; (8003730 <HAL_ADC_ConfigChannel+0x238>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d123      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x21e>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	d003      	beq.n	80036de <HAL_ADC_ConfigChannel+0x1e6>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b11      	cmp	r3, #17
 80036dc:	d11b      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2b10      	cmp	r3, #16
 80036f0:	d111      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036f2:	4b10      	ldr	r3, [pc, #64]	; (8003734 <HAL_ADC_ConfigChannel+0x23c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a10      	ldr	r2, [pc, #64]	; (8003738 <HAL_ADC_ConfigChannel+0x240>)
 80036f8:	fba2 2303 	umull	r2, r3, r2, r3
 80036fc:	0c9a      	lsrs	r2, r3, #18
 80036fe:	4613      	mov	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003708:	e002      	b.n	8003710 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3b01      	subs	r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f9      	bne.n	800370a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3714      	adds	r7, #20
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	40012300 	.word	0x40012300
 8003730:	40012000 	.word	0x40012000
 8003734:	20000014 	.word	0x20000014
 8003738:	431bde83 	.word	0x431bde83

0800373c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003744:	4b79      	ldr	r3, [pc, #484]	; (800392c <ADC_Init+0x1f0>)
 8003746:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	431a      	orrs	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003770:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6859      	ldr	r1, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	021a      	lsls	r2, r3, #8
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003794:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6859      	ldr	r1, [r3, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6899      	ldr	r1, [r3, #8]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ce:	4a58      	ldr	r2, [pc, #352]	; (8003930 <ADC_Init+0x1f4>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d022      	beq.n	800381a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6899      	ldr	r1, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003804:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6899      	ldr	r1, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	e00f      	b.n	800383a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003828:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003838:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0202 	bic.w	r2, r2, #2
 8003848:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6899      	ldr	r1, [r3, #8]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	7e1b      	ldrb	r3, [r3, #24]
 8003854:	005a      	lsls	r2, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01b      	beq.n	80038a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003876:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003886:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6859      	ldr	r1, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	3b01      	subs	r3, #1
 8003894:	035a      	lsls	r2, r3, #13
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	605a      	str	r2, [r3, #4]
 800389e:	e007      	b.n	80038b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	051a      	lsls	r2, r3, #20
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6899      	ldr	r1, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038f2:	025a      	lsls	r2, r3, #9
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800390a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6899      	ldr	r1, [r3, #8]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	029a      	lsls	r2, r3, #10
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
}
 8003920:	bf00      	nop
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	40012300 	.word	0x40012300
 8003930:	0f000001 	.word	0x0f000001

08003934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <__NVIC_SetPriorityGrouping+0x44>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003950:	4013      	ands	r3, r2
 8003952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800395c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003966:	4a04      	ldr	r2, [pc, #16]	; (8003978 <__NVIC_SetPriorityGrouping+0x44>)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	60d3      	str	r3, [r2, #12]
}
 800396c:	bf00      	nop
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	e000ed00 	.word	0xe000ed00

0800397c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003980:	4b04      	ldr	r3, [pc, #16]	; (8003994 <__NVIC_GetPriorityGrouping+0x18>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	f003 0307 	and.w	r3, r3, #7
}
 800398a:	4618      	mov	r0, r3
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	db0b      	blt.n	80039c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	f003 021f 	and.w	r2, r3, #31
 80039b0:	4907      	ldr	r1, [pc, #28]	; (80039d0 <__NVIC_EnableIRQ+0x38>)
 80039b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	2001      	movs	r0, #1
 80039ba:	fa00 f202 	lsl.w	r2, r0, r2
 80039be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	e000e100 	.word	0xe000e100

080039d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	6039      	str	r1, [r7, #0]
 80039de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	db0a      	blt.n	80039fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	b2da      	uxtb	r2, r3
 80039ec:	490c      	ldr	r1, [pc, #48]	; (8003a20 <__NVIC_SetPriority+0x4c>)
 80039ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f2:	0112      	lsls	r2, r2, #4
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	440b      	add	r3, r1
 80039f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039fc:	e00a      	b.n	8003a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	4908      	ldr	r1, [pc, #32]	; (8003a24 <__NVIC_SetPriority+0x50>)
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	3b04      	subs	r3, #4
 8003a0c:	0112      	lsls	r2, r2, #4
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	440b      	add	r3, r1
 8003a12:	761a      	strb	r2, [r3, #24]
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	e000e100 	.word	0xe000e100
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b089      	sub	sp, #36	; 0x24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	f1c3 0307 	rsb	r3, r3, #7
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	bf28      	it	cs
 8003a46:	2304      	movcs	r3, #4
 8003a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	2b06      	cmp	r3, #6
 8003a50:	d902      	bls.n	8003a58 <NVIC_EncodePriority+0x30>
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	3b03      	subs	r3, #3
 8003a56:	e000      	b.n	8003a5a <NVIC_EncodePriority+0x32>
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43da      	mvns	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a70:	f04f 31ff 	mov.w	r1, #4294967295
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7a:	43d9      	mvns	r1, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a80:	4313      	orrs	r3, r2
         );
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3724      	adds	r7, #36	; 0x24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr

08003a8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b082      	sub	sp, #8
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff ff4c 	bl	8003934 <__NVIC_SetPriorityGrouping>
}
 8003a9c:	bf00      	nop
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	4603      	mov	r3, r0
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab6:	f7ff ff61 	bl	800397c <__NVIC_GetPriorityGrouping>
 8003aba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	68b9      	ldr	r1, [r7, #8]
 8003ac0:	6978      	ldr	r0, [r7, #20]
 8003ac2:	f7ff ffb1 	bl	8003a28 <NVIC_EncodePriority>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003acc:	4611      	mov	r1, r2
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ff80 	bl	80039d4 <__NVIC_SetPriority>
}
 8003ad4:	bf00      	nop
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff ff54 	bl	8003998 <__NVIC_EnableIRQ>
}
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b04:	f7ff fc84 	bl	8003410 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e099      	b.n	8003c48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b34:	e00f      	b.n	8003b56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b36:	f7ff fc6b 	bl	8003410 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d908      	bls.n	8003b56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e078      	b.n	8003c48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1e8      	bne.n	8003b36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4b38      	ldr	r3, [pc, #224]	; (8003c50 <HAL_DMA_Init+0x158>)
 8003b70:	4013      	ands	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691b      	ldr	r3, [r3, #16]
 8003b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d107      	bne.n	8003bc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f023 0307 	bic.w	r3, r3, #7
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d117      	bne.n	8003c1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00e      	beq.n	8003c1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f9e9 	bl	8003fd4 <DMA_CheckFifoParam>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2240      	movs	r2, #64	; 0x40
 8003c0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c16:	2301      	movs	r3, #1
 8003c18:	e016      	b.n	8003c48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f9a0 	bl	8003f68 <DMA_CalcBaseAndBitshift>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c30:	223f      	movs	r2, #63	; 0x3f
 8003c32:	409a      	lsls	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	f010803f 	.word	0xf010803f

08003c54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c60:	4b8e      	ldr	r3, [pc, #568]	; (8003e9c <HAL_DMA_IRQHandler+0x248>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a8e      	ldr	r2, [pc, #568]	; (8003ea0 <HAL_DMA_IRQHandler+0x24c>)
 8003c66:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6a:	0a9b      	lsrs	r3, r3, #10
 8003c6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7e:	2208      	movs	r2, #8
 8003c80:	409a      	lsls	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4013      	ands	r3, r2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d01a      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d013      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0204 	bic.w	r2, r2, #4
 8003ca6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cac:	2208      	movs	r2, #8
 8003cae:	409a      	lsls	r2, r3
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d012      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cee:	f043 0202 	orr.w	r2, r3, #2
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfa:	2204      	movs	r2, #4
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d012      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00b      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	2204      	movs	r2, #4
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d24:	f043 0204 	orr.w	r2, r3, #4
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d30:	2210      	movs	r2, #16
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d043      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d03c      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4e:	2210      	movs	r2, #16
 8003d50:	409a      	lsls	r2, r3
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d018      	beq.n	8003d96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d108      	bne.n	8003d84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d024      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	4798      	blx	r3
 8003d82:	e01f      	b.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d01b      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	4798      	blx	r3
 8003d94:	e016      	b.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d107      	bne.n	8003db4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0208 	bic.w	r2, r2, #8
 8003db2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc8:	2220      	movs	r2, #32
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 808f 	beq.w	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0310 	and.w	r3, r3, #16
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8087 	beq.w	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dea:	2220      	movs	r2, #32
 8003dec:	409a      	lsls	r2, r3
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b05      	cmp	r3, #5
 8003dfc:	d136      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0216 	bic.w	r2, r2, #22
 8003e0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	695a      	ldr	r2, [r3, #20]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d103      	bne.n	8003e2e <HAL_DMA_IRQHandler+0x1da>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d007      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0208 	bic.w	r2, r2, #8
 8003e3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e42:	223f      	movs	r2, #63	; 0x3f
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d07e      	beq.n	8003f60 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	4798      	blx	r3
        }
        return;
 8003e6a:	e079      	b.n	8003f60 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d01d      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10d      	bne.n	8003ea4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d031      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	4798      	blx	r3
 8003e98:	e02c      	b.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
 8003e9a:	bf00      	nop
 8003e9c:	20000014 	.word	0x20000014
 8003ea0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d023      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
 8003eb4:	e01e      	b.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10f      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0210 	bic.w	r2, r2, #16
 8003ed2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d032      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d022      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2205      	movs	r2, #5
 8003f0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 0201 	bic.w	r2, r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	3301      	adds	r3, #1
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d307      	bcc.n	8003f3c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f2      	bne.n	8003f20 <HAL_DMA_IRQHandler+0x2cc>
 8003f3a:	e000      	b.n	8003f3e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f3c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	4798      	blx	r3
 8003f5e:	e000      	b.n	8003f62 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f60:	bf00      	nop
    }
  }
}
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	3b10      	subs	r3, #16
 8003f78:	4a14      	ldr	r2, [pc, #80]	; (8003fcc <DMA_CalcBaseAndBitshift+0x64>)
 8003f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7e:	091b      	lsrs	r3, r3, #4
 8003f80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f82:	4a13      	ldr	r2, [pc, #76]	; (8003fd0 <DMA_CalcBaseAndBitshift+0x68>)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d909      	bls.n	8003faa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f9e:	f023 0303 	bic.w	r3, r3, #3
 8003fa2:	1d1a      	adds	r2, r3, #4
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	659a      	str	r2, [r3, #88]	; 0x58
 8003fa8:	e007      	b.n	8003fba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fb2:	f023 0303 	bic.w	r3, r3, #3
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	aaaaaaab 	.word	0xaaaaaaab
 8003fd0:	0800f8c0 	.word	0x0800f8c0

08003fd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d11f      	bne.n	800402e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	d856      	bhi.n	80040a2 <DMA_CheckFifoParam+0xce>
 8003ff4:	a201      	add	r2, pc, #4	; (adr r2, 8003ffc <DMA_CheckFifoParam+0x28>)
 8003ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffa:	bf00      	nop
 8003ffc:	0800400d 	.word	0x0800400d
 8004000:	0800401f 	.word	0x0800401f
 8004004:	0800400d 	.word	0x0800400d
 8004008:	080040a3 	.word	0x080040a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d046      	beq.n	80040a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800401c:	e043      	b.n	80040a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004022:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004026:	d140      	bne.n	80040aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800402c:	e03d      	b.n	80040aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004036:	d121      	bne.n	800407c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b03      	cmp	r3, #3
 800403c:	d837      	bhi.n	80040ae <DMA_CheckFifoParam+0xda>
 800403e:	a201      	add	r2, pc, #4	; (adr r2, 8004044 <DMA_CheckFifoParam+0x70>)
 8004040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004044:	08004055 	.word	0x08004055
 8004048:	0800405b 	.word	0x0800405b
 800404c:	08004055 	.word	0x08004055
 8004050:	0800406d 	.word	0x0800406d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	73fb      	strb	r3, [r7, #15]
      break;
 8004058:	e030      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d025      	beq.n	80040b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406a:	e022      	b.n	80040b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004070:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004074:	d11f      	bne.n	80040b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800407a:	e01c      	b.n	80040b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2b02      	cmp	r3, #2
 8004080:	d903      	bls.n	800408a <DMA_CheckFifoParam+0xb6>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2b03      	cmp	r3, #3
 8004086:	d003      	beq.n	8004090 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004088:	e018      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	73fb      	strb	r3, [r7, #15]
      break;
 800408e:	e015      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004094:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00e      	beq.n	80040ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
      break;
 80040a0:	e00b      	b.n	80040ba <DMA_CheckFifoParam+0xe6>
      break;
 80040a2:	bf00      	nop
 80040a4:	e00a      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;
 80040a6:	bf00      	nop
 80040a8:	e008      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;
 80040aa:	bf00      	nop
 80040ac:	e006      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;
 80040ae:	bf00      	nop
 80040b0:	e004      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;
 80040b2:	bf00      	nop
 80040b4:	e002      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;   
 80040b6:	bf00      	nop
 80040b8:	e000      	b.n	80040bc <DMA_CheckFifoParam+0xe8>
      break;
 80040ba:	bf00      	nop
    }
  } 
  
  return status; 
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop

080040cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b089      	sub	sp, #36	; 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040da:	2300      	movs	r3, #0
 80040dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040de:	2300      	movs	r3, #0
 80040e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e2:	2300      	movs	r3, #0
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	e16b      	b.n	80043c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040e8:	2201      	movs	r2, #1
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4013      	ands	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	429a      	cmp	r2, r3
 8004102:	f040 815a 	bne.w	80043ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b01      	cmp	r3, #1
 8004110:	d005      	beq.n	800411e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800411a:	2b02      	cmp	r3, #2
 800411c:	d130      	bne.n	8004180 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	2203      	movs	r2, #3
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	43db      	mvns	r3, r3
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4013      	ands	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4313      	orrs	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004154:	2201      	movs	r2, #1
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	4013      	ands	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	091b      	lsrs	r3, r3, #4
 800416a:	f003 0201 	and.w	r2, r3, #1
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4313      	orrs	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	2b03      	cmp	r3, #3
 800418a:	d017      	beq.n	80041bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	2203      	movs	r2, #3
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f003 0303 	and.w	r3, r3, #3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d123      	bne.n	8004210 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	08da      	lsrs	r2, r3, #3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3208      	adds	r2, #8
 80041d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	220f      	movs	r2, #15
 80041e0:	fa02 f303 	lsl.w	r3, r2, r3
 80041e4:	43db      	mvns	r3, r3
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4013      	ands	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4313      	orrs	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	08da      	lsrs	r2, r3, #3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3208      	adds	r2, #8
 800420a:	69b9      	ldr	r1, [r7, #24]
 800420c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	2203      	movs	r2, #3
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	43db      	mvns	r3, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 0203 	and.w	r2, r3, #3
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	4313      	orrs	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 80b4 	beq.w	80043ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	4b60      	ldr	r3, [pc, #384]	; (80043d8 <HAL_GPIO_Init+0x30c>)
 8004258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425a:	4a5f      	ldr	r2, [pc, #380]	; (80043d8 <HAL_GPIO_Init+0x30c>)
 800425c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004260:	6453      	str	r3, [r2, #68]	; 0x44
 8004262:	4b5d      	ldr	r3, [pc, #372]	; (80043d8 <HAL_GPIO_Init+0x30c>)
 8004264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800426e:	4a5b      	ldr	r2, [pc, #364]	; (80043dc <HAL_GPIO_Init+0x310>)
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	089b      	lsrs	r3, r3, #2
 8004274:	3302      	adds	r3, #2
 8004276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800427a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	f003 0303 	and.w	r3, r3, #3
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	220f      	movs	r2, #15
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	43db      	mvns	r3, r3
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	4013      	ands	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a52      	ldr	r2, [pc, #328]	; (80043e0 <HAL_GPIO_Init+0x314>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d02b      	beq.n	80042f2 <HAL_GPIO_Init+0x226>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a51      	ldr	r2, [pc, #324]	; (80043e4 <HAL_GPIO_Init+0x318>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d025      	beq.n	80042ee <HAL_GPIO_Init+0x222>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a50      	ldr	r2, [pc, #320]	; (80043e8 <HAL_GPIO_Init+0x31c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d01f      	beq.n	80042ea <HAL_GPIO_Init+0x21e>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a4f      	ldr	r2, [pc, #316]	; (80043ec <HAL_GPIO_Init+0x320>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d019      	beq.n	80042e6 <HAL_GPIO_Init+0x21a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a4e      	ldr	r2, [pc, #312]	; (80043f0 <HAL_GPIO_Init+0x324>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d013      	beq.n	80042e2 <HAL_GPIO_Init+0x216>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a4d      	ldr	r2, [pc, #308]	; (80043f4 <HAL_GPIO_Init+0x328>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d00d      	beq.n	80042de <HAL_GPIO_Init+0x212>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a4c      	ldr	r2, [pc, #304]	; (80043f8 <HAL_GPIO_Init+0x32c>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d007      	beq.n	80042da <HAL_GPIO_Init+0x20e>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a4b      	ldr	r2, [pc, #300]	; (80043fc <HAL_GPIO_Init+0x330>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <HAL_GPIO_Init+0x20a>
 80042d2:	2307      	movs	r3, #7
 80042d4:	e00e      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042d6:	2308      	movs	r3, #8
 80042d8:	e00c      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042da:	2306      	movs	r3, #6
 80042dc:	e00a      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042de:	2305      	movs	r3, #5
 80042e0:	e008      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042e2:	2304      	movs	r3, #4
 80042e4:	e006      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042e6:	2303      	movs	r3, #3
 80042e8:	e004      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e002      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <HAL_GPIO_Init+0x228>
 80042f2:	2300      	movs	r3, #0
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	f002 0203 	and.w	r2, r2, #3
 80042fa:	0092      	lsls	r2, r2, #2
 80042fc:	4093      	lsls	r3, r2
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	4313      	orrs	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004304:	4935      	ldr	r1, [pc, #212]	; (80043dc <HAL_GPIO_Init+0x310>)
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	089b      	lsrs	r3, r3, #2
 800430a:	3302      	adds	r3, #2
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004312:	4b3b      	ldr	r3, [pc, #236]	; (8004400 <HAL_GPIO_Init+0x334>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	43db      	mvns	r3, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	4013      	ands	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	4313      	orrs	r3, r2
 8004334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004336:	4a32      	ldr	r2, [pc, #200]	; (8004400 <HAL_GPIO_Init+0x334>)
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800433c:	4b30      	ldr	r3, [pc, #192]	; (8004400 <HAL_GPIO_Init+0x334>)
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	43db      	mvns	r3, r3
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	4013      	ands	r3, r2
 800434a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004360:	4a27      	ldr	r2, [pc, #156]	; (8004400 <HAL_GPIO_Init+0x334>)
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004366:	4b26      	ldr	r3, [pc, #152]	; (8004400 <HAL_GPIO_Init+0x334>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	43db      	mvns	r3, r3
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	4013      	ands	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004382:	69ba      	ldr	r2, [r7, #24]
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800438a:	4a1d      	ldr	r2, [pc, #116]	; (8004400 <HAL_GPIO_Init+0x334>)
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004390:	4b1b      	ldr	r3, [pc, #108]	; (8004400 <HAL_GPIO_Init+0x334>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	43db      	mvns	r3, r3
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	4013      	ands	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043b4:	4a12      	ldr	r2, [pc, #72]	; (8004400 <HAL_GPIO_Init+0x334>)
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	3301      	adds	r3, #1
 80043be:	61fb      	str	r3, [r7, #28]
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	2b0f      	cmp	r3, #15
 80043c4:	f67f ae90 	bls.w	80040e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043c8:	bf00      	nop
 80043ca:	bf00      	nop
 80043cc:	3724      	adds	r7, #36	; 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40023800 	.word	0x40023800
 80043dc:	40013800 	.word	0x40013800
 80043e0:	40020000 	.word	0x40020000
 80043e4:	40020400 	.word	0x40020400
 80043e8:	40020800 	.word	0x40020800
 80043ec:	40020c00 	.word	0x40020c00
 80043f0:	40021000 	.word	0x40021000
 80043f4:	40021400 	.word	0x40021400
 80043f8:	40021800 	.word	0x40021800
 80043fc:	40021c00 	.word	0x40021c00
 8004400:	40013c00 	.word	0x40013c00

08004404 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004404:	b480      	push	{r7}
 8004406:	b087      	sub	sp, #28
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	e0cd      	b.n	80045bc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004420:	2201      	movs	r2, #1
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4013      	ands	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	429a      	cmp	r2, r3
 8004438:	f040 80bd 	bne.w	80045b6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800443c:	4a65      	ldr	r2, [pc, #404]	; (80045d4 <HAL_GPIO_DeInit+0x1d0>)
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	089b      	lsrs	r3, r3, #2
 8004442:	3302      	adds	r3, #2
 8004444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004448:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	220f      	movs	r2, #15
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	4013      	ands	r3, r2
 800445c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a5d      	ldr	r2, [pc, #372]	; (80045d8 <HAL_GPIO_DeInit+0x1d4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d02b      	beq.n	80044be <HAL_GPIO_DeInit+0xba>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a5c      	ldr	r2, [pc, #368]	; (80045dc <HAL_GPIO_DeInit+0x1d8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d025      	beq.n	80044ba <HAL_GPIO_DeInit+0xb6>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a5b      	ldr	r2, [pc, #364]	; (80045e0 <HAL_GPIO_DeInit+0x1dc>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d01f      	beq.n	80044b6 <HAL_GPIO_DeInit+0xb2>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a5a      	ldr	r2, [pc, #360]	; (80045e4 <HAL_GPIO_DeInit+0x1e0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d019      	beq.n	80044b2 <HAL_GPIO_DeInit+0xae>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a59      	ldr	r2, [pc, #356]	; (80045e8 <HAL_GPIO_DeInit+0x1e4>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d013      	beq.n	80044ae <HAL_GPIO_DeInit+0xaa>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a58      	ldr	r2, [pc, #352]	; (80045ec <HAL_GPIO_DeInit+0x1e8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00d      	beq.n	80044aa <HAL_GPIO_DeInit+0xa6>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a57      	ldr	r2, [pc, #348]	; (80045f0 <HAL_GPIO_DeInit+0x1ec>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d007      	beq.n	80044a6 <HAL_GPIO_DeInit+0xa2>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a56      	ldr	r2, [pc, #344]	; (80045f4 <HAL_GPIO_DeInit+0x1f0>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d101      	bne.n	80044a2 <HAL_GPIO_DeInit+0x9e>
 800449e:	2307      	movs	r3, #7
 80044a0:	e00e      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044a2:	2308      	movs	r3, #8
 80044a4:	e00c      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044a6:	2306      	movs	r3, #6
 80044a8:	e00a      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044aa:	2305      	movs	r3, #5
 80044ac:	e008      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044ae:	2304      	movs	r3, #4
 80044b0:	e006      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044b2:	2303      	movs	r3, #3
 80044b4:	e004      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e002      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044ba:	2301      	movs	r3, #1
 80044bc:	e000      	b.n	80044c0 <HAL_GPIO_DeInit+0xbc>
 80044be:	2300      	movs	r3, #0
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	f002 0203 	and.w	r2, r2, #3
 80044c6:	0092      	lsls	r2, r2, #2
 80044c8:	4093      	lsls	r3, r2
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d132      	bne.n	8004536 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80044d0:	4b49      	ldr	r3, [pc, #292]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	43db      	mvns	r3, r3
 80044d8:	4947      	ldr	r1, [pc, #284]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044da:	4013      	ands	r3, r2
 80044dc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80044de:	4b46      	ldr	r3, [pc, #280]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	43db      	mvns	r3, r3
 80044e6:	4944      	ldr	r1, [pc, #272]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044e8:	4013      	ands	r3, r2
 80044ea:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80044ec:	4b42      	ldr	r3, [pc, #264]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	43db      	mvns	r3, r3
 80044f4:	4940      	ldr	r1, [pc, #256]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044f6:	4013      	ands	r3, r2
 80044f8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80044fa:	4b3f      	ldr	r3, [pc, #252]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	43db      	mvns	r3, r3
 8004502:	493d      	ldr	r1, [pc, #244]	; (80045f8 <HAL_GPIO_DeInit+0x1f4>)
 8004504:	4013      	ands	r3, r2
 8004506:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	220f      	movs	r2, #15
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004518:	4a2e      	ldr	r2, [pc, #184]	; (80045d4 <HAL_GPIO_DeInit+0x1d0>)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	089b      	lsrs	r3, r3, #2
 800451e:	3302      	adds	r3, #2
 8004520:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	43da      	mvns	r2, r3
 8004528:	482a      	ldr	r0, [pc, #168]	; (80045d4 <HAL_GPIO_DeInit+0x1d0>)
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	089b      	lsrs	r3, r3, #2
 800452e:	400a      	ands	r2, r1
 8004530:	3302      	adds	r3, #2
 8004532:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	2103      	movs	r1, #3
 8004540:	fa01 f303 	lsl.w	r3, r1, r3
 8004544:	43db      	mvns	r3, r3
 8004546:	401a      	ands	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	08da      	lsrs	r2, r3, #3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3208      	adds	r2, #8
 8004554:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	220f      	movs	r2, #15
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	08d2      	lsrs	r2, r2, #3
 800456c:	4019      	ands	r1, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3208      	adds	r2, #8
 8004572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	2103      	movs	r1, #3
 8004580:	fa01 f303 	lsl.w	r3, r1, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	401a      	ands	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	2101      	movs	r1, #1
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	fa01 f303 	lsl.w	r3, r1, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	401a      	ands	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	2103      	movs	r1, #3
 80045aa:	fa01 f303 	lsl.w	r3, r1, r3
 80045ae:	43db      	mvns	r3, r3
 80045b0:	401a      	ands	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	3301      	adds	r3, #1
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	2b0f      	cmp	r3, #15
 80045c0:	f67f af2e 	bls.w	8004420 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	371c      	adds	r7, #28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40013800 	.word	0x40013800
 80045d8:	40020000 	.word	0x40020000
 80045dc:	40020400 	.word	0x40020400
 80045e0:	40020800 	.word	0x40020800
 80045e4:	40020c00 	.word	0x40020c00
 80045e8:	40021000 	.word	0x40021000
 80045ec:	40021400 	.word	0x40021400
 80045f0:	40021800 	.word	0x40021800
 80045f4:	40021c00 	.word	0x40021c00
 80045f8:	40013c00 	.word	0x40013c00

080045fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	887b      	ldrh	r3, [r7, #2]
 800460e:	4013      	ands	r3, r2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
 8004618:	e001      	b.n	800461e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800461a:	2300      	movs	r3, #0
 800461c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800461e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004620:	4618      	mov	r0, r3
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	460b      	mov	r3, r1
 8004636:	807b      	strh	r3, [r7, #2]
 8004638:	4613      	mov	r3, r2
 800463a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800463c:	787b      	ldrb	r3, [r7, #1]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004642:	887a      	ldrh	r2, [r7, #2]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004648:	e003      	b.n	8004652 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800464a:	887b      	ldrh	r3, [r7, #2]
 800464c:	041a      	lsls	r2, r3, #16
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	619a      	str	r2, [r3, #24]
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800465e:	b480      	push	{r7}
 8004660:	b085      	sub	sp, #20
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
 8004666:	460b      	mov	r3, r1
 8004668:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004670:	887a      	ldrh	r2, [r7, #2]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	4013      	ands	r3, r2
 8004676:	041a      	lsls	r2, r3, #16
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	43d9      	mvns	r1, r3
 800467c:	887b      	ldrh	r3, [r7, #2]
 800467e:	400b      	ands	r3, r1
 8004680:	431a      	orrs	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	619a      	str	r2, [r3, #24]
}
 8004686:	bf00      	nop
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
	...

08004694 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800469e:	4b08      	ldr	r3, [pc, #32]	; (80046c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046a0:	695a      	ldr	r2, [r3, #20]
 80046a2:	88fb      	ldrh	r3, [r7, #6]
 80046a4:	4013      	ands	r3, r2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d006      	beq.n	80046b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046aa:	4a05      	ldr	r2, [pc, #20]	; (80046c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046ac:	88fb      	ldrh	r3, [r7, #6]
 80046ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046b0:	88fb      	ldrh	r3, [r7, #6]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fd fda4 	bl	8002200 <HAL_GPIO_EXTI_Callback>
  }
}
 80046b8:	bf00      	nop
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40013c00 	.word	0x40013c00

080046c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e12b      	b.n	800492e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fe fa32 	bl	8002b54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2224      	movs	r2, #36	; 0x24
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004716:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004726:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004728:	f001 fd14 	bl	8006154 <HAL_RCC_GetPCLK1Freq>
 800472c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	4a81      	ldr	r2, [pc, #516]	; (8004938 <HAL_I2C_Init+0x274>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d807      	bhi.n	8004748 <HAL_I2C_Init+0x84>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4a80      	ldr	r2, [pc, #512]	; (800493c <HAL_I2C_Init+0x278>)
 800473c:	4293      	cmp	r3, r2
 800473e:	bf94      	ite	ls
 8004740:	2301      	movls	r3, #1
 8004742:	2300      	movhi	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	e006      	b.n	8004756 <HAL_I2C_Init+0x92>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4a7d      	ldr	r2, [pc, #500]	; (8004940 <HAL_I2C_Init+0x27c>)
 800474c:	4293      	cmp	r3, r2
 800474e:	bf94      	ite	ls
 8004750:	2301      	movls	r3, #1
 8004752:	2300      	movhi	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e0e7      	b.n	800492e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4a78      	ldr	r2, [pc, #480]	; (8004944 <HAL_I2C_Init+0x280>)
 8004762:	fba2 2303 	umull	r2, r3, r2, r3
 8004766:	0c9b      	lsrs	r3, r3, #18
 8004768:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	430a      	orrs	r2, r1
 800477c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	4a6a      	ldr	r2, [pc, #424]	; (8004938 <HAL_I2C_Init+0x274>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d802      	bhi.n	8004798 <HAL_I2C_Init+0xd4>
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	3301      	adds	r3, #1
 8004796:	e009      	b.n	80047ac <HAL_I2C_Init+0xe8>
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800479e:	fb02 f303 	mul.w	r3, r2, r3
 80047a2:	4a69      	ldr	r2, [pc, #420]	; (8004948 <HAL_I2C_Init+0x284>)
 80047a4:	fba2 2303 	umull	r2, r3, r2, r3
 80047a8:	099b      	lsrs	r3, r3, #6
 80047aa:	3301      	adds	r3, #1
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6812      	ldr	r2, [r2, #0]
 80047b0:	430b      	orrs	r3, r1
 80047b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80047be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	495c      	ldr	r1, [pc, #368]	; (8004938 <HAL_I2C_Init+0x274>)
 80047c8:	428b      	cmp	r3, r1
 80047ca:	d819      	bhi.n	8004800 <HAL_I2C_Init+0x13c>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1e59      	subs	r1, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80047da:	1c59      	adds	r1, r3, #1
 80047dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047e0:	400b      	ands	r3, r1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00a      	beq.n	80047fc <HAL_I2C_Init+0x138>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	1e59      	subs	r1, r3, #1
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f4:	3301      	adds	r3, #1
 80047f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047fa:	e051      	b.n	80048a0 <HAL_I2C_Init+0x1dc>
 80047fc:	2304      	movs	r3, #4
 80047fe:	e04f      	b.n	80048a0 <HAL_I2C_Init+0x1dc>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d111      	bne.n	800482c <HAL_I2C_Init+0x168>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	1e58      	subs	r0, r3, #1
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6859      	ldr	r1, [r3, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	440b      	add	r3, r1
 8004816:	fbb0 f3f3 	udiv	r3, r0, r3
 800481a:	3301      	adds	r3, #1
 800481c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004820:	2b00      	cmp	r3, #0
 8004822:	bf0c      	ite	eq
 8004824:	2301      	moveq	r3, #1
 8004826:	2300      	movne	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	e012      	b.n	8004852 <HAL_I2C_Init+0x18e>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	1e58      	subs	r0, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6859      	ldr	r1, [r3, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	0099      	lsls	r1, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004842:	3301      	adds	r3, #1
 8004844:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf0c      	ite	eq
 800484c:	2301      	moveq	r3, #1
 800484e:	2300      	movne	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_I2C_Init+0x196>
 8004856:	2301      	movs	r3, #1
 8004858:	e022      	b.n	80048a0 <HAL_I2C_Init+0x1dc>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10e      	bne.n	8004880 <HAL_I2C_Init+0x1bc>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1e58      	subs	r0, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6859      	ldr	r1, [r3, #4]
 800486a:	460b      	mov	r3, r1
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	440b      	add	r3, r1
 8004870:	fbb0 f3f3 	udiv	r3, r0, r3
 8004874:	3301      	adds	r3, #1
 8004876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800487e:	e00f      	b.n	80048a0 <HAL_I2C_Init+0x1dc>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e58      	subs	r0, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6859      	ldr	r1, [r3, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	440b      	add	r3, r1
 800488e:	0099      	lsls	r1, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	fbb0 f3f3 	udiv	r3, r0, r3
 8004896:	3301      	adds	r3, #1
 8004898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800489c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	6809      	ldr	r1, [r1, #0]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80048ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6911      	ldr	r1, [r2, #16]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	68d2      	ldr	r2, [r2, #12]
 80048da:	4311      	orrs	r1, r2
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6812      	ldr	r2, [r2, #0]
 80048e0:	430b      	orrs	r3, r1
 80048e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695a      	ldr	r2, [r3, #20]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	430a      	orrs	r2, r1
 80048fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0201 	orr.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	000186a0 	.word	0x000186a0
 800493c:	001e847f 	.word	0x001e847f
 8004940:	003d08ff 	.word	0x003d08ff
 8004944:	431bde83 	.word	0x431bde83
 8004948:	10624dd3 	.word	0x10624dd3

0800494c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af02      	add	r7, sp, #8
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	607a      	str	r2, [r7, #4]
 8004956:	461a      	mov	r2, r3
 8004958:	460b      	mov	r3, r1
 800495a:	817b      	strh	r3, [r7, #10]
 800495c:	4613      	mov	r3, r2
 800495e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004960:	f7fe fd56 	bl	8003410 <HAL_GetTick>
 8004964:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b20      	cmp	r3, #32
 8004970:	f040 80e0 	bne.w	8004b34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	2319      	movs	r3, #25
 800497a:	2201      	movs	r2, #1
 800497c:	4970      	ldr	r1, [pc, #448]	; (8004b40 <HAL_I2C_Master_Transmit+0x1f4>)
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f000 f964 	bl	8004c4c <I2C_WaitOnFlagUntilTimeout>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800498a:	2302      	movs	r3, #2
 800498c:	e0d3      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004994:	2b01      	cmp	r3, #1
 8004996:	d101      	bne.n	800499c <HAL_I2C_Master_Transmit+0x50>
 8004998:	2302      	movs	r3, #2
 800499a:	e0cc      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d007      	beq.n	80049c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2221      	movs	r2, #33	; 0x21
 80049d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2210      	movs	r2, #16
 80049de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	893a      	ldrh	r2, [r7, #8]
 80049f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	4a50      	ldr	r2, [pc, #320]	; (8004b44 <HAL_I2C_Master_Transmit+0x1f8>)
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a04:	8979      	ldrh	r1, [r7, #10]
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	6a3a      	ldr	r2, [r7, #32]
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 f89c 	bl	8004b48 <I2C_MasterRequestWrite>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e08d      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	613b      	str	r3, [r7, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	613b      	str	r3, [r7, #16]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	613b      	str	r3, [r7, #16]
 8004a2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a30:	e066      	b.n	8004b00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	6a39      	ldr	r1, [r7, #32]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f9de 	bl	8004df8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00d      	beq.n	8004a5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d107      	bne.n	8004a5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e06b      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	781a      	ldrb	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	f003 0304 	and.w	r3, r3, #4
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d11b      	bne.n	8004ad4 <HAL_I2C_Master_Transmit+0x188>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d017      	beq.n	8004ad4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	781a      	ldrb	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	6a39      	ldr	r1, [r7, #32]
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f9ce 	bl	8004e7a <I2C_WaitOnBTFFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00d      	beq.n	8004b00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d107      	bne.n	8004afc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004afa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e01a      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d194      	bne.n	8004a32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
 8004b32:	e000      	b.n	8004b36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b34:	2302      	movs	r3, #2
  }
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3718      	adds	r7, #24
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	00100002 	.word	0x00100002
 8004b44:	ffff0000 	.word	0xffff0000

08004b48 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b088      	sub	sp, #32
 8004b4c:	af02      	add	r7, sp, #8
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	607a      	str	r2, [r7, #4]
 8004b52:	603b      	str	r3, [r7, #0]
 8004b54:	460b      	mov	r3, r1
 8004b56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d006      	beq.n	8004b72 <I2C_MasterRequestWrite+0x2a>
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d003      	beq.n	8004b72 <I2C_MasterRequestWrite+0x2a>
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b70:	d108      	bne.n	8004b84 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	e00b      	b.n	8004b9c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	2b12      	cmp	r3, #18
 8004b8a:	d107      	bne.n	8004b9c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ba8:	68f8      	ldr	r0, [r7, #12]
 8004baa:	f000 f84f 	bl	8004c4c <I2C_WaitOnFlagUntilTimeout>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00d      	beq.n	8004bd0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bc2:	d103      	bne.n	8004bcc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e035      	b.n	8004c3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bd8:	d108      	bne.n	8004bec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bda:	897b      	ldrh	r3, [r7, #10]
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	461a      	mov	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004be8:	611a      	str	r2, [r3, #16]
 8004bea:	e01b      	b.n	8004c24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bec:	897b      	ldrh	r3, [r7, #10]
 8004bee:	11db      	asrs	r3, r3, #7
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	f003 0306 	and.w	r3, r3, #6
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	f063 030f 	orn	r3, r3, #15
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	490e      	ldr	r1, [pc, #56]	; (8004c44 <I2C_MasterRequestWrite+0xfc>)
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 f875 	bl	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e010      	b.n	8004c3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c1a:	897b      	ldrh	r3, [r7, #10]
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	4907      	ldr	r1, [pc, #28]	; (8004c48 <I2C_MasterRequestWrite+0x100>)
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 f865 	bl	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	00010008 	.word	0x00010008
 8004c48:	00010002 	.word	0x00010002

08004c4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	603b      	str	r3, [r7, #0]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c5c:	e025      	b.n	8004caa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c64:	d021      	beq.n	8004caa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c66:	f7fe fbd3 	bl	8003410 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d302      	bcc.n	8004c7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d116      	bne.n	8004caa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f043 0220 	orr.w	r2, r3, #32
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e023      	b.n	8004cf2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	0c1b      	lsrs	r3, r3, #16
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d10d      	bne.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	43da      	mvns	r2, r3
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	bf0c      	ite	eq
 8004cc6:	2301      	moveq	r3, #1
 8004cc8:	2300      	movne	r3, #0
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	461a      	mov	r2, r3
 8004cce:	e00c      	b.n	8004cea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	43da      	mvns	r2, r3
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	bf0c      	ite	eq
 8004ce2:	2301      	moveq	r3, #1
 8004ce4:	2300      	movne	r3, #0
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	461a      	mov	r2, r3
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d0b6      	beq.n	8004c5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3710      	adds	r7, #16
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b084      	sub	sp, #16
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
 8004d06:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d08:	e051      	b.n	8004dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d18:	d123      	bne.n	8004d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d28:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d32:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f043 0204 	orr.w	r2, r3, #4
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e046      	b.n	8004df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d68:	d021      	beq.n	8004dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6a:	f7fe fb51 	bl	8003410 <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d302      	bcc.n	8004d80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d116      	bne.n	8004dae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	f043 0220 	orr.w	r2, r3, #32
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e020      	b.n	8004df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	0c1b      	lsrs	r3, r3, #16
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d10c      	bne.n	8004dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	43da      	mvns	r2, r3
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	bf14      	ite	ne
 8004dca:	2301      	movne	r3, #1
 8004dcc:	2300      	moveq	r3, #0
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	e00b      	b.n	8004dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	43da      	mvns	r2, r3
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf14      	ite	ne
 8004de4:	2301      	movne	r3, #1
 8004de6:	2300      	moveq	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d18d      	bne.n	8004d0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e04:	e02d      	b.n	8004e62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f878 	bl	8004efc <I2C_IsAcknowledgeFailed>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e02d      	b.n	8004e72 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1c:	d021      	beq.n	8004e62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1e:	f7fe faf7 	bl	8003410 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d302      	bcc.n	8004e34 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d116      	bne.n	8004e62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	f043 0220 	orr.w	r2, r3, #32
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e007      	b.n	8004e72 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	695b      	ldr	r3, [r3, #20]
 8004e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6c:	2b80      	cmp	r3, #128	; 0x80
 8004e6e:	d1ca      	bne.n	8004e06 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e86:	e02d      	b.n	8004ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 f837 	bl	8004efc <I2C_IsAcknowledgeFailed>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e02d      	b.n	8004ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e9e:	d021      	beq.n	8004ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea0:	f7fe fab6 	bl	8003410 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d302      	bcc.n	8004eb6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d116      	bne.n	8004ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed0:	f043 0220 	orr.w	r2, r3, #32
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e007      	b.n	8004ef4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	f003 0304 	and.w	r3, r3, #4
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d1ca      	bne.n	8004e88 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f12:	d11b      	bne.n	8004f4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f38:	f043 0204 	orr.w	r2, r3, #4
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e000      	b.n	8004f4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
	...

08004f5c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e128      	b.n	80051c0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a90      	ldr	r2, [pc, #576]	; (80051c8 <HAL_I2S_Init+0x26c>)
 8004f86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7fd fe2b 	bl	8002be4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2202      	movs	r2, #2
 8004f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6812      	ldr	r2, [r2, #0]
 8004fa0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004fa4:	f023 030f 	bic.w	r3, r3, #15
 8004fa8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d060      	beq.n	800507c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d102      	bne.n	8004fc8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004fc2:	2310      	movs	r3, #16
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	e001      	b.n	8004fcc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004fc8:	2320      	movs	r3, #32
 8004fca:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d802      	bhi.n	8004fda <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004fda:	2001      	movs	r0, #1
 8004fdc:	f001 f9f6 	bl	80063cc <HAL_RCCEx_GetPeriphCLKFreq>
 8004fe0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fea:	d125      	bne.n	8005038 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d010      	beq.n	8005016 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ffe:	4613      	mov	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	461a      	mov	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005010:	3305      	adds	r3, #5
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	e01f      	b.n	8005056 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005020:	4613      	mov	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4413      	add	r3, r2
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	461a      	mov	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005032:	3305      	adds	r3, #5
 8005034:	613b      	str	r3, [r7, #16]
 8005036:	e00e      	b.n	8005056 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005040:	4613      	mov	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	461a      	mov	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	3305      	adds	r3, #5
 8005054:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4a5c      	ldr	r2, [pc, #368]	; (80051cc <HAL_I2S_Init+0x270>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	08db      	lsrs	r3, r3, #3
 8005060:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	085b      	lsrs	r3, r3, #1
 8005072:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	021b      	lsls	r3, r3, #8
 8005078:	61bb      	str	r3, [r7, #24]
 800507a:	e003      	b.n	8005084 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800507c:	2302      	movs	r3, #2
 800507e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d902      	bls.n	8005090 <HAL_I2S_Init+0x134>
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2bff      	cmp	r3, #255	; 0xff
 800508e:	d907      	bls.n	80050a0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005094:	f043 0210 	orr.w	r2, r3, #16
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e08f      	b.n	80051c0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691a      	ldr	r2, [r3, #16]
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	ea42 0103 	orr.w	r1, r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69fa      	ldr	r2, [r7, #28]
 80050b0:	430a      	orrs	r2, r1
 80050b2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80050be:	f023 030f 	bic.w	r3, r3, #15
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	6851      	ldr	r1, [r2, #4]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6892      	ldr	r2, [r2, #8]
 80050ca:	4311      	orrs	r1, r2
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	68d2      	ldr	r2, [r2, #12]
 80050d0:	4311      	orrs	r1, r2
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6992      	ldr	r2, [r2, #24]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050e2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d161      	bne.n	80051b0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a38      	ldr	r2, [pc, #224]	; (80051d0 <HAL_I2S_Init+0x274>)
 80050f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a37      	ldr	r2, [pc, #220]	; (80051d4 <HAL_I2S_Init+0x278>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d101      	bne.n	8005100 <HAL_I2S_Init+0x1a4>
 80050fc:	4b36      	ldr	r3, [pc, #216]	; (80051d8 <HAL_I2S_Init+0x27c>)
 80050fe:	e001      	b.n	8005104 <HAL_I2S_Init+0x1a8>
 8005100:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6812      	ldr	r2, [r2, #0]
 800510a:	4932      	ldr	r1, [pc, #200]	; (80051d4 <HAL_I2S_Init+0x278>)
 800510c:	428a      	cmp	r2, r1
 800510e:	d101      	bne.n	8005114 <HAL_I2S_Init+0x1b8>
 8005110:	4a31      	ldr	r2, [pc, #196]	; (80051d8 <HAL_I2S_Init+0x27c>)
 8005112:	e001      	b.n	8005118 <HAL_I2S_Init+0x1bc>
 8005114:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005118:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800511c:	f023 030f 	bic.w	r3, r3, #15
 8005120:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a2b      	ldr	r2, [pc, #172]	; (80051d4 <HAL_I2S_Init+0x278>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d101      	bne.n	8005130 <HAL_I2S_Init+0x1d4>
 800512c:	4b2a      	ldr	r3, [pc, #168]	; (80051d8 <HAL_I2S_Init+0x27c>)
 800512e:	e001      	b.n	8005134 <HAL_I2S_Init+0x1d8>
 8005130:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005134:	2202      	movs	r2, #2
 8005136:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a25      	ldr	r2, [pc, #148]	; (80051d4 <HAL_I2S_Init+0x278>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d101      	bne.n	8005146 <HAL_I2S_Init+0x1ea>
 8005142:	4b25      	ldr	r3, [pc, #148]	; (80051d8 <HAL_I2S_Init+0x27c>)
 8005144:	e001      	b.n	800514a <HAL_I2S_Init+0x1ee>
 8005146:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005156:	d003      	beq.n	8005160 <HAL_I2S_Init+0x204>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d103      	bne.n	8005168 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005164:	613b      	str	r3, [r7, #16]
 8005166:	e001      	b.n	800516c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005168:	2300      	movs	r3, #0
 800516a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005176:	4313      	orrs	r3, r2
 8005178:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005180:	4313      	orrs	r3, r2
 8005182:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800518a:	4313      	orrs	r3, r2
 800518c:	b29a      	uxth	r2, r3
 800518e:	897b      	ldrh	r3, [r7, #10]
 8005190:	4313      	orrs	r3, r2
 8005192:	b29b      	uxth	r3, r3
 8005194:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005198:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a0d      	ldr	r2, [pc, #52]	; (80051d4 <HAL_I2S_Init+0x278>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d101      	bne.n	80051a8 <HAL_I2S_Init+0x24c>
 80051a4:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <HAL_I2S_Init+0x27c>)
 80051a6:	e001      	b.n	80051ac <HAL_I2S_Init+0x250>
 80051a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051ac:	897a      	ldrh	r2, [r7, #10]
 80051ae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2201      	movs	r2, #1
 80051ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80051be:	2300      	movs	r3, #0
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3720      	adds	r7, #32
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	080052ab 	.word	0x080052ab
 80051cc:	cccccccd 	.word	0xcccccccd
 80051d0:	080053c1 	.word	0x080053c1
 80051d4:	40003800 	.word	0x40003800
 80051d8:	40003400 	.word	0x40003400

080051dc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	881a      	ldrh	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	1c9a      	adds	r2, r3, #2
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10e      	bne.n	8005244 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005234:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7fb feda 	bl	8000ff8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005244:	bf00      	nop
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525e:	b292      	uxth	r2, r2
 8005260:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005266:	1c9a      	adds	r2, r3, #2
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10e      	bne.n	80052a2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005292:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7ff ff9d 	bl	80051dc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b086      	sub	sp, #24
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d13a      	bne.n	800533c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d109      	bne.n	80052e4 <I2S_IRQHandler+0x3a>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d102      	bne.n	80052e4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7ff ffb4 	bl	800524c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ea:	2b40      	cmp	r3, #64	; 0x40
 80052ec:	d126      	bne.n	800533c <I2S_IRQHandler+0x92>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d11f      	bne.n	800533c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800530a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800530c:	2300      	movs	r3, #0
 800530e:	613b      	str	r3, [r7, #16]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	613b      	str	r3, [r7, #16]
 8005320:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532e:	f043 0202 	orr.w	r2, r3, #2
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7fb fe78 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b03      	cmp	r3, #3
 8005346:	d136      	bne.n	80053b6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b02      	cmp	r3, #2
 8005350:	d109      	bne.n	8005366 <I2S_IRQHandler+0xbc>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535c:	2b80      	cmp	r3, #128	; 0x80
 800535e:	d102      	bne.n	8005366 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff45 	bl	80051f0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b08      	cmp	r3, #8
 800536e:	d122      	bne.n	80053b6 <I2S_IRQHandler+0x10c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f003 0320 	and.w	r3, r3, #32
 800537a:	2b20      	cmp	r3, #32
 800537c:	d11b      	bne.n	80053b6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800538c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800538e:	2300      	movs	r3, #0
 8005390:	60fb      	str	r3, [r7, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a8:	f043 0204 	orr.w	r2, r3, #4
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fb fe3b 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80053b6:	bf00      	nop
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a92      	ldr	r2, [pc, #584]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d101      	bne.n	80053de <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80053da:	4b92      	ldr	r3, [pc, #584]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053dc:	e001      	b.n	80053e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80053de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a8b      	ldr	r2, [pc, #556]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d101      	bne.n	80053fc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80053f8:	4b8a      	ldr	r3, [pc, #552]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053fa:	e001      	b.n	8005400 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80053fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540c:	d004      	beq.n	8005418 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	f040 8099 	bne.w	800554a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b02      	cmp	r3, #2
 8005420:	d107      	bne.n	8005432 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f925 	bl	800567c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b01      	cmp	r3, #1
 800543a:	d107      	bne.n	800544c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d002      	beq.n	800544c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f9c8 	bl	80057dc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005452:	2b40      	cmp	r3, #64	; 0x40
 8005454:	d13a      	bne.n	80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b00      	cmp	r3, #0
 800545e:	d035      	beq.n	80054cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a6e      	ldr	r2, [pc, #440]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d101      	bne.n	800546e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800546a:	4b6e      	ldr	r3, [pc, #440]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800546c:	e001      	b.n	8005472 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800546e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4969      	ldr	r1, [pc, #420]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800547a:	428b      	cmp	r3, r1
 800547c:	d101      	bne.n	8005482 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800547e:	4b69      	ldr	r3, [pc, #420]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005480:	e001      	b.n	8005486 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005482:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005486:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800548a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800549a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800549c:	2300      	movs	r3, #0
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054be:	f043 0202 	orr.w	r2, r3, #2
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7fb fdb0 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	f003 0308 	and.w	r3, r3, #8
 80054d2:	2b08      	cmp	r3, #8
 80054d4:	f040 80c3 	bne.w	800565e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f000 80bd 	beq.w	800565e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054f2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a49      	ldr	r2, [pc, #292]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d101      	bne.n	8005502 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80054fe:	4b49      	ldr	r3, [pc, #292]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005500:	e001      	b.n	8005506 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005502:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4944      	ldr	r1, [pc, #272]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800550e:	428b      	cmp	r3, r1
 8005510:	d101      	bne.n	8005516 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005512:	4b44      	ldr	r3, [pc, #272]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005514:	e001      	b.n	800551a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005516:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800551a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800551e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005520:	2300      	movs	r3, #0
 8005522:	60bb      	str	r3, [r7, #8]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	60bb      	str	r3, [r7, #8]
 800552c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800553a:	f043 0204 	orr.w	r2, r3, #4
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7fb fd72 	bl	800102c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005548:	e089      	b.n	800565e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b02      	cmp	r3, #2
 8005552:	d107      	bne.n	8005564 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f8be 	bl	80056e0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b01      	cmp	r3, #1
 800556c:	d107      	bne.n	800557e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f8fd 	bl	8005778 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005584:	2b40      	cmp	r3, #64	; 0x40
 8005586:	d12f      	bne.n	80055e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f003 0320 	and.w	r3, r3, #32
 800558e:	2b00      	cmp	r3, #0
 8005590:	d02a      	beq.n	80055e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80055a0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a1e      	ldr	r2, [pc, #120]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d101      	bne.n	80055b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80055ac:	4b1d      	ldr	r3, [pc, #116]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055ae:	e001      	b.n	80055b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80055b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4919      	ldr	r1, [pc, #100]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055bc:	428b      	cmp	r3, r1
 80055be:	d101      	bne.n	80055c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80055c0:	4b18      	ldr	r3, [pc, #96]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055c2:	e001      	b.n	80055c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80055c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055da:	f043 0202 	orr.w	r2, r3, #2
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fb fd22 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	f003 0308 	and.w	r3, r3, #8
 80055ee:	2b08      	cmp	r3, #8
 80055f0:	d136      	bne.n	8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d031      	beq.n	8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a07      	ldr	r2, [pc, #28]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d101      	bne.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005606:	4b07      	ldr	r3, [pc, #28]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005608:	e001      	b.n	800560e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800560a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4902      	ldr	r1, [pc, #8]	; (8005620 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005616:	428b      	cmp	r3, r1
 8005618:	d106      	bne.n	8005628 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800561a:	4b02      	ldr	r3, [pc, #8]	; (8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800561c:	e006      	b.n	800562c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800561e:	bf00      	nop
 8005620:	40003800 	.word	0x40003800
 8005624:	40003400 	.word	0x40003400
 8005628:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800562c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005630:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005640:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800564e:	f043 0204 	orr.w	r2, r3, #4
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7fb fce8 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800565c:	e000      	b.n	8005660 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800565e:	bf00      	nop
}
 8005660:	bf00      	nop
 8005662:	3720      	adds	r7, #32
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005688:	1c99      	adds	r1, r3, #2
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	6251      	str	r1, [r2, #36]	; 0x24
 800568e:	881a      	ldrh	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569a:	b29b      	uxth	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d113      	bne.n	80056d6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	685a      	ldr	r2, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d106      	bne.n	80056d6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff ffc9 	bl	8005668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056d6:	bf00      	nop
 80056d8:	3708      	adds	r7, #8
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	1c99      	adds	r1, r3, #2
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6251      	str	r1, [r2, #36]	; 0x24
 80056f2:	8819      	ldrh	r1, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a1d      	ldr	r2, [pc, #116]	; (8005770 <I2SEx_TxISR_I2SExt+0x90>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d101      	bne.n	8005702 <I2SEx_TxISR_I2SExt+0x22>
 80056fe:	4b1d      	ldr	r3, [pc, #116]	; (8005774 <I2SEx_TxISR_I2SExt+0x94>)
 8005700:	e001      	b.n	8005706 <I2SEx_TxISR_I2SExt+0x26>
 8005702:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005706:	460a      	mov	r2, r1
 8005708:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570e:	b29b      	uxth	r3, r3
 8005710:	3b01      	subs	r3, #1
 8005712:	b29a      	uxth	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800571c:	b29b      	uxth	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d121      	bne.n	8005766 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a12      	ldr	r2, [pc, #72]	; (8005770 <I2SEx_TxISR_I2SExt+0x90>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d101      	bne.n	8005730 <I2SEx_TxISR_I2SExt+0x50>
 800572c:	4b11      	ldr	r3, [pc, #68]	; (8005774 <I2SEx_TxISR_I2SExt+0x94>)
 800572e:	e001      	b.n	8005734 <I2SEx_TxISR_I2SExt+0x54>
 8005730:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	490d      	ldr	r1, [pc, #52]	; (8005770 <I2SEx_TxISR_I2SExt+0x90>)
 800573c:	428b      	cmp	r3, r1
 800573e:	d101      	bne.n	8005744 <I2SEx_TxISR_I2SExt+0x64>
 8005740:	4b0c      	ldr	r3, [pc, #48]	; (8005774 <I2SEx_TxISR_I2SExt+0x94>)
 8005742:	e001      	b.n	8005748 <I2SEx_TxISR_I2SExt+0x68>
 8005744:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005748:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800574c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005752:	b29b      	uxth	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d106      	bne.n	8005766 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7ff ff81 	bl	8005668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005766:	bf00      	nop
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40003800 	.word	0x40003800
 8005774:	40003400 	.word	0x40003400

08005778 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68d8      	ldr	r0, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578a:	1c99      	adds	r1, r3, #2
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005790:	b282      	uxth	r2, r0
 8005792:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005798:	b29b      	uxth	r3, r3
 800579a:	3b01      	subs	r3, #1
 800579c:	b29a      	uxth	r2, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d113      	bne.n	80057d4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80057ba:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d106      	bne.n	80057d4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7ff ff4a 	bl	8005668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057d4:	bf00      	nop
 80057d6:	3708      	adds	r7, #8
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a20      	ldr	r2, [pc, #128]	; (800586c <I2SEx_RxISR_I2SExt+0x90>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d101      	bne.n	80057f2 <I2SEx_RxISR_I2SExt+0x16>
 80057ee:	4b20      	ldr	r3, [pc, #128]	; (8005870 <I2SEx_RxISR_I2SExt+0x94>)
 80057f0:	e001      	b.n	80057f6 <I2SEx_RxISR_I2SExt+0x1a>
 80057f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057f6:	68d8      	ldr	r0, [r3, #12]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fc:	1c99      	adds	r1, r3, #2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005802:	b282      	uxth	r2, r0
 8005804:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005818:	b29b      	uxth	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d121      	bne.n	8005862 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a12      	ldr	r2, [pc, #72]	; (800586c <I2SEx_RxISR_I2SExt+0x90>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d101      	bne.n	800582c <I2SEx_RxISR_I2SExt+0x50>
 8005828:	4b11      	ldr	r3, [pc, #68]	; (8005870 <I2SEx_RxISR_I2SExt+0x94>)
 800582a:	e001      	b.n	8005830 <I2SEx_RxISR_I2SExt+0x54>
 800582c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	490d      	ldr	r1, [pc, #52]	; (800586c <I2SEx_RxISR_I2SExt+0x90>)
 8005838:	428b      	cmp	r3, r1
 800583a:	d101      	bne.n	8005840 <I2SEx_RxISR_I2SExt+0x64>
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <I2SEx_RxISR_I2SExt+0x94>)
 800583e:	e001      	b.n	8005844 <I2SEx_RxISR_I2SExt+0x68>
 8005840:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005844:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005848:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d106      	bne.n	8005862 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f7ff ff03 	bl	8005668 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005862:	bf00      	nop
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	40003800 	.word	0x40003800
 8005870:	40003400 	.word	0x40003400

08005874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e267      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d075      	beq.n	800597e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005892:	4b88      	ldr	r3, [pc, #544]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	2b04      	cmp	r3, #4
 800589c:	d00c      	beq.n	80058b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800589e:	4b85      	ldr	r3, [pc, #532]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058a6:	2b08      	cmp	r3, #8
 80058a8:	d112      	bne.n	80058d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058aa:	4b82      	ldr	r3, [pc, #520]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058b6:	d10b      	bne.n	80058d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b8:	4b7e      	ldr	r3, [pc, #504]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d05b      	beq.n	800597c <HAL_RCC_OscConfig+0x108>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d157      	bne.n	800597c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e242      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058d8:	d106      	bne.n	80058e8 <HAL_RCC_OscConfig+0x74>
 80058da:	4b76      	ldr	r3, [pc, #472]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a75      	ldr	r2, [pc, #468]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	e01d      	b.n	8005924 <HAL_RCC_OscConfig+0xb0>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058f0:	d10c      	bne.n	800590c <HAL_RCC_OscConfig+0x98>
 80058f2:	4b70      	ldr	r3, [pc, #448]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a6f      	ldr	r2, [pc, #444]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80058f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	4b6d      	ldr	r3, [pc, #436]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a6c      	ldr	r2, [pc, #432]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005908:	6013      	str	r3, [r2, #0]
 800590a:	e00b      	b.n	8005924 <HAL_RCC_OscConfig+0xb0>
 800590c:	4b69      	ldr	r3, [pc, #420]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a68      	ldr	r2, [pc, #416]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005912:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	4b66      	ldr	r3, [pc, #408]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a65      	ldr	r2, [pc, #404]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 800591e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d013      	beq.n	8005954 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800592c:	f7fd fd70 	bl	8003410 <HAL_GetTick>
 8005930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005932:	e008      	b.n	8005946 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005934:	f7fd fd6c 	bl	8003410 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b64      	cmp	r3, #100	; 0x64
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e207      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005946:	4b5b      	ldr	r3, [pc, #364]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d0f0      	beq.n	8005934 <HAL_RCC_OscConfig+0xc0>
 8005952:	e014      	b.n	800597e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005954:	f7fd fd5c 	bl	8003410 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800595a:	e008      	b.n	800596e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800595c:	f7fd fd58 	bl	8003410 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	2b64      	cmp	r3, #100	; 0x64
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e1f3      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800596e:	4b51      	ldr	r3, [pc, #324]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1f0      	bne.n	800595c <HAL_RCC_OscConfig+0xe8>
 800597a:	e000      	b.n	800597e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800597c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d063      	beq.n	8005a52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800598a:	4b4a      	ldr	r3, [pc, #296]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f003 030c 	and.w	r3, r3, #12
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00b      	beq.n	80059ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005996:	4b47      	ldr	r3, [pc, #284]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d11c      	bne.n	80059dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059a2:	4b44      	ldr	r3, [pc, #272]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d116      	bne.n	80059dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ae:	4b41      	ldr	r3, [pc, #260]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_RCC_OscConfig+0x152>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d001      	beq.n	80059c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e1c7      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c6:	4b3b      	ldr	r3, [pc, #236]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	4937      	ldr	r1, [pc, #220]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059da:	e03a      	b.n	8005a52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d020      	beq.n	8005a26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059e4:	4b34      	ldr	r3, [pc, #208]	; (8005ab8 <HAL_RCC_OscConfig+0x244>)
 80059e6:	2201      	movs	r2, #1
 80059e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ea:	f7fd fd11 	bl	8003410 <HAL_GetTick>
 80059ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f0:	e008      	b.n	8005a04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059f2:	f7fd fd0d 	bl	8003410 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e1a8      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a04:	4b2b      	ldr	r3, [pc, #172]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d0f0      	beq.n	80059f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a10:	4b28      	ldr	r3, [pc, #160]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	4925      	ldr	r1, [pc, #148]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	600b      	str	r3, [r1, #0]
 8005a24:	e015      	b.n	8005a52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a26:	4b24      	ldr	r3, [pc, #144]	; (8005ab8 <HAL_RCC_OscConfig+0x244>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2c:	f7fd fcf0 	bl	8003410 <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a34:	f7fd fcec 	bl	8003410 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e187      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a46:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1f0      	bne.n	8005a34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0308 	and.w	r3, r3, #8
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d036      	beq.n	8005acc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d016      	beq.n	8005a94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a66:	4b15      	ldr	r3, [pc, #84]	; (8005abc <HAL_RCC_OscConfig+0x248>)
 8005a68:	2201      	movs	r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a6c:	f7fd fcd0 	bl	8003410 <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a74:	f7fd fccc 	bl	8003410 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e167      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a86:	4b0b      	ldr	r3, [pc, #44]	; (8005ab4 <HAL_RCC_OscConfig+0x240>)
 8005a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d0f0      	beq.n	8005a74 <HAL_RCC_OscConfig+0x200>
 8005a92:	e01b      	b.n	8005acc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a94:	4b09      	ldr	r3, [pc, #36]	; (8005abc <HAL_RCC_OscConfig+0x248>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a9a:	f7fd fcb9 	bl	8003410 <HAL_GetTick>
 8005a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aa0:	e00e      	b.n	8005ac0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005aa2:	f7fd fcb5 	bl	8003410 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d907      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e150      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
 8005ab4:	40023800 	.word	0x40023800
 8005ab8:	42470000 	.word	0x42470000
 8005abc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac0:	4b88      	ldr	r3, [pc, #544]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005ac2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1ea      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 8097 	beq.w	8005c08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ada:	2300      	movs	r3, #0
 8005adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ade:	4b81      	ldr	r3, [pc, #516]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10f      	bne.n	8005b0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aea:	2300      	movs	r3, #0
 8005aec:	60bb      	str	r3, [r7, #8]
 8005aee:	4b7d      	ldr	r3, [pc, #500]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af2:	4a7c      	ldr	r2, [pc, #496]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005af8:	6413      	str	r3, [r2, #64]	; 0x40
 8005afa:	4b7a      	ldr	r3, [pc, #488]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b02:	60bb      	str	r3, [r7, #8]
 8005b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b06:	2301      	movs	r3, #1
 8005b08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0a:	4b77      	ldr	r3, [pc, #476]	; (8005ce8 <HAL_RCC_OscConfig+0x474>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d118      	bne.n	8005b48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b16:	4b74      	ldr	r3, [pc, #464]	; (8005ce8 <HAL_RCC_OscConfig+0x474>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a73      	ldr	r2, [pc, #460]	; (8005ce8 <HAL_RCC_OscConfig+0x474>)
 8005b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b22:	f7fd fc75 	bl	8003410 <HAL_GetTick>
 8005b26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b28:	e008      	b.n	8005b3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b2a:	f7fd fc71 	bl	8003410 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d901      	bls.n	8005b3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e10c      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b3c:	4b6a      	ldr	r3, [pc, #424]	; (8005ce8 <HAL_RCC_OscConfig+0x474>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d0f0      	beq.n	8005b2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d106      	bne.n	8005b5e <HAL_RCC_OscConfig+0x2ea>
 8005b50:	4b64      	ldr	r3, [pc, #400]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b54:	4a63      	ldr	r2, [pc, #396]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b5c:	e01c      	b.n	8005b98 <HAL_RCC_OscConfig+0x324>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	2b05      	cmp	r3, #5
 8005b64:	d10c      	bne.n	8005b80 <HAL_RCC_OscConfig+0x30c>
 8005b66:	4b5f      	ldr	r3, [pc, #380]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6a:	4a5e      	ldr	r2, [pc, #376]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b6c:	f043 0304 	orr.w	r3, r3, #4
 8005b70:	6713      	str	r3, [r2, #112]	; 0x70
 8005b72:	4b5c      	ldr	r3, [pc, #368]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b76:	4a5b      	ldr	r2, [pc, #364]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b7e:	e00b      	b.n	8005b98 <HAL_RCC_OscConfig+0x324>
 8005b80:	4b58      	ldr	r3, [pc, #352]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b84:	4a57      	ldr	r2, [pc, #348]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b86:	f023 0301 	bic.w	r3, r3, #1
 8005b8a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b8c:	4b55      	ldr	r3, [pc, #340]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b90:	4a54      	ldr	r2, [pc, #336]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005b92:	f023 0304 	bic.w	r3, r3, #4
 8005b96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d015      	beq.n	8005bcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba0:	f7fd fc36 	bl	8003410 <HAL_GetTick>
 8005ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba6:	e00a      	b.n	8005bbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ba8:	f7fd fc32 	bl	8003410 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e0cb      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bbe:	4b49      	ldr	r3, [pc, #292]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0ee      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x334>
 8005bca:	e014      	b.n	8005bf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bcc:	f7fd fc20 	bl	8003410 <HAL_GetTick>
 8005bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bd2:	e00a      	b.n	8005bea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bd4:	f7fd fc1c 	bl	8003410 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e0b5      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bea:	4b3e      	ldr	r3, [pc, #248]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1ee      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bf6:	7dfb      	ldrb	r3, [r7, #23]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d105      	bne.n	8005c08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bfc:	4b39      	ldr	r3, [pc, #228]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c00:	4a38      	ldr	r2, [pc, #224]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80a1 	beq.w	8005d54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c12:	4b34      	ldr	r3, [pc, #208]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 030c 	and.w	r3, r3, #12
 8005c1a:	2b08      	cmp	r3, #8
 8005c1c:	d05c      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d141      	bne.n	8005caa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c26:	4b31      	ldr	r3, [pc, #196]	; (8005cec <HAL_RCC_OscConfig+0x478>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2c:	f7fd fbf0 	bl	8003410 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c34:	f7fd fbec 	bl	8003410 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e087      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c46:	4b27      	ldr	r3, [pc, #156]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1f0      	bne.n	8005c34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	69da      	ldr	r2, [r3, #28]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c60:	019b      	lsls	r3, r3, #6
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c68:	085b      	lsrs	r3, r3, #1
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	041b      	lsls	r3, r3, #16
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c74:	061b      	lsls	r3, r3, #24
 8005c76:	491b      	ldr	r1, [pc, #108]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c7c:	4b1b      	ldr	r3, [pc, #108]	; (8005cec <HAL_RCC_OscConfig+0x478>)
 8005c7e:	2201      	movs	r2, #1
 8005c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c82:	f7fd fbc5 	bl	8003410 <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c8a:	f7fd fbc1 	bl	8003410 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e05c      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c9c:	4b11      	ldr	r3, [pc, #68]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0f0      	beq.n	8005c8a <HAL_RCC_OscConfig+0x416>
 8005ca8:	e054      	b.n	8005d54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005caa:	4b10      	ldr	r3, [pc, #64]	; (8005cec <HAL_RCC_OscConfig+0x478>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb0:	f7fd fbae 	bl	8003410 <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cb8:	f7fd fbaa 	bl	8003410 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e045      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cca:	4b06      	ldr	r3, [pc, #24]	; (8005ce4 <HAL_RCC_OscConfig+0x470>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1f0      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x444>
 8005cd6:	e03d      	b.n	8005d54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d107      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e038      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
 8005ce4:	40023800 	.word	0x40023800
 8005ce8:	40007000 	.word	0x40007000
 8005cec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cf0:	4b1b      	ldr	r3, [pc, #108]	; (8005d60 <HAL_RCC_OscConfig+0x4ec>)
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d028      	beq.n	8005d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d121      	bne.n	8005d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d11a      	bne.n	8005d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d20:	4013      	ands	r3, r2
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d111      	bne.n	8005d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d36:	085b      	lsrs	r3, r3, #1
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d107      	bne.n	8005d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d001      	beq.n	8005d54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e000      	b.n	8005d56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	40023800 	.word	0x40023800

08005d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e0cc      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d78:	4b68      	ldr	r3, [pc, #416]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0307 	and.w	r3, r3, #7
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d90c      	bls.n	8005da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d86:	4b65      	ldr	r3, [pc, #404]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8e:	4b63      	ldr	r3, [pc, #396]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0307 	and.w	r3, r3, #7
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d001      	beq.n	8005da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e0b8      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d020      	beq.n	8005dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0304 	and.w	r3, r3, #4
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d005      	beq.n	8005dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005db8:	4b59      	ldr	r3, [pc, #356]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	4a58      	ldr	r2, [pc, #352]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0308 	and.w	r3, r3, #8
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d005      	beq.n	8005ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dd0:	4b53      	ldr	r3, [pc, #332]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	4a52      	ldr	r2, [pc, #328]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ddc:	4b50      	ldr	r3, [pc, #320]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	494d      	ldr	r1, [pc, #308]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d044      	beq.n	8005e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d107      	bne.n	8005e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e02:	4b47      	ldr	r3, [pc, #284]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d119      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e07f      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d003      	beq.n	8005e22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e1e:	2b03      	cmp	r3, #3
 8005e20:	d107      	bne.n	8005e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e22:	4b3f      	ldr	r3, [pc, #252]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d109      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e06f      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e32:	4b3b      	ldr	r3, [pc, #236]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0302 	and.w	r3, r3, #2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e067      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e42:	4b37      	ldr	r3, [pc, #220]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f023 0203 	bic.w	r2, r3, #3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4934      	ldr	r1, [pc, #208]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e54:	f7fd fadc 	bl	8003410 <HAL_GetTick>
 8005e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e5c:	f7fd fad8 	bl	8003410 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e04f      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e72:	4b2b      	ldr	r3, [pc, #172]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 020c 	and.w	r2, r3, #12
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d1eb      	bne.n	8005e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e84:	4b25      	ldr	r3, [pc, #148]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0307 	and.w	r3, r3, #7
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d20c      	bcs.n	8005eac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e92:	4b22      	ldr	r3, [pc, #136]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005e94:	683a      	ldr	r2, [r7, #0]
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9a:	4b20      	ldr	r3, [pc, #128]	; (8005f1c <HAL_RCC_ClockConfig+0x1b8>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0307 	and.w	r3, r3, #7
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d001      	beq.n	8005eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e032      	b.n	8005f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d008      	beq.n	8005eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005eb8:	4b19      	ldr	r3, [pc, #100]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	4916      	ldr	r1, [pc, #88]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0308 	and.w	r3, r3, #8
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d009      	beq.n	8005eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ed6:	4b12      	ldr	r3, [pc, #72]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	490e      	ldr	r1, [pc, #56]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005eea:	f000 f821 	bl	8005f30 <HAL_RCC_GetSysClockFreq>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	4b0b      	ldr	r3, [pc, #44]	; (8005f20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	091b      	lsrs	r3, r3, #4
 8005ef6:	f003 030f 	and.w	r3, r3, #15
 8005efa:	490a      	ldr	r1, [pc, #40]	; (8005f24 <HAL_RCC_ClockConfig+0x1c0>)
 8005efc:	5ccb      	ldrb	r3, [r1, r3]
 8005efe:	fa22 f303 	lsr.w	r3, r2, r3
 8005f02:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <HAL_RCC_ClockConfig+0x1c4>)
 8005f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f06:	4b09      	ldr	r3, [pc, #36]	; (8005f2c <HAL_RCC_ClockConfig+0x1c8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fd f878 	bl	8003000 <HAL_InitTick>

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	40023c00 	.word	0x40023c00
 8005f20:	40023800 	.word	0x40023800
 8005f24:	0800f8a8 	.word	0x0800f8a8
 8005f28:	20000014 	.word	0x20000014
 8005f2c:	20000018 	.word	0x20000018

08005f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f34:	b094      	sub	sp, #80	; 0x50
 8005f36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f40:	2300      	movs	r3, #0
 8005f42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005f44:	2300      	movs	r3, #0
 8005f46:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f48:	4b79      	ldr	r3, [pc, #484]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 030c 	and.w	r3, r3, #12
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d00d      	beq.n	8005f70 <HAL_RCC_GetSysClockFreq+0x40>
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	f200 80e1 	bhi.w	800611c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d002      	beq.n	8005f64 <HAL_RCC_GetSysClockFreq+0x34>
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d003      	beq.n	8005f6a <HAL_RCC_GetSysClockFreq+0x3a>
 8005f62:	e0db      	b.n	800611c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f64:	4b73      	ldr	r3, [pc, #460]	; (8006134 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f66:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005f68:	e0db      	b.n	8006122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f6a:	4b73      	ldr	r3, [pc, #460]	; (8006138 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f6e:	e0d8      	b.n	8006122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f70:	4b6f      	ldr	r3, [pc, #444]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f78:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f7a:	4b6d      	ldr	r3, [pc, #436]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d063      	beq.n	800604e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f86:	4b6a      	ldr	r3, [pc, #424]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	099b      	lsrs	r3, r3, #6
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f98:	633b      	str	r3, [r7, #48]	; 0x30
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	637b      	str	r3, [r7, #52]	; 0x34
 8005f9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005fa2:	4622      	mov	r2, r4
 8005fa4:	462b      	mov	r3, r5
 8005fa6:	f04f 0000 	mov.w	r0, #0
 8005faa:	f04f 0100 	mov.w	r1, #0
 8005fae:	0159      	lsls	r1, r3, #5
 8005fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fb4:	0150      	lsls	r0, r2, #5
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	4621      	mov	r1, r4
 8005fbc:	1a51      	subs	r1, r2, r1
 8005fbe:	6139      	str	r1, [r7, #16]
 8005fc0:	4629      	mov	r1, r5
 8005fc2:	eb63 0301 	sbc.w	r3, r3, r1
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	018b      	lsls	r3, r1, #6
 8005fd8:	4651      	mov	r1, sl
 8005fda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fde:	4651      	mov	r1, sl
 8005fe0:	018a      	lsls	r2, r1, #6
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	ebb2 0801 	subs.w	r8, r2, r1
 8005fe8:	4659      	mov	r1, fp
 8005fea:	eb63 0901 	sbc.w	r9, r3, r1
 8005fee:	f04f 0200 	mov.w	r2, #0
 8005ff2:	f04f 0300 	mov.w	r3, #0
 8005ff6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ffa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ffe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006002:	4690      	mov	r8, r2
 8006004:	4699      	mov	r9, r3
 8006006:	4623      	mov	r3, r4
 8006008:	eb18 0303 	adds.w	r3, r8, r3
 800600c:	60bb      	str	r3, [r7, #8]
 800600e:	462b      	mov	r3, r5
 8006010:	eb49 0303 	adc.w	r3, r9, r3
 8006014:	60fb      	str	r3, [r7, #12]
 8006016:	f04f 0200 	mov.w	r2, #0
 800601a:	f04f 0300 	mov.w	r3, #0
 800601e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006022:	4629      	mov	r1, r5
 8006024:	024b      	lsls	r3, r1, #9
 8006026:	4621      	mov	r1, r4
 8006028:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800602c:	4621      	mov	r1, r4
 800602e:	024a      	lsls	r2, r1, #9
 8006030:	4610      	mov	r0, r2
 8006032:	4619      	mov	r1, r3
 8006034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006036:	2200      	movs	r2, #0
 8006038:	62bb      	str	r3, [r7, #40]	; 0x28
 800603a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800603c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006040:	f7fa fe22 	bl	8000c88 <__aeabi_uldivmod>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	4613      	mov	r3, r2
 800604a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800604c:	e058      	b.n	8006100 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800604e:	4b38      	ldr	r3, [pc, #224]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	099b      	lsrs	r3, r3, #6
 8006054:	2200      	movs	r2, #0
 8006056:	4618      	mov	r0, r3
 8006058:	4611      	mov	r1, r2
 800605a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800605e:	623b      	str	r3, [r7, #32]
 8006060:	2300      	movs	r3, #0
 8006062:	627b      	str	r3, [r7, #36]	; 0x24
 8006064:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006068:	4642      	mov	r2, r8
 800606a:	464b      	mov	r3, r9
 800606c:	f04f 0000 	mov.w	r0, #0
 8006070:	f04f 0100 	mov.w	r1, #0
 8006074:	0159      	lsls	r1, r3, #5
 8006076:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800607a:	0150      	lsls	r0, r2, #5
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	4641      	mov	r1, r8
 8006082:	ebb2 0a01 	subs.w	sl, r2, r1
 8006086:	4649      	mov	r1, r9
 8006088:	eb63 0b01 	sbc.w	fp, r3, r1
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006098:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800609c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060a0:	ebb2 040a 	subs.w	r4, r2, sl
 80060a4:	eb63 050b 	sbc.w	r5, r3, fp
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	f04f 0300 	mov.w	r3, #0
 80060b0:	00eb      	lsls	r3, r5, #3
 80060b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060b6:	00e2      	lsls	r2, r4, #3
 80060b8:	4614      	mov	r4, r2
 80060ba:	461d      	mov	r5, r3
 80060bc:	4643      	mov	r3, r8
 80060be:	18e3      	adds	r3, r4, r3
 80060c0:	603b      	str	r3, [r7, #0]
 80060c2:	464b      	mov	r3, r9
 80060c4:	eb45 0303 	adc.w	r3, r5, r3
 80060c8:	607b      	str	r3, [r7, #4]
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	f04f 0300 	mov.w	r3, #0
 80060d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060d6:	4629      	mov	r1, r5
 80060d8:	028b      	lsls	r3, r1, #10
 80060da:	4621      	mov	r1, r4
 80060dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060e0:	4621      	mov	r1, r4
 80060e2:	028a      	lsls	r2, r1, #10
 80060e4:	4610      	mov	r0, r2
 80060e6:	4619      	mov	r1, r3
 80060e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060ea:	2200      	movs	r2, #0
 80060ec:	61bb      	str	r3, [r7, #24]
 80060ee:	61fa      	str	r2, [r7, #28]
 80060f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060f4:	f7fa fdc8 	bl	8000c88 <__aeabi_uldivmod>
 80060f8:	4602      	mov	r2, r0
 80060fa:	460b      	mov	r3, r1
 80060fc:	4613      	mov	r3, r2
 80060fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006100:	4b0b      	ldr	r3, [pc, #44]	; (8006130 <HAL_RCC_GetSysClockFreq+0x200>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	0c1b      	lsrs	r3, r3, #16
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	3301      	adds	r3, #1
 800610c:	005b      	lsls	r3, r3, #1
 800610e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006110:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006114:	fbb2 f3f3 	udiv	r3, r2, r3
 8006118:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800611a:	e002      	b.n	8006122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800611c:	4b05      	ldr	r3, [pc, #20]	; (8006134 <HAL_RCC_GetSysClockFreq+0x204>)
 800611e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006124:	4618      	mov	r0, r3
 8006126:	3750      	adds	r7, #80	; 0x50
 8006128:	46bd      	mov	sp, r7
 800612a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800
 8006134:	00f42400 	.word	0x00f42400
 8006138:	007a1200 	.word	0x007a1200

0800613c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800613c:	b480      	push	{r7}
 800613e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006140:	4b03      	ldr	r3, [pc, #12]	; (8006150 <HAL_RCC_GetHCLKFreq+0x14>)
 8006142:	681b      	ldr	r3, [r3, #0]
}
 8006144:	4618      	mov	r0, r3
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	20000014 	.word	0x20000014

08006154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006158:	f7ff fff0 	bl	800613c <HAL_RCC_GetHCLKFreq>
 800615c:	4602      	mov	r2, r0
 800615e:	4b05      	ldr	r3, [pc, #20]	; (8006174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	0a9b      	lsrs	r3, r3, #10
 8006164:	f003 0307 	and.w	r3, r3, #7
 8006168:	4903      	ldr	r1, [pc, #12]	; (8006178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800616a:	5ccb      	ldrb	r3, [r1, r3]
 800616c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006170:	4618      	mov	r0, r3
 8006172:	bd80      	pop	{r7, pc}
 8006174:	40023800 	.word	0x40023800
 8006178:	0800f8b8 	.word	0x0800f8b8

0800617c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006180:	f7ff ffdc 	bl	800613c <HAL_RCC_GetHCLKFreq>
 8006184:	4602      	mov	r2, r0
 8006186:	4b05      	ldr	r3, [pc, #20]	; (800619c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	0b5b      	lsrs	r3, r3, #13
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	4903      	ldr	r1, [pc, #12]	; (80061a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006192:	5ccb      	ldrb	r3, [r1, r3]
 8006194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	bd80      	pop	{r7, pc}
 800619c:	40023800 	.word	0x40023800
 80061a0:	0800f8b8 	.word	0x0800f8b8

080061a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	220f      	movs	r2, #15
 80061b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061b4:	4b12      	ldr	r3, [pc, #72]	; (8006200 <HAL_RCC_GetClockConfig+0x5c>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 0203 	and.w	r2, r3, #3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80061c0:	4b0f      	ldr	r3, [pc, #60]	; (8006200 <HAL_RCC_GetClockConfig+0x5c>)
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80061cc:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <HAL_RCC_GetClockConfig+0x5c>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80061d8:	4b09      	ldr	r3, [pc, #36]	; (8006200 <HAL_RCC_GetClockConfig+0x5c>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	08db      	lsrs	r3, r3, #3
 80061de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80061e6:	4b07      	ldr	r3, [pc, #28]	; (8006204 <HAL_RCC_GetClockConfig+0x60>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0207 	and.w	r2, r3, #7
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	601a      	str	r2, [r3, #0]
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	40023800 	.word	0x40023800
 8006204:	40023c00 	.word	0x40023c00

08006208 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0301 	and.w	r3, r3, #1
 8006220:	2b00      	cmp	r3, #0
 8006222:	d105      	bne.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800622c:	2b00      	cmp	r3, #0
 800622e:	d035      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006230:	4b62      	ldr	r3, [pc, #392]	; (80063bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006236:	f7fd f8eb 	bl	8003410 <HAL_GetTick>
 800623a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800623c:	e008      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800623e:	f7fd f8e7 	bl	8003410 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d901      	bls.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e0b0      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006250:	4b5b      	ldr	r3, [pc, #364]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1f0      	bne.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	019a      	lsls	r2, r3, #6
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	071b      	lsls	r3, r3, #28
 8006268:	4955      	ldr	r1, [pc, #340]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800626a:	4313      	orrs	r3, r2
 800626c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006270:	4b52      	ldr	r3, [pc, #328]	; (80063bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006276:	f7fd f8cb 	bl	8003410 <HAL_GetTick>
 800627a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800627c:	e008      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800627e:	f7fd f8c7 	bl	8003410 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e090      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006290:	4b4b      	ldr	r3, [pc, #300]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0f0      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0302 	and.w	r3, r3, #2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8083 	beq.w	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80062aa:	2300      	movs	r3, #0
 80062ac:	60fb      	str	r3, [r7, #12]
 80062ae:	4b44      	ldr	r3, [pc, #272]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	4a43      	ldr	r2, [pc, #268]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062b8:	6413      	str	r3, [r2, #64]	; 0x40
 80062ba:	4b41      	ldr	r3, [pc, #260]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062c2:	60fb      	str	r3, [r7, #12]
 80062c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80062c6:	4b3f      	ldr	r3, [pc, #252]	; (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a3e      	ldr	r2, [pc, #248]	; (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062d2:	f7fd f89d 	bl	8003410 <HAL_GetTick>
 80062d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062d8:	e008      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80062da:	f7fd f899 	bl	8003410 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e062      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062ec:	4b35      	ldr	r3, [pc, #212]	; (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d0f0      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062f8:	4b31      	ldr	r3, [pc, #196]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006300:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d02f      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	429a      	cmp	r2, r3
 8006314:	d028      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006316:	4b2a      	ldr	r3, [pc, #168]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800631a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800631e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006320:	4b29      	ldr	r3, [pc, #164]	; (80063c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006322:	2201      	movs	r2, #1
 8006324:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006326:	4b28      	ldr	r3, [pc, #160]	; (80063c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800632c:	4a24      	ldr	r2, [pc, #144]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006332:	4b23      	ldr	r3, [pc, #140]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b01      	cmp	r3, #1
 800633c:	d114      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800633e:	f7fd f867 	bl	8003410 <HAL_GetTick>
 8006342:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006344:	e00a      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006346:	f7fd f863 	bl	8003410 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	f241 3288 	movw	r2, #5000	; 0x1388
 8006354:	4293      	cmp	r3, r2
 8006356:	d901      	bls.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e02a      	b.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800635c:	4b18      	ldr	r3, [pc, #96]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800635e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0ee      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006370:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006374:	d10d      	bne.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006376:	4b12      	ldr	r3, [pc, #72]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800638a:	490d      	ldr	r1, [pc, #52]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800638c:	4313      	orrs	r3, r2
 800638e:	608b      	str	r3, [r1, #8]
 8006390:	e005      	b.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006392:	4b0b      	ldr	r3, [pc, #44]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	4a0a      	ldr	r2, [pc, #40]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006398:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800639c:	6093      	str	r3, [r2, #8]
 800639e:	4b08      	ldr	r3, [pc, #32]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063aa:	4905      	ldr	r1, [pc, #20]	; (80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	42470068 	.word	0x42470068
 80063c0:	40023800 	.word	0x40023800
 80063c4:	40007000 	.word	0x40007000
 80063c8:	42470e40 	.word	0x42470e40

080063cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d13e      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80063ea:	4b23      	ldr	r3, [pc, #140]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d005      	beq.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d12f      	bne.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006400:	4b1e      	ldr	r3, [pc, #120]	; (800647c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006402:	617b      	str	r3, [r7, #20]
          break;
 8006404:	e02f      	b.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006406:	4b1c      	ldr	r3, [pc, #112]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800640e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006412:	d108      	bne.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006414:	4b18      	ldr	r3, [pc, #96]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800641c:	4a18      	ldr	r2, [pc, #96]	; (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800641e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	e007      	b.n	8006436 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006426:	4b14      	ldr	r3, [pc, #80]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800642e:	4a15      	ldr	r2, [pc, #84]	; (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006430:	fbb2 f3f3 	udiv	r3, r2, r3
 8006434:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006436:	4b10      	ldr	r3, [pc, #64]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006438:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800643c:	099b      	lsrs	r3, r3, #6
 800643e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	fb02 f303 	mul.w	r3, r2, r3
 8006448:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800644a:	4b0b      	ldr	r3, [pc, #44]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800644c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006450:	0f1b      	lsrs	r3, r3, #28
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	fbb2 f3f3 	udiv	r3, r2, r3
 800645c:	617b      	str	r3, [r7, #20]
          break;
 800645e:	e002      	b.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	617b      	str	r3, [r7, #20]
          break;
 8006464:	bf00      	nop
        }
      }
      break;
 8006466:	bf00      	nop
    }
  }
  return frequency;
 8006468:	697b      	ldr	r3, [r7, #20]
}
 800646a:	4618      	mov	r0, r3
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	40023800 	.word	0x40023800
 800647c:	00bb8000 	.word	0x00bb8000
 8006480:	007a1200 	.word	0x007a1200
 8006484:	00f42400 	.word	0x00f42400

08006488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e07b      	b.n	8006592 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d108      	bne.n	80064b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064aa:	d009      	beq.n	80064c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	61da      	str	r2, [r3, #28]
 80064b2:	e005      	b.n	80064c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d106      	bne.n	80064e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fc fc40 	bl	8002d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006508:	431a      	orrs	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	f003 0302 	and.w	r3, r3, #2
 800651c:	431a      	orrs	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006530:	431a      	orrs	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800653a:	431a      	orrs	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a1b      	ldr	r3, [r3, #32]
 8006540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006544:	ea42 0103 	orr.w	r1, r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	430a      	orrs	r2, r1
 8006556:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	699b      	ldr	r3, [r3, #24]
 800655c:	0c1b      	lsrs	r3, r3, #16
 800655e:	f003 0104 	and.w	r1, r3, #4
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	f003 0210 	and.w	r2, r3, #16
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69da      	ldr	r2, [r3, #28]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006580:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e01a      	b.n	80065e2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065c2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7fc fc49 	bl	8002e5c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b088      	sub	sp, #32
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	603b      	str	r3, [r7, #0]
 80065f6:	4613      	mov	r3, r2
 80065f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_SPI_Transmit+0x22>
 8006608:	2302      	movs	r3, #2
 800660a:	e126      	b.n	800685a <HAL_SPI_Transmit+0x270>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006614:	f7fc fefc 	bl	8003410 <HAL_GetTick>
 8006618:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800661a:	88fb      	ldrh	r3, [r7, #6]
 800661c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b01      	cmp	r3, #1
 8006628:	d002      	beq.n	8006630 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800662a:	2302      	movs	r3, #2
 800662c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800662e:	e10b      	b.n	8006848 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_SPI_Transmit+0x52>
 8006636:	88fb      	ldrh	r3, [r7, #6]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006640:	e102      	b.n	8006848 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2203      	movs	r2, #3
 8006646:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	88fa      	ldrh	r2, [r7, #6]
 800665a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	88fa      	ldrh	r2, [r7, #6]
 8006660:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006688:	d10f      	bne.n	80066aa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006698:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b4:	2b40      	cmp	r3, #64	; 0x40
 80066b6:	d007      	beq.n	80066c8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066d0:	d14b      	bne.n	800676a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d002      	beq.n	80066e0 <HAL_SPI_Transmit+0xf6>
 80066da:	8afb      	ldrh	r3, [r7, #22]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d13e      	bne.n	800675e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e4:	881a      	ldrh	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f0:	1c9a      	adds	r2, r3, #2
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	3b01      	subs	r3, #1
 80066fe:	b29a      	uxth	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006704:	e02b      	b.n	800675e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 0302 	and.w	r3, r3, #2
 8006710:	2b02      	cmp	r3, #2
 8006712:	d112      	bne.n	800673a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	881a      	ldrh	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006724:	1c9a      	adds	r2, r3, #2
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672e:	b29b      	uxth	r3, r3
 8006730:	3b01      	subs	r3, #1
 8006732:	b29a      	uxth	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	86da      	strh	r2, [r3, #54]	; 0x36
 8006738:	e011      	b.n	800675e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800673a:	f7fc fe69 	bl	8003410 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d803      	bhi.n	8006752 <HAL_SPI_Transmit+0x168>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006750:	d102      	bne.n	8006758 <HAL_SPI_Transmit+0x16e>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d102      	bne.n	800675e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800675c:	e074      	b.n	8006848 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006762:	b29b      	uxth	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1ce      	bne.n	8006706 <HAL_SPI_Transmit+0x11c>
 8006768:	e04c      	b.n	8006804 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <HAL_SPI_Transmit+0x18e>
 8006772:	8afb      	ldrh	r3, [r7, #22]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d140      	bne.n	80067fa <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	330c      	adds	r3, #12
 8006782:	7812      	ldrb	r2, [r2, #0]
 8006784:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006794:	b29b      	uxth	r3, r3
 8006796:	3b01      	subs	r3, #1
 8006798:	b29a      	uxth	r2, r3
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800679e:	e02c      	b.n	80067fa <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d113      	bne.n	80067d6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	330c      	adds	r3, #12
 80067b8:	7812      	ldrb	r2, [r2, #0]
 80067ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c0:	1c5a      	adds	r2, r3, #1
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80067d4:	e011      	b.n	80067fa <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067d6:	f7fc fe1b 	bl	8003410 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d803      	bhi.n	80067ee <HAL_SPI_Transmit+0x204>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ec:	d102      	bne.n	80067f4 <HAL_SPI_Transmit+0x20a>
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d102      	bne.n	80067fa <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80067f8:	e026      	b.n	8006848 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067fe:	b29b      	uxth	r3, r3
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1cd      	bne.n	80067a0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006804:	69ba      	ldr	r2, [r7, #24]
 8006806:	6839      	ldr	r1, [r7, #0]
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f000 fbcb 	bl	8006fa4 <SPI_EndRxTxTransaction>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d002      	beq.n	800681a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2220      	movs	r2, #32
 8006818:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10a      	bne.n	8006838 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006822:	2300      	movs	r3, #0
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	613b      	str	r3, [r7, #16]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	613b      	str	r3, [r7, #16]
 8006836:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	77fb      	strb	r3, [r7, #31]
 8006844:	e000      	b.n	8006848 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006846:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006858:	7ffb      	ldrb	r3, [r7, #31]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3720      	adds	r7, #32
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b088      	sub	sp, #32
 8006866:	af02      	add	r7, sp, #8
 8006868:	60f8      	str	r0, [r7, #12]
 800686a:	60b9      	str	r1, [r7, #8]
 800686c:	603b      	str	r3, [r7, #0]
 800686e:	4613      	mov	r3, r2
 8006870:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800687e:	d112      	bne.n	80068a6 <HAL_SPI_Receive+0x44>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10e      	bne.n	80068a6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2204      	movs	r2, #4
 800688c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006890:	88fa      	ldrh	r2, [r7, #6]
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	4613      	mov	r3, r2
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	68b9      	ldr	r1, [r7, #8]
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f000 f8f1 	bl	8006a84 <HAL_SPI_TransmitReceive>
 80068a2:	4603      	mov	r3, r0
 80068a4:	e0ea      	b.n	8006a7c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d101      	bne.n	80068b4 <HAL_SPI_Receive+0x52>
 80068b0:	2302      	movs	r3, #2
 80068b2:	e0e3      	b.n	8006a7c <HAL_SPI_Receive+0x21a>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068bc:	f7fc fda8 	bl	8003410 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d002      	beq.n	80068d4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80068ce:	2302      	movs	r3, #2
 80068d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068d2:	e0ca      	b.n	8006a6a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_SPI_Receive+0x7e>
 80068da:	88fb      	ldrh	r3, [r7, #6]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d102      	bne.n	80068e6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068e4:	e0c1      	b.n	8006a6a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2204      	movs	r2, #4
 80068ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	88fa      	ldrh	r2, [r7, #6]
 80068fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	88fa      	ldrh	r2, [r7, #6]
 8006904:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2200      	movs	r2, #0
 800691c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800692c:	d10f      	bne.n	800694e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800693c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800694c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006958:	2b40      	cmp	r3, #64	; 0x40
 800695a:	d007      	beq.n	800696c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800696a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d162      	bne.n	8006a3a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006974:	e02e      	b.n	80069d4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f003 0301 	and.w	r3, r3, #1
 8006980:	2b01      	cmp	r3, #1
 8006982:	d115      	bne.n	80069b0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f103 020c 	add.w	r2, r3, #12
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006990:	7812      	ldrb	r2, [r2, #0]
 8006992:	b2d2      	uxtb	r2, r2
 8006994:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80069ae:	e011      	b.n	80069d4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069b0:	f7fc fd2e 	bl	8003410 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d803      	bhi.n	80069c8 <HAL_SPI_Receive+0x166>
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c6:	d102      	bne.n	80069ce <HAL_SPI_Receive+0x16c>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d102      	bne.n	80069d4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80069d2:	e04a      	b.n	8006a6a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1cb      	bne.n	8006976 <HAL_SPI_Receive+0x114>
 80069de:	e031      	b.n	8006a44 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d113      	bne.n	8006a16 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f8:	b292      	uxth	r2, r2
 80069fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a14:	e011      	b.n	8006a3a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a16:	f7fc fcfb 	bl	8003410 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d803      	bhi.n	8006a2e <HAL_SPI_Receive+0x1cc>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2c:	d102      	bne.n	8006a34 <HAL_SPI_Receive+0x1d2>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d102      	bne.n	8006a3a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006a38:	e017      	b.n	8006a6a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1cd      	bne.n	80069e0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	6839      	ldr	r1, [r7, #0]
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 fa45 	bl	8006ed8 <SPI_EndRxTransaction>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d002      	beq.n	8006a5a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2220      	movs	r2, #32
 8006a58:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	75fb      	strb	r3, [r7, #23]
 8006a66:	e000      	b.n	8006a6a <HAL_SPI_Receive+0x208>
  }

error :
 8006a68:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3718      	adds	r7, #24
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b08c      	sub	sp, #48	; 0x30
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a92:	2301      	movs	r3, #1
 8006a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a96:	2300      	movs	r3, #0
 8006a98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d101      	bne.n	8006aaa <HAL_SPI_TransmitReceive+0x26>
 8006aa6:	2302      	movs	r3, #2
 8006aa8:	e18a      	b.n	8006dc0 <HAL_SPI_TransmitReceive+0x33c>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ab2:	f7fc fcad 	bl	8003410 <HAL_GetTick>
 8006ab6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006abe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006ac8:	887b      	ldrh	r3, [r7, #2]
 8006aca:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006acc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d00f      	beq.n	8006af4 <HAL_SPI_TransmitReceive+0x70>
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ada:	d107      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d103      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x68>
 8006ae4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ae8:	2b04      	cmp	r3, #4
 8006aea:	d003      	beq.n	8006af4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006aec:	2302      	movs	r3, #2
 8006aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006af2:	e15b      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d005      	beq.n	8006b06 <HAL_SPI_TransmitReceive+0x82>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d002      	beq.n	8006b06 <HAL_SPI_TransmitReceive+0x82>
 8006b00:	887b      	ldrh	r3, [r7, #2]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d103      	bne.n	8006b0e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006b0c:	e14e      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d003      	beq.n	8006b22 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2205      	movs	r2, #5
 8006b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	887a      	ldrh	r2, [r7, #2]
 8006b32:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	887a      	ldrh	r2, [r7, #2]
 8006b38:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	887a      	ldrh	r2, [r7, #2]
 8006b44:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	887a      	ldrh	r2, [r7, #2]
 8006b4a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b62:	2b40      	cmp	r3, #64	; 0x40
 8006b64:	d007      	beq.n	8006b76 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b7e:	d178      	bne.n	8006c72 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <HAL_SPI_TransmitReceive+0x10a>
 8006b88:	8b7b      	ldrh	r3, [r7, #26]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d166      	bne.n	8006c5c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b92:	881a      	ldrh	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	1c9a      	adds	r2, r3, #2
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bb2:	e053      	b.n	8006c5c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d11b      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x176>
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d016      	beq.n	8006bfa <HAL_SPI_TransmitReceive+0x176>
 8006bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d113      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd6:	881a      	ldrh	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be2:	1c9a      	adds	r2, r3, #2
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d119      	bne.n	8006c3c <HAL_SPI_TransmitReceive+0x1b8>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d014      	beq.n	8006c3c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68da      	ldr	r2, [r3, #12]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c1c:	b292      	uxth	r2, r2
 8006c1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c24:	1c9a      	adds	r2, r3, #2
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	3b01      	subs	r3, #1
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c3c:	f7fc fbe8 	bl	8003410 <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d807      	bhi.n	8006c5c <HAL_SPI_TransmitReceive+0x1d8>
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c52:	d003      	beq.n	8006c5c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006c5a:	e0a7      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1a6      	bne.n	8006bb4 <HAL_SPI_TransmitReceive+0x130>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1a1      	bne.n	8006bb4 <HAL_SPI_TransmitReceive+0x130>
 8006c70:	e07c      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_SPI_TransmitReceive+0x1fc>
 8006c7a:	8b7b      	ldrh	r3, [r7, #26]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d16b      	bne.n	8006d58 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	330c      	adds	r3, #12
 8006c8a:	7812      	ldrb	r2, [r2, #0]
 8006c8c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ca6:	e057      	b.n	8006d58 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d11c      	bne.n	8006cf0 <HAL_SPI_TransmitReceive+0x26c>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d017      	beq.n	8006cf0 <HAL_SPI_TransmitReceive+0x26c>
 8006cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d114      	bne.n	8006cf0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	330c      	adds	r3, #12
 8006cd0:	7812      	ldrb	r2, [r2, #0]
 8006cd2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd8:	1c5a      	adds	r2, r3, #1
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cec:	2300      	movs	r3, #0
 8006cee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d119      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x2ae>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d014      	beq.n	8006d32 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d12:	b2d2      	uxtb	r2, r2
 8006d14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d32:	f7fc fb6d 	bl	8003410 <HAL_GetTick>
 8006d36:	4602      	mov	r2, r0
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	1ad3      	subs	r3, r2, r3
 8006d3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d803      	bhi.n	8006d4a <HAL_SPI_TransmitReceive+0x2c6>
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d48:	d102      	bne.n	8006d50 <HAL_SPI_TransmitReceive+0x2cc>
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d103      	bne.n	8006d58 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006d56:	e029      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1a2      	bne.n	8006ca8 <HAL_SPI_TransmitReceive+0x224>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d19d      	bne.n	8006ca8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d6e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f000 f917 	bl	8006fa4 <SPI_EndRxTxTransaction>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d006      	beq.n	8006d8a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2220      	movs	r2, #32
 8006d86:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006d88:	e010      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10b      	bne.n	8006daa <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d92:	2300      	movs	r3, #0
 8006d94:	617b      	str	r3, [r7, #20]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	617b      	str	r3, [r7, #20]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	617b      	str	r3, [r7, #20]
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	e000      	b.n	8006dac <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006daa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006dbc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3730      	adds	r7, #48	; 0x30
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b088      	sub	sp, #32
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	603b      	str	r3, [r7, #0]
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006dd8:	f7fc fb1a 	bl	8003410 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de0:	1a9b      	subs	r3, r3, r2
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	4413      	add	r3, r2
 8006de6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006de8:	f7fc fb12 	bl	8003410 <HAL_GetTick>
 8006dec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006dee:	4b39      	ldr	r3, [pc, #228]	; (8006ed4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	015b      	lsls	r3, r3, #5
 8006df4:	0d1b      	lsrs	r3, r3, #20
 8006df6:	69fa      	ldr	r2, [r7, #28]
 8006df8:	fb02 f303 	mul.w	r3, r2, r3
 8006dfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dfe:	e054      	b.n	8006eaa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e06:	d050      	beq.n	8006eaa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e08:	f7fc fb02 	bl	8003410 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	69fa      	ldr	r2, [r7, #28]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d902      	bls.n	8006e1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d13d      	bne.n	8006e9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	685a      	ldr	r2, [r3, #4]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e36:	d111      	bne.n	8006e5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e40:	d004      	beq.n	8006e4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e4a:	d107      	bne.n	8006e5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e64:	d10f      	bne.n	8006e86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e74:	601a      	str	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e017      	b.n	8006eca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	689a      	ldr	r2, [r3, #8]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	bf0c      	ite	eq
 8006eba:	2301      	moveq	r3, #1
 8006ebc:	2300      	movne	r3, #0
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	79fb      	ldrb	r3, [r7, #7]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d19b      	bne.n	8006e00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3720      	adds	r7, #32
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20000014 	.word	0x20000014

08006ed8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af02      	add	r7, sp, #8
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006eec:	d111      	bne.n	8006f12 <SPI_EndRxTransaction+0x3a>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef6:	d004      	beq.n	8006f02 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f00:	d107      	bne.n	8006f12 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f10:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f1a:	d12a      	bne.n	8006f72 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f24:	d012      	beq.n	8006f4c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2180      	movs	r1, #128	; 0x80
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f7ff ff49 	bl	8006dc8 <SPI_WaitFlagStateUntilTimeout>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d02d      	beq.n	8006f98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f40:	f043 0220 	orr.w	r2, r3, #32
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e026      	b.n	8006f9a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	2200      	movs	r2, #0
 8006f54:	2101      	movs	r1, #1
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f7ff ff36 	bl	8006dc8 <SPI_WaitFlagStateUntilTimeout>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d01a      	beq.n	8006f98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f66:	f043 0220 	orr.w	r2, r3, #32
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e013      	b.n	8006f9a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f7ff ff23 	bl	8006dc8 <SPI_WaitFlagStateUntilTimeout>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d007      	beq.n	8006f98 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8c:	f043 0220 	orr.w	r2, r3, #32
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e000      	b.n	8006f9a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3710      	adds	r7, #16
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
	...

08006fa4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b088      	sub	sp, #32
 8006fa8:	af02      	add	r7, sp, #8
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006fb0:	4b1b      	ldr	r3, [pc, #108]	; (8007020 <SPI_EndRxTxTransaction+0x7c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <SPI_EndRxTxTransaction+0x80>)
 8006fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fba:	0d5b      	lsrs	r3, r3, #21
 8006fbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006fc0:	fb02 f303 	mul.w	r3, r2, r3
 8006fc4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fce:	d112      	bne.n	8006ff6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	2180      	movs	r1, #128	; 0x80
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f7ff fef4 	bl	8006dc8 <SPI_WaitFlagStateUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d016      	beq.n	8007014 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fea:	f043 0220 	orr.w	r2, r3, #32
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	e00f      	b.n	8007016 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00a      	beq.n	8007012 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800700c:	2b80      	cmp	r3, #128	; 0x80
 800700e:	d0f2      	beq.n	8006ff6 <SPI_EndRxTxTransaction+0x52>
 8007010:	e000      	b.n	8007014 <SPI_EndRxTxTransaction+0x70>
        break;
 8007012:	bf00      	nop
  }

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20000014 	.word	0x20000014
 8007024:	165e9f81 	.word	0x165e9f81

08007028 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e041      	b.n	80070be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d106      	bne.n	8007054 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f839 	bl	80070c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2202      	movs	r2, #2
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3304      	adds	r3, #4
 8007064:	4619      	mov	r1, r3
 8007066:	4610      	mov	r0, r2
 8007068:	f000 faea 	bl	8007640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3708      	adds	r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b083      	sub	sp, #12
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
	...

080070dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d001      	beq.n	80070f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e04e      	b.n	8007192 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0201 	orr.w	r2, r2, #1
 800710a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a23      	ldr	r2, [pc, #140]	; (80071a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d022      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800711e:	d01d      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a1f      	ldr	r2, [pc, #124]	; (80071a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d018      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a1e      	ldr	r2, [pc, #120]	; (80071a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d013      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a1c      	ldr	r2, [pc, #112]	; (80071ac <HAL_TIM_Base_Start_IT+0xd0>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d00e      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a1b      	ldr	r2, [pc, #108]	; (80071b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d009      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a19      	ldr	r2, [pc, #100]	; (80071b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d004      	beq.n	800715c <HAL_TIM_Base_Start_IT+0x80>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a18      	ldr	r2, [pc, #96]	; (80071b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d111      	bne.n	8007180 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 0307 	and.w	r3, r3, #7
 8007166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2b06      	cmp	r3, #6
 800716c:	d010      	beq.n	8007190 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800717e:	e007      	b.n	8007190 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f042 0201 	orr.w	r2, r2, #1
 800718e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40010000 	.word	0x40010000
 80071a4:	40000400 	.word	0x40000400
 80071a8:	40000800 	.word	0x40000800
 80071ac:	40000c00 	.word	0x40000c00
 80071b0:	40010400 	.word	0x40010400
 80071b4:	40014000 	.word	0x40014000
 80071b8:	40001800 	.word	0x40001800

080071bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e041      	b.n	8007252 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d106      	bne.n	80071e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fb fe6c 	bl	8002ec0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	3304      	adds	r3, #4
 80071f8:	4619      	mov	r1, r3
 80071fa:	4610      	mov	r0, r2
 80071fc:	f000 fa20 	bl	8007640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b082      	sub	sp, #8
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	f003 0302 	and.w	r3, r3, #2
 800726c:	2b02      	cmp	r3, #2
 800726e:	d122      	bne.n	80072b6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f003 0302 	and.w	r3, r3, #2
 800727a:	2b02      	cmp	r3, #2
 800727c:	d11b      	bne.n	80072b6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f06f 0202 	mvn.w	r2, #2
 8007286:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	f003 0303 	and.w	r3, r3, #3
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 f9b1 	bl	8007604 <HAL_TIM_IC_CaptureCallback>
 80072a2:	e005      	b.n	80072b0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f9a3 	bl	80075f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f9b4 	bl	8007618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	f003 0304 	and.w	r3, r3, #4
 80072c0:	2b04      	cmp	r3, #4
 80072c2:	d122      	bne.n	800730a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f003 0304 	and.w	r3, r3, #4
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	d11b      	bne.n	800730a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f06f 0204 	mvn.w	r2, #4
 80072da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2202      	movs	r2, #2
 80072e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 f987 	bl	8007604 <HAL_TIM_IC_CaptureCallback>
 80072f6:	e005      	b.n	8007304 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f979 	bl	80075f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f98a 	bl	8007618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f003 0308 	and.w	r3, r3, #8
 8007314:	2b08      	cmp	r3, #8
 8007316:	d122      	bne.n	800735e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f003 0308 	and.w	r3, r3, #8
 8007322:	2b08      	cmp	r3, #8
 8007324:	d11b      	bne.n	800735e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f06f 0208 	mvn.w	r2, #8
 800732e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2204      	movs	r2, #4
 8007334:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69db      	ldr	r3, [r3, #28]
 800733c:	f003 0303 	and.w	r3, r3, #3
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f95d 	bl	8007604 <HAL_TIM_IC_CaptureCallback>
 800734a:	e005      	b.n	8007358 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f94f 	bl	80075f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f960 	bl	8007618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	f003 0310 	and.w	r3, r3, #16
 8007368:	2b10      	cmp	r3, #16
 800736a:	d122      	bne.n	80073b2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f003 0310 	and.w	r3, r3, #16
 8007376:	2b10      	cmp	r3, #16
 8007378:	d11b      	bne.n	80073b2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f06f 0210 	mvn.w	r2, #16
 8007382:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2208      	movs	r2, #8
 8007388:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f933 	bl	8007604 <HAL_TIM_IC_CaptureCallback>
 800739e:	e005      	b.n	80073ac <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f925 	bl	80075f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f936 	bl	8007618 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d10e      	bne.n	80073de <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	f003 0301 	and.w	r3, r3, #1
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d107      	bne.n	80073de <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f06f 0201 	mvn.w	r2, #1
 80073d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7fa ff61 	bl	80022a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e8:	2b80      	cmp	r3, #128	; 0x80
 80073ea:	d10e      	bne.n	800740a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f6:	2b80      	cmp	r3, #128	; 0x80
 80073f8:	d107      	bne.n	800740a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 fbf1 	bl	8007bec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007414:	2b40      	cmp	r3, #64	; 0x40
 8007416:	d10e      	bne.n	8007436 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007422:	2b40      	cmp	r3, #64	; 0x40
 8007424:	d107      	bne.n	8007436 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800742e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f8fb 	bl	800762c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	f003 0320 	and.w	r3, r3, #32
 8007440:	2b20      	cmp	r3, #32
 8007442:	d10e      	bne.n	8007462 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f003 0320 	and.w	r3, r3, #32
 800744e:	2b20      	cmp	r3, #32
 8007450:	d107      	bne.n	8007462 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f06f 0220 	mvn.w	r2, #32
 800745a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fbbb 	bl	8007bd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007462:	bf00      	nop
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
	...

0800746c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007478:	2300      	movs	r3, #0
 800747a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007482:	2b01      	cmp	r3, #1
 8007484:	d101      	bne.n	800748a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007486:	2302      	movs	r3, #2
 8007488:	e0ae      	b.n	80075e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2b0c      	cmp	r3, #12
 8007496:	f200 809f 	bhi.w	80075d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800749a:	a201      	add	r2, pc, #4	; (adr r2, 80074a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a0:	080074d5 	.word	0x080074d5
 80074a4:	080075d9 	.word	0x080075d9
 80074a8:	080075d9 	.word	0x080075d9
 80074ac:	080075d9 	.word	0x080075d9
 80074b0:	08007515 	.word	0x08007515
 80074b4:	080075d9 	.word	0x080075d9
 80074b8:	080075d9 	.word	0x080075d9
 80074bc:	080075d9 	.word	0x080075d9
 80074c0:	08007557 	.word	0x08007557
 80074c4:	080075d9 	.word	0x080075d9
 80074c8:	080075d9 	.word	0x080075d9
 80074cc:	080075d9 	.word	0x080075d9
 80074d0:	08007597 	.word	0x08007597
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68b9      	ldr	r1, [r7, #8]
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 f950 	bl	8007780 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699a      	ldr	r2, [r3, #24]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f042 0208 	orr.w	r2, r2, #8
 80074ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	699a      	ldr	r2, [r3, #24]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0204 	bic.w	r2, r2, #4
 80074fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6999      	ldr	r1, [r3, #24]
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	691a      	ldr	r2, [r3, #16]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	619a      	str	r2, [r3, #24]
      break;
 8007512:	e064      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	4618      	mov	r0, r3
 800751c:	f000 f9a0 	bl	8007860 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699a      	ldr	r2, [r3, #24]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800752e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	699a      	ldr	r2, [r3, #24]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800753e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6999      	ldr	r1, [r3, #24]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	021a      	lsls	r2, r3, #8
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	430a      	orrs	r2, r1
 8007552:	619a      	str	r2, [r3, #24]
      break;
 8007554:	e043      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	4618      	mov	r0, r3
 800755e:	f000 f9f5 	bl	800794c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69da      	ldr	r2, [r3, #28]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f042 0208 	orr.w	r2, r2, #8
 8007570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69da      	ldr	r2, [r3, #28]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0204 	bic.w	r2, r2, #4
 8007580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	69d9      	ldr	r1, [r3, #28]
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	691a      	ldr	r2, [r3, #16]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	430a      	orrs	r2, r1
 8007592:	61da      	str	r2, [r3, #28]
      break;
 8007594:	e023      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	68b9      	ldr	r1, [r7, #8]
 800759c:	4618      	mov	r0, r3
 800759e:	f000 fa49 	bl	8007a34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	69da      	ldr	r2, [r3, #28]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	69da      	ldr	r2, [r3, #28]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69d9      	ldr	r1, [r3, #28]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	021a      	lsls	r2, r3, #8
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	61da      	str	r2, [r3, #28]
      break;
 80075d6:	e002      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	75fb      	strb	r3, [r7, #23]
      break;
 80075dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3718      	adds	r7, #24
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007640:	b480      	push	{r7}
 8007642:	b085      	sub	sp, #20
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a40      	ldr	r2, [pc, #256]	; (8007754 <TIM_Base_SetConfig+0x114>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d013      	beq.n	8007680 <TIM_Base_SetConfig+0x40>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800765e:	d00f      	beq.n	8007680 <TIM_Base_SetConfig+0x40>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a3d      	ldr	r2, [pc, #244]	; (8007758 <TIM_Base_SetConfig+0x118>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d00b      	beq.n	8007680 <TIM_Base_SetConfig+0x40>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a3c      	ldr	r2, [pc, #240]	; (800775c <TIM_Base_SetConfig+0x11c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d007      	beq.n	8007680 <TIM_Base_SetConfig+0x40>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a3b      	ldr	r2, [pc, #236]	; (8007760 <TIM_Base_SetConfig+0x120>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d003      	beq.n	8007680 <TIM_Base_SetConfig+0x40>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a3a      	ldr	r2, [pc, #232]	; (8007764 <TIM_Base_SetConfig+0x124>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d108      	bne.n	8007692 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	4313      	orrs	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a2f      	ldr	r2, [pc, #188]	; (8007754 <TIM_Base_SetConfig+0x114>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d02b      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076a0:	d027      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a2c      	ldr	r2, [pc, #176]	; (8007758 <TIM_Base_SetConfig+0x118>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d023      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a2b      	ldr	r2, [pc, #172]	; (800775c <TIM_Base_SetConfig+0x11c>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d01f      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a2a      	ldr	r2, [pc, #168]	; (8007760 <TIM_Base_SetConfig+0x120>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d01b      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a29      	ldr	r2, [pc, #164]	; (8007764 <TIM_Base_SetConfig+0x124>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d017      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a28      	ldr	r2, [pc, #160]	; (8007768 <TIM_Base_SetConfig+0x128>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d013      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a27      	ldr	r2, [pc, #156]	; (800776c <TIM_Base_SetConfig+0x12c>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d00f      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a26      	ldr	r2, [pc, #152]	; (8007770 <TIM_Base_SetConfig+0x130>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d00b      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a25      	ldr	r2, [pc, #148]	; (8007774 <TIM_Base_SetConfig+0x134>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d007      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a24      	ldr	r2, [pc, #144]	; (8007778 <TIM_Base_SetConfig+0x138>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d003      	beq.n	80076f2 <TIM_Base_SetConfig+0xb2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a23      	ldr	r2, [pc, #140]	; (800777c <TIM_Base_SetConfig+0x13c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d108      	bne.n	8007704 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	689a      	ldr	r2, [r3, #8]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a0a      	ldr	r2, [pc, #40]	; (8007754 <TIM_Base_SetConfig+0x114>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d003      	beq.n	8007738 <TIM_Base_SetConfig+0xf8>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a0c      	ldr	r2, [pc, #48]	; (8007764 <TIM_Base_SetConfig+0x124>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d103      	bne.n	8007740 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	691a      	ldr	r2, [r3, #16]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	615a      	str	r2, [r3, #20]
}
 8007746:	bf00      	nop
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	40010000 	.word	0x40010000
 8007758:	40000400 	.word	0x40000400
 800775c:	40000800 	.word	0x40000800
 8007760:	40000c00 	.word	0x40000c00
 8007764:	40010400 	.word	0x40010400
 8007768:	40014000 	.word	0x40014000
 800776c:	40014400 	.word	0x40014400
 8007770:	40014800 	.word	0x40014800
 8007774:	40001800 	.word	0x40001800
 8007778:	40001c00 	.word	0x40001c00
 800777c:	40002000 	.word	0x40002000

08007780 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007780:	b480      	push	{r7}
 8007782:	b087      	sub	sp, #28
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	f023 0201 	bic.w	r2, r3, #1
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a1b      	ldr	r3, [r3, #32]
 800779a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f023 0303 	bic.w	r3, r3, #3
 80077b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	4313      	orrs	r3, r2
 80077c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	f023 0302 	bic.w	r3, r3, #2
 80077c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	697a      	ldr	r2, [r7, #20]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a20      	ldr	r2, [pc, #128]	; (8007858 <TIM_OC1_SetConfig+0xd8>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d003      	beq.n	80077e4 <TIM_OC1_SetConfig+0x64>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a1f      	ldr	r2, [pc, #124]	; (800785c <TIM_OC1_SetConfig+0xdc>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d10c      	bne.n	80077fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	f023 0308 	bic.w	r3, r3, #8
 80077ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f023 0304 	bic.w	r3, r3, #4
 80077fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a15      	ldr	r2, [pc, #84]	; (8007858 <TIM_OC1_SetConfig+0xd8>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_OC1_SetConfig+0x8e>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a14      	ldr	r2, [pc, #80]	; (800785c <TIM_OC1_SetConfig+0xdc>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d111      	bne.n	8007832 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800781c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	4313      	orrs	r3, r2
 8007826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	4313      	orrs	r3, r2
 8007830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685a      	ldr	r2, [r3, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	621a      	str	r2, [r3, #32]
}
 800784c:	bf00      	nop
 800784e:	371c      	adds	r7, #28
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	40010000 	.word	0x40010000
 800785c:	40010400 	.word	0x40010400

08007860 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007860:	b480      	push	{r7}
 8007862:	b087      	sub	sp, #28
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	f023 0210 	bic.w	r2, r3, #16
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a1b      	ldr	r3, [r3, #32]
 800787a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800788e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	021b      	lsls	r3, r3, #8
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f023 0320 	bic.w	r3, r3, #32
 80078aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	011b      	lsls	r3, r3, #4
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a22      	ldr	r2, [pc, #136]	; (8007944 <TIM_OC2_SetConfig+0xe4>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d003      	beq.n	80078c8 <TIM_OC2_SetConfig+0x68>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a21      	ldr	r2, [pc, #132]	; (8007948 <TIM_OC2_SetConfig+0xe8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d10d      	bne.n	80078e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	011b      	lsls	r3, r3, #4
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	4313      	orrs	r3, r2
 80078da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a17      	ldr	r2, [pc, #92]	; (8007944 <TIM_OC2_SetConfig+0xe4>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d003      	beq.n	80078f4 <TIM_OC2_SetConfig+0x94>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a16      	ldr	r2, [pc, #88]	; (8007948 <TIM_OC2_SetConfig+0xe8>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d113      	bne.n	800791c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007902:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	695b      	ldr	r3, [r3, #20]
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	693a      	ldr	r2, [r7, #16]
 800790c:	4313      	orrs	r3, r2
 800790e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	621a      	str	r2, [r3, #32]
}
 8007936:	bf00      	nop
 8007938:	371c      	adds	r7, #28
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	40010000 	.word	0x40010000
 8007948:	40010400 	.word	0x40010400

0800794c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800797a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0303 	bic.w	r3, r3, #3
 8007982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007994:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	021b      	lsls	r3, r3, #8
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a21      	ldr	r2, [pc, #132]	; (8007a2c <TIM_OC3_SetConfig+0xe0>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d003      	beq.n	80079b2 <TIM_OC3_SetConfig+0x66>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a20      	ldr	r2, [pc, #128]	; (8007a30 <TIM_OC3_SetConfig+0xe4>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d10d      	bne.n	80079ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	021b      	lsls	r3, r3, #8
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a16      	ldr	r2, [pc, #88]	; (8007a2c <TIM_OC3_SetConfig+0xe0>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d003      	beq.n	80079de <TIM_OC3_SetConfig+0x92>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a15      	ldr	r2, [pc, #84]	; (8007a30 <TIM_OC3_SetConfig+0xe4>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d113      	bne.n	8007a06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	011b      	lsls	r3, r3, #4
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	699b      	ldr	r3, [r3, #24]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	621a      	str	r2, [r3, #32]
}
 8007a20:	bf00      	nop
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	40010000 	.word	0x40010000
 8007a30:	40010400 	.word	0x40010400

08007a34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	031b      	lsls	r3, r3, #12
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a12      	ldr	r2, [pc, #72]	; (8007ad8 <TIM_OC4_SetConfig+0xa4>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d003      	beq.n	8007a9c <TIM_OC4_SetConfig+0x68>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a11      	ldr	r2, [pc, #68]	; (8007adc <TIM_OC4_SetConfig+0xa8>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d109      	bne.n	8007ab0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	019b      	lsls	r3, r3, #6
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	621a      	str	r2, [r3, #32]
}
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	40010000 	.word	0x40010000
 8007adc:	40010400 	.word	0x40010400

08007ae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007af4:	2302      	movs	r3, #2
 8007af6:	e05a      	b.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2202      	movs	r2, #2
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a21      	ldr	r2, [pc, #132]	; (8007bbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d022      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b44:	d01d      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a1d      	ldr	r2, [pc, #116]	; (8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d018      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a1b      	ldr	r2, [pc, #108]	; (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d013      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a1a      	ldr	r2, [pc, #104]	; (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d00e      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a18      	ldr	r2, [pc, #96]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d009      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a17      	ldr	r2, [pc, #92]	; (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d004      	beq.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a15      	ldr	r2, [pc, #84]	; (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d10c      	bne.n	8007b9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3714      	adds	r7, #20
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	40010000 	.word	0x40010000
 8007bc0:	40000400 	.word	0x40000400
 8007bc4:	40000800 	.word	0x40000800
 8007bc8:	40000c00 	.word	0x40000c00
 8007bcc:	40010400 	.word	0x40010400
 8007bd0:	40014000 	.word	0x40014000
 8007bd4:	40001800 	.word	0x40001800

08007bd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007be0:	bf00      	nop
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d101      	bne.n	8007c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e03f      	b.n	8007c92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d106      	bne.n	8007c2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7fb f9a2 	bl	8002f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2224      	movs	r2, #36	; 0x24
 8007c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68da      	ldr	r2, [r3, #12]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 f929 	bl	8007e9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	691a      	ldr	r2, [r3, #16]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	695a      	ldr	r2, [r3, #20]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68da      	ldr	r2, [r3, #12]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2220      	movs	r2, #32
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c9a:	b580      	push	{r7, lr}
 8007c9c:	b08a      	sub	sp, #40	; 0x28
 8007c9e:	af02      	add	r7, sp, #8
 8007ca0:	60f8      	str	r0, [r7, #12]
 8007ca2:	60b9      	str	r1, [r7, #8]
 8007ca4:	603b      	str	r3, [r7, #0]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007caa:	2300      	movs	r3, #0
 8007cac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	2b20      	cmp	r3, #32
 8007cb8:	d17c      	bne.n	8007db4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d002      	beq.n	8007cc6 <HAL_UART_Transmit+0x2c>
 8007cc0:	88fb      	ldrh	r3, [r7, #6]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e075      	b.n	8007db6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d101      	bne.n	8007cd8 <HAL_UART_Transmit+0x3e>
 8007cd4:	2302      	movs	r3, #2
 8007cd6:	e06e      	b.n	8007db6 <HAL_UART_Transmit+0x11c>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2221      	movs	r2, #33	; 0x21
 8007cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007cee:	f7fb fb8f 	bl	8003410 <HAL_GetTick>
 8007cf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	88fa      	ldrh	r2, [r7, #6]
 8007cf8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	88fa      	ldrh	r2, [r7, #6]
 8007cfe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d08:	d108      	bne.n	8007d1c <HAL_UART_Transmit+0x82>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d104      	bne.n	8007d1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	e003      	b.n	8007d24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d20:	2300      	movs	r3, #0
 8007d22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007d2c:	e02a      	b.n	8007d84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	9300      	str	r3, [sp, #0]
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2200      	movs	r2, #0
 8007d36:	2180      	movs	r1, #128	; 0x80
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f000 f840 	bl	8007dbe <UART_WaitOnFlagUntilTimeout>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d001      	beq.n	8007d48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e036      	b.n	8007db6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10b      	bne.n	8007d66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	3302      	adds	r3, #2
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	e007      	b.n	8007d76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	781a      	ldrb	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	3301      	adds	r3, #1
 8007d74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1cf      	bne.n	8007d2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2200      	movs	r2, #0
 8007d96:	2140      	movs	r1, #64	; 0x40
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f000 f810 	bl	8007dbe <UART_WaitOnFlagUntilTimeout>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	e006      	b.n	8007db6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2220      	movs	r2, #32
 8007dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	e000      	b.n	8007db6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007db4:	2302      	movs	r3, #2
  }
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3720      	adds	r7, #32
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}

08007dbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b090      	sub	sp, #64	; 0x40
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	60f8      	str	r0, [r7, #12]
 8007dc6:	60b9      	str	r1, [r7, #8]
 8007dc8:	603b      	str	r3, [r7, #0]
 8007dca:	4613      	mov	r3, r2
 8007dcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dce:	e050      	b.n	8007e72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd6:	d04c      	beq.n	8007e72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007dd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d007      	beq.n	8007dee <UART_WaitOnFlagUntilTimeout+0x30>
 8007dde:	f7fb fb17 	bl	8003410 <HAL_GetTick>
 8007de2:	4602      	mov	r2, r0
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d241      	bcs.n	8007e72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	330c      	adds	r3, #12
 8007df4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df8:	e853 3f00 	ldrex	r3, [r3]
 8007dfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	330c      	adds	r3, #12
 8007e0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e0e:	637a      	str	r2, [r7, #52]	; 0x34
 8007e10:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e16:	e841 2300 	strex	r3, r2, [r1]
 8007e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1e5      	bne.n	8007dee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	3314      	adds	r3, #20
 8007e28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	e853 3f00 	ldrex	r3, [r3]
 8007e30:	613b      	str	r3, [r7, #16]
   return(result);
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	f023 0301 	bic.w	r3, r3, #1
 8007e38:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	3314      	adds	r3, #20
 8007e40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e42:	623a      	str	r2, [r7, #32]
 8007e44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e46:	69f9      	ldr	r1, [r7, #28]
 8007e48:	6a3a      	ldr	r2, [r7, #32]
 8007e4a:	e841 2300 	strex	r3, r2, [r1]
 8007e4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1e5      	bne.n	8007e22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2220      	movs	r2, #32
 8007e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2220      	movs	r2, #32
 8007e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e00f      	b.n	8007e92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	bf0c      	ite	eq
 8007e82:	2301      	moveq	r3, #1
 8007e84:	2300      	movne	r3, #0
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	461a      	mov	r2, r3
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d09f      	beq.n	8007dd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3740      	adds	r7, #64	; 0x40
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
	...

08007e9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ea0:	b0c0      	sub	sp, #256	; 0x100
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	691b      	ldr	r3, [r3, #16]
 8007eb0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb8:	68d9      	ldr	r1, [r3, #12]
 8007eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	ea40 0301 	orr.w	r3, r0, r1
 8007ec4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eca:	689a      	ldr	r2, [r3, #8]
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	431a      	orrs	r2, r3
 8007ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	431a      	orrs	r2, r3
 8007edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ee0:	69db      	ldr	r3, [r3, #28]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ef4:	f021 010c 	bic.w	r1, r1, #12
 8007ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f02:	430b      	orrs	r3, r1
 8007f04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	695b      	ldr	r3, [r3, #20]
 8007f0e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f16:	6999      	ldr	r1, [r3, #24]
 8007f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	ea40 0301 	orr.w	r3, r0, r1
 8007f22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	4b8f      	ldr	r3, [pc, #572]	; (8008168 <UART_SetConfig+0x2cc>)
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d005      	beq.n	8007f3c <UART_SetConfig+0xa0>
 8007f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	4b8d      	ldr	r3, [pc, #564]	; (800816c <UART_SetConfig+0x2d0>)
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d104      	bne.n	8007f46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f3c:	f7fe f91e 	bl	800617c <HAL_RCC_GetPCLK2Freq>
 8007f40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007f44:	e003      	b.n	8007f4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f46:	f7fe f905 	bl	8006154 <HAL_RCC_GetPCLK1Freq>
 8007f4a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f58:	f040 810c 	bne.w	8008174 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f60:	2200      	movs	r2, #0
 8007f62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007f6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007f6e:	4622      	mov	r2, r4
 8007f70:	462b      	mov	r3, r5
 8007f72:	1891      	adds	r1, r2, r2
 8007f74:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f76:	415b      	adcs	r3, r3
 8007f78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f7e:	4621      	mov	r1, r4
 8007f80:	eb12 0801 	adds.w	r8, r2, r1
 8007f84:	4629      	mov	r1, r5
 8007f86:	eb43 0901 	adc.w	r9, r3, r1
 8007f8a:	f04f 0200 	mov.w	r2, #0
 8007f8e:	f04f 0300 	mov.w	r3, #0
 8007f92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f9e:	4690      	mov	r8, r2
 8007fa0:	4699      	mov	r9, r3
 8007fa2:	4623      	mov	r3, r4
 8007fa4:	eb18 0303 	adds.w	r3, r8, r3
 8007fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007fac:	462b      	mov	r3, r5
 8007fae:	eb49 0303 	adc.w	r3, r9, r3
 8007fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007fc2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007fc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007fca:	460b      	mov	r3, r1
 8007fcc:	18db      	adds	r3, r3, r3
 8007fce:	653b      	str	r3, [r7, #80]	; 0x50
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	eb42 0303 	adc.w	r3, r2, r3
 8007fd6:	657b      	str	r3, [r7, #84]	; 0x54
 8007fd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007fdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007fe0:	f7f8 fe52 	bl	8000c88 <__aeabi_uldivmod>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4b61      	ldr	r3, [pc, #388]	; (8008170 <UART_SetConfig+0x2d4>)
 8007fea:	fba3 2302 	umull	r2, r3, r3, r2
 8007fee:	095b      	lsrs	r3, r3, #5
 8007ff0:	011c      	lsls	r4, r3, #4
 8007ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ffc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008000:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008004:	4642      	mov	r2, r8
 8008006:	464b      	mov	r3, r9
 8008008:	1891      	adds	r1, r2, r2
 800800a:	64b9      	str	r1, [r7, #72]	; 0x48
 800800c:	415b      	adcs	r3, r3
 800800e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008010:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008014:	4641      	mov	r1, r8
 8008016:	eb12 0a01 	adds.w	sl, r2, r1
 800801a:	4649      	mov	r1, r9
 800801c:	eb43 0b01 	adc.w	fp, r3, r1
 8008020:	f04f 0200 	mov.w	r2, #0
 8008024:	f04f 0300 	mov.w	r3, #0
 8008028:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800802c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008030:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008034:	4692      	mov	sl, r2
 8008036:	469b      	mov	fp, r3
 8008038:	4643      	mov	r3, r8
 800803a:	eb1a 0303 	adds.w	r3, sl, r3
 800803e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008042:	464b      	mov	r3, r9
 8008044:	eb4b 0303 	adc.w	r3, fp, r3
 8008048:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800804c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008058:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800805c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008060:	460b      	mov	r3, r1
 8008062:	18db      	adds	r3, r3, r3
 8008064:	643b      	str	r3, [r7, #64]	; 0x40
 8008066:	4613      	mov	r3, r2
 8008068:	eb42 0303 	adc.w	r3, r2, r3
 800806c:	647b      	str	r3, [r7, #68]	; 0x44
 800806e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008072:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008076:	f7f8 fe07 	bl	8000c88 <__aeabi_uldivmod>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	4611      	mov	r1, r2
 8008080:	4b3b      	ldr	r3, [pc, #236]	; (8008170 <UART_SetConfig+0x2d4>)
 8008082:	fba3 2301 	umull	r2, r3, r3, r1
 8008086:	095b      	lsrs	r3, r3, #5
 8008088:	2264      	movs	r2, #100	; 0x64
 800808a:	fb02 f303 	mul.w	r3, r2, r3
 800808e:	1acb      	subs	r3, r1, r3
 8008090:	00db      	lsls	r3, r3, #3
 8008092:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008096:	4b36      	ldr	r3, [pc, #216]	; (8008170 <UART_SetConfig+0x2d4>)
 8008098:	fba3 2302 	umull	r2, r3, r3, r2
 800809c:	095b      	lsrs	r3, r3, #5
 800809e:	005b      	lsls	r3, r3, #1
 80080a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80080a4:	441c      	add	r4, r3
 80080a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80080b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80080b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80080b8:	4642      	mov	r2, r8
 80080ba:	464b      	mov	r3, r9
 80080bc:	1891      	adds	r1, r2, r2
 80080be:	63b9      	str	r1, [r7, #56]	; 0x38
 80080c0:	415b      	adcs	r3, r3
 80080c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080c8:	4641      	mov	r1, r8
 80080ca:	1851      	adds	r1, r2, r1
 80080cc:	6339      	str	r1, [r7, #48]	; 0x30
 80080ce:	4649      	mov	r1, r9
 80080d0:	414b      	adcs	r3, r1
 80080d2:	637b      	str	r3, [r7, #52]	; 0x34
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	f04f 0300 	mov.w	r3, #0
 80080dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80080e0:	4659      	mov	r1, fp
 80080e2:	00cb      	lsls	r3, r1, #3
 80080e4:	4651      	mov	r1, sl
 80080e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080ea:	4651      	mov	r1, sl
 80080ec:	00ca      	lsls	r2, r1, #3
 80080ee:	4610      	mov	r0, r2
 80080f0:	4619      	mov	r1, r3
 80080f2:	4603      	mov	r3, r0
 80080f4:	4642      	mov	r2, r8
 80080f6:	189b      	adds	r3, r3, r2
 80080f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080fc:	464b      	mov	r3, r9
 80080fe:	460a      	mov	r2, r1
 8008100:	eb42 0303 	adc.w	r3, r2, r3
 8008104:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008114:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008118:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800811c:	460b      	mov	r3, r1
 800811e:	18db      	adds	r3, r3, r3
 8008120:	62bb      	str	r3, [r7, #40]	; 0x28
 8008122:	4613      	mov	r3, r2
 8008124:	eb42 0303 	adc.w	r3, r2, r3
 8008128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800812a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800812e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008132:	f7f8 fda9 	bl	8000c88 <__aeabi_uldivmod>
 8008136:	4602      	mov	r2, r0
 8008138:	460b      	mov	r3, r1
 800813a:	4b0d      	ldr	r3, [pc, #52]	; (8008170 <UART_SetConfig+0x2d4>)
 800813c:	fba3 1302 	umull	r1, r3, r3, r2
 8008140:	095b      	lsrs	r3, r3, #5
 8008142:	2164      	movs	r1, #100	; 0x64
 8008144:	fb01 f303 	mul.w	r3, r1, r3
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	3332      	adds	r3, #50	; 0x32
 800814e:	4a08      	ldr	r2, [pc, #32]	; (8008170 <UART_SetConfig+0x2d4>)
 8008150:	fba2 2303 	umull	r2, r3, r2, r3
 8008154:	095b      	lsrs	r3, r3, #5
 8008156:	f003 0207 	and.w	r2, r3, #7
 800815a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4422      	add	r2, r4
 8008162:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008164:	e105      	b.n	8008372 <UART_SetConfig+0x4d6>
 8008166:	bf00      	nop
 8008168:	40011000 	.word	0x40011000
 800816c:	40011400 	.word	0x40011400
 8008170:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008174:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008178:	2200      	movs	r2, #0
 800817a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800817e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008182:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008186:	4642      	mov	r2, r8
 8008188:	464b      	mov	r3, r9
 800818a:	1891      	adds	r1, r2, r2
 800818c:	6239      	str	r1, [r7, #32]
 800818e:	415b      	adcs	r3, r3
 8008190:	627b      	str	r3, [r7, #36]	; 0x24
 8008192:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008196:	4641      	mov	r1, r8
 8008198:	1854      	adds	r4, r2, r1
 800819a:	4649      	mov	r1, r9
 800819c:	eb43 0501 	adc.w	r5, r3, r1
 80081a0:	f04f 0200 	mov.w	r2, #0
 80081a4:	f04f 0300 	mov.w	r3, #0
 80081a8:	00eb      	lsls	r3, r5, #3
 80081aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081ae:	00e2      	lsls	r2, r4, #3
 80081b0:	4614      	mov	r4, r2
 80081b2:	461d      	mov	r5, r3
 80081b4:	4643      	mov	r3, r8
 80081b6:	18e3      	adds	r3, r4, r3
 80081b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80081bc:	464b      	mov	r3, r9
 80081be:	eb45 0303 	adc.w	r3, r5, r3
 80081c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80081c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80081d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80081d6:	f04f 0200 	mov.w	r2, #0
 80081da:	f04f 0300 	mov.w	r3, #0
 80081de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80081e2:	4629      	mov	r1, r5
 80081e4:	008b      	lsls	r3, r1, #2
 80081e6:	4621      	mov	r1, r4
 80081e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081ec:	4621      	mov	r1, r4
 80081ee:	008a      	lsls	r2, r1, #2
 80081f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80081f4:	f7f8 fd48 	bl	8000c88 <__aeabi_uldivmod>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4b60      	ldr	r3, [pc, #384]	; (8008380 <UART_SetConfig+0x4e4>)
 80081fe:	fba3 2302 	umull	r2, r3, r3, r2
 8008202:	095b      	lsrs	r3, r3, #5
 8008204:	011c      	lsls	r4, r3, #4
 8008206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800820a:	2200      	movs	r2, #0
 800820c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008210:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008214:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008218:	4642      	mov	r2, r8
 800821a:	464b      	mov	r3, r9
 800821c:	1891      	adds	r1, r2, r2
 800821e:	61b9      	str	r1, [r7, #24]
 8008220:	415b      	adcs	r3, r3
 8008222:	61fb      	str	r3, [r7, #28]
 8008224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008228:	4641      	mov	r1, r8
 800822a:	1851      	adds	r1, r2, r1
 800822c:	6139      	str	r1, [r7, #16]
 800822e:	4649      	mov	r1, r9
 8008230:	414b      	adcs	r3, r1
 8008232:	617b      	str	r3, [r7, #20]
 8008234:	f04f 0200 	mov.w	r2, #0
 8008238:	f04f 0300 	mov.w	r3, #0
 800823c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008240:	4659      	mov	r1, fp
 8008242:	00cb      	lsls	r3, r1, #3
 8008244:	4651      	mov	r1, sl
 8008246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800824a:	4651      	mov	r1, sl
 800824c:	00ca      	lsls	r2, r1, #3
 800824e:	4610      	mov	r0, r2
 8008250:	4619      	mov	r1, r3
 8008252:	4603      	mov	r3, r0
 8008254:	4642      	mov	r2, r8
 8008256:	189b      	adds	r3, r3, r2
 8008258:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800825c:	464b      	mov	r3, r9
 800825e:	460a      	mov	r2, r1
 8008260:	eb42 0303 	adc.w	r3, r2, r3
 8008264:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	67bb      	str	r3, [r7, #120]	; 0x78
 8008272:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008274:	f04f 0200 	mov.w	r2, #0
 8008278:	f04f 0300 	mov.w	r3, #0
 800827c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008280:	4649      	mov	r1, r9
 8008282:	008b      	lsls	r3, r1, #2
 8008284:	4641      	mov	r1, r8
 8008286:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800828a:	4641      	mov	r1, r8
 800828c:	008a      	lsls	r2, r1, #2
 800828e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008292:	f7f8 fcf9 	bl	8000c88 <__aeabi_uldivmod>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	4b39      	ldr	r3, [pc, #228]	; (8008380 <UART_SetConfig+0x4e4>)
 800829c:	fba3 1302 	umull	r1, r3, r3, r2
 80082a0:	095b      	lsrs	r3, r3, #5
 80082a2:	2164      	movs	r1, #100	; 0x64
 80082a4:	fb01 f303 	mul.w	r3, r1, r3
 80082a8:	1ad3      	subs	r3, r2, r3
 80082aa:	011b      	lsls	r3, r3, #4
 80082ac:	3332      	adds	r3, #50	; 0x32
 80082ae:	4a34      	ldr	r2, [pc, #208]	; (8008380 <UART_SetConfig+0x4e4>)
 80082b0:	fba2 2303 	umull	r2, r3, r2, r3
 80082b4:	095b      	lsrs	r3, r3, #5
 80082b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80082ba:	441c      	add	r4, r3
 80082bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082c0:	2200      	movs	r2, #0
 80082c2:	673b      	str	r3, [r7, #112]	; 0x70
 80082c4:	677a      	str	r2, [r7, #116]	; 0x74
 80082c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80082ca:	4642      	mov	r2, r8
 80082cc:	464b      	mov	r3, r9
 80082ce:	1891      	adds	r1, r2, r2
 80082d0:	60b9      	str	r1, [r7, #8]
 80082d2:	415b      	adcs	r3, r3
 80082d4:	60fb      	str	r3, [r7, #12]
 80082d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082da:	4641      	mov	r1, r8
 80082dc:	1851      	adds	r1, r2, r1
 80082de:	6039      	str	r1, [r7, #0]
 80082e0:	4649      	mov	r1, r9
 80082e2:	414b      	adcs	r3, r1
 80082e4:	607b      	str	r3, [r7, #4]
 80082e6:	f04f 0200 	mov.w	r2, #0
 80082ea:	f04f 0300 	mov.w	r3, #0
 80082ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80082f2:	4659      	mov	r1, fp
 80082f4:	00cb      	lsls	r3, r1, #3
 80082f6:	4651      	mov	r1, sl
 80082f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082fc:	4651      	mov	r1, sl
 80082fe:	00ca      	lsls	r2, r1, #3
 8008300:	4610      	mov	r0, r2
 8008302:	4619      	mov	r1, r3
 8008304:	4603      	mov	r3, r0
 8008306:	4642      	mov	r2, r8
 8008308:	189b      	adds	r3, r3, r2
 800830a:	66bb      	str	r3, [r7, #104]	; 0x68
 800830c:	464b      	mov	r3, r9
 800830e:	460a      	mov	r2, r1
 8008310:	eb42 0303 	adc.w	r3, r2, r3
 8008314:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	663b      	str	r3, [r7, #96]	; 0x60
 8008320:	667a      	str	r2, [r7, #100]	; 0x64
 8008322:	f04f 0200 	mov.w	r2, #0
 8008326:	f04f 0300 	mov.w	r3, #0
 800832a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800832e:	4649      	mov	r1, r9
 8008330:	008b      	lsls	r3, r1, #2
 8008332:	4641      	mov	r1, r8
 8008334:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008338:	4641      	mov	r1, r8
 800833a:	008a      	lsls	r2, r1, #2
 800833c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008340:	f7f8 fca2 	bl	8000c88 <__aeabi_uldivmod>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	4b0d      	ldr	r3, [pc, #52]	; (8008380 <UART_SetConfig+0x4e4>)
 800834a:	fba3 1302 	umull	r1, r3, r3, r2
 800834e:	095b      	lsrs	r3, r3, #5
 8008350:	2164      	movs	r1, #100	; 0x64
 8008352:	fb01 f303 	mul.w	r3, r1, r3
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	011b      	lsls	r3, r3, #4
 800835a:	3332      	adds	r3, #50	; 0x32
 800835c:	4a08      	ldr	r2, [pc, #32]	; (8008380 <UART_SetConfig+0x4e4>)
 800835e:	fba2 2303 	umull	r2, r3, r2, r3
 8008362:	095b      	lsrs	r3, r3, #5
 8008364:	f003 020f 	and.w	r2, r3, #15
 8008368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4422      	add	r2, r4
 8008370:	609a      	str	r2, [r3, #8]
}
 8008372:	bf00      	nop
 8008374:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008378:	46bd      	mov	sp, r7
 800837a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800837e:	bf00      	nop
 8008380:	51eb851f 	.word	0x51eb851f

08008384 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08a      	sub	sp, #40	; 0x28
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800838c:	2300      	movs	r3, #0
 800838e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008390:	f001 fa52 	bl	8009838 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008394:	4b58      	ldr	r3, [pc, #352]	; (80084f8 <pvPortMalloc+0x174>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d101      	bne.n	80083a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800839c:	f000 f910 	bl	80085c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80083a0:	4b56      	ldr	r3, [pc, #344]	; (80084fc <pvPortMalloc+0x178>)
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4013      	ands	r3, r2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f040 808e 	bne.w	80084ca <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d01d      	beq.n	80083f0 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80083b4:	2208      	movs	r2, #8
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4413      	add	r3, r2
 80083ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f003 0307 	and.w	r3, r3, #7
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d014      	beq.n	80083f0 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f023 0307 	bic.w	r3, r3, #7
 80083cc:	3308      	adds	r3, #8
 80083ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00a      	beq.n	80083f0 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083de:	f383 8811 	msr	BASEPRI, r3
 80083e2:	f3bf 8f6f 	isb	sy
 80083e6:	f3bf 8f4f 	dsb	sy
 80083ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80083ec:	bf00      	nop
 80083ee:	e7fe      	b.n	80083ee <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d069      	beq.n	80084ca <pvPortMalloc+0x146>
 80083f6:	4b42      	ldr	r3, [pc, #264]	; (8008500 <pvPortMalloc+0x17c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d864      	bhi.n	80084ca <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008400:	4b40      	ldr	r3, [pc, #256]	; (8008504 <pvPortMalloc+0x180>)
 8008402:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008404:	4b3f      	ldr	r3, [pc, #252]	; (8008504 <pvPortMalloc+0x180>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800840a:	e004      	b.n	8008416 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800840c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840e:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	429a      	cmp	r2, r3
 800841e:	d903      	bls.n	8008428 <pvPortMalloc+0xa4>
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1f1      	bne.n	800840c <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008428:	4b33      	ldr	r3, [pc, #204]	; (80084f8 <pvPortMalloc+0x174>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800842e:	429a      	cmp	r2, r3
 8008430:	d04b      	beq.n	80084ca <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008432:	6a3b      	ldr	r3, [r7, #32]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2208      	movs	r2, #8
 8008438:	4413      	add	r3, r2
 800843a:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800843c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843e:	681a      	ldr	r2, [r3, #0]
 8008440:	6a3b      	ldr	r3, [r7, #32]
 8008442:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	1ad2      	subs	r2, r2, r3
 800844c:	2308      	movs	r3, #8
 800844e:	005b      	lsls	r3, r3, #1
 8008450:	429a      	cmp	r2, r3
 8008452:	d91f      	bls.n	8008494 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4413      	add	r3, r2
 800845a:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	f003 0307 	and.w	r3, r3, #7
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00a      	beq.n	800847c <pvPortMalloc+0xf8>
	__asm volatile
 8008466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846a:	f383 8811 	msr	BASEPRI, r3
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f3bf 8f4f 	dsb	sy
 8008476:	613b      	str	r3, [r7, #16]
}
 8008478:	bf00      	nop
 800847a:	e7fe      	b.n	800847a <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	1ad2      	subs	r2, r2, r3
 8008484:	69bb      	ldr	r3, [r7, #24]
 8008486:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800848e:	69b8      	ldr	r0, [r7, #24]
 8008490:	f000 f8f8 	bl	8008684 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008494:	4b1a      	ldr	r3, [pc, #104]	; (8008500 <pvPortMalloc+0x17c>)
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	4a18      	ldr	r2, [pc, #96]	; (8008500 <pvPortMalloc+0x17c>)
 80084a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80084a2:	4b17      	ldr	r3, [pc, #92]	; (8008500 <pvPortMalloc+0x17c>)
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	4b18      	ldr	r3, [pc, #96]	; (8008508 <pvPortMalloc+0x184>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d203      	bcs.n	80084b6 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80084ae:	4b14      	ldr	r3, [pc, #80]	; (8008500 <pvPortMalloc+0x17c>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a15      	ldr	r2, [pc, #84]	; (8008508 <pvPortMalloc+0x184>)
 80084b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	685a      	ldr	r2, [r3, #4]
 80084ba:	4b10      	ldr	r3, [pc, #64]	; (80084fc <pvPortMalloc+0x178>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	431a      	orrs	r2, r3
 80084c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80084c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c6:	2200      	movs	r2, #0
 80084c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80084ca:	f001 f9c3 	bl	8009854 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80084ce:	69fb      	ldr	r3, [r7, #28]
 80084d0:	f003 0307 	and.w	r3, r3, #7
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00a      	beq.n	80084ee <pvPortMalloc+0x16a>
	__asm volatile
 80084d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084dc:	f383 8811 	msr	BASEPRI, r3
 80084e0:	f3bf 8f6f 	isb	sy
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	60fb      	str	r3, [r7, #12]
}
 80084ea:	bf00      	nop
 80084ec:	e7fe      	b.n	80084ec <pvPortMalloc+0x168>
	return pvReturn;
 80084ee:	69fb      	ldr	r3, [r7, #28]
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3728      	adds	r7, #40	; 0x28
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	2001418c 	.word	0x2001418c
 80084fc:	20014198 	.word	0x20014198
 8008500:	20014190 	.word	0x20014190
 8008504:	20014184 	.word	0x20014184
 8008508:	20014194 	.word	0x20014194

0800850c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d048      	beq.n	80085b0 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800851e:	2308      	movs	r3, #8
 8008520:	425b      	negs	r3, r3
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	4413      	add	r3, r2
 8008526:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	4b21      	ldr	r3, [pc, #132]	; (80085b8 <vPortFree+0xac>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4013      	ands	r3, r2
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10a      	bne.n	8008550 <vPortFree+0x44>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	60fb      	str	r3, [r7, #12]
}
 800854c:	bf00      	nop
 800854e:	e7fe      	b.n	800854e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d00a      	beq.n	800856e <vPortFree+0x62>
	__asm volatile
 8008558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855c:	f383 8811 	msr	BASEPRI, r3
 8008560:	f3bf 8f6f 	isb	sy
 8008564:	f3bf 8f4f 	dsb	sy
 8008568:	60bb      	str	r3, [r7, #8]
}
 800856a:	bf00      	nop
 800856c:	e7fe      	b.n	800856c <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	685a      	ldr	r2, [r3, #4]
 8008572:	4b11      	ldr	r3, [pc, #68]	; (80085b8 <vPortFree+0xac>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4013      	ands	r3, r2
 8008578:	2b00      	cmp	r3, #0
 800857a:	d019      	beq.n	80085b0 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d115      	bne.n	80085b0 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	4b0b      	ldr	r3, [pc, #44]	; (80085b8 <vPortFree+0xac>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	43db      	mvns	r3, r3
 800858e:	401a      	ands	r2, r3
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008594:	f001 f950 	bl	8009838 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	685a      	ldr	r2, [r3, #4]
 800859c:	4b07      	ldr	r3, [pc, #28]	; (80085bc <vPortFree+0xb0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4413      	add	r3, r2
 80085a2:	4a06      	ldr	r2, [pc, #24]	; (80085bc <vPortFree+0xb0>)
 80085a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80085a6:	6938      	ldr	r0, [r7, #16]
 80085a8:	f000 f86c 	bl	8008684 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80085ac:	f001 f952 	bl	8009854 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80085b0:	bf00      	nop
 80085b2:	3718      	adds	r7, #24
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	20014198 	.word	0x20014198
 80085bc:	20014190 	.word	0x20014190

080085c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085c6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80085ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085cc:	4b27      	ldr	r3, [pc, #156]	; (800866c <prvHeapInit+0xac>)
 80085ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f003 0307 	and.w	r3, r3, #7
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00c      	beq.n	80085f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	3307      	adds	r3, #7
 80085de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f023 0307 	bic.w	r3, r3, #7
 80085e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	4a1f      	ldr	r2, [pc, #124]	; (800866c <prvHeapInit+0xac>)
 80085f0:	4413      	add	r3, r2
 80085f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085f8:	4a1d      	ldr	r2, [pc, #116]	; (8008670 <prvHeapInit+0xb0>)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085fe:	4b1c      	ldr	r3, [pc, #112]	; (8008670 <prvHeapInit+0xb0>)
 8008600:	2200      	movs	r2, #0
 8008602:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	4413      	add	r3, r2
 800860a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800860c:	2208      	movs	r2, #8
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	1a9b      	subs	r3, r3, r2
 8008612:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f023 0307 	bic.w	r3, r3, #7
 800861a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	4a15      	ldr	r2, [pc, #84]	; (8008674 <prvHeapInit+0xb4>)
 8008620:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008622:	4b14      	ldr	r3, [pc, #80]	; (8008674 <prvHeapInit+0xb4>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2200      	movs	r2, #0
 8008628:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800862a:	4b12      	ldr	r3, [pc, #72]	; (8008674 <prvHeapInit+0xb4>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2200      	movs	r2, #0
 8008630:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	1ad2      	subs	r2, r2, r3
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008640:	4b0c      	ldr	r3, [pc, #48]	; (8008674 <prvHeapInit+0xb4>)
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	4a0a      	ldr	r2, [pc, #40]	; (8008678 <prvHeapInit+0xb8>)
 800864e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	4a09      	ldr	r2, [pc, #36]	; (800867c <prvHeapInit+0xbc>)
 8008656:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008658:	4b09      	ldr	r3, [pc, #36]	; (8008680 <prvHeapInit+0xc0>)
 800865a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800865e:	601a      	str	r2, [r3, #0]
}
 8008660:	bf00      	nop
 8008662:	3714      	adds	r7, #20
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	20001584 	.word	0x20001584
 8008670:	20014184 	.word	0x20014184
 8008674:	2001418c 	.word	0x2001418c
 8008678:	20014194 	.word	0x20014194
 800867c:	20014190 	.word	0x20014190
 8008680:	20014198 	.word	0x20014198

08008684 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008684:	b480      	push	{r7}
 8008686:	b085      	sub	sp, #20
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800868c:	4b28      	ldr	r3, [pc, #160]	; (8008730 <prvInsertBlockIntoFreeList+0xac>)
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	e002      	b.n	8008698 <prvInsertBlockIntoFreeList+0x14>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	60fb      	str	r3, [r7, #12]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d8f7      	bhi.n	8008692 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	68ba      	ldr	r2, [r7, #8]
 80086ac:	4413      	add	r3, r2
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d108      	bne.n	80086c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	685a      	ldr	r2, [r3, #4]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	441a      	add	r2, r3
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	441a      	add	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d118      	bne.n	800870c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	4b15      	ldr	r3, [pc, #84]	; (8008734 <prvInsertBlockIntoFreeList+0xb0>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d00d      	beq.n	8008702 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	441a      	add	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	601a      	str	r2, [r3, #0]
 8008700:	e008      	b.n	8008714 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008702:	4b0c      	ldr	r3, [pc, #48]	; (8008734 <prvInsertBlockIntoFreeList+0xb0>)
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	601a      	str	r2, [r3, #0]
 800870a:	e003      	b.n	8008714 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	429a      	cmp	r2, r3
 800871a:	d002      	beq.n	8008722 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008722:	bf00      	nop
 8008724:	3714      	adds	r7, #20
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	20014184 	.word	0x20014184
 8008734:	2001418c 	.word	0x2001418c

08008738 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f103 0208 	add.w	r2, r3, #8
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f04f 32ff 	mov.w	r2, #4294967295
 8008750:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f103 0208 	add.w	r2, r3, #8
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f103 0208 	add.w	r2, r3, #8
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800876c:	bf00      	nop
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008786:	bf00      	nop
 8008788:	370c      	adds	r7, #12
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr

08008792 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008792:	b480      	push	{r7}
 8008794:	b085      	sub	sp, #20
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	689a      	ldr	r2, [r3, #8]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	1c5a      	adds	r2, r3, #1
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	601a      	str	r2, [r3, #0]
}
 80087ce:	bf00      	nop
 80087d0:	3714      	adds	r7, #20
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80087da:	b480      	push	{r7}
 80087dc:	b085      	sub	sp, #20
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f0:	d103      	bne.n	80087fa <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	691b      	ldr	r3, [r3, #16]
 80087f6:	60fb      	str	r3, [r7, #12]
 80087f8:	e00c      	b.n	8008814 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	3308      	adds	r3, #8
 80087fe:	60fb      	str	r3, [r7, #12]
 8008800:	e002      	b.n	8008808 <vListInsert+0x2e>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	60fb      	str	r3, [r7, #12]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	429a      	cmp	r2, r3
 8008812:	d2f6      	bcs.n	8008802 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	683a      	ldr	r2, [r7, #0]
 8008822:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	683a      	ldr	r2, [r7, #0]
 800882e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	1c5a      	adds	r2, r3, #1
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	601a      	str	r2, [r3, #0]
}
 8008840:	bf00      	nop
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800884c:	b480      	push	{r7}
 800884e:	b085      	sub	sp, #20
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	691b      	ldr	r3, [r3, #16]
 8008858:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	6892      	ldr	r2, [r2, #8]
 8008862:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	6852      	ldr	r2, [r2, #4]
 800886c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	429a      	cmp	r2, r3
 8008876:	d103      	bne.n	8008880 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689a      	ldr	r2, [r3, #8]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	1e5a      	subs	r2, r3, #1
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
}
 8008894:	4618      	mov	r0, r3
 8008896:	3714      	adds	r7, #20
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10a      	bne.n	80088ca <xQueueGenericReset+0x2a>
	__asm volatile
 80088b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b8:	f383 8811 	msr	BASEPRI, r3
 80088bc:	f3bf 8f6f 	isb	sy
 80088c0:	f3bf 8f4f 	dsb	sy
 80088c4:	60bb      	str	r3, [r7, #8]
}
 80088c6:	bf00      	nop
 80088c8:	e7fe      	b.n	80088c8 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80088ca:	f002 f8bb 	bl	800aa44 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80088da:	fb01 f303 	mul.w	r3, r1, r3
 80088de:	441a      	add	r2, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2200      	movs	r2, #0
 80088e8:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088fa:	3b01      	subs	r3, #1
 80088fc:	68f9      	ldr	r1, [r7, #12]
 80088fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008900:	fb01 f303 	mul.w	r3, r1, r3
 8008904:	441a      	add	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	22ff      	movs	r2, #255	; 0xff
 800890e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	22ff      	movs	r2, #255	; 0xff
 8008916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d114      	bne.n	800894a <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d01a      	beq.n	800895e <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	3310      	adds	r3, #16
 800892c:	4618      	mov	r0, r3
 800892e:	f001 f9a1 	bl	8009c74 <xTaskRemoveFromEventList>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d012      	beq.n	800895e <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8008938:	4b0c      	ldr	r3, [pc, #48]	; (800896c <xQueueGenericReset+0xcc>)
 800893a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	e009      	b.n	800895e <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	3310      	adds	r3, #16
 800894e:	4618      	mov	r0, r3
 8008950:	f7ff fef2 	bl	8008738 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	3324      	adds	r3, #36	; 0x24
 8008958:	4618      	mov	r0, r3
 800895a:	f7ff feed 	bl	8008738 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800895e:	f002 f8a1 	bl	800aaa4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8008962:	2301      	movs	r3, #1
}
 8008964:	4618      	mov	r0, r3
 8008966:	3710      	adds	r7, #16
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	e000ed04 	.word	0xe000ed04

08008970 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008970:	b580      	push	{r7, lr}
 8008972:	b08c      	sub	sp, #48	; 0x30
 8008974:	af02      	add	r7, sp, #8
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	4613      	mov	r3, r2
 800897c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10a      	bne.n	800899a <xQueueGenericCreate+0x2a>
	__asm volatile
 8008984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008988:	f383 8811 	msr	BASEPRI, r3
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	f3bf 8f4f 	dsb	sy
 8008994:	61bb      	str	r3, [r7, #24]
}
 8008996:	bf00      	nop
 8008998:	e7fe      	b.n	8008998 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	fb02 f303 	mul.w	r3, r2, r3
 80089a2:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d006      	beq.n	80089b8 <xQueueGenericCreate+0x48>
 80089aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d101      	bne.n	80089bc <xQueueGenericCreate+0x4c>
 80089b8:	2301      	movs	r3, #1
 80089ba:	e000      	b.n	80089be <xQueueGenericCreate+0x4e>
 80089bc:	2300      	movs	r3, #0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d10a      	bne.n	80089d8 <xQueueGenericCreate+0x68>
	__asm volatile
 80089c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c6:	f383 8811 	msr	BASEPRI, r3
 80089ca:	f3bf 8f6f 	isb	sy
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	617b      	str	r3, [r7, #20]
}
 80089d4:	bf00      	nop
 80089d6:	e7fe      	b.n	80089d6 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80089d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089da:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80089de:	d90a      	bls.n	80089f6 <xQueueGenericCreate+0x86>
	__asm volatile
 80089e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e4:	f383 8811 	msr	BASEPRI, r3
 80089e8:	f3bf 8f6f 	isb	sy
 80089ec:	f3bf 8f4f 	dsb	sy
 80089f0:	613b      	str	r3, [r7, #16]
}
 80089f2:	bf00      	nop
 80089f4:	e7fe      	b.n	80089f4 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80089f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f8:	3350      	adds	r3, #80	; 0x50
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7ff fcc2 	bl	8008384 <pvPortMalloc>
 8008a00:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8008a02:	6a3b      	ldr	r3, [r7, #32]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00d      	beq.n	8008a24 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	3350      	adds	r3, #80	; 0x50
 8008a10:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a12:	79fa      	ldrb	r2, [r7, #7]
 8008a14:	6a3b      	ldr	r3, [r7, #32]
 8008a16:	9300      	str	r3, [sp, #0]
 8008a18:	4613      	mov	r3, r2
 8008a1a:	69fa      	ldr	r2, [r7, #28]
 8008a1c:	68b9      	ldr	r1, [r7, #8]
 8008a1e:	68f8      	ldr	r0, [r7, #12]
 8008a20:	f000 f805 	bl	8008a2e <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8008a24:	6a3b      	ldr	r3, [r7, #32]
    }
 8008a26:	4618      	mov	r0, r3
 8008a28:	3728      	adds	r7, #40	; 0x28
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b084      	sub	sp, #16
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	60f8      	str	r0, [r7, #12]
 8008a36:	60b9      	str	r1, [r7, #8]
 8008a38:	607a      	str	r2, [r7, #4]
 8008a3a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d103      	bne.n	8008a4a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	601a      	str	r2, [r3, #0]
 8008a48:	e002      	b.n	8008a50 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008a56:	69bb      	ldr	r3, [r7, #24]
 8008a58:	68ba      	ldr	r2, [r7, #8]
 8008a5a:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008a5c:	2101      	movs	r1, #1
 8008a5e:	69b8      	ldr	r0, [r7, #24]
 8008a60:	f7ff ff1e 	bl	80088a0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	78fa      	ldrb	r2, [r7, #3]
 8008a68:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8008a6c:	bf00      	nop
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08e      	sub	sp, #56	; 0x38
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
 8008a80:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008a82:	2300      	movs	r3, #0
 8008a84:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d10a      	bne.n	8008aa6 <xQueueGenericSend+0x32>
	__asm volatile
 8008a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a94:	f383 8811 	msr	BASEPRI, r3
 8008a98:	f3bf 8f6f 	isb	sy
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008aa2:	bf00      	nop
 8008aa4:	e7fe      	b.n	8008aa4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d103      	bne.n	8008ab4 <xQueueGenericSend+0x40>
 8008aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d101      	bne.n	8008ab8 <xQueueGenericSend+0x44>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e000      	b.n	8008aba <xQueueGenericSend+0x46>
 8008ab8:	2300      	movs	r3, #0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d10a      	bne.n	8008ad4 <xQueueGenericSend+0x60>
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ad0:	bf00      	nop
 8008ad2:	e7fe      	b.n	8008ad2 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d103      	bne.n	8008ae2 <xQueueGenericSend+0x6e>
 8008ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d101      	bne.n	8008ae6 <xQueueGenericSend+0x72>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	e000      	b.n	8008ae8 <xQueueGenericSend+0x74>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10a      	bne.n	8008b02 <xQueueGenericSend+0x8e>
	__asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	623b      	str	r3, [r7, #32]
}
 8008afe:	bf00      	nop
 8008b00:	e7fe      	b.n	8008b00 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b02:	f001 fa53 	bl	8009fac <xTaskGetSchedulerState>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d102      	bne.n	8008b12 <xQueueGenericSend+0x9e>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <xQueueGenericSend+0xa2>
 8008b12:	2301      	movs	r3, #1
 8008b14:	e000      	b.n	8008b18 <xQueueGenericSend+0xa4>
 8008b16:	2300      	movs	r3, #0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10a      	bne.n	8008b32 <xQueueGenericSend+0xbe>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	61fb      	str	r3, [r7, #28]
}
 8008b2e:	bf00      	nop
 8008b30:	e7fe      	b.n	8008b30 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008b32:	f001 ff87 	bl	800aa44 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d302      	bcc.n	8008b48 <xQueueGenericSend+0xd4>
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	2b02      	cmp	r3, #2
 8008b46:	d129      	bne.n	8008b9c <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b48:	683a      	ldr	r2, [r7, #0]
 8008b4a:	68b9      	ldr	r1, [r7, #8]
 8008b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b4e:	f000 fab5 	bl	80090bc <prvCopyDataToQueue>
 8008b52:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d010      	beq.n	8008b7e <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b5e:	3324      	adds	r3, #36	; 0x24
 8008b60:	4618      	mov	r0, r3
 8008b62:	f001 f887 	bl	8009c74 <xTaskRemoveFromEventList>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d013      	beq.n	8008b94 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8008b6c:	4b3f      	ldr	r3, [pc, #252]	; (8008c6c <xQueueGenericSend+0x1f8>)
 8008b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	f3bf 8f6f 	isb	sy
 8008b7c:	e00a      	b.n	8008b94 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8008b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d007      	beq.n	8008b94 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8008b84:	4b39      	ldr	r3, [pc, #228]	; (8008c6c <xQueueGenericSend+0x1f8>)
 8008b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8008b94:	f001 ff86 	bl	800aaa4 <vPortExitCritical>
                return pdPASS;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e063      	b.n	8008c64 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d103      	bne.n	8008baa <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008ba2:	f001 ff7f 	bl	800aaa4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	e05c      	b.n	8008c64 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d106      	bne.n	8008bbe <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008bb0:	f107 0314 	add.w	r3, r7, #20
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f001 f8bf 	bl	8009d38 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008bbe:	f001 ff71 	bl	800aaa4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008bc2:	f000 fe39 	bl	8009838 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008bc6:	f001 ff3d 	bl	800aa44 <vPortEnterCritical>
 8008bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bcc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008bd0:	b25b      	sxtb	r3, r3
 8008bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd6:	d103      	bne.n	8008be0 <xQueueGenericSend+0x16c>
 8008bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008be6:	b25b      	sxtb	r3, r3
 8008be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bec:	d103      	bne.n	8008bf6 <xQueueGenericSend+0x182>
 8008bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008bf6:	f001 ff55 	bl	800aaa4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008bfa:	1d3a      	adds	r2, r7, #4
 8008bfc:	f107 0314 	add.w	r3, r7, #20
 8008c00:	4611      	mov	r1, r2
 8008c02:	4618      	mov	r0, r3
 8008c04:	f001 f8ae 	bl	8009d64 <xTaskCheckForTimeOut>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d124      	bne.n	8008c58 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c10:	f000 fb4c 	bl	80092ac <prvIsQueueFull>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d018      	beq.n	8008c4c <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1c:	3310      	adds	r3, #16
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	4611      	mov	r1, r2
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 ffd6 	bl	8009bd4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8008c28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c2a:	f000 fad7 	bl	80091dc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8008c2e:	f000 fe11 	bl	8009854 <xTaskResumeAll>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f47f af7c 	bne.w	8008b32 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8008c3a:	4b0c      	ldr	r3, [pc, #48]	; (8008c6c <xQueueGenericSend+0x1f8>)
 8008c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	e772      	b.n	8008b32 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8008c4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c4e:	f000 fac5 	bl	80091dc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008c52:	f000 fdff 	bl	8009854 <xTaskResumeAll>
 8008c56:	e76c      	b.n	8008b32 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8008c58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c5a:	f000 fabf 	bl	80091dc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8008c5e:	f000 fdf9 	bl	8009854 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8008c62:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3738      	adds	r7, #56	; 0x38
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	e000ed04 	.word	0xe000ed04

08008c70 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b090      	sub	sp, #64	; 0x40
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
 8008c7c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8008c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d10a      	bne.n	8008c9e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8c:	f383 8811 	msr	BASEPRI, r3
 8008c90:	f3bf 8f6f 	isb	sy
 8008c94:	f3bf 8f4f 	dsb	sy
 8008c98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008c9a:	bf00      	nop
 8008c9c:	e7fe      	b.n	8008c9c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d103      	bne.n	8008cac <xQueueGenericSendFromISR+0x3c>
 8008ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d101      	bne.n	8008cb0 <xQueueGenericSendFromISR+0x40>
 8008cac:	2301      	movs	r3, #1
 8008cae:	e000      	b.n	8008cb2 <xQueueGenericSendFromISR+0x42>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d10a      	bne.n	8008ccc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cba:	f383 8811 	msr	BASEPRI, r3
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f3bf 8f4f 	dsb	sy
 8008cc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008cc8:	bf00      	nop
 8008cca:	e7fe      	b.n	8008cca <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	2b02      	cmp	r3, #2
 8008cd0:	d103      	bne.n	8008cda <xQueueGenericSendFromISR+0x6a>
 8008cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d101      	bne.n	8008cde <xQueueGenericSendFromISR+0x6e>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <xQueueGenericSendFromISR+0x70>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10a      	bne.n	8008cfa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	623b      	str	r3, [r7, #32]
}
 8008cf6:	bf00      	nop
 8008cf8:	e7fe      	b.n	8008cf8 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008cfa:	f001 ff85 	bl	800ac08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008cfe:	f3ef 8211 	mrs	r2, BASEPRI
 8008d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	61fa      	str	r2, [r7, #28]
 8008d14:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008d16:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d18:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d302      	bcc.n	8008d2c <xQueueGenericSendFromISR+0xbc>
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d13e      	bne.n	8008daa <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8008d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d3c:	683a      	ldr	r2, [r7, #0]
 8008d3e:	68b9      	ldr	r1, [r7, #8]
 8008d40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008d42:	f000 f9bb 	bl	80090bc <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8008d46:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d4e:	d112      	bne.n	8008d76 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d025      	beq.n	8008da4 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5a:	3324      	adds	r3, #36	; 0x24
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f000 ff89 	bl	8009c74 <xTaskRemoveFromEventList>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d01d      	beq.n	8008da4 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d01a      	beq.n	8008da4 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2201      	movs	r2, #1
 8008d72:	601a      	str	r2, [r3, #0]
 8008d74:	e016      	b.n	8008da4 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8008d76:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008d7a:	2b7f      	cmp	r3, #127	; 0x7f
 8008d7c:	d10a      	bne.n	8008d94 <xQueueGenericSendFromISR+0x124>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	617b      	str	r3, [r7, #20]
}
 8008d90:	bf00      	nop
 8008d92:	e7fe      	b.n	8008d92 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008d94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008d98:	3301      	adds	r3, #1
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	b25a      	sxtb	r2, r3
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8008da4:	2301      	movs	r3, #1
 8008da6:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8008da8:	e001      	b.n	8008dae <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8008daa:	2300      	movs	r3, #0
 8008dac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008db0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008db8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8008dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3740      	adds	r7, #64	; 0x40
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b08e      	sub	sp, #56	; 0x38
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d10a      	bne.n	8008dee <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ddc:	f383 8811 	msr	BASEPRI, r3
 8008de0:	f3bf 8f6f 	isb	sy
 8008de4:	f3bf 8f4f 	dsb	sy
 8008de8:	623b      	str	r3, [r7, #32]
}
 8008dea:	bf00      	nop
 8008dec:	e7fe      	b.n	8008dec <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8008dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00a      	beq.n	8008e0c <xQueueGiveFromISR+0x48>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	61fb      	str	r3, [r7, #28]
}
 8008e08:	bf00      	nop
 8008e0a:	e7fe      	b.n	8008e0a <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d103      	bne.n	8008e1c <xQueueGiveFromISR+0x58>
 8008e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d101      	bne.n	8008e20 <xQueueGiveFromISR+0x5c>
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e000      	b.n	8008e22 <xQueueGiveFromISR+0x5e>
 8008e20:	2300      	movs	r3, #0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d10a      	bne.n	8008e3c <xQueueGiveFromISR+0x78>
	__asm volatile
 8008e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e2a:	f383 8811 	msr	BASEPRI, r3
 8008e2e:	f3bf 8f6f 	isb	sy
 8008e32:	f3bf 8f4f 	dsb	sy
 8008e36:	61bb      	str	r3, [r7, #24]
}
 8008e38:	bf00      	nop
 8008e3a:	e7fe      	b.n	8008e3a <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e3c:	f001 fee4 	bl	800ac08 <vPortValidateInterruptPriority>
	__asm volatile
 8008e40:	f3ef 8211 	mrs	r2, BASEPRI
 8008e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	617a      	str	r2, [r7, #20]
 8008e56:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008e58:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e60:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8008e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d23a      	bcs.n	8008ee2 <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8008e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7c:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8008e7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e86:	d112      	bne.n	8008eae <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d025      	beq.n	8008edc <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e92:	3324      	adds	r3, #36	; 0x24
 8008e94:	4618      	mov	r0, r3
 8008e96:	f000 feed 	bl	8009c74 <xTaskRemoveFromEventList>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d01d      	beq.n	8008edc <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d01a      	beq.n	8008edc <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	601a      	str	r2, [r3, #0]
 8008eac:	e016      	b.n	8008edc <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8008eae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008eb2:	2b7f      	cmp	r3, #127	; 0x7f
 8008eb4:	d10a      	bne.n	8008ecc <xQueueGiveFromISR+0x108>
	__asm volatile
 8008eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	60fb      	str	r3, [r7, #12]
}
 8008ec8:	bf00      	nop
 8008eca:	e7fe      	b.n	8008eca <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	b25a      	sxtb	r2, r3
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8008edc:	2301      	movs	r3, #1
 8008ede:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee0:	e001      	b.n	8008ee6 <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	f383 8811 	msr	BASEPRI, r3
}
 8008ef0:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8008ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3738      	adds	r7, #56	; 0x38
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08c      	sub	sp, #48	; 0x30
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10a      	bne.n	8008f2c <xQueueReceive+0x30>
	__asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	623b      	str	r3, [r7, #32]
}
 8008f28:	bf00      	nop
 8008f2a:	e7fe      	b.n	8008f2a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d103      	bne.n	8008f3a <xQueueReceive+0x3e>
 8008f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d101      	bne.n	8008f3e <xQueueReceive+0x42>
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e000      	b.n	8008f40 <xQueueReceive+0x44>
 8008f3e:	2300      	movs	r3, #0
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d10a      	bne.n	8008f5a <xQueueReceive+0x5e>
	__asm volatile
 8008f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	61fb      	str	r3, [r7, #28]
}
 8008f56:	bf00      	nop
 8008f58:	e7fe      	b.n	8008f58 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f5a:	f001 f827 	bl	8009fac <xTaskGetSchedulerState>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d102      	bne.n	8008f6a <xQueueReceive+0x6e>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d101      	bne.n	8008f6e <xQueueReceive+0x72>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e000      	b.n	8008f70 <xQueueReceive+0x74>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10a      	bne.n	8008f8a <xQueueReceive+0x8e>
	__asm volatile
 8008f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f78:	f383 8811 	msr	BASEPRI, r3
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	61bb      	str	r3, [r7, #24]
}
 8008f86:	bf00      	nop
 8008f88:	e7fe      	b.n	8008f88 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008f8a:	f001 fd5b 	bl	800aa44 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f92:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d01f      	beq.n	8008fda <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f9a:	68b9      	ldr	r1, [r7, #8]
 8008f9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f9e:	f000 f8f7 	bl	8009190 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa4:	1e5a      	subs	r2, r3, #1
 8008fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00f      	beq.n	8008fd2 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb4:	3310      	adds	r3, #16
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f000 fe5c 	bl	8009c74 <xTaskRemoveFromEventList>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d007      	beq.n	8008fd2 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008fc2:	4b3d      	ldr	r3, [pc, #244]	; (80090b8 <xQueueReceive+0x1bc>)
 8008fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8008fd2:	f001 fd67 	bl	800aaa4 <vPortExitCritical>
                return pdPASS;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e069      	b.n	80090ae <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d103      	bne.n	8008fe8 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008fe0:	f001 fd60 	bl	800aaa4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e062      	b.n	80090ae <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d106      	bne.n	8008ffc <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008fee:	f107 0310 	add.w	r3, r7, #16
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f000 fea0 	bl	8009d38 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008ffc:	f001 fd52 	bl	800aaa4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009000:	f000 fc1a 	bl	8009838 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009004:	f001 fd1e 	bl	800aa44 <vPortEnterCritical>
 8009008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800900e:	b25b      	sxtb	r3, r3
 8009010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009014:	d103      	bne.n	800901e <xQueueReceive+0x122>
 8009016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800901e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009020:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009024:	b25b      	sxtb	r3, r3
 8009026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902a:	d103      	bne.n	8009034 <xQueueReceive+0x138>
 800902c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902e:	2200      	movs	r2, #0
 8009030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009034:	f001 fd36 	bl	800aaa4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009038:	1d3a      	adds	r2, r7, #4
 800903a:	f107 0310 	add.w	r3, r7, #16
 800903e:	4611      	mov	r1, r2
 8009040:	4618      	mov	r0, r3
 8009042:	f000 fe8f 	bl	8009d64 <xTaskCheckForTimeOut>
 8009046:	4603      	mov	r3, r0
 8009048:	2b00      	cmp	r3, #0
 800904a:	d123      	bne.n	8009094 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800904c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800904e:	f000 f917 	bl	8009280 <prvIsQueueEmpty>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d017      	beq.n	8009088 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905a:	3324      	adds	r3, #36	; 0x24
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	4611      	mov	r1, r2
 8009060:	4618      	mov	r0, r3
 8009062:	f000 fdb7 	bl	8009bd4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009066:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009068:	f000 f8b8 	bl	80091dc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800906c:	f000 fbf2 	bl	8009854 <xTaskResumeAll>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d189      	bne.n	8008f8a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8009076:	4b10      	ldr	r3, [pc, #64]	; (80090b8 <xQueueReceive+0x1bc>)
 8009078:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	f3bf 8f6f 	isb	sy
 8009086:	e780      	b.n	8008f8a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8009088:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800908a:	f000 f8a7 	bl	80091dc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800908e:	f000 fbe1 	bl	8009854 <xTaskResumeAll>
 8009092:	e77a      	b.n	8008f8a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8009094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009096:	f000 f8a1 	bl	80091dc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800909a:	f000 fbdb 	bl	8009854 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800909e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090a0:	f000 f8ee 	bl	8009280 <prvIsQueueEmpty>
 80090a4:	4603      	mov	r3, r0
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	f43f af6f 	beq.w	8008f8a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80090ac:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3730      	adds	r7, #48	; 0x30
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	bf00      	nop
 80090b8:	e000ed04 	.word	0xe000ed04

080090bc <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b086      	sub	sp, #24
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80090c8:	2300      	movs	r3, #0
 80090ca:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10d      	bne.n	80090f6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d14d      	bne.n	800917e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 ff7e 	bl	8009fe8 <xTaskPriorityDisinherit>
 80090ec:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2200      	movs	r2, #0
 80090f2:	609a      	str	r2, [r3, #8]
 80090f4:	e043      	b.n	800917e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d119      	bne.n	8009130 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	6858      	ldr	r0, [r3, #4]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009104:	461a      	mov	r2, r3
 8009106:	68b9      	ldr	r1, [r7, #8]
 8009108:	f001 fdf8 	bl	800acfc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	685a      	ldr	r2, [r3, #4]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009114:	441a      	add	r2, r3
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	685a      	ldr	r2, [r3, #4]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	429a      	cmp	r2, r3
 8009124:	d32b      	bcc.n	800917e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	605a      	str	r2, [r3, #4]
 800912e:	e026      	b.n	800917e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	68d8      	ldr	r0, [r3, #12]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009138:	461a      	mov	r2, r3
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	f001 fdde 	bl	800acfc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68da      	ldr	r2, [r3, #12]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009148:	425b      	negs	r3, r3
 800914a:	441a      	add	r2, r3
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	68da      	ldr	r2, [r3, #12]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	429a      	cmp	r2, r3
 800915a:	d207      	bcs.n	800916c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	689a      	ldr	r2, [r3, #8]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009164:	425b      	negs	r3, r3
 8009166:	441a      	add	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2b02      	cmp	r3, #2
 8009170:	d105      	bne.n	800917e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	3b01      	subs	r3, #1
 800917c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	1c5a      	adds	r2, r3, #1
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8009186:	697b      	ldr	r3, [r7, #20]
}
 8009188:	4618      	mov	r0, r3
 800918a:	3718      	adds	r7, #24
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d018      	beq.n	80091d4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	68da      	ldr	r2, [r3, #12]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091aa:	441a      	add	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	68da      	ldr	r2, [r3, #12]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d303      	bcc.n	80091c4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	68d9      	ldr	r1, [r3, #12]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091cc:	461a      	mov	r2, r3
 80091ce:	6838      	ldr	r0, [r7, #0]
 80091d0:	f001 fd94 	bl	800acfc <memcpy>
    }
}
 80091d4:	bf00      	nop
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80091e4:	f001 fc2e 	bl	800aa44 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091ee:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80091f0:	e011      	b.n	8009216 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d012      	beq.n	8009220 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	3324      	adds	r3, #36	; 0x24
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fd38 	bl	8009c74 <xTaskRemoveFromEventList>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d001      	beq.n	800920e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800920a:	f000 fe0d 	bl	8009e28 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800920e:	7bfb      	ldrb	r3, [r7, #15]
 8009210:	3b01      	subs	r3, #1
 8009212:	b2db      	uxtb	r3, r3
 8009214:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800921a:	2b00      	cmp	r3, #0
 800921c:	dce9      	bgt.n	80091f2 <prvUnlockQueue+0x16>
 800921e:	e000      	b.n	8009222 <prvUnlockQueue+0x46>
                        break;
 8009220:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	22ff      	movs	r2, #255	; 0xff
 8009226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800922a:	f001 fc3b 	bl	800aaa4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800922e:	f001 fc09 	bl	800aa44 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009238:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800923a:	e011      	b.n	8009260 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d012      	beq.n	800926a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	3310      	adds	r3, #16
 8009248:	4618      	mov	r0, r3
 800924a:	f000 fd13 	bl	8009c74 <xTaskRemoveFromEventList>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	d001      	beq.n	8009258 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009254:	f000 fde8 	bl	8009e28 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8009258:	7bbb      	ldrb	r3, [r7, #14]
 800925a:	3b01      	subs	r3, #1
 800925c:	b2db      	uxtb	r3, r3
 800925e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009260:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009264:	2b00      	cmp	r3, #0
 8009266:	dce9      	bgt.n	800923c <prvUnlockQueue+0x60>
 8009268:	e000      	b.n	800926c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800926a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	22ff      	movs	r2, #255	; 0xff
 8009270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8009274:	f001 fc16 	bl	800aaa4 <vPortExitCritical>
}
 8009278:	bf00      	nop
 800927a:	3710      	adds	r7, #16
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009288:	f001 fbdc 	bl	800aa44 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009290:	2b00      	cmp	r3, #0
 8009292:	d102      	bne.n	800929a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009294:	2301      	movs	r3, #1
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	e001      	b.n	800929e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800929a:	2300      	movs	r3, #0
 800929c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800929e:	f001 fc01 	bl	800aaa4 <vPortExitCritical>

    return xReturn;
 80092a2:	68fb      	ldr	r3, [r7, #12]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80092b4:	f001 fbc6 	bl	800aa44 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d102      	bne.n	80092ca <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80092c4:	2301      	movs	r3, #1
 80092c6:	60fb      	str	r3, [r7, #12]
 80092c8:	e001      	b.n	80092ce <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80092ce:	f001 fbe9 	bl	800aaa4 <vPortExitCritical>

    return xReturn;
 80092d2:	68fb      	ldr	r3, [r7, #12]
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092e6:	2300      	movs	r3, #0
 80092e8:	60fb      	str	r3, [r7, #12]
 80092ea:	e014      	b.n	8009316 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80092ec:	4a0f      	ldr	r2, [pc, #60]	; (800932c <vQueueAddToRegistry+0x50>)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d10b      	bne.n	8009310 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80092f8:	490c      	ldr	r1, [pc, #48]	; (800932c <vQueueAddToRegistry+0x50>)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	683a      	ldr	r2, [r7, #0]
 80092fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8009302:	4a0a      	ldr	r2, [pc, #40]	; (800932c <vQueueAddToRegistry+0x50>)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	00db      	lsls	r3, r3, #3
 8009308:	4413      	add	r3, r2
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800930e:	e006      	b.n	800931e <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	3301      	adds	r3, #1
 8009314:	60fb      	str	r3, [r7, #12]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2b07      	cmp	r3, #7
 800931a:	d9e7      	bls.n	80092ec <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800931c:	bf00      	nop
 800931e:	bf00      	nop
 8009320:	3714      	adds	r7, #20
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	2001419c 	.word	0x2001419c

08009330 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8009330:	b580      	push	{r7, lr}
 8009332:	b086      	sub	sp, #24
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8009340:	f001 fb80 	bl	800aa44 <vPortEnterCritical>
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800934a:	b25b      	sxtb	r3, r3
 800934c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009350:	d103      	bne.n	800935a <vQueueWaitForMessageRestricted+0x2a>
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009360:	b25b      	sxtb	r3, r3
 8009362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009366:	d103      	bne.n	8009370 <vQueueWaitForMessageRestricted+0x40>
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009370:	f001 fb98 	bl	800aaa4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009378:	2b00      	cmp	r3, #0
 800937a:	d106      	bne.n	800938a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	3324      	adds	r3, #36	; 0x24
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	68b9      	ldr	r1, [r7, #8]
 8009384:	4618      	mov	r0, r3
 8009386:	f000 fc49 	bl	8009c1c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800938a:	6978      	ldr	r0, [r7, #20]
 800938c:	f7ff ff26 	bl	80091dc <prvUnlockQueue>
    }
 8009390:	bf00      	nop
 8009392:	3718      	adds	r7, #24
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08c      	sub	sp, #48	; 0x30
 800939c:	af04      	add	r7, sp, #16
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	603b      	str	r3, [r7, #0]
 80093a4:	4613      	mov	r3, r2
 80093a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093a8:	88fb      	ldrh	r3, [r7, #6]
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	4618      	mov	r0, r3
 80093ae:	f7fe ffe9 	bl	8008384 <pvPortMalloc>
 80093b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00e      	beq.n	80093d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093ba:	2058      	movs	r0, #88	; 0x58
 80093bc:	f7fe ffe2 	bl	8008384 <pvPortMalloc>
 80093c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80093c2:	69fb      	ldr	r3, [r7, #28]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d003      	beq.n	80093d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	631a      	str	r2, [r3, #48]	; 0x30
 80093ce:	e005      	b.n	80093dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80093d0:	6978      	ldr	r0, [r7, #20]
 80093d2:	f7ff f89b 	bl	800850c <vPortFree>
 80093d6:	e001      	b.n	80093dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80093d8:	2300      	movs	r3, #0
 80093da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d013      	beq.n	800940a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80093e2:	88fa      	ldrh	r2, [r7, #6]
 80093e4:	2300      	movs	r3, #0
 80093e6:	9303      	str	r3, [sp, #12]
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	9302      	str	r3, [sp, #8]
 80093ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	68b9      	ldr	r1, [r7, #8]
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f000 f80e 	bl	800941a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093fe:	69f8      	ldr	r0, [r7, #28]
 8009400:	f000 f89a 	bl	8009538 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009404:	2301      	movs	r3, #1
 8009406:	61bb      	str	r3, [r7, #24]
 8009408:	e002      	b.n	8009410 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800940a:	f04f 33ff 	mov.w	r3, #4294967295
 800940e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009410:	69bb      	ldr	r3, [r7, #24]
	}
 8009412:	4618      	mov	r0, r3
 8009414:	3720      	adds	r7, #32
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800941a:	b580      	push	{r7, lr}
 800941c:	b088      	sub	sp, #32
 800941e:	af00      	add	r7, sp, #0
 8009420:	60f8      	str	r0, [r7, #12]
 8009422:	60b9      	str	r1, [r7, #8]
 8009424:	607a      	str	r2, [r7, #4]
 8009426:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	461a      	mov	r2, r3
 8009432:	21a5      	movs	r1, #165	; 0xa5
 8009434:	f001 fc70 	bl	800ad18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009442:	3b01      	subs	r3, #1
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4413      	add	r3, r2
 8009448:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	f023 0307 	bic.w	r3, r3, #7
 8009450:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009452:	69bb      	ldr	r3, [r7, #24]
 8009454:	f003 0307 	and.w	r3, r3, #7
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00a      	beq.n	8009472 <prvInitialiseNewTask+0x58>
	__asm volatile
 800945c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009460:	f383 8811 	msr	BASEPRI, r3
 8009464:	f3bf 8f6f 	isb	sy
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	617b      	str	r3, [r7, #20]
}
 800946e:	bf00      	nop
 8009470:	e7fe      	b.n	8009470 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d01f      	beq.n	80094b8 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009478:	2300      	movs	r3, #0
 800947a:	61fb      	str	r3, [r7, #28]
 800947c:	e012      	b.n	80094a4 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	4413      	add	r3, r2
 8009484:	7819      	ldrb	r1, [r3, #0]
 8009486:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	4413      	add	r3, r2
 800948c:	3334      	adds	r3, #52	; 0x34
 800948e:	460a      	mov	r2, r1
 8009490:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	4413      	add	r3, r2
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d006      	beq.n	80094ac <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	3301      	adds	r3, #1
 80094a2:	61fb      	str	r3, [r7, #28]
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	2b09      	cmp	r3, #9
 80094a8:	d9e9      	bls.n	800947e <prvInitialiseNewTask+0x64>
 80094aa:	e000      	b.n	80094ae <prvInitialiseNewTask+0x94>
			{
				break;
 80094ac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b0:	2200      	movs	r2, #0
 80094b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80094b6:	e003      	b.n	80094c0 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80094b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80094c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094c2:	2b0e      	cmp	r3, #14
 80094c4:	d901      	bls.n	80094ca <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80094c6:	230e      	movs	r3, #14
 80094c8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80094ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094ce:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80094d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094d4:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 80094d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d8:	2200      	movs	r2, #0
 80094da:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094de:	3304      	adds	r3, #4
 80094e0:	4618      	mov	r0, r3
 80094e2:	f7ff f949 	bl	8008778 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80094e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e8:	3318      	adds	r3, #24
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff f944 	bl	8008778 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80094f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f8:	f1c3 020f 	rsb	r2, r3, #15
 80094fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009502:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009504:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	2200      	movs	r2, #0
 800950a:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800950c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009514:	683a      	ldr	r2, [r7, #0]
 8009516:	68f9      	ldr	r1, [r7, #12]
 8009518:	69b8      	ldr	r0, [r7, #24]
 800951a:	f001 f963 	bl	800a7e4 <pxPortInitialiseStack>
 800951e:	4602      	mov	r2, r0
 8009520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009522:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009526:	2b00      	cmp	r3, #0
 8009528:	d002      	beq.n	8009530 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800952a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800952c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800952e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009530:	bf00      	nop
 8009532:	3720      	adds	r7, #32
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009540:	f001 fa80 	bl	800aa44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009544:	4b2c      	ldr	r3, [pc, #176]	; (80095f8 <prvAddNewTaskToReadyList+0xc0>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	3301      	adds	r3, #1
 800954a:	4a2b      	ldr	r2, [pc, #172]	; (80095f8 <prvAddNewTaskToReadyList+0xc0>)
 800954c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800954e:	4b2b      	ldr	r3, [pc, #172]	; (80095fc <prvAddNewTaskToReadyList+0xc4>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d109      	bne.n	800956a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009556:	4a29      	ldr	r2, [pc, #164]	; (80095fc <prvAddNewTaskToReadyList+0xc4>)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800955c:	4b26      	ldr	r3, [pc, #152]	; (80095f8 <prvAddNewTaskToReadyList+0xc0>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2b01      	cmp	r3, #1
 8009562:	d110      	bne.n	8009586 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009564:	f000 fc84 	bl	8009e70 <prvInitialiseTaskLists>
 8009568:	e00d      	b.n	8009586 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800956a:	4b25      	ldr	r3, [pc, #148]	; (8009600 <prvAddNewTaskToReadyList+0xc8>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d109      	bne.n	8009586 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009572:	4b22      	ldr	r3, [pc, #136]	; (80095fc <prvAddNewTaskToReadyList+0xc4>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800957c:	429a      	cmp	r2, r3
 800957e:	d802      	bhi.n	8009586 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009580:	4a1e      	ldr	r2, [pc, #120]	; (80095fc <prvAddNewTaskToReadyList+0xc4>)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009586:	4b1f      	ldr	r3, [pc, #124]	; (8009604 <prvAddNewTaskToReadyList+0xcc>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	3301      	adds	r3, #1
 800958c:	4a1d      	ldr	r2, [pc, #116]	; (8009604 <prvAddNewTaskToReadyList+0xcc>)
 800958e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009590:	4b1c      	ldr	r3, [pc, #112]	; (8009604 <prvAddNewTaskToReadyList+0xcc>)
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959c:	2201      	movs	r2, #1
 800959e:	409a      	lsls	r2, r3
 80095a0:	4b19      	ldr	r3, [pc, #100]	; (8009608 <prvAddNewTaskToReadyList+0xd0>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	4a18      	ldr	r2, [pc, #96]	; (8009608 <prvAddNewTaskToReadyList+0xd0>)
 80095a8:	6013      	str	r3, [r2, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ae:	4613      	mov	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4a15      	ldr	r2, [pc, #84]	; (800960c <prvAddNewTaskToReadyList+0xd4>)
 80095b8:	441a      	add	r2, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	3304      	adds	r3, #4
 80095be:	4619      	mov	r1, r3
 80095c0:	4610      	mov	r0, r2
 80095c2:	f7ff f8e6 	bl	8008792 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80095c6:	f001 fa6d 	bl	800aaa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80095ca:	4b0d      	ldr	r3, [pc, #52]	; (8009600 <prvAddNewTaskToReadyList+0xc8>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00e      	beq.n	80095f0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80095d2:	4b0a      	ldr	r3, [pc, #40]	; (80095fc <prvAddNewTaskToReadyList+0xc4>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095dc:	429a      	cmp	r2, r3
 80095de:	d207      	bcs.n	80095f0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80095e0:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <prvAddNewTaskToReadyList+0xd8>)
 80095e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095e6:	601a      	str	r2, [r3, #0]
 80095e8:	f3bf 8f4f 	dsb	sy
 80095ec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095f0:	bf00      	nop
 80095f2:	3708      	adds	r7, #8
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	2001437c 	.word	0x2001437c
 80095fc:	200141dc 	.word	0x200141dc
 8009600:	20014388 	.word	0x20014388
 8009604:	20014398 	.word	0x20014398
 8009608:	20014384 	.word	0x20014384
 800960c:	200141e0 	.word	0x200141e0
 8009610:	e000ed04 	.word	0xe000ed04

08009614 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800961c:	2300      	movs	r3, #0
 800961e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d017      	beq.n	8009656 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009626:	4b13      	ldr	r3, [pc, #76]	; (8009674 <vTaskDelay+0x60>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00a      	beq.n	8009644 <vTaskDelay+0x30>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	60bb      	str	r3, [r7, #8]
}
 8009640:	bf00      	nop
 8009642:	e7fe      	b.n	8009642 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009644:	f000 f8f8 	bl	8009838 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009648:	2100      	movs	r1, #0
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fd52 	bl	800a0f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009650:	f000 f900 	bl	8009854 <xTaskResumeAll>
 8009654:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d107      	bne.n	800966c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800965c:	4b06      	ldr	r3, [pc, #24]	; (8009678 <vTaskDelay+0x64>)
 800965e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009662:	601a      	str	r2, [r3, #0]
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800966c:	bf00      	nop
 800966e:	3710      	adds	r7, #16
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}
 8009674:	200143a4 	.word	0x200143a4
 8009678:	e000ed04 	.word	0xe000ed04

0800967c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800967c:	b480      	push	{r7}
 800967e:	b087      	sub	sp, #28
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009684:	2300      	movs	r3, #0
 8009686:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d10a      	bne.n	80096a8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8009692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009696:	f383 8811 	msr	BASEPRI, r3
 800969a:	f3bf 8f6f 	isb	sy
 800969e:	f3bf 8f4f 	dsb	sy
 80096a2:	60fb      	str	r3, [r7, #12]
}
 80096a4:	bf00      	nop
 80096a6:	e7fe      	b.n	80096a6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	695b      	ldr	r3, [r3, #20]
 80096ac:	4a0a      	ldr	r2, [pc, #40]	; (80096d8 <prvTaskIsTaskSuspended+0x5c>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d10a      	bne.n	80096c8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096b6:	4a09      	ldr	r2, [pc, #36]	; (80096dc <prvTaskIsTaskSuspended+0x60>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d005      	beq.n	80096c8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d101      	bne.n	80096c8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 80096c4:	2301      	movs	r3, #1
 80096c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096c8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80096ca:	4618      	mov	r0, r3
 80096cc:	371c      	adds	r7, #28
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	20014368 	.word	0x20014368
 80096dc:	2001433c 	.word	0x2001433c

080096e0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d10a      	bne.n	8009708 <vTaskResume+0x28>
	__asm volatile
 80096f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f6:	f383 8811 	msr	BASEPRI, r3
 80096fa:	f3bf 8f6f 	isb	sy
 80096fe:	f3bf 8f4f 	dsb	sy
 8009702:	60bb      	str	r3, [r7, #8]
}
 8009704:	bf00      	nop
 8009706:	e7fe      	b.n	8009706 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8009708:	4b20      	ldr	r3, [pc, #128]	; (800978c <vTaskResume+0xac>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	68fa      	ldr	r2, [r7, #12]
 800970e:	429a      	cmp	r2, r3
 8009710:	d037      	beq.n	8009782 <vTaskResume+0xa2>
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d034      	beq.n	8009782 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 8009718:	f001 f994 	bl	800aa44 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800971c:	68f8      	ldr	r0, [r7, #12]
 800971e:	f7ff ffad 	bl	800967c <prvTaskIsTaskSuspended>
 8009722:	4603      	mov	r3, r0
 8009724:	2b00      	cmp	r3, #0
 8009726:	d02a      	beq.n	800977e <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	3304      	adds	r3, #4
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff f88d 	bl	800884c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009736:	2201      	movs	r2, #1
 8009738:	409a      	lsls	r2, r3
 800973a:	4b15      	ldr	r3, [pc, #84]	; (8009790 <vTaskResume+0xb0>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4313      	orrs	r3, r2
 8009740:	4a13      	ldr	r2, [pc, #76]	; (8009790 <vTaskResume+0xb0>)
 8009742:	6013      	str	r3, [r2, #0]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009748:	4613      	mov	r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	4413      	add	r3, r2
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	4a10      	ldr	r2, [pc, #64]	; (8009794 <vTaskResume+0xb4>)
 8009752:	441a      	add	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	3304      	adds	r3, #4
 8009758:	4619      	mov	r1, r3
 800975a:	4610      	mov	r0, r2
 800975c:	f7ff f819 	bl	8008792 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009764:	4b09      	ldr	r3, [pc, #36]	; (800978c <vTaskResume+0xac>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800976a:	429a      	cmp	r2, r3
 800976c:	d307      	bcc.n	800977e <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800976e:	4b0a      	ldr	r3, [pc, #40]	; (8009798 <vTaskResume+0xb8>)
 8009770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	f3bf 8f4f 	dsb	sy
 800977a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800977e:	f001 f991 	bl	800aaa4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009782:	bf00      	nop
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	200141dc 	.word	0x200141dc
 8009790:	20014384 	.word	0x20014384
 8009794:	200141e0 	.word	0x200141e0
 8009798:	e000ed04 	.word	0xe000ed04

0800979c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80097a2:	4b1f      	ldr	r3, [pc, #124]	; (8009820 <vTaskStartScheduler+0x84>)
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	2300      	movs	r3, #0
 80097a8:	9300      	str	r3, [sp, #0]
 80097aa:	2300      	movs	r3, #0
 80097ac:	2282      	movs	r2, #130	; 0x82
 80097ae:	491d      	ldr	r1, [pc, #116]	; (8009824 <vTaskStartScheduler+0x88>)
 80097b0:	481d      	ldr	r0, [pc, #116]	; (8009828 <vTaskStartScheduler+0x8c>)
 80097b2:	f7ff fdf1 	bl	8009398 <xTaskCreate>
 80097b6:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d102      	bne.n	80097c4 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80097be:	f000 fcff 	bl	800a1c0 <xTimerCreateTimerTask>
 80097c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d116      	bne.n	80097f8 <vTaskStartScheduler+0x5c>
	__asm volatile
 80097ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ce:	f383 8811 	msr	BASEPRI, r3
 80097d2:	f3bf 8f6f 	isb	sy
 80097d6:	f3bf 8f4f 	dsb	sy
 80097da:	60bb      	str	r3, [r7, #8]
}
 80097dc:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80097de:	4b13      	ldr	r3, [pc, #76]	; (800982c <vTaskStartScheduler+0x90>)
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295
 80097e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80097e6:	4b12      	ldr	r3, [pc, #72]	; (8009830 <vTaskStartScheduler+0x94>)
 80097e8:	2201      	movs	r2, #1
 80097ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80097ec:	4b11      	ldr	r3, [pc, #68]	; (8009834 <vTaskStartScheduler+0x98>)
 80097ee:	2200      	movs	r2, #0
 80097f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80097f2:	f001 f885 	bl	800a900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80097f6:	e00e      	b.n	8009816 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097fe:	d10a      	bne.n	8009816 <vTaskStartScheduler+0x7a>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	607b      	str	r3, [r7, #4]
}
 8009812:	bf00      	nop
 8009814:	e7fe      	b.n	8009814 <vTaskStartScheduler+0x78>
}
 8009816:	bf00      	nop
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	200143a0 	.word	0x200143a0
 8009824:	0800f890 	.word	0x0800f890
 8009828:	08009e41 	.word	0x08009e41
 800982c:	2001439c 	.word	0x2001439c
 8009830:	20014388 	.word	0x20014388
 8009834:	20014380 	.word	0x20014380

08009838 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009838:	b480      	push	{r7}
 800983a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800983c:	4b04      	ldr	r3, [pc, #16]	; (8009850 <vTaskSuspendAll+0x18>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	3301      	adds	r3, #1
 8009842:	4a03      	ldr	r2, [pc, #12]	; (8009850 <vTaskSuspendAll+0x18>)
 8009844:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009846:	bf00      	nop
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	200143a4 	.word	0x200143a4

08009854 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800985a:	2300      	movs	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800985e:	2300      	movs	r3, #0
 8009860:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009862:	4b41      	ldr	r3, [pc, #260]	; (8009968 <xTaskResumeAll+0x114>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d10a      	bne.n	8009880 <xTaskResumeAll+0x2c>
	__asm volatile
 800986a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800986e:	f383 8811 	msr	BASEPRI, r3
 8009872:	f3bf 8f6f 	isb	sy
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	603b      	str	r3, [r7, #0]
}
 800987c:	bf00      	nop
 800987e:	e7fe      	b.n	800987e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009880:	f001 f8e0 	bl	800aa44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009884:	4b38      	ldr	r3, [pc, #224]	; (8009968 <xTaskResumeAll+0x114>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	3b01      	subs	r3, #1
 800988a:	4a37      	ldr	r2, [pc, #220]	; (8009968 <xTaskResumeAll+0x114>)
 800988c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800988e:	4b36      	ldr	r3, [pc, #216]	; (8009968 <xTaskResumeAll+0x114>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d161      	bne.n	800995a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009896:	4b35      	ldr	r3, [pc, #212]	; (800996c <xTaskResumeAll+0x118>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d05d      	beq.n	800995a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800989e:	e02e      	b.n	80098fe <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098a0:	4b33      	ldr	r3, [pc, #204]	; (8009970 <xTaskResumeAll+0x11c>)
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	3318      	adds	r3, #24
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7fe ffcd 	bl	800884c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fe ffc8 	bl	800884c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c0:	2201      	movs	r2, #1
 80098c2:	409a      	lsls	r2, r3
 80098c4:	4b2b      	ldr	r3, [pc, #172]	; (8009974 <xTaskResumeAll+0x120>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4313      	orrs	r3, r2
 80098ca:	4a2a      	ldr	r2, [pc, #168]	; (8009974 <xTaskResumeAll+0x120>)
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098d2:	4613      	mov	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	4a27      	ldr	r2, [pc, #156]	; (8009978 <xTaskResumeAll+0x124>)
 80098dc:	441a      	add	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3304      	adds	r3, #4
 80098e2:	4619      	mov	r1, r3
 80098e4:	4610      	mov	r0, r2
 80098e6:	f7fe ff54 	bl	8008792 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098ee:	4b23      	ldr	r3, [pc, #140]	; (800997c <xTaskResumeAll+0x128>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d302      	bcc.n	80098fe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80098f8:	4b21      	ldr	r3, [pc, #132]	; (8009980 <xTaskResumeAll+0x12c>)
 80098fa:	2201      	movs	r2, #1
 80098fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098fe:	4b1c      	ldr	r3, [pc, #112]	; (8009970 <xTaskResumeAll+0x11c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1cc      	bne.n	80098a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d001      	beq.n	8009910 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800990c:	f000 fb2e 	bl	8009f6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009910:	4b1c      	ldr	r3, [pc, #112]	; (8009984 <xTaskResumeAll+0x130>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d010      	beq.n	800993e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800991c:	f000 f846 	bl	80099ac <xTaskIncrementTick>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d002      	beq.n	800992c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009926:	4b16      	ldr	r3, [pc, #88]	; (8009980 <xTaskResumeAll+0x12c>)
 8009928:	2201      	movs	r2, #1
 800992a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3b01      	subs	r3, #1
 8009930:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1f1      	bne.n	800991c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8009938:	4b12      	ldr	r3, [pc, #72]	; (8009984 <xTaskResumeAll+0x130>)
 800993a:	2200      	movs	r2, #0
 800993c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800993e:	4b10      	ldr	r3, [pc, #64]	; (8009980 <xTaskResumeAll+0x12c>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d009      	beq.n	800995a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009946:	2301      	movs	r3, #1
 8009948:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800994a:	4b0f      	ldr	r3, [pc, #60]	; (8009988 <xTaskResumeAll+0x134>)
 800994c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009950:	601a      	str	r2, [r3, #0]
 8009952:	f3bf 8f4f 	dsb	sy
 8009956:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800995a:	f001 f8a3 	bl	800aaa4 <vPortExitCritical>

	return xAlreadyYielded;
 800995e:	68bb      	ldr	r3, [r7, #8]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}
 8009968:	200143a4 	.word	0x200143a4
 800996c:	2001437c 	.word	0x2001437c
 8009970:	2001433c 	.word	0x2001433c
 8009974:	20014384 	.word	0x20014384
 8009978:	200141e0 	.word	0x200141e0
 800997c:	200141dc 	.word	0x200141dc
 8009980:	20014390 	.word	0x20014390
 8009984:	2001438c 	.word	0x2001438c
 8009988:	e000ed04 	.word	0xe000ed04

0800998c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800998c:	b480      	push	{r7}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009992:	4b05      	ldr	r3, [pc, #20]	; (80099a8 <xTaskGetTickCount+0x1c>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009998:	687b      	ldr	r3, [r7, #4]
}
 800999a:	4618      	mov	r0, r3
 800999c:	370c      	adds	r7, #12
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop
 80099a8:	20014380 	.word	0x20014380

080099ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b086      	sub	sp, #24
 80099b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099b2:	2300      	movs	r3, #0
 80099b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099b6:	4b4e      	ldr	r3, [pc, #312]	; (8009af0 <xTaskIncrementTick+0x144>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f040 8088 	bne.w	8009ad0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80099c0:	4b4c      	ldr	r3, [pc, #304]	; (8009af4 <xTaskIncrementTick+0x148>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	3301      	adds	r3, #1
 80099c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80099c8:	4a4a      	ldr	r2, [pc, #296]	; (8009af4 <xTaskIncrementTick+0x148>)
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d120      	bne.n	8009a16 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80099d4:	4b48      	ldr	r3, [pc, #288]	; (8009af8 <xTaskIncrementTick+0x14c>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	603b      	str	r3, [r7, #0]
}
 80099f0:	bf00      	nop
 80099f2:	e7fe      	b.n	80099f2 <xTaskIncrementTick+0x46>
 80099f4:	4b40      	ldr	r3, [pc, #256]	; (8009af8 <xTaskIncrementTick+0x14c>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	60fb      	str	r3, [r7, #12]
 80099fa:	4b40      	ldr	r3, [pc, #256]	; (8009afc <xTaskIncrementTick+0x150>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a3e      	ldr	r2, [pc, #248]	; (8009af8 <xTaskIncrementTick+0x14c>)
 8009a00:	6013      	str	r3, [r2, #0]
 8009a02:	4a3e      	ldr	r2, [pc, #248]	; (8009afc <xTaskIncrementTick+0x150>)
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6013      	str	r3, [r2, #0]
 8009a08:	4b3d      	ldr	r3, [pc, #244]	; (8009b00 <xTaskIncrementTick+0x154>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	4a3c      	ldr	r2, [pc, #240]	; (8009b00 <xTaskIncrementTick+0x154>)
 8009a10:	6013      	str	r3, [r2, #0]
 8009a12:	f000 faab 	bl	8009f6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a16:	4b3b      	ldr	r3, [pc, #236]	; (8009b04 <xTaskIncrementTick+0x158>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	693a      	ldr	r2, [r7, #16]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d348      	bcc.n	8009ab2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a20:	4b35      	ldr	r3, [pc, #212]	; (8009af8 <xTaskIncrementTick+0x14c>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d104      	bne.n	8009a34 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a2a:	4b36      	ldr	r3, [pc, #216]	; (8009b04 <xTaskIncrementTick+0x158>)
 8009a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a30:	601a      	str	r2, [r3, #0]
					break;
 8009a32:	e03e      	b.n	8009ab2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a34:	4b30      	ldr	r3, [pc, #192]	; (8009af8 <xTaskIncrementTick+0x14c>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a44:	693a      	ldr	r2, [r7, #16]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d203      	bcs.n	8009a54 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a4c:	4a2d      	ldr	r2, [pc, #180]	; (8009b04 <xTaskIncrementTick+0x158>)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a52:	e02e      	b.n	8009ab2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	3304      	adds	r3, #4
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7fe fef7 	bl	800884c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d004      	beq.n	8009a70 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	3318      	adds	r3, #24
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7fe feee 	bl	800884c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a74:	2201      	movs	r2, #1
 8009a76:	409a      	lsls	r2, r3
 8009a78:	4b23      	ldr	r3, [pc, #140]	; (8009b08 <xTaskIncrementTick+0x15c>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	4a22      	ldr	r2, [pc, #136]	; (8009b08 <xTaskIncrementTick+0x15c>)
 8009a80:	6013      	str	r3, [r2, #0]
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a86:	4613      	mov	r3, r2
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	4413      	add	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4a1f      	ldr	r2, [pc, #124]	; (8009b0c <xTaskIncrementTick+0x160>)
 8009a90:	441a      	add	r2, r3
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	3304      	adds	r3, #4
 8009a96:	4619      	mov	r1, r3
 8009a98:	4610      	mov	r0, r2
 8009a9a:	f7fe fe7a 	bl	8008792 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aa2:	4b1b      	ldr	r3, [pc, #108]	; (8009b10 <xTaskIncrementTick+0x164>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d3b9      	bcc.n	8009a20 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009aac:	2301      	movs	r3, #1
 8009aae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ab0:	e7b6      	b.n	8009a20 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ab2:	4b17      	ldr	r3, [pc, #92]	; (8009b10 <xTaskIncrementTick+0x164>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab8:	4914      	ldr	r1, [pc, #80]	; (8009b0c <xTaskIncrementTick+0x160>)
 8009aba:	4613      	mov	r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4413      	add	r3, r2
 8009ac0:	009b      	lsls	r3, r3, #2
 8009ac2:	440b      	add	r3, r1
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d907      	bls.n	8009ada <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8009aca:	2301      	movs	r3, #1
 8009acc:	617b      	str	r3, [r7, #20]
 8009ace:	e004      	b.n	8009ada <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009ad0:	4b10      	ldr	r3, [pc, #64]	; (8009b14 <xTaskIncrementTick+0x168>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	4a0f      	ldr	r2, [pc, #60]	; (8009b14 <xTaskIncrementTick+0x168>)
 8009ad8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009ada:	4b0f      	ldr	r3, [pc, #60]	; (8009b18 <xTaskIncrementTick+0x16c>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d001      	beq.n	8009ae6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009ae6:	697b      	ldr	r3, [r7, #20]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3718      	adds	r7, #24
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	200143a4 	.word	0x200143a4
 8009af4:	20014380 	.word	0x20014380
 8009af8:	20014334 	.word	0x20014334
 8009afc:	20014338 	.word	0x20014338
 8009b00:	20014394 	.word	0x20014394
 8009b04:	2001439c 	.word	0x2001439c
 8009b08:	20014384 	.word	0x20014384
 8009b0c:	200141e0 	.word	0x200141e0
 8009b10:	200141dc 	.word	0x200141dc
 8009b14:	2001438c 	.word	0x2001438c
 8009b18:	20014390 	.word	0x20014390

08009b1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b087      	sub	sp, #28
 8009b20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b22:	4b27      	ldr	r3, [pc, #156]	; (8009bc0 <vTaskSwitchContext+0xa4>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b2a:	4b26      	ldr	r3, [pc, #152]	; (8009bc4 <vTaskSwitchContext+0xa8>)
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b30:	e03f      	b.n	8009bb2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8009b32:	4b24      	ldr	r3, [pc, #144]	; (8009bc4 <vTaskSwitchContext+0xa8>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b38:	4b23      	ldr	r3, [pc, #140]	; (8009bc8 <vTaskSwitchContext+0xac>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	fab3 f383 	clz	r3, r3
 8009b44:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009b46:	7afb      	ldrb	r3, [r7, #11]
 8009b48:	f1c3 031f 	rsb	r3, r3, #31
 8009b4c:	617b      	str	r3, [r7, #20]
 8009b4e:	491f      	ldr	r1, [pc, #124]	; (8009bcc <vTaskSwitchContext+0xb0>)
 8009b50:	697a      	ldr	r2, [r7, #20]
 8009b52:	4613      	mov	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	4413      	add	r3, r2
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	440b      	add	r3, r1
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d10a      	bne.n	8009b78 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b66:	f383 8811 	msr	BASEPRI, r3
 8009b6a:	f3bf 8f6f 	isb	sy
 8009b6e:	f3bf 8f4f 	dsb	sy
 8009b72:	607b      	str	r3, [r7, #4]
}
 8009b74:	bf00      	nop
 8009b76:	e7fe      	b.n	8009b76 <vTaskSwitchContext+0x5a>
 8009b78:	697a      	ldr	r2, [r7, #20]
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	4413      	add	r3, r2
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	4a12      	ldr	r2, [pc, #72]	; (8009bcc <vTaskSwitchContext+0xb0>)
 8009b84:	4413      	add	r3, r2
 8009b86:	613b      	str	r3, [r7, #16]
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	685a      	ldr	r2, [r3, #4]
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	605a      	str	r2, [r3, #4]
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	685a      	ldr	r2, [r3, #4]
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d104      	bne.n	8009ba8 <vTaskSwitchContext+0x8c>
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	605a      	str	r2, [r3, #4]
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	68db      	ldr	r3, [r3, #12]
 8009bae:	4a08      	ldr	r2, [pc, #32]	; (8009bd0 <vTaskSwitchContext+0xb4>)
 8009bb0:	6013      	str	r3, [r2, #0]
}
 8009bb2:	bf00      	nop
 8009bb4:	371c      	adds	r7, #28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	200143a4 	.word	0x200143a4
 8009bc4:	20014390 	.word	0x20014390
 8009bc8:	20014384 	.word	0x20014384
 8009bcc:	200141e0 	.word	0x200141e0
 8009bd0:	200141dc 	.word	0x200141dc

08009bd4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10a      	bne.n	8009bfa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
 8009bf4:	60fb      	str	r3, [r7, #12]
}
 8009bf6:	bf00      	nop
 8009bf8:	e7fe      	b.n	8009bf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009bfa:	4b07      	ldr	r3, [pc, #28]	; (8009c18 <vTaskPlaceOnEventList+0x44>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	3318      	adds	r3, #24
 8009c00:	4619      	mov	r1, r3
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f7fe fde9 	bl	80087da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c08:	2101      	movs	r1, #1
 8009c0a:	6838      	ldr	r0, [r7, #0]
 8009c0c:	f000 fa72 	bl	800a0f4 <prvAddCurrentTaskToDelayedList>
}
 8009c10:	bf00      	nop
 8009c12:	3710      	adds	r7, #16
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	200141dc 	.word	0x200141dc

08009c1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10a      	bne.n	8009c44 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	617b      	str	r3, [r7, #20]
}
 8009c40:	bf00      	nop
 8009c42:	e7fe      	b.n	8009c42 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c44:	4b0a      	ldr	r3, [pc, #40]	; (8009c70 <vTaskPlaceOnEventListRestricted+0x54>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	3318      	adds	r3, #24
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f7fe fda0 	bl	8008792 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d002      	beq.n	8009c5e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009c58:	f04f 33ff 	mov.w	r3, #4294967295
 8009c5c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009c5e:	6879      	ldr	r1, [r7, #4]
 8009c60:	68b8      	ldr	r0, [r7, #8]
 8009c62:	f000 fa47 	bl	800a0f4 <prvAddCurrentTaskToDelayedList>
	}
 8009c66:	bf00      	nop
 8009c68:	3718      	adds	r7, #24
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	200141dc 	.word	0x200141dc

08009c74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b086      	sub	sp, #24
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d10a      	bne.n	8009ca0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8e:	f383 8811 	msr	BASEPRI, r3
 8009c92:	f3bf 8f6f 	isb	sy
 8009c96:	f3bf 8f4f 	dsb	sy
 8009c9a:	60fb      	str	r3, [r7, #12]
}
 8009c9c:	bf00      	nop
 8009c9e:	e7fe      	b.n	8009c9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	3318      	adds	r3, #24
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fe fdd1 	bl	800884c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009caa:	4b1d      	ldr	r3, [pc, #116]	; (8009d20 <xTaskRemoveFromEventList+0xac>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d11c      	bne.n	8009cec <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7fe fdc8 	bl	800884c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	409a      	lsls	r2, r3
 8009cc4:	4b17      	ldr	r3, [pc, #92]	; (8009d24 <xTaskRemoveFromEventList+0xb0>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	4a16      	ldr	r2, [pc, #88]	; (8009d24 <xTaskRemoveFromEventList+0xb0>)
 8009ccc:	6013      	str	r3, [r2, #0]
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	4413      	add	r3, r2
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4a13      	ldr	r2, [pc, #76]	; (8009d28 <xTaskRemoveFromEventList+0xb4>)
 8009cdc:	441a      	add	r2, r3
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	f7fe fd54 	bl	8008792 <vListInsertEnd>
 8009cea:	e005      	b.n	8009cf8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	3318      	adds	r3, #24
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	480e      	ldr	r0, [pc, #56]	; (8009d2c <xTaskRemoveFromEventList+0xb8>)
 8009cf4:	f7fe fd4d 	bl	8008792 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cfc:	4b0c      	ldr	r3, [pc, #48]	; (8009d30 <xTaskRemoveFromEventList+0xbc>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d905      	bls.n	8009d12 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d06:	2301      	movs	r3, #1
 8009d08:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d0a:	4b0a      	ldr	r3, [pc, #40]	; (8009d34 <xTaskRemoveFromEventList+0xc0>)
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	e001      	b.n	8009d16 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009d12:	2300      	movs	r3, #0
 8009d14:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d16:	697b      	ldr	r3, [r7, #20]
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3718      	adds	r7, #24
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	200143a4 	.word	0x200143a4
 8009d24:	20014384 	.word	0x20014384
 8009d28:	200141e0 	.word	0x200141e0
 8009d2c:	2001433c 	.word	0x2001433c
 8009d30:	200141dc 	.word	0x200141dc
 8009d34:	20014390 	.word	0x20014390

08009d38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d40:	4b06      	ldr	r3, [pc, #24]	; (8009d5c <vTaskInternalSetTimeOutState+0x24>)
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d48:	4b05      	ldr	r3, [pc, #20]	; (8009d60 <vTaskInternalSetTimeOutState+0x28>)
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	605a      	str	r2, [r3, #4]
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr
 8009d5c:	20014394 	.word	0x20014394
 8009d60:	20014380 	.word	0x20014380

08009d64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b088      	sub	sp, #32
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10a      	bne.n	8009d8a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d78:	f383 8811 	msr	BASEPRI, r3
 8009d7c:	f3bf 8f6f 	isb	sy
 8009d80:	f3bf 8f4f 	dsb	sy
 8009d84:	613b      	str	r3, [r7, #16]
}
 8009d86:	bf00      	nop
 8009d88:	e7fe      	b.n	8009d88 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10a      	bne.n	8009da6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d94:	f383 8811 	msr	BASEPRI, r3
 8009d98:	f3bf 8f6f 	isb	sy
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	60fb      	str	r3, [r7, #12]
}
 8009da2:	bf00      	nop
 8009da4:	e7fe      	b.n	8009da4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009da6:	f000 fe4d 	bl	800aa44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009daa:	4b1d      	ldr	r3, [pc, #116]	; (8009e20 <xTaskCheckForTimeOut+0xbc>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	69ba      	ldr	r2, [r7, #24]
 8009db6:	1ad3      	subs	r3, r2, r3
 8009db8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc2:	d102      	bne.n	8009dca <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61fb      	str	r3, [r7, #28]
 8009dc8:	e023      	b.n	8009e12 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	4b15      	ldr	r3, [pc, #84]	; (8009e24 <xTaskCheckForTimeOut+0xc0>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d007      	beq.n	8009de6 <xTaskCheckForTimeOut+0x82>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	69ba      	ldr	r2, [r7, #24]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d302      	bcc.n	8009de6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009de0:	2301      	movs	r3, #1
 8009de2:	61fb      	str	r3, [r7, #28]
 8009de4:	e015      	b.n	8009e12 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	697a      	ldr	r2, [r7, #20]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d20b      	bcs.n	8009e08 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	1ad2      	subs	r2, r2, r3
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f7ff ff9b 	bl	8009d38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e02:	2300      	movs	r3, #0
 8009e04:	61fb      	str	r3, [r7, #28]
 8009e06:	e004      	b.n	8009e12 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e12:	f000 fe47 	bl	800aaa4 <vPortExitCritical>

	return xReturn;
 8009e16:	69fb      	ldr	r3, [r7, #28]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3720      	adds	r7, #32
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	20014380 	.word	0x20014380
 8009e24:	20014394 	.word	0x20014394

08009e28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e28:	b480      	push	{r7}
 8009e2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e2c:	4b03      	ldr	r3, [pc, #12]	; (8009e3c <vTaskMissedYield+0x14>)
 8009e2e:	2201      	movs	r2, #1
 8009e30:	601a      	str	r2, [r3, #0]
}
 8009e32:	bf00      	nop
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr
 8009e3c:	20014390 	.word	0x20014390

08009e40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009e48:	f000 f852 	bl	8009ef0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009e4c:	4b06      	ldr	r3, [pc, #24]	; (8009e68 <prvIdleTask+0x28>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d9f9      	bls.n	8009e48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009e54:	4b05      	ldr	r3, [pc, #20]	; (8009e6c <prvIdleTask+0x2c>)
 8009e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009e64:	e7f0      	b.n	8009e48 <prvIdleTask+0x8>
 8009e66:	bf00      	nop
 8009e68:	200141e0 	.word	0x200141e0
 8009e6c:	e000ed04 	.word	0xe000ed04

08009e70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e76:	2300      	movs	r3, #0
 8009e78:	607b      	str	r3, [r7, #4]
 8009e7a:	e00c      	b.n	8009e96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	009b      	lsls	r3, r3, #2
 8009e82:	4413      	add	r3, r2
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	4a12      	ldr	r2, [pc, #72]	; (8009ed0 <prvInitialiseTaskLists+0x60>)
 8009e88:	4413      	add	r3, r2
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f7fe fc54 	bl	8008738 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	3301      	adds	r3, #1
 8009e94:	607b      	str	r3, [r7, #4]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b0e      	cmp	r3, #14
 8009e9a:	d9ef      	bls.n	8009e7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009e9c:	480d      	ldr	r0, [pc, #52]	; (8009ed4 <prvInitialiseTaskLists+0x64>)
 8009e9e:	f7fe fc4b 	bl	8008738 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ea2:	480d      	ldr	r0, [pc, #52]	; (8009ed8 <prvInitialiseTaskLists+0x68>)
 8009ea4:	f7fe fc48 	bl	8008738 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009ea8:	480c      	ldr	r0, [pc, #48]	; (8009edc <prvInitialiseTaskLists+0x6c>)
 8009eaa:	f7fe fc45 	bl	8008738 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009eae:	480c      	ldr	r0, [pc, #48]	; (8009ee0 <prvInitialiseTaskLists+0x70>)
 8009eb0:	f7fe fc42 	bl	8008738 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009eb4:	480b      	ldr	r0, [pc, #44]	; (8009ee4 <prvInitialiseTaskLists+0x74>)
 8009eb6:	f7fe fc3f 	bl	8008738 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009eba:	4b0b      	ldr	r3, [pc, #44]	; (8009ee8 <prvInitialiseTaskLists+0x78>)
 8009ebc:	4a05      	ldr	r2, [pc, #20]	; (8009ed4 <prvInitialiseTaskLists+0x64>)
 8009ebe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ec0:	4b0a      	ldr	r3, [pc, #40]	; (8009eec <prvInitialiseTaskLists+0x7c>)
 8009ec2:	4a05      	ldr	r2, [pc, #20]	; (8009ed8 <prvInitialiseTaskLists+0x68>)
 8009ec4:	601a      	str	r2, [r3, #0]
}
 8009ec6:	bf00      	nop
 8009ec8:	3708      	adds	r7, #8
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	200141e0 	.word	0x200141e0
 8009ed4:	2001430c 	.word	0x2001430c
 8009ed8:	20014320 	.word	0x20014320
 8009edc:	2001433c 	.word	0x2001433c
 8009ee0:	20014350 	.word	0x20014350
 8009ee4:	20014368 	.word	0x20014368
 8009ee8:	20014334 	.word	0x20014334
 8009eec:	20014338 	.word	0x20014338

08009ef0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b082      	sub	sp, #8
 8009ef4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ef6:	e019      	b.n	8009f2c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ef8:	f000 fda4 	bl	800aa44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009efc:	4b10      	ldr	r3, [pc, #64]	; (8009f40 <prvCheckTasksWaitingTermination+0x50>)
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	3304      	adds	r3, #4
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7fe fc9f 	bl	800884c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f0e:	4b0d      	ldr	r3, [pc, #52]	; (8009f44 <prvCheckTasksWaitingTermination+0x54>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	3b01      	subs	r3, #1
 8009f14:	4a0b      	ldr	r2, [pc, #44]	; (8009f44 <prvCheckTasksWaitingTermination+0x54>)
 8009f16:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f18:	4b0b      	ldr	r3, [pc, #44]	; (8009f48 <prvCheckTasksWaitingTermination+0x58>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	4a0a      	ldr	r2, [pc, #40]	; (8009f48 <prvCheckTasksWaitingTermination+0x58>)
 8009f20:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f22:	f000 fdbf 	bl	800aaa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 f810 	bl	8009f4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f2c:	4b06      	ldr	r3, [pc, #24]	; (8009f48 <prvCheckTasksWaitingTermination+0x58>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d1e1      	bne.n	8009ef8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f34:	bf00      	nop
 8009f36:	bf00      	nop
 8009f38:	3708      	adds	r7, #8
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	20014350 	.word	0x20014350
 8009f44:	2001437c 	.word	0x2001437c
 8009f48:	20014364 	.word	0x20014364

08009f4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f7fe fad7 	bl	800850c <vPortFree>
			vPortFree( pxTCB );
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f7fe fad4 	bl	800850c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009f64:	bf00      	nop
 8009f66:	3708      	adds	r7, #8
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f72:	4b0c      	ldr	r3, [pc, #48]	; (8009fa4 <prvResetNextTaskUnblockTime+0x38>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d104      	bne.n	8009f86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f7c:	4b0a      	ldr	r3, [pc, #40]	; (8009fa8 <prvResetNextTaskUnblockTime+0x3c>)
 8009f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f84:	e008      	b.n	8009f98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f86:	4b07      	ldr	r3, [pc, #28]	; (8009fa4 <prvResetNextTaskUnblockTime+0x38>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	4a04      	ldr	r2, [pc, #16]	; (8009fa8 <prvResetNextTaskUnblockTime+0x3c>)
 8009f96:	6013      	str	r3, [r2, #0]
}
 8009f98:	bf00      	nop
 8009f9a:	370c      	adds	r7, #12
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr
 8009fa4:	20014334 	.word	0x20014334
 8009fa8:	2001439c 	.word	0x2001439c

08009fac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009fb2:	4b0b      	ldr	r3, [pc, #44]	; (8009fe0 <xTaskGetSchedulerState+0x34>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d102      	bne.n	8009fc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	607b      	str	r3, [r7, #4]
 8009fbe:	e008      	b.n	8009fd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fc0:	4b08      	ldr	r3, [pc, #32]	; (8009fe4 <xTaskGetSchedulerState+0x38>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d102      	bne.n	8009fce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009fc8:	2302      	movs	r3, #2
 8009fca:	607b      	str	r3, [r7, #4]
 8009fcc:	e001      	b.n	8009fd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009fd2:	687b      	ldr	r3, [r7, #4]
	}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr
 8009fe0:	20014388 	.word	0x20014388
 8009fe4:	200143a4 	.word	0x200143a4

08009fe8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d06e      	beq.n	800a0dc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009ffe:	4b3a      	ldr	r3, [pc, #232]	; (800a0e8 <xTaskPriorityDisinherit+0x100>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	693a      	ldr	r2, [r7, #16]
 800a004:	429a      	cmp	r2, r3
 800a006:	d00a      	beq.n	800a01e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a00c:	f383 8811 	msr	BASEPRI, r3
 800a010:	f3bf 8f6f 	isb	sy
 800a014:	f3bf 8f4f 	dsb	sy
 800a018:	60fb      	str	r3, [r7, #12]
}
 800a01a:	bf00      	nop
 800a01c:	e7fe      	b.n	800a01c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a022:	2b00      	cmp	r3, #0
 800a024:	d10a      	bne.n	800a03c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02a:	f383 8811 	msr	BASEPRI, r3
 800a02e:	f3bf 8f6f 	isb	sy
 800a032:	f3bf 8f4f 	dsb	sy
 800a036:	60bb      	str	r3, [r7, #8]
}
 800a038:	bf00      	nop
 800a03a:	e7fe      	b.n	800a03a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a040:	1e5a      	subs	r2, r3, #1
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a04e:	429a      	cmp	r2, r3
 800a050:	d044      	beq.n	800a0dc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a056:	2b00      	cmp	r3, #0
 800a058:	d140      	bne.n	800a0dc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	3304      	adds	r3, #4
 800a05e:	4618      	mov	r0, r3
 800a060:	f7fe fbf4 	bl	800884c <uxListRemove>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d115      	bne.n	800a096 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a06e:	491f      	ldr	r1, [pc, #124]	; (800a0ec <xTaskPriorityDisinherit+0x104>)
 800a070:	4613      	mov	r3, r2
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	4413      	add	r3, r2
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	440b      	add	r3, r1
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d10a      	bne.n	800a096 <xTaskPriorityDisinherit+0xae>
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a084:	2201      	movs	r2, #1
 800a086:	fa02 f303 	lsl.w	r3, r2, r3
 800a08a:	43da      	mvns	r2, r3
 800a08c:	4b18      	ldr	r3, [pc, #96]	; (800a0f0 <xTaskPriorityDisinherit+0x108>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4013      	ands	r3, r2
 800a092:	4a17      	ldr	r2, [pc, #92]	; (800a0f0 <xTaskPriorityDisinherit+0x108>)
 800a094:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0a2:	f1c3 020f 	rsb	r2, r3, #15
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	409a      	lsls	r2, r3
 800a0b2:	4b0f      	ldr	r3, [pc, #60]	; (800a0f0 <xTaskPriorityDisinherit+0x108>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	4a0d      	ldr	r2, [pc, #52]	; (800a0f0 <xTaskPriorityDisinherit+0x108>)
 800a0ba:	6013      	str	r3, [r2, #0]
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4a08      	ldr	r2, [pc, #32]	; (800a0ec <xTaskPriorityDisinherit+0x104>)
 800a0ca:	441a      	add	r2, r3
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	3304      	adds	r3, #4
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	f7fe fb5d 	bl	8008792 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0dc:	697b      	ldr	r3, [r7, #20]
	}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3718      	adds	r7, #24
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	200141dc 	.word	0x200141dc
 800a0ec:	200141e0 	.word	0x200141e0
 800a0f0:	20014384 	.word	0x20014384

0800a0f4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a0fe:	4b29      	ldr	r3, [pc, #164]	; (800a1a4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a104:	4b28      	ldr	r3, [pc, #160]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	3304      	adds	r3, #4
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe fb9e 	bl	800884c <uxListRemove>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a116:	4b24      	ldr	r3, [pc, #144]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a11c:	2201      	movs	r2, #1
 800a11e:	fa02 f303 	lsl.w	r3, r2, r3
 800a122:	43da      	mvns	r2, r3
 800a124:	4b21      	ldr	r3, [pc, #132]	; (800a1ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4013      	ands	r3, r2
 800a12a:	4a20      	ldr	r2, [pc, #128]	; (800a1ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800a12c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a134:	d10a      	bne.n	800a14c <prvAddCurrentTaskToDelayedList+0x58>
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d007      	beq.n	800a14c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a13c:	4b1a      	ldr	r3, [pc, #104]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	3304      	adds	r3, #4
 800a142:	4619      	mov	r1, r3
 800a144:	481a      	ldr	r0, [pc, #104]	; (800a1b0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a146:	f7fe fb24 	bl	8008792 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a14a:	e026      	b.n	800a19a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a14c:	68fa      	ldr	r2, [r7, #12]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	4413      	add	r3, r2
 800a152:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a154:	4b14      	ldr	r3, [pc, #80]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a15c:	68ba      	ldr	r2, [r7, #8]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	429a      	cmp	r2, r3
 800a162:	d209      	bcs.n	800a178 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a164:	4b13      	ldr	r3, [pc, #76]	; (800a1b4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	4b0f      	ldr	r3, [pc, #60]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	3304      	adds	r3, #4
 800a16e:	4619      	mov	r1, r3
 800a170:	4610      	mov	r0, r2
 800a172:	f7fe fb32 	bl	80087da <vListInsert>
}
 800a176:	e010      	b.n	800a19a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a178:	4b0f      	ldr	r3, [pc, #60]	; (800a1b8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	4b0a      	ldr	r3, [pc, #40]	; (800a1a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	3304      	adds	r3, #4
 800a182:	4619      	mov	r1, r3
 800a184:	4610      	mov	r0, r2
 800a186:	f7fe fb28 	bl	80087da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a18a:	4b0c      	ldr	r3, [pc, #48]	; (800a1bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	429a      	cmp	r2, r3
 800a192:	d202      	bcs.n	800a19a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a194:	4a09      	ldr	r2, [pc, #36]	; (800a1bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	6013      	str	r3, [r2, #0]
}
 800a19a:	bf00      	nop
 800a19c:	3710      	adds	r7, #16
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	20014380 	.word	0x20014380
 800a1a8:	200141dc 	.word	0x200141dc
 800a1ac:	20014384 	.word	0x20014384
 800a1b0:	20014368 	.word	0x20014368
 800a1b4:	20014338 	.word	0x20014338
 800a1b8:	20014334 	.word	0x20014334
 800a1bc:	2001439c 	.word	0x2001439c

0800a1c0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800a1ca:	f000 fad5 	bl	800a778 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800a1ce:	4b11      	ldr	r3, [pc, #68]	; (800a214 <xTimerCreateTimerTask+0x54>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00b      	beq.n	800a1ee <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800a1d6:	4b10      	ldr	r3, [pc, #64]	; (800a218 <xTimerCreateTimerTask+0x58>)
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	2302      	movs	r3, #2
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a1e4:	490d      	ldr	r1, [pc, #52]	; (800a21c <xTimerCreateTimerTask+0x5c>)
 800a1e6:	480e      	ldr	r0, [pc, #56]	; (800a220 <xTimerCreateTimerTask+0x60>)
 800a1e8:	f7ff f8d6 	bl	8009398 <xTaskCreate>
 800a1ec:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d10a      	bne.n	800a20a <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800a1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f8:	f383 8811 	msr	BASEPRI, r3
 800a1fc:	f3bf 8f6f 	isb	sy
 800a200:	f3bf 8f4f 	dsb	sy
 800a204:	603b      	str	r3, [r7, #0]
}
 800a206:	bf00      	nop
 800a208:	e7fe      	b.n	800a208 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800a20a:	687b      	ldr	r3, [r7, #4]
    }
 800a20c:	4618      	mov	r0, r3
 800a20e:	3708      	adds	r7, #8
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}
 800a214:	200143d8 	.word	0x200143d8
 800a218:	200143dc 	.word	0x200143dc
 800a21c:	0800f898 	.word	0x0800f898
 800a220:	0800a359 	.word	0x0800a359

0800a224 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800a224:	b580      	push	{r7, lr}
 800a226:	b08a      	sub	sp, #40	; 0x28
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
 800a230:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800a232:	2300      	movs	r3, #0
 800a234:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d10a      	bne.n	800a252 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a240:	f383 8811 	msr	BASEPRI, r3
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	623b      	str	r3, [r7, #32]
}
 800a24e:	bf00      	nop
 800a250:	e7fe      	b.n	800a250 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800a252:	4b1a      	ldr	r3, [pc, #104]	; (800a2bc <xTimerGenericCommand+0x98>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d02a      	beq.n	800a2b0 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	2b05      	cmp	r3, #5
 800a26a:	dc18      	bgt.n	800a29e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a26c:	f7ff fe9e 	bl	8009fac <xTaskGetSchedulerState>
 800a270:	4603      	mov	r3, r0
 800a272:	2b02      	cmp	r3, #2
 800a274:	d109      	bne.n	800a28a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a276:	4b11      	ldr	r3, [pc, #68]	; (800a2bc <xTimerGenericCommand+0x98>)
 800a278:	6818      	ldr	r0, [r3, #0]
 800a27a:	f107 0114 	add.w	r1, r7, #20
 800a27e:	2300      	movs	r3, #0
 800a280:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a282:	f7fe fbf7 	bl	8008a74 <xQueueGenericSend>
 800a286:	6278      	str	r0, [r7, #36]	; 0x24
 800a288:	e012      	b.n	800a2b0 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a28a:	4b0c      	ldr	r3, [pc, #48]	; (800a2bc <xTimerGenericCommand+0x98>)
 800a28c:	6818      	ldr	r0, [r3, #0]
 800a28e:	f107 0114 	add.w	r1, r7, #20
 800a292:	2300      	movs	r3, #0
 800a294:	2200      	movs	r2, #0
 800a296:	f7fe fbed 	bl	8008a74 <xQueueGenericSend>
 800a29a:	6278      	str	r0, [r7, #36]	; 0x24
 800a29c:	e008      	b.n	800a2b0 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a29e:	4b07      	ldr	r3, [pc, #28]	; (800a2bc <xTimerGenericCommand+0x98>)
 800a2a0:	6818      	ldr	r0, [r3, #0]
 800a2a2:	f107 0114 	add.w	r1, r7, #20
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	683a      	ldr	r2, [r7, #0]
 800a2aa:	f7fe fce1 	bl	8008c70 <xQueueGenericSendFromISR>
 800a2ae:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800a2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3728      	adds	r7, #40	; 0x28
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	bf00      	nop
 800a2bc:	200143d8 	.word	0x200143d8

0800a2c0 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b088      	sub	sp, #32
 800a2c4:	af02      	add	r7, sp, #8
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2ca:	4b22      	ldr	r3, [pc, #136]	; (800a354 <prvProcessExpiredTimer+0x94>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	3304      	adds	r3, #4
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7fe fab7 	bl	800884c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2e4:	f003 0304 	and.w	r3, r3, #4
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d022      	beq.n	800a332 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a2ec:	697b      	ldr	r3, [r7, #20]
 800a2ee:	699a      	ldr	r2, [r3, #24]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	18d1      	adds	r1, r2, r3
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	683a      	ldr	r2, [r7, #0]
 800a2f8:	6978      	ldr	r0, [r7, #20]
 800a2fa:	f000 f8d1 	bl	800a4a0 <prvInsertTimerInActiveList>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d01f      	beq.n	800a344 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a304:	2300      	movs	r3, #0
 800a306:	9300      	str	r3, [sp, #0]
 800a308:	2300      	movs	r3, #0
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	2100      	movs	r1, #0
 800a30e:	6978      	ldr	r0, [r7, #20]
 800a310:	f7ff ff88 	bl	800a224 <xTimerGenericCommand>
 800a314:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d113      	bne.n	800a344 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a320:	f383 8811 	msr	BASEPRI, r3
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	60fb      	str	r3, [r7, #12]
}
 800a32e:	bf00      	nop
 800a330:	e7fe      	b.n	800a330 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a338:	f023 0301 	bic.w	r3, r3, #1
 800a33c:	b2da      	uxtb	r2, r3
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	6a1b      	ldr	r3, [r3, #32]
 800a348:	6978      	ldr	r0, [r7, #20]
 800a34a:	4798      	blx	r3
    }
 800a34c:	bf00      	nop
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	200143d0 	.word	0x200143d0

0800a358 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a360:	f107 0308 	add.w	r3, r7, #8
 800a364:	4618      	mov	r0, r3
 800a366:	f000 f857 	bl	800a418 <prvGetNextExpireTime>
 800a36a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	4619      	mov	r1, r3
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f000 f803 	bl	800a37c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800a376:	f000 f8d5 	bl	800a524 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a37a:	e7f1      	b.n	800a360 <prvTimerTask+0x8>

0800a37c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800a386:	f7ff fa57 	bl	8009838 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a38a:	f107 0308 	add.w	r3, r7, #8
 800a38e:	4618      	mov	r0, r3
 800a390:	f000 f866 	bl	800a460 <prvSampleTimeNow>
 800a394:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d130      	bne.n	800a3fe <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10a      	bne.n	800a3b8 <prvProcessTimerOrBlockTask+0x3c>
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d806      	bhi.n	800a3b8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800a3aa:	f7ff fa53 	bl	8009854 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a3ae:	68f9      	ldr	r1, [r7, #12]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f7ff ff85 	bl	800a2c0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800a3b6:	e024      	b.n	800a402 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d008      	beq.n	800a3d0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a3be:	4b13      	ldr	r3, [pc, #76]	; (800a40c <prvProcessTimerOrBlockTask+0x90>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d101      	bne.n	800a3cc <prvProcessTimerOrBlockTask+0x50>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	e000      	b.n	800a3ce <prvProcessTimerOrBlockTask+0x52>
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a3d0:	4b0f      	ldr	r3, [pc, #60]	; (800a410 <prvProcessTimerOrBlockTask+0x94>)
 800a3d2:	6818      	ldr	r0, [r3, #0]
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	683a      	ldr	r2, [r7, #0]
 800a3dc:	4619      	mov	r1, r3
 800a3de:	f7fe ffa7 	bl	8009330 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800a3e2:	f7ff fa37 	bl	8009854 <xTaskResumeAll>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10a      	bne.n	800a402 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800a3ec:	4b09      	ldr	r3, [pc, #36]	; (800a414 <prvProcessTimerOrBlockTask+0x98>)
 800a3ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3f2:	601a      	str	r2, [r3, #0]
 800a3f4:	f3bf 8f4f 	dsb	sy
 800a3f8:	f3bf 8f6f 	isb	sy
    }
 800a3fc:	e001      	b.n	800a402 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800a3fe:	f7ff fa29 	bl	8009854 <xTaskResumeAll>
    }
 800a402:	bf00      	nop
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	200143d4 	.word	0x200143d4
 800a410:	200143d8 	.word	0x200143d8
 800a414:	e000ed04 	.word	0xe000ed04

0800a418 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a420:	4b0e      	ldr	r3, [pc, #56]	; (800a45c <prvGetNextExpireTime+0x44>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <prvGetNextExpireTime+0x16>
 800a42a:	2201      	movs	r2, #1
 800a42c:	e000      	b.n	800a430 <prvGetNextExpireTime+0x18>
 800a42e:	2200      	movs	r2, #0
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d105      	bne.n	800a448 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a43c:	4b07      	ldr	r3, [pc, #28]	; (800a45c <prvGetNextExpireTime+0x44>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	60fb      	str	r3, [r7, #12]
 800a446:	e001      	b.n	800a44c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800a44c:	68fb      	ldr	r3, [r7, #12]
    }
 800a44e:	4618      	mov	r0, r3
 800a450:	3714      	adds	r7, #20
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop
 800a45c:	200143d0 	.word	0x200143d0

0800a460 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800a460:	b580      	push	{r7, lr}
 800a462:	b084      	sub	sp, #16
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800a468:	f7ff fa90 	bl	800998c <xTaskGetTickCount>
 800a46c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800a46e:	4b0b      	ldr	r3, [pc, #44]	; (800a49c <prvSampleTimeNow+0x3c>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	429a      	cmp	r2, r3
 800a476:	d205      	bcs.n	800a484 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800a478:	f000 f91a 	bl	800a6b0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2201      	movs	r2, #1
 800a480:	601a      	str	r2, [r3, #0]
 800a482:	e002      	b.n	800a48a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800a48a:	4a04      	ldr	r2, [pc, #16]	; (800a49c <prvSampleTimeNow+0x3c>)
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800a490:	68fb      	ldr	r3, [r7, #12]
    }
 800a492:	4618      	mov	r0, r3
 800a494:	3710      	adds	r7, #16
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	200143e0 	.word	0x200143e0

0800a4a0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	607a      	str	r2, [r7, #4]
 800a4ac:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	68ba      	ldr	r2, [r7, #8]
 800a4b6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800a4be:	68ba      	ldr	r2, [r7, #8]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d812      	bhi.n	800a4ec <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	1ad2      	subs	r2, r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	699b      	ldr	r3, [r3, #24]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d302      	bcc.n	800a4da <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	617b      	str	r3, [r7, #20]
 800a4d8:	e01b      	b.n	800a512 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4da:	4b10      	ldr	r3, [pc, #64]	; (800a51c <prvInsertTimerInActiveList+0x7c>)
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	3304      	adds	r3, #4
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	4610      	mov	r0, r2
 800a4e6:	f7fe f978 	bl	80087da <vListInsert>
 800a4ea:	e012      	b.n	800a512 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d206      	bcs.n	800a502 <prvInsertTimerInActiveList+0x62>
 800a4f4:	68ba      	ldr	r2, [r7, #8]
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d302      	bcc.n	800a502 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	617b      	str	r3, [r7, #20]
 800a500:	e007      	b.n	800a512 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a502:	4b07      	ldr	r3, [pc, #28]	; (800a520 <prvInsertTimerInActiveList+0x80>)
 800a504:	681a      	ldr	r2, [r3, #0]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	3304      	adds	r3, #4
 800a50a:	4619      	mov	r1, r3
 800a50c:	4610      	mov	r0, r2
 800a50e:	f7fe f964 	bl	80087da <vListInsert>
            }
        }

        return xProcessTimerNow;
 800a512:	697b      	ldr	r3, [r7, #20]
    }
 800a514:	4618      	mov	r0, r3
 800a516:	3718      	adds	r7, #24
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}
 800a51c:	200143d4 	.word	0x200143d4
 800a520:	200143d0 	.word	0x200143d0

0800a524 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800a524:	b580      	push	{r7, lr}
 800a526:	b08c      	sub	sp, #48	; 0x30
 800a528:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a52a:	e0ae      	b.n	800a68a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f2c0 80aa 	blt.w	800a688 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53a:	695b      	ldr	r3, [r3, #20]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d004      	beq.n	800a54a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a542:	3304      	adds	r3, #4
 800a544:	4618      	mov	r0, r3
 800a546:	f7fe f981 	bl	800884c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a54a:	1d3b      	adds	r3, r7, #4
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7ff ff87 	bl	800a460 <prvSampleTimeNow>
 800a552:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	2b09      	cmp	r3, #9
 800a558:	f200 8097 	bhi.w	800a68a <prvProcessReceivedCommands+0x166>
 800a55c:	a201      	add	r2, pc, #4	; (adr r2, 800a564 <prvProcessReceivedCommands+0x40>)
 800a55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a562:	bf00      	nop
 800a564:	0800a58d 	.word	0x0800a58d
 800a568:	0800a58d 	.word	0x0800a58d
 800a56c:	0800a58d 	.word	0x0800a58d
 800a570:	0800a601 	.word	0x0800a601
 800a574:	0800a615 	.word	0x0800a615
 800a578:	0800a65f 	.word	0x0800a65f
 800a57c:	0800a58d 	.word	0x0800a58d
 800a580:	0800a58d 	.word	0x0800a58d
 800a584:	0800a601 	.word	0x0800a601
 800a588:	0800a615 	.word	0x0800a615
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a592:	f043 0301 	orr.w	r3, r3, #1
 800a596:	b2da      	uxtb	r2, r3
 800a598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	18d1      	adds	r1, r2, r3
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	6a3a      	ldr	r2, [r7, #32]
 800a5aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a5ac:	f7ff ff78 	bl	800a4a0 <prvInsertTimerInActiveList>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d069      	beq.n	800a68a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b8:	6a1b      	ldr	r3, [r3, #32]
 800a5ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a5bc:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a5c4:	f003 0304 	and.w	r3, r3, #4
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d05e      	beq.n	800a68a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d0:	699b      	ldr	r3, [r3, #24]
 800a5d2:	441a      	add	r2, r3
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	2300      	movs	r3, #0
 800a5da:	2100      	movs	r1, #0
 800a5dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a5de:	f7ff fe21 	bl	800a224 <xTimerGenericCommand>
 800a5e2:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d14f      	bne.n	800a68a <prvProcessReceivedCommands+0x166>
	__asm volatile
 800a5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ee:	f383 8811 	msr	BASEPRI, r3
 800a5f2:	f3bf 8f6f 	isb	sy
 800a5f6:	f3bf 8f4f 	dsb	sy
 800a5fa:	61bb      	str	r3, [r7, #24]
}
 800a5fc:	bf00      	nop
 800a5fe:	e7fe      	b.n	800a5fe <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a602:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a606:	f023 0301 	bic.w	r3, r3, #1
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800a612:	e03a      	b.n	800a68a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a616:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a61a:	f043 0301 	orr.w	r3, r3, #1
 800a61e:	b2da      	uxtb	r2, r3
 800a620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a622:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a626:	68fa      	ldr	r2, [r7, #12]
 800a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62e:	699b      	ldr	r3, [r3, #24]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d10a      	bne.n	800a64a <prvProcessReceivedCommands+0x126>
	__asm volatile
 800a634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a638:	f383 8811 	msr	BASEPRI, r3
 800a63c:	f3bf 8f6f 	isb	sy
 800a640:	f3bf 8f4f 	dsb	sy
 800a644:	617b      	str	r3, [r7, #20]
}
 800a646:	bf00      	nop
 800a648:	e7fe      	b.n	800a648 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64c:	699a      	ldr	r2, [r3, #24]
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	18d1      	adds	r1, r2, r3
 800a652:	6a3b      	ldr	r3, [r7, #32]
 800a654:	6a3a      	ldr	r2, [r7, #32]
 800a656:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a658:	f7ff ff22 	bl	800a4a0 <prvInsertTimerInActiveList>
                        break;
 800a65c:	e015      	b.n	800a68a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a660:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a664:	f003 0302 	and.w	r3, r3, #2
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d103      	bne.n	800a674 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 800a66c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a66e:	f7fd ff4d 	bl	800850c <vPortFree>
 800a672:	e00a      	b.n	800a68a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a676:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a67a:	f023 0301 	bic.w	r3, r3, #1
 800a67e:	b2da      	uxtb	r2, r3
 800a680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a682:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800a686:	e000      	b.n	800a68a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800a688:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a68a:	4b08      	ldr	r3, [pc, #32]	; (800a6ac <prvProcessReceivedCommands+0x188>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f107 0108 	add.w	r1, r7, #8
 800a692:	2200      	movs	r2, #0
 800a694:	4618      	mov	r0, r3
 800a696:	f7fe fc31 	bl	8008efc <xQueueReceive>
 800a69a:	4603      	mov	r3, r0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f47f af45 	bne.w	800a52c <prvProcessReceivedCommands+0x8>
        }
    }
 800a6a2:	bf00      	nop
 800a6a4:	bf00      	nop
 800a6a6:	3728      	adds	r7, #40	; 0x28
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	200143d8 	.word	0x200143d8

0800a6b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b088      	sub	sp, #32
 800a6b4:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a6b6:	e048      	b.n	800a74a <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6b8:	4b2d      	ldr	r3, [pc, #180]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	68db      	ldr	r3, [r3, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6c2:	4b2b      	ldr	r3, [pc, #172]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	3304      	adds	r3, #4
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7fe f8bb 	bl	800884c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6a1b      	ldr	r3, [r3, #32]
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6e4:	f003 0304 	and.w	r3, r3, #4
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d02e      	beq.n	800a74a <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	699b      	ldr	r3, [r3, #24]
 800a6f0:	693a      	ldr	r2, [r7, #16]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800a6f6:	68ba      	ldr	r2, [r7, #8]
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	d90e      	bls.n	800a71c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	68ba      	ldr	r2, [r7, #8]
 800a702:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a70a:	4b19      	ldr	r3, [pc, #100]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a70c:	681a      	ldr	r2, [r3, #0]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	3304      	adds	r3, #4
 800a712:	4619      	mov	r1, r3
 800a714:	4610      	mov	r0, r2
 800a716:	f7fe f860 	bl	80087da <vListInsert>
 800a71a:	e016      	b.n	800a74a <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a71c:	2300      	movs	r3, #0
 800a71e:	9300      	str	r3, [sp, #0]
 800a720:	2300      	movs	r3, #0
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	2100      	movs	r1, #0
 800a726:	68f8      	ldr	r0, [r7, #12]
 800a728:	f7ff fd7c 	bl	800a224 <xTimerGenericCommand>
 800a72c:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d10a      	bne.n	800a74a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a738:	f383 8811 	msr	BASEPRI, r3
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	f3bf 8f4f 	dsb	sy
 800a744:	603b      	str	r3, [r7, #0]
}
 800a746:	bf00      	nop
 800a748:	e7fe      	b.n	800a748 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a74a:	4b09      	ldr	r3, [pc, #36]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1b1      	bne.n	800a6b8 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800a754:	4b06      	ldr	r3, [pc, #24]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800a75a:	4b06      	ldr	r3, [pc, #24]	; (800a774 <prvSwitchTimerLists+0xc4>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a04      	ldr	r2, [pc, #16]	; (800a770 <prvSwitchTimerLists+0xc0>)
 800a760:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800a762:	4a04      	ldr	r2, [pc, #16]	; (800a774 <prvSwitchTimerLists+0xc4>)
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	6013      	str	r3, [r2, #0]
    }
 800a768:	bf00      	nop
 800a76a:	3718      	adds	r7, #24
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}
 800a770:	200143d0 	.word	0x200143d0
 800a774:	200143d4 	.word	0x200143d4

0800a778 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800a778:	b580      	push	{r7, lr}
 800a77a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800a77c:	f000 f962 	bl	800aa44 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800a780:	4b12      	ldr	r3, [pc, #72]	; (800a7cc <prvCheckForValidListAndQueue+0x54>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d11d      	bne.n	800a7c4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800a788:	4811      	ldr	r0, [pc, #68]	; (800a7d0 <prvCheckForValidListAndQueue+0x58>)
 800a78a:	f7fd ffd5 	bl	8008738 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800a78e:	4811      	ldr	r0, [pc, #68]	; (800a7d4 <prvCheckForValidListAndQueue+0x5c>)
 800a790:	f7fd ffd2 	bl	8008738 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800a794:	4b10      	ldr	r3, [pc, #64]	; (800a7d8 <prvCheckForValidListAndQueue+0x60>)
 800a796:	4a0e      	ldr	r2, [pc, #56]	; (800a7d0 <prvCheckForValidListAndQueue+0x58>)
 800a798:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800a79a:	4b10      	ldr	r3, [pc, #64]	; (800a7dc <prvCheckForValidListAndQueue+0x64>)
 800a79c:	4a0d      	ldr	r2, [pc, #52]	; (800a7d4 <prvCheckForValidListAndQueue+0x5c>)
 800a79e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	210c      	movs	r1, #12
 800a7a4:	200a      	movs	r0, #10
 800a7a6:	f7fe f8e3 	bl	8008970 <xQueueGenericCreate>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	4a07      	ldr	r2, [pc, #28]	; (800a7cc <prvCheckForValidListAndQueue+0x54>)
 800a7ae:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800a7b0:	4b06      	ldr	r3, [pc, #24]	; (800a7cc <prvCheckForValidListAndQueue+0x54>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d005      	beq.n	800a7c4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a7b8:	4b04      	ldr	r3, [pc, #16]	; (800a7cc <prvCheckForValidListAndQueue+0x54>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4908      	ldr	r1, [pc, #32]	; (800a7e0 <prvCheckForValidListAndQueue+0x68>)
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7fe fd8c 	bl	80092dc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a7c4:	f000 f96e 	bl	800aaa4 <vPortExitCritical>
    }
 800a7c8:	bf00      	nop
 800a7ca:	bd80      	pop	{r7, pc}
 800a7cc:	200143d8 	.word	0x200143d8
 800a7d0:	200143a8 	.word	0x200143a8
 800a7d4:	200143bc 	.word	0x200143bc
 800a7d8:	200143d0 	.word	0x200143d0
 800a7dc:	200143d4 	.word	0x200143d4
 800a7e0:	0800f8a0 	.word	0x0800f8a0

0800a7e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b085      	sub	sp, #20
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	60f8      	str	r0, [r7, #12]
 800a7ec:	60b9      	str	r1, [r7, #8]
 800a7ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	3b04      	subs	r3, #4
 800a7f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a7fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3b04      	subs	r3, #4
 800a802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	f023 0201 	bic.w	r2, r3, #1
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	3b04      	subs	r3, #4
 800a812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a814:	4a0c      	ldr	r2, [pc, #48]	; (800a848 <pxPortInitialiseStack+0x64>)
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	3b14      	subs	r3, #20
 800a81e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	3b04      	subs	r3, #4
 800a82a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	f06f 0202 	mvn.w	r2, #2
 800a832:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	3b20      	subs	r3, #32
 800a838:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a83a:	68fb      	ldr	r3, [r7, #12]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3714      	adds	r7, #20
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr
 800a848:	0800a84d 	.word	0x0800a84d

0800a84c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a852:	2300      	movs	r3, #0
 800a854:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a856:	4b12      	ldr	r3, [pc, #72]	; (800a8a0 <prvTaskExitError+0x54>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a85e:	d00a      	beq.n	800a876 <prvTaskExitError+0x2a>
	__asm volatile
 800a860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a864:	f383 8811 	msr	BASEPRI, r3
 800a868:	f3bf 8f6f 	isb	sy
 800a86c:	f3bf 8f4f 	dsb	sy
 800a870:	60fb      	str	r3, [r7, #12]
}
 800a872:	bf00      	nop
 800a874:	e7fe      	b.n	800a874 <prvTaskExitError+0x28>
	__asm volatile
 800a876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87a:	f383 8811 	msr	BASEPRI, r3
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	60bb      	str	r3, [r7, #8]
}
 800a888:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a88a:	bf00      	nop
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d0fc      	beq.n	800a88c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a892:	bf00      	nop
 800a894:	bf00      	nop
 800a896:	3714      	adds	r7, #20
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr
 800a8a0:	20000020 	.word	0x20000020
	...

0800a8b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a8b0:	4b07      	ldr	r3, [pc, #28]	; (800a8d0 <pxCurrentTCBConst2>)
 800a8b2:	6819      	ldr	r1, [r3, #0]
 800a8b4:	6808      	ldr	r0, [r1, #0]
 800a8b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ba:	f380 8809 	msr	PSP, r0
 800a8be:	f3bf 8f6f 	isb	sy
 800a8c2:	f04f 0000 	mov.w	r0, #0
 800a8c6:	f380 8811 	msr	BASEPRI, r0
 800a8ca:	4770      	bx	lr
 800a8cc:	f3af 8000 	nop.w

0800a8d0 <pxCurrentTCBConst2>:
 800a8d0:	200141dc 	.word	0x200141dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a8d4:	bf00      	nop
 800a8d6:	bf00      	nop

0800a8d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a8d8:	4808      	ldr	r0, [pc, #32]	; (800a8fc <prvPortStartFirstTask+0x24>)
 800a8da:	6800      	ldr	r0, [r0, #0]
 800a8dc:	6800      	ldr	r0, [r0, #0]
 800a8de:	f380 8808 	msr	MSP, r0
 800a8e2:	f04f 0000 	mov.w	r0, #0
 800a8e6:	f380 8814 	msr	CONTROL, r0
 800a8ea:	b662      	cpsie	i
 800a8ec:	b661      	cpsie	f
 800a8ee:	f3bf 8f4f 	dsb	sy
 800a8f2:	f3bf 8f6f 	isb	sy
 800a8f6:	df00      	svc	0
 800a8f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a8fa:	bf00      	nop
 800a8fc:	e000ed08 	.word	0xe000ed08

0800a900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a906:	4b46      	ldr	r3, [pc, #280]	; (800aa20 <xPortStartScheduler+0x120>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a46      	ldr	r2, [pc, #280]	; (800aa24 <xPortStartScheduler+0x124>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d10a      	bne.n	800a926 <xPortStartScheduler+0x26>
	__asm volatile
 800a910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a914:	f383 8811 	msr	BASEPRI, r3
 800a918:	f3bf 8f6f 	isb	sy
 800a91c:	f3bf 8f4f 	dsb	sy
 800a920:	613b      	str	r3, [r7, #16]
}
 800a922:	bf00      	nop
 800a924:	e7fe      	b.n	800a924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a926:	4b3e      	ldr	r3, [pc, #248]	; (800aa20 <xPortStartScheduler+0x120>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a3f      	ldr	r2, [pc, #252]	; (800aa28 <xPortStartScheduler+0x128>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d10a      	bne.n	800a946 <xPortStartScheduler+0x46>
	__asm volatile
 800a930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a934:	f383 8811 	msr	BASEPRI, r3
 800a938:	f3bf 8f6f 	isb	sy
 800a93c:	f3bf 8f4f 	dsb	sy
 800a940:	60fb      	str	r3, [r7, #12]
}
 800a942:	bf00      	nop
 800a944:	e7fe      	b.n	800a944 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a946:	4b39      	ldr	r3, [pc, #228]	; (800aa2c <xPortStartScheduler+0x12c>)
 800a948:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	22ff      	movs	r2, #255	; 0xff
 800a956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a960:	78fb      	ldrb	r3, [r7, #3]
 800a962:	b2db      	uxtb	r3, r3
 800a964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a968:	b2da      	uxtb	r2, r3
 800a96a:	4b31      	ldr	r3, [pc, #196]	; (800aa30 <xPortStartScheduler+0x130>)
 800a96c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a96e:	4b31      	ldr	r3, [pc, #196]	; (800aa34 <xPortStartScheduler+0x134>)
 800a970:	2207      	movs	r2, #7
 800a972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a974:	e009      	b.n	800a98a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a976:	4b2f      	ldr	r3, [pc, #188]	; (800aa34 <xPortStartScheduler+0x134>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	3b01      	subs	r3, #1
 800a97c:	4a2d      	ldr	r2, [pc, #180]	; (800aa34 <xPortStartScheduler+0x134>)
 800a97e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a980:	78fb      	ldrb	r3, [r7, #3]
 800a982:	b2db      	uxtb	r3, r3
 800a984:	005b      	lsls	r3, r3, #1
 800a986:	b2db      	uxtb	r3, r3
 800a988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a992:	2b80      	cmp	r3, #128	; 0x80
 800a994:	d0ef      	beq.n	800a976 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a996:	4b27      	ldr	r3, [pc, #156]	; (800aa34 <xPortStartScheduler+0x134>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f1c3 0307 	rsb	r3, r3, #7
 800a99e:	2b04      	cmp	r3, #4
 800a9a0:	d00a      	beq.n	800a9b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a6:	f383 8811 	msr	BASEPRI, r3
 800a9aa:	f3bf 8f6f 	isb	sy
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	60bb      	str	r3, [r7, #8]
}
 800a9b4:	bf00      	nop
 800a9b6:	e7fe      	b.n	800a9b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a9b8:	4b1e      	ldr	r3, [pc, #120]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	021b      	lsls	r3, r3, #8
 800a9be:	4a1d      	ldr	r2, [pc, #116]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a9c2:	4b1c      	ldr	r3, [pc, #112]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a9ca:	4a1a      	ldr	r2, [pc, #104]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a9d6:	4b18      	ldr	r3, [pc, #96]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a17      	ldr	r2, [pc, #92]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a9e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a9e2:	4b15      	ldr	r3, [pc, #84]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a14      	ldr	r2, [pc, #80]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a9ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a9ee:	f000 f8dd 	bl	800abac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a9f2:	4b12      	ldr	r3, [pc, #72]	; (800aa3c <xPortStartScheduler+0x13c>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a9f8:	f000 f8fc 	bl	800abf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a9fc:	4b10      	ldr	r3, [pc, #64]	; (800aa40 <xPortStartScheduler+0x140>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a0f      	ldr	r2, [pc, #60]	; (800aa40 <xPortStartScheduler+0x140>)
 800aa02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aa06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aa08:	f7ff ff66 	bl	800a8d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa0c:	f7ff f886 	bl	8009b1c <vTaskSwitchContext>
	prvTaskExitError();
 800aa10:	f7ff ff1c 	bl	800a84c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	e000ed00 	.word	0xe000ed00
 800aa24:	410fc271 	.word	0x410fc271
 800aa28:	410fc270 	.word	0x410fc270
 800aa2c:	e000e400 	.word	0xe000e400
 800aa30:	200143e4 	.word	0x200143e4
 800aa34:	200143e8 	.word	0x200143e8
 800aa38:	e000ed20 	.word	0xe000ed20
 800aa3c:	20000020 	.word	0x20000020
 800aa40:	e000ef34 	.word	0xe000ef34

0800aa44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
	__asm volatile
 800aa4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	607b      	str	r3, [r7, #4]
}
 800aa5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa5e:	4b0f      	ldr	r3, [pc, #60]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	3301      	adds	r3, #1
 800aa64:	4a0d      	ldr	r2, [pc, #52]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa68:	4b0c      	ldr	r3, [pc, #48]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d10f      	bne.n	800aa90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa70:	4b0b      	ldr	r3, [pc, #44]	; (800aaa0 <vPortEnterCritical+0x5c>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00a      	beq.n	800aa90 <vPortEnterCritical+0x4c>
	__asm volatile
 800aa7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7e:	f383 8811 	msr	BASEPRI, r3
 800aa82:	f3bf 8f6f 	isb	sy
 800aa86:	f3bf 8f4f 	dsb	sy
 800aa8a:	603b      	str	r3, [r7, #0]
}
 800aa8c:	bf00      	nop
 800aa8e:	e7fe      	b.n	800aa8e <vPortEnterCritical+0x4a>
	}
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	20000020 	.word	0x20000020
 800aaa0:	e000ed04 	.word	0xe000ed04

0800aaa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aaaa:	4b12      	ldr	r3, [pc, #72]	; (800aaf4 <vPortExitCritical+0x50>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d10a      	bne.n	800aac8 <vPortExitCritical+0x24>
	__asm volatile
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	607b      	str	r3, [r7, #4]
}
 800aac4:	bf00      	nop
 800aac6:	e7fe      	b.n	800aac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aac8:	4b0a      	ldr	r3, [pc, #40]	; (800aaf4 <vPortExitCritical+0x50>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	3b01      	subs	r3, #1
 800aace:	4a09      	ldr	r2, [pc, #36]	; (800aaf4 <vPortExitCritical+0x50>)
 800aad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aad2:	4b08      	ldr	r3, [pc, #32]	; (800aaf4 <vPortExitCritical+0x50>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d105      	bne.n	800aae6 <vPortExitCritical+0x42>
 800aada:	2300      	movs	r3, #0
 800aadc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	f383 8811 	msr	BASEPRI, r3
}
 800aae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aae6:	bf00      	nop
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	20000020 	.word	0x20000020
	...

0800ab00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab00:	f3ef 8009 	mrs	r0, PSP
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	4b15      	ldr	r3, [pc, #84]	; (800ab60 <pxCurrentTCBConst>)
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	f01e 0f10 	tst.w	lr, #16
 800ab10:	bf08      	it	eq
 800ab12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ab16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1a:	6010      	str	r0, [r2, #0]
 800ab1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ab24:	f380 8811 	msr	BASEPRI, r0
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	f3bf 8f6f 	isb	sy
 800ab30:	f7fe fff4 	bl	8009b1c <vTaskSwitchContext>
 800ab34:	f04f 0000 	mov.w	r0, #0
 800ab38:	f380 8811 	msr	BASEPRI, r0
 800ab3c:	bc09      	pop	{r0, r3}
 800ab3e:	6819      	ldr	r1, [r3, #0]
 800ab40:	6808      	ldr	r0, [r1, #0]
 800ab42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab46:	f01e 0f10 	tst.w	lr, #16
 800ab4a:	bf08      	it	eq
 800ab4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ab50:	f380 8809 	msr	PSP, r0
 800ab54:	f3bf 8f6f 	isb	sy
 800ab58:	4770      	bx	lr
 800ab5a:	bf00      	nop
 800ab5c:	f3af 8000 	nop.w

0800ab60 <pxCurrentTCBConst>:
 800ab60:	200141dc 	.word	0x200141dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop

0800ab68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab72:	f383 8811 	msr	BASEPRI, r3
 800ab76:	f3bf 8f6f 	isb	sy
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	607b      	str	r3, [r7, #4]
}
 800ab80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab82:	f7fe ff13 	bl	80099ac <xTaskIncrementTick>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d003      	beq.n	800ab94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab8c:	4b06      	ldr	r3, [pc, #24]	; (800aba8 <SysTick_Handler+0x40>)
 800ab8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	2300      	movs	r3, #0
 800ab96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	f383 8811 	msr	BASEPRI, r3
}
 800ab9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aba0:	bf00      	nop
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	e000ed04 	.word	0xe000ed04

0800abac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800abac:	b480      	push	{r7}
 800abae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800abb0:	4b0b      	ldr	r3, [pc, #44]	; (800abe0 <vPortSetupTimerInterrupt+0x34>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800abb6:	4b0b      	ldr	r3, [pc, #44]	; (800abe4 <vPortSetupTimerInterrupt+0x38>)
 800abb8:	2200      	movs	r2, #0
 800abba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800abbc:	4b0a      	ldr	r3, [pc, #40]	; (800abe8 <vPortSetupTimerInterrupt+0x3c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a0a      	ldr	r2, [pc, #40]	; (800abec <vPortSetupTimerInterrupt+0x40>)
 800abc2:	fba2 2303 	umull	r2, r3, r2, r3
 800abc6:	099b      	lsrs	r3, r3, #6
 800abc8:	4a09      	ldr	r2, [pc, #36]	; (800abf0 <vPortSetupTimerInterrupt+0x44>)
 800abca:	3b01      	subs	r3, #1
 800abcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800abce:	4b04      	ldr	r3, [pc, #16]	; (800abe0 <vPortSetupTimerInterrupt+0x34>)
 800abd0:	2207      	movs	r2, #7
 800abd2:	601a      	str	r2, [r3, #0]
}
 800abd4:	bf00      	nop
 800abd6:	46bd      	mov	sp, r7
 800abd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abdc:	4770      	bx	lr
 800abde:	bf00      	nop
 800abe0:	e000e010 	.word	0xe000e010
 800abe4:	e000e018 	.word	0xe000e018
 800abe8:	20000014 	.word	0x20000014
 800abec:	10624dd3 	.word	0x10624dd3
 800abf0:	e000e014 	.word	0xe000e014

0800abf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800abf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ac04 <vPortEnableVFP+0x10>
 800abf8:	6801      	ldr	r1, [r0, #0]
 800abfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800abfe:	6001      	str	r1, [r0, #0]
 800ac00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ac02:	bf00      	nop
 800ac04:	e000ed88 	.word	0xe000ed88

0800ac08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ac08:	b480      	push	{r7}
 800ac0a:	b085      	sub	sp, #20
 800ac0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ac0e:	f3ef 8305 	mrs	r3, IPSR
 800ac12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2b0f      	cmp	r3, #15
 800ac18:	d914      	bls.n	800ac44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ac1a:	4a17      	ldr	r2, [pc, #92]	; (800ac78 <vPortValidateInterruptPriority+0x70>)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	4413      	add	r3, r2
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ac24:	4b15      	ldr	r3, [pc, #84]	; (800ac7c <vPortValidateInterruptPriority+0x74>)
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	7afa      	ldrb	r2, [r7, #11]
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d20a      	bcs.n	800ac44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	607b      	str	r3, [r7, #4]
}
 800ac40:	bf00      	nop
 800ac42:	e7fe      	b.n	800ac42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ac44:	4b0e      	ldr	r3, [pc, #56]	; (800ac80 <vPortValidateInterruptPriority+0x78>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ac4c:	4b0d      	ldr	r3, [pc, #52]	; (800ac84 <vPortValidateInterruptPriority+0x7c>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d90a      	bls.n	800ac6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ac54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac58:	f383 8811 	msr	BASEPRI, r3
 800ac5c:	f3bf 8f6f 	isb	sy
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	603b      	str	r3, [r7, #0]
}
 800ac66:	bf00      	nop
 800ac68:	e7fe      	b.n	800ac68 <vPortValidateInterruptPriority+0x60>
	}
 800ac6a:	bf00      	nop
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	e000e3f0 	.word	0xe000e3f0
 800ac7c:	200143e4 	.word	0x200143e4
 800ac80:	e000ed0c 	.word	0xe000ed0c
 800ac84:	200143e8 	.word	0x200143e8

0800ac88 <__errno>:
 800ac88:	4b01      	ldr	r3, [pc, #4]	; (800ac90 <__errno+0x8>)
 800ac8a:	6818      	ldr	r0, [r3, #0]
 800ac8c:	4770      	bx	lr
 800ac8e:	bf00      	nop
 800ac90:	20000024 	.word	0x20000024

0800ac94 <__libc_init_array>:
 800ac94:	b570      	push	{r4, r5, r6, lr}
 800ac96:	4d0d      	ldr	r5, [pc, #52]	; (800accc <__libc_init_array+0x38>)
 800ac98:	4c0d      	ldr	r4, [pc, #52]	; (800acd0 <__libc_init_array+0x3c>)
 800ac9a:	1b64      	subs	r4, r4, r5
 800ac9c:	10a4      	asrs	r4, r4, #2
 800ac9e:	2600      	movs	r6, #0
 800aca0:	42a6      	cmp	r6, r4
 800aca2:	d109      	bne.n	800acb8 <__libc_init_array+0x24>
 800aca4:	4d0b      	ldr	r5, [pc, #44]	; (800acd4 <__libc_init_array+0x40>)
 800aca6:	4c0c      	ldr	r4, [pc, #48]	; (800acd8 <__libc_init_array+0x44>)
 800aca8:	f004 fc96 	bl	800f5d8 <_init>
 800acac:	1b64      	subs	r4, r4, r5
 800acae:	10a4      	asrs	r4, r4, #2
 800acb0:	2600      	movs	r6, #0
 800acb2:	42a6      	cmp	r6, r4
 800acb4:	d105      	bne.n	800acc2 <__libc_init_array+0x2e>
 800acb6:	bd70      	pop	{r4, r5, r6, pc}
 800acb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800acbc:	4798      	blx	r3
 800acbe:	3601      	adds	r6, #1
 800acc0:	e7ee      	b.n	800aca0 <__libc_init_array+0xc>
 800acc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800acc6:	4798      	blx	r3
 800acc8:	3601      	adds	r6, #1
 800acca:	e7f2      	b.n	800acb2 <__libc_init_array+0x1e>
 800accc:	0800fd7c 	.word	0x0800fd7c
 800acd0:	0800fd7c 	.word	0x0800fd7c
 800acd4:	0800fd7c 	.word	0x0800fd7c
 800acd8:	0800fd80 	.word	0x0800fd80

0800acdc <malloc>:
 800acdc:	4b02      	ldr	r3, [pc, #8]	; (800ace8 <malloc+0xc>)
 800acde:	4601      	mov	r1, r0
 800ace0:	6818      	ldr	r0, [r3, #0]
 800ace2:	f000 b88d 	b.w	800ae00 <_malloc_r>
 800ace6:	bf00      	nop
 800ace8:	20000024 	.word	0x20000024

0800acec <free>:
 800acec:	4b02      	ldr	r3, [pc, #8]	; (800acf8 <free+0xc>)
 800acee:	4601      	mov	r1, r0
 800acf0:	6818      	ldr	r0, [r3, #0]
 800acf2:	f000 b819 	b.w	800ad28 <_free_r>
 800acf6:	bf00      	nop
 800acf8:	20000024 	.word	0x20000024

0800acfc <memcpy>:
 800acfc:	440a      	add	r2, r1
 800acfe:	4291      	cmp	r1, r2
 800ad00:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad04:	d100      	bne.n	800ad08 <memcpy+0xc>
 800ad06:	4770      	bx	lr
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad12:	4291      	cmp	r1, r2
 800ad14:	d1f9      	bne.n	800ad0a <memcpy+0xe>
 800ad16:	bd10      	pop	{r4, pc}

0800ad18 <memset>:
 800ad18:	4402      	add	r2, r0
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d100      	bne.n	800ad22 <memset+0xa>
 800ad20:	4770      	bx	lr
 800ad22:	f803 1b01 	strb.w	r1, [r3], #1
 800ad26:	e7f9      	b.n	800ad1c <memset+0x4>

0800ad28 <_free_r>:
 800ad28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad2a:	2900      	cmp	r1, #0
 800ad2c:	d044      	beq.n	800adb8 <_free_r+0x90>
 800ad2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad32:	9001      	str	r0, [sp, #4]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	f1a1 0404 	sub.w	r4, r1, #4
 800ad3a:	bfb8      	it	lt
 800ad3c:	18e4      	addlt	r4, r4, r3
 800ad3e:	f003 fb89 	bl	800e454 <__malloc_lock>
 800ad42:	4a1e      	ldr	r2, [pc, #120]	; (800adbc <_free_r+0x94>)
 800ad44:	9801      	ldr	r0, [sp, #4]
 800ad46:	6813      	ldr	r3, [r2, #0]
 800ad48:	b933      	cbnz	r3, 800ad58 <_free_r+0x30>
 800ad4a:	6063      	str	r3, [r4, #4]
 800ad4c:	6014      	str	r4, [r2, #0]
 800ad4e:	b003      	add	sp, #12
 800ad50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad54:	f003 bb84 	b.w	800e460 <__malloc_unlock>
 800ad58:	42a3      	cmp	r3, r4
 800ad5a:	d908      	bls.n	800ad6e <_free_r+0x46>
 800ad5c:	6825      	ldr	r5, [r4, #0]
 800ad5e:	1961      	adds	r1, r4, r5
 800ad60:	428b      	cmp	r3, r1
 800ad62:	bf01      	itttt	eq
 800ad64:	6819      	ldreq	r1, [r3, #0]
 800ad66:	685b      	ldreq	r3, [r3, #4]
 800ad68:	1949      	addeq	r1, r1, r5
 800ad6a:	6021      	streq	r1, [r4, #0]
 800ad6c:	e7ed      	b.n	800ad4a <_free_r+0x22>
 800ad6e:	461a      	mov	r2, r3
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	b10b      	cbz	r3, 800ad78 <_free_r+0x50>
 800ad74:	42a3      	cmp	r3, r4
 800ad76:	d9fa      	bls.n	800ad6e <_free_r+0x46>
 800ad78:	6811      	ldr	r1, [r2, #0]
 800ad7a:	1855      	adds	r5, r2, r1
 800ad7c:	42a5      	cmp	r5, r4
 800ad7e:	d10b      	bne.n	800ad98 <_free_r+0x70>
 800ad80:	6824      	ldr	r4, [r4, #0]
 800ad82:	4421      	add	r1, r4
 800ad84:	1854      	adds	r4, r2, r1
 800ad86:	42a3      	cmp	r3, r4
 800ad88:	6011      	str	r1, [r2, #0]
 800ad8a:	d1e0      	bne.n	800ad4e <_free_r+0x26>
 800ad8c:	681c      	ldr	r4, [r3, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	6053      	str	r3, [r2, #4]
 800ad92:	4421      	add	r1, r4
 800ad94:	6011      	str	r1, [r2, #0]
 800ad96:	e7da      	b.n	800ad4e <_free_r+0x26>
 800ad98:	d902      	bls.n	800ada0 <_free_r+0x78>
 800ad9a:	230c      	movs	r3, #12
 800ad9c:	6003      	str	r3, [r0, #0]
 800ad9e:	e7d6      	b.n	800ad4e <_free_r+0x26>
 800ada0:	6825      	ldr	r5, [r4, #0]
 800ada2:	1961      	adds	r1, r4, r5
 800ada4:	428b      	cmp	r3, r1
 800ada6:	bf04      	itt	eq
 800ada8:	6819      	ldreq	r1, [r3, #0]
 800adaa:	685b      	ldreq	r3, [r3, #4]
 800adac:	6063      	str	r3, [r4, #4]
 800adae:	bf04      	itt	eq
 800adb0:	1949      	addeq	r1, r1, r5
 800adb2:	6021      	streq	r1, [r4, #0]
 800adb4:	6054      	str	r4, [r2, #4]
 800adb6:	e7ca      	b.n	800ad4e <_free_r+0x26>
 800adb8:	b003      	add	sp, #12
 800adba:	bd30      	pop	{r4, r5, pc}
 800adbc:	200143ec 	.word	0x200143ec

0800adc0 <sbrk_aligned>:
 800adc0:	b570      	push	{r4, r5, r6, lr}
 800adc2:	4e0e      	ldr	r6, [pc, #56]	; (800adfc <sbrk_aligned+0x3c>)
 800adc4:	460c      	mov	r4, r1
 800adc6:	6831      	ldr	r1, [r6, #0]
 800adc8:	4605      	mov	r5, r0
 800adca:	b911      	cbnz	r1, 800add2 <sbrk_aligned+0x12>
 800adcc:	f000 ff06 	bl	800bbdc <_sbrk_r>
 800add0:	6030      	str	r0, [r6, #0]
 800add2:	4621      	mov	r1, r4
 800add4:	4628      	mov	r0, r5
 800add6:	f000 ff01 	bl	800bbdc <_sbrk_r>
 800adda:	1c43      	adds	r3, r0, #1
 800addc:	d00a      	beq.n	800adf4 <sbrk_aligned+0x34>
 800adde:	1cc4      	adds	r4, r0, #3
 800ade0:	f024 0403 	bic.w	r4, r4, #3
 800ade4:	42a0      	cmp	r0, r4
 800ade6:	d007      	beq.n	800adf8 <sbrk_aligned+0x38>
 800ade8:	1a21      	subs	r1, r4, r0
 800adea:	4628      	mov	r0, r5
 800adec:	f000 fef6 	bl	800bbdc <_sbrk_r>
 800adf0:	3001      	adds	r0, #1
 800adf2:	d101      	bne.n	800adf8 <sbrk_aligned+0x38>
 800adf4:	f04f 34ff 	mov.w	r4, #4294967295
 800adf8:	4620      	mov	r0, r4
 800adfa:	bd70      	pop	{r4, r5, r6, pc}
 800adfc:	200143f0 	.word	0x200143f0

0800ae00 <_malloc_r>:
 800ae00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae04:	1ccd      	adds	r5, r1, #3
 800ae06:	f025 0503 	bic.w	r5, r5, #3
 800ae0a:	3508      	adds	r5, #8
 800ae0c:	2d0c      	cmp	r5, #12
 800ae0e:	bf38      	it	cc
 800ae10:	250c      	movcc	r5, #12
 800ae12:	2d00      	cmp	r5, #0
 800ae14:	4607      	mov	r7, r0
 800ae16:	db01      	blt.n	800ae1c <_malloc_r+0x1c>
 800ae18:	42a9      	cmp	r1, r5
 800ae1a:	d905      	bls.n	800ae28 <_malloc_r+0x28>
 800ae1c:	230c      	movs	r3, #12
 800ae1e:	603b      	str	r3, [r7, #0]
 800ae20:	2600      	movs	r6, #0
 800ae22:	4630      	mov	r0, r6
 800ae24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae28:	4e2e      	ldr	r6, [pc, #184]	; (800aee4 <_malloc_r+0xe4>)
 800ae2a:	f003 fb13 	bl	800e454 <__malloc_lock>
 800ae2e:	6833      	ldr	r3, [r6, #0]
 800ae30:	461c      	mov	r4, r3
 800ae32:	bb34      	cbnz	r4, 800ae82 <_malloc_r+0x82>
 800ae34:	4629      	mov	r1, r5
 800ae36:	4638      	mov	r0, r7
 800ae38:	f7ff ffc2 	bl	800adc0 <sbrk_aligned>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	4604      	mov	r4, r0
 800ae40:	d14d      	bne.n	800aede <_malloc_r+0xde>
 800ae42:	6834      	ldr	r4, [r6, #0]
 800ae44:	4626      	mov	r6, r4
 800ae46:	2e00      	cmp	r6, #0
 800ae48:	d140      	bne.n	800aecc <_malloc_r+0xcc>
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	4631      	mov	r1, r6
 800ae4e:	4638      	mov	r0, r7
 800ae50:	eb04 0803 	add.w	r8, r4, r3
 800ae54:	f000 fec2 	bl	800bbdc <_sbrk_r>
 800ae58:	4580      	cmp	r8, r0
 800ae5a:	d13a      	bne.n	800aed2 <_malloc_r+0xd2>
 800ae5c:	6821      	ldr	r1, [r4, #0]
 800ae5e:	3503      	adds	r5, #3
 800ae60:	1a6d      	subs	r5, r5, r1
 800ae62:	f025 0503 	bic.w	r5, r5, #3
 800ae66:	3508      	adds	r5, #8
 800ae68:	2d0c      	cmp	r5, #12
 800ae6a:	bf38      	it	cc
 800ae6c:	250c      	movcc	r5, #12
 800ae6e:	4629      	mov	r1, r5
 800ae70:	4638      	mov	r0, r7
 800ae72:	f7ff ffa5 	bl	800adc0 <sbrk_aligned>
 800ae76:	3001      	adds	r0, #1
 800ae78:	d02b      	beq.n	800aed2 <_malloc_r+0xd2>
 800ae7a:	6823      	ldr	r3, [r4, #0]
 800ae7c:	442b      	add	r3, r5
 800ae7e:	6023      	str	r3, [r4, #0]
 800ae80:	e00e      	b.n	800aea0 <_malloc_r+0xa0>
 800ae82:	6822      	ldr	r2, [r4, #0]
 800ae84:	1b52      	subs	r2, r2, r5
 800ae86:	d41e      	bmi.n	800aec6 <_malloc_r+0xc6>
 800ae88:	2a0b      	cmp	r2, #11
 800ae8a:	d916      	bls.n	800aeba <_malloc_r+0xba>
 800ae8c:	1961      	adds	r1, r4, r5
 800ae8e:	42a3      	cmp	r3, r4
 800ae90:	6025      	str	r5, [r4, #0]
 800ae92:	bf18      	it	ne
 800ae94:	6059      	strne	r1, [r3, #4]
 800ae96:	6863      	ldr	r3, [r4, #4]
 800ae98:	bf08      	it	eq
 800ae9a:	6031      	streq	r1, [r6, #0]
 800ae9c:	5162      	str	r2, [r4, r5]
 800ae9e:	604b      	str	r3, [r1, #4]
 800aea0:	4638      	mov	r0, r7
 800aea2:	f104 060b 	add.w	r6, r4, #11
 800aea6:	f003 fadb 	bl	800e460 <__malloc_unlock>
 800aeaa:	f026 0607 	bic.w	r6, r6, #7
 800aeae:	1d23      	adds	r3, r4, #4
 800aeb0:	1af2      	subs	r2, r6, r3
 800aeb2:	d0b6      	beq.n	800ae22 <_malloc_r+0x22>
 800aeb4:	1b9b      	subs	r3, r3, r6
 800aeb6:	50a3      	str	r3, [r4, r2]
 800aeb8:	e7b3      	b.n	800ae22 <_malloc_r+0x22>
 800aeba:	6862      	ldr	r2, [r4, #4]
 800aebc:	42a3      	cmp	r3, r4
 800aebe:	bf0c      	ite	eq
 800aec0:	6032      	streq	r2, [r6, #0]
 800aec2:	605a      	strne	r2, [r3, #4]
 800aec4:	e7ec      	b.n	800aea0 <_malloc_r+0xa0>
 800aec6:	4623      	mov	r3, r4
 800aec8:	6864      	ldr	r4, [r4, #4]
 800aeca:	e7b2      	b.n	800ae32 <_malloc_r+0x32>
 800aecc:	4634      	mov	r4, r6
 800aece:	6876      	ldr	r6, [r6, #4]
 800aed0:	e7b9      	b.n	800ae46 <_malloc_r+0x46>
 800aed2:	230c      	movs	r3, #12
 800aed4:	603b      	str	r3, [r7, #0]
 800aed6:	4638      	mov	r0, r7
 800aed8:	f003 fac2 	bl	800e460 <__malloc_unlock>
 800aedc:	e7a1      	b.n	800ae22 <_malloc_r+0x22>
 800aede:	6025      	str	r5, [r4, #0]
 800aee0:	e7de      	b.n	800aea0 <_malloc_r+0xa0>
 800aee2:	bf00      	nop
 800aee4:	200143ec 	.word	0x200143ec

0800aee8 <__cvt>:
 800aee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aeec:	ec55 4b10 	vmov	r4, r5, d0
 800aef0:	2d00      	cmp	r5, #0
 800aef2:	460e      	mov	r6, r1
 800aef4:	4619      	mov	r1, r3
 800aef6:	462b      	mov	r3, r5
 800aef8:	bfbb      	ittet	lt
 800aefa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aefe:	461d      	movlt	r5, r3
 800af00:	2300      	movge	r3, #0
 800af02:	232d      	movlt	r3, #45	; 0x2d
 800af04:	700b      	strb	r3, [r1, #0]
 800af06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800af0c:	4691      	mov	r9, r2
 800af0e:	f023 0820 	bic.w	r8, r3, #32
 800af12:	bfbc      	itt	lt
 800af14:	4622      	movlt	r2, r4
 800af16:	4614      	movlt	r4, r2
 800af18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af1c:	d005      	beq.n	800af2a <__cvt+0x42>
 800af1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800af22:	d100      	bne.n	800af26 <__cvt+0x3e>
 800af24:	3601      	adds	r6, #1
 800af26:	2102      	movs	r1, #2
 800af28:	e000      	b.n	800af2c <__cvt+0x44>
 800af2a:	2103      	movs	r1, #3
 800af2c:	ab03      	add	r3, sp, #12
 800af2e:	9301      	str	r3, [sp, #4]
 800af30:	ab02      	add	r3, sp, #8
 800af32:	9300      	str	r3, [sp, #0]
 800af34:	ec45 4b10 	vmov	d0, r4, r5
 800af38:	4653      	mov	r3, sl
 800af3a:	4632      	mov	r2, r6
 800af3c:	f001 fee4 	bl	800cd08 <_dtoa_r>
 800af40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af44:	4607      	mov	r7, r0
 800af46:	d102      	bne.n	800af4e <__cvt+0x66>
 800af48:	f019 0f01 	tst.w	r9, #1
 800af4c:	d022      	beq.n	800af94 <__cvt+0xac>
 800af4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af52:	eb07 0906 	add.w	r9, r7, r6
 800af56:	d110      	bne.n	800af7a <__cvt+0x92>
 800af58:	783b      	ldrb	r3, [r7, #0]
 800af5a:	2b30      	cmp	r3, #48	; 0x30
 800af5c:	d10a      	bne.n	800af74 <__cvt+0x8c>
 800af5e:	2200      	movs	r2, #0
 800af60:	2300      	movs	r3, #0
 800af62:	4620      	mov	r0, r4
 800af64:	4629      	mov	r1, r5
 800af66:	f7f5 fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800af6a:	b918      	cbnz	r0, 800af74 <__cvt+0x8c>
 800af6c:	f1c6 0601 	rsb	r6, r6, #1
 800af70:	f8ca 6000 	str.w	r6, [sl]
 800af74:	f8da 3000 	ldr.w	r3, [sl]
 800af78:	4499      	add	r9, r3
 800af7a:	2200      	movs	r2, #0
 800af7c:	2300      	movs	r3, #0
 800af7e:	4620      	mov	r0, r4
 800af80:	4629      	mov	r1, r5
 800af82:	f7f5 fda1 	bl	8000ac8 <__aeabi_dcmpeq>
 800af86:	b108      	cbz	r0, 800af8c <__cvt+0xa4>
 800af88:	f8cd 900c 	str.w	r9, [sp, #12]
 800af8c:	2230      	movs	r2, #48	; 0x30
 800af8e:	9b03      	ldr	r3, [sp, #12]
 800af90:	454b      	cmp	r3, r9
 800af92:	d307      	bcc.n	800afa4 <__cvt+0xbc>
 800af94:	9b03      	ldr	r3, [sp, #12]
 800af96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af98:	1bdb      	subs	r3, r3, r7
 800af9a:	4638      	mov	r0, r7
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	b004      	add	sp, #16
 800afa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afa4:	1c59      	adds	r1, r3, #1
 800afa6:	9103      	str	r1, [sp, #12]
 800afa8:	701a      	strb	r2, [r3, #0]
 800afaa:	e7f0      	b.n	800af8e <__cvt+0xa6>

0800afac <__exponent>:
 800afac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afae:	4603      	mov	r3, r0
 800afb0:	2900      	cmp	r1, #0
 800afb2:	bfb8      	it	lt
 800afb4:	4249      	neglt	r1, r1
 800afb6:	f803 2b02 	strb.w	r2, [r3], #2
 800afba:	bfb4      	ite	lt
 800afbc:	222d      	movlt	r2, #45	; 0x2d
 800afbe:	222b      	movge	r2, #43	; 0x2b
 800afc0:	2909      	cmp	r1, #9
 800afc2:	7042      	strb	r2, [r0, #1]
 800afc4:	dd2a      	ble.n	800b01c <__exponent+0x70>
 800afc6:	f10d 0407 	add.w	r4, sp, #7
 800afca:	46a4      	mov	ip, r4
 800afcc:	270a      	movs	r7, #10
 800afce:	46a6      	mov	lr, r4
 800afd0:	460a      	mov	r2, r1
 800afd2:	fb91 f6f7 	sdiv	r6, r1, r7
 800afd6:	fb07 1516 	mls	r5, r7, r6, r1
 800afda:	3530      	adds	r5, #48	; 0x30
 800afdc:	2a63      	cmp	r2, #99	; 0x63
 800afde:	f104 34ff 	add.w	r4, r4, #4294967295
 800afe2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800afe6:	4631      	mov	r1, r6
 800afe8:	dcf1      	bgt.n	800afce <__exponent+0x22>
 800afea:	3130      	adds	r1, #48	; 0x30
 800afec:	f1ae 0502 	sub.w	r5, lr, #2
 800aff0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800aff4:	1c44      	adds	r4, r0, #1
 800aff6:	4629      	mov	r1, r5
 800aff8:	4561      	cmp	r1, ip
 800affa:	d30a      	bcc.n	800b012 <__exponent+0x66>
 800affc:	f10d 0209 	add.w	r2, sp, #9
 800b000:	eba2 020e 	sub.w	r2, r2, lr
 800b004:	4565      	cmp	r5, ip
 800b006:	bf88      	it	hi
 800b008:	2200      	movhi	r2, #0
 800b00a:	4413      	add	r3, r2
 800b00c:	1a18      	subs	r0, r3, r0
 800b00e:	b003      	add	sp, #12
 800b010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b012:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b016:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b01a:	e7ed      	b.n	800aff8 <__exponent+0x4c>
 800b01c:	2330      	movs	r3, #48	; 0x30
 800b01e:	3130      	adds	r1, #48	; 0x30
 800b020:	7083      	strb	r3, [r0, #2]
 800b022:	70c1      	strb	r1, [r0, #3]
 800b024:	1d03      	adds	r3, r0, #4
 800b026:	e7f1      	b.n	800b00c <__exponent+0x60>

0800b028 <_printf_float>:
 800b028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02c:	ed2d 8b02 	vpush	{d8}
 800b030:	b08d      	sub	sp, #52	; 0x34
 800b032:	460c      	mov	r4, r1
 800b034:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b038:	4616      	mov	r6, r2
 800b03a:	461f      	mov	r7, r3
 800b03c:	4605      	mov	r5, r0
 800b03e:	f003 f977 	bl	800e330 <_localeconv_r>
 800b042:	f8d0 a000 	ldr.w	sl, [r0]
 800b046:	4650      	mov	r0, sl
 800b048:	f7f5 f8c2 	bl	80001d0 <strlen>
 800b04c:	2300      	movs	r3, #0
 800b04e:	930a      	str	r3, [sp, #40]	; 0x28
 800b050:	6823      	ldr	r3, [r4, #0]
 800b052:	9305      	str	r3, [sp, #20]
 800b054:	f8d8 3000 	ldr.w	r3, [r8]
 800b058:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b05c:	3307      	adds	r3, #7
 800b05e:	f023 0307 	bic.w	r3, r3, #7
 800b062:	f103 0208 	add.w	r2, r3, #8
 800b066:	f8c8 2000 	str.w	r2, [r8]
 800b06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b072:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b076:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b07a:	9307      	str	r3, [sp, #28]
 800b07c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b080:	ee08 0a10 	vmov	s16, r0
 800b084:	4b9f      	ldr	r3, [pc, #636]	; (800b304 <_printf_float+0x2dc>)
 800b086:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b08a:	f04f 32ff 	mov.w	r2, #4294967295
 800b08e:	f7f5 fd4d 	bl	8000b2c <__aeabi_dcmpun>
 800b092:	bb88      	cbnz	r0, 800b0f8 <_printf_float+0xd0>
 800b094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b098:	4b9a      	ldr	r3, [pc, #616]	; (800b304 <_printf_float+0x2dc>)
 800b09a:	f04f 32ff 	mov.w	r2, #4294967295
 800b09e:	f7f5 fd27 	bl	8000af0 <__aeabi_dcmple>
 800b0a2:	bb48      	cbnz	r0, 800b0f8 <_printf_float+0xd0>
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	4640      	mov	r0, r8
 800b0aa:	4649      	mov	r1, r9
 800b0ac:	f7f5 fd16 	bl	8000adc <__aeabi_dcmplt>
 800b0b0:	b110      	cbz	r0, 800b0b8 <_printf_float+0x90>
 800b0b2:	232d      	movs	r3, #45	; 0x2d
 800b0b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0b8:	4b93      	ldr	r3, [pc, #588]	; (800b308 <_printf_float+0x2e0>)
 800b0ba:	4894      	ldr	r0, [pc, #592]	; (800b30c <_printf_float+0x2e4>)
 800b0bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b0c0:	bf94      	ite	ls
 800b0c2:	4698      	movls	r8, r3
 800b0c4:	4680      	movhi	r8, r0
 800b0c6:	2303      	movs	r3, #3
 800b0c8:	6123      	str	r3, [r4, #16]
 800b0ca:	9b05      	ldr	r3, [sp, #20]
 800b0cc:	f023 0204 	bic.w	r2, r3, #4
 800b0d0:	6022      	str	r2, [r4, #0]
 800b0d2:	f04f 0900 	mov.w	r9, #0
 800b0d6:	9700      	str	r7, [sp, #0]
 800b0d8:	4633      	mov	r3, r6
 800b0da:	aa0b      	add	r2, sp, #44	; 0x2c
 800b0dc:	4621      	mov	r1, r4
 800b0de:	4628      	mov	r0, r5
 800b0e0:	f000 f9d8 	bl	800b494 <_printf_common>
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	f040 8090 	bne.w	800b20a <_printf_float+0x1e2>
 800b0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ee:	b00d      	add	sp, #52	; 0x34
 800b0f0:	ecbd 8b02 	vpop	{d8}
 800b0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0f8:	4642      	mov	r2, r8
 800b0fa:	464b      	mov	r3, r9
 800b0fc:	4640      	mov	r0, r8
 800b0fe:	4649      	mov	r1, r9
 800b100:	f7f5 fd14 	bl	8000b2c <__aeabi_dcmpun>
 800b104:	b140      	cbz	r0, 800b118 <_printf_float+0xf0>
 800b106:	464b      	mov	r3, r9
 800b108:	2b00      	cmp	r3, #0
 800b10a:	bfbc      	itt	lt
 800b10c:	232d      	movlt	r3, #45	; 0x2d
 800b10e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b112:	487f      	ldr	r0, [pc, #508]	; (800b310 <_printf_float+0x2e8>)
 800b114:	4b7f      	ldr	r3, [pc, #508]	; (800b314 <_printf_float+0x2ec>)
 800b116:	e7d1      	b.n	800b0bc <_printf_float+0x94>
 800b118:	6863      	ldr	r3, [r4, #4]
 800b11a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b11e:	9206      	str	r2, [sp, #24]
 800b120:	1c5a      	adds	r2, r3, #1
 800b122:	d13f      	bne.n	800b1a4 <_printf_float+0x17c>
 800b124:	2306      	movs	r3, #6
 800b126:	6063      	str	r3, [r4, #4]
 800b128:	9b05      	ldr	r3, [sp, #20]
 800b12a:	6861      	ldr	r1, [r4, #4]
 800b12c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b130:	2300      	movs	r3, #0
 800b132:	9303      	str	r3, [sp, #12]
 800b134:	ab0a      	add	r3, sp, #40	; 0x28
 800b136:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b13a:	ab09      	add	r3, sp, #36	; 0x24
 800b13c:	ec49 8b10 	vmov	d0, r8, r9
 800b140:	9300      	str	r3, [sp, #0]
 800b142:	6022      	str	r2, [r4, #0]
 800b144:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b148:	4628      	mov	r0, r5
 800b14a:	f7ff fecd 	bl	800aee8 <__cvt>
 800b14e:	9b06      	ldr	r3, [sp, #24]
 800b150:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b152:	2b47      	cmp	r3, #71	; 0x47
 800b154:	4680      	mov	r8, r0
 800b156:	d108      	bne.n	800b16a <_printf_float+0x142>
 800b158:	1cc8      	adds	r0, r1, #3
 800b15a:	db02      	blt.n	800b162 <_printf_float+0x13a>
 800b15c:	6863      	ldr	r3, [r4, #4]
 800b15e:	4299      	cmp	r1, r3
 800b160:	dd41      	ble.n	800b1e6 <_printf_float+0x1be>
 800b162:	f1ab 0b02 	sub.w	fp, fp, #2
 800b166:	fa5f fb8b 	uxtb.w	fp, fp
 800b16a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b16e:	d820      	bhi.n	800b1b2 <_printf_float+0x18a>
 800b170:	3901      	subs	r1, #1
 800b172:	465a      	mov	r2, fp
 800b174:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b178:	9109      	str	r1, [sp, #36]	; 0x24
 800b17a:	f7ff ff17 	bl	800afac <__exponent>
 800b17e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b180:	1813      	adds	r3, r2, r0
 800b182:	2a01      	cmp	r2, #1
 800b184:	4681      	mov	r9, r0
 800b186:	6123      	str	r3, [r4, #16]
 800b188:	dc02      	bgt.n	800b190 <_printf_float+0x168>
 800b18a:	6822      	ldr	r2, [r4, #0]
 800b18c:	07d2      	lsls	r2, r2, #31
 800b18e:	d501      	bpl.n	800b194 <_printf_float+0x16c>
 800b190:	3301      	adds	r3, #1
 800b192:	6123      	str	r3, [r4, #16]
 800b194:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d09c      	beq.n	800b0d6 <_printf_float+0xae>
 800b19c:	232d      	movs	r3, #45	; 0x2d
 800b19e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1a2:	e798      	b.n	800b0d6 <_printf_float+0xae>
 800b1a4:	9a06      	ldr	r2, [sp, #24]
 800b1a6:	2a47      	cmp	r2, #71	; 0x47
 800b1a8:	d1be      	bne.n	800b128 <_printf_float+0x100>
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d1bc      	bne.n	800b128 <_printf_float+0x100>
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	e7b9      	b.n	800b126 <_printf_float+0xfe>
 800b1b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b1b6:	d118      	bne.n	800b1ea <_printf_float+0x1c2>
 800b1b8:	2900      	cmp	r1, #0
 800b1ba:	6863      	ldr	r3, [r4, #4]
 800b1bc:	dd0b      	ble.n	800b1d6 <_printf_float+0x1ae>
 800b1be:	6121      	str	r1, [r4, #16]
 800b1c0:	b913      	cbnz	r3, 800b1c8 <_printf_float+0x1a0>
 800b1c2:	6822      	ldr	r2, [r4, #0]
 800b1c4:	07d0      	lsls	r0, r2, #31
 800b1c6:	d502      	bpl.n	800b1ce <_printf_float+0x1a6>
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	440b      	add	r3, r1
 800b1cc:	6123      	str	r3, [r4, #16]
 800b1ce:	65a1      	str	r1, [r4, #88]	; 0x58
 800b1d0:	f04f 0900 	mov.w	r9, #0
 800b1d4:	e7de      	b.n	800b194 <_printf_float+0x16c>
 800b1d6:	b913      	cbnz	r3, 800b1de <_printf_float+0x1b6>
 800b1d8:	6822      	ldr	r2, [r4, #0]
 800b1da:	07d2      	lsls	r2, r2, #31
 800b1dc:	d501      	bpl.n	800b1e2 <_printf_float+0x1ba>
 800b1de:	3302      	adds	r3, #2
 800b1e0:	e7f4      	b.n	800b1cc <_printf_float+0x1a4>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e7f2      	b.n	800b1cc <_printf_float+0x1a4>
 800b1e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b1ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1ec:	4299      	cmp	r1, r3
 800b1ee:	db05      	blt.n	800b1fc <_printf_float+0x1d4>
 800b1f0:	6823      	ldr	r3, [r4, #0]
 800b1f2:	6121      	str	r1, [r4, #16]
 800b1f4:	07d8      	lsls	r0, r3, #31
 800b1f6:	d5ea      	bpl.n	800b1ce <_printf_float+0x1a6>
 800b1f8:	1c4b      	adds	r3, r1, #1
 800b1fa:	e7e7      	b.n	800b1cc <_printf_float+0x1a4>
 800b1fc:	2900      	cmp	r1, #0
 800b1fe:	bfd4      	ite	le
 800b200:	f1c1 0202 	rsble	r2, r1, #2
 800b204:	2201      	movgt	r2, #1
 800b206:	4413      	add	r3, r2
 800b208:	e7e0      	b.n	800b1cc <_printf_float+0x1a4>
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	055a      	lsls	r2, r3, #21
 800b20e:	d407      	bmi.n	800b220 <_printf_float+0x1f8>
 800b210:	6923      	ldr	r3, [r4, #16]
 800b212:	4642      	mov	r2, r8
 800b214:	4631      	mov	r1, r6
 800b216:	4628      	mov	r0, r5
 800b218:	47b8      	blx	r7
 800b21a:	3001      	adds	r0, #1
 800b21c:	d12c      	bne.n	800b278 <_printf_float+0x250>
 800b21e:	e764      	b.n	800b0ea <_printf_float+0xc2>
 800b220:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b224:	f240 80e0 	bls.w	800b3e8 <_printf_float+0x3c0>
 800b228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b22c:	2200      	movs	r2, #0
 800b22e:	2300      	movs	r3, #0
 800b230:	f7f5 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b234:	2800      	cmp	r0, #0
 800b236:	d034      	beq.n	800b2a2 <_printf_float+0x27a>
 800b238:	4a37      	ldr	r2, [pc, #220]	; (800b318 <_printf_float+0x2f0>)
 800b23a:	2301      	movs	r3, #1
 800b23c:	4631      	mov	r1, r6
 800b23e:	4628      	mov	r0, r5
 800b240:	47b8      	blx	r7
 800b242:	3001      	adds	r0, #1
 800b244:	f43f af51 	beq.w	800b0ea <_printf_float+0xc2>
 800b248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b24c:	429a      	cmp	r2, r3
 800b24e:	db02      	blt.n	800b256 <_printf_float+0x22e>
 800b250:	6823      	ldr	r3, [r4, #0]
 800b252:	07d8      	lsls	r0, r3, #31
 800b254:	d510      	bpl.n	800b278 <_printf_float+0x250>
 800b256:	ee18 3a10 	vmov	r3, s16
 800b25a:	4652      	mov	r2, sl
 800b25c:	4631      	mov	r1, r6
 800b25e:	4628      	mov	r0, r5
 800b260:	47b8      	blx	r7
 800b262:	3001      	adds	r0, #1
 800b264:	f43f af41 	beq.w	800b0ea <_printf_float+0xc2>
 800b268:	f04f 0800 	mov.w	r8, #0
 800b26c:	f104 091a 	add.w	r9, r4, #26
 800b270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b272:	3b01      	subs	r3, #1
 800b274:	4543      	cmp	r3, r8
 800b276:	dc09      	bgt.n	800b28c <_printf_float+0x264>
 800b278:	6823      	ldr	r3, [r4, #0]
 800b27a:	079b      	lsls	r3, r3, #30
 800b27c:	f100 8105 	bmi.w	800b48a <_printf_float+0x462>
 800b280:	68e0      	ldr	r0, [r4, #12]
 800b282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b284:	4298      	cmp	r0, r3
 800b286:	bfb8      	it	lt
 800b288:	4618      	movlt	r0, r3
 800b28a:	e730      	b.n	800b0ee <_printf_float+0xc6>
 800b28c:	2301      	movs	r3, #1
 800b28e:	464a      	mov	r2, r9
 800b290:	4631      	mov	r1, r6
 800b292:	4628      	mov	r0, r5
 800b294:	47b8      	blx	r7
 800b296:	3001      	adds	r0, #1
 800b298:	f43f af27 	beq.w	800b0ea <_printf_float+0xc2>
 800b29c:	f108 0801 	add.w	r8, r8, #1
 800b2a0:	e7e6      	b.n	800b270 <_printf_float+0x248>
 800b2a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	dc39      	bgt.n	800b31c <_printf_float+0x2f4>
 800b2a8:	4a1b      	ldr	r2, [pc, #108]	; (800b318 <_printf_float+0x2f0>)
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	4631      	mov	r1, r6
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	47b8      	blx	r7
 800b2b2:	3001      	adds	r0, #1
 800b2b4:	f43f af19 	beq.w	800b0ea <_printf_float+0xc2>
 800b2b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	d102      	bne.n	800b2c6 <_printf_float+0x29e>
 800b2c0:	6823      	ldr	r3, [r4, #0]
 800b2c2:	07d9      	lsls	r1, r3, #31
 800b2c4:	d5d8      	bpl.n	800b278 <_printf_float+0x250>
 800b2c6:	ee18 3a10 	vmov	r3, s16
 800b2ca:	4652      	mov	r2, sl
 800b2cc:	4631      	mov	r1, r6
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	47b8      	blx	r7
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	f43f af09 	beq.w	800b0ea <_printf_float+0xc2>
 800b2d8:	f04f 0900 	mov.w	r9, #0
 800b2dc:	f104 0a1a 	add.w	sl, r4, #26
 800b2e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2e2:	425b      	negs	r3, r3
 800b2e4:	454b      	cmp	r3, r9
 800b2e6:	dc01      	bgt.n	800b2ec <_printf_float+0x2c4>
 800b2e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2ea:	e792      	b.n	800b212 <_printf_float+0x1ea>
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	4652      	mov	r2, sl
 800b2f0:	4631      	mov	r1, r6
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	47b8      	blx	r7
 800b2f6:	3001      	adds	r0, #1
 800b2f8:	f43f aef7 	beq.w	800b0ea <_printf_float+0xc2>
 800b2fc:	f109 0901 	add.w	r9, r9, #1
 800b300:	e7ee      	b.n	800b2e0 <_printf_float+0x2b8>
 800b302:	bf00      	nop
 800b304:	7fefffff 	.word	0x7fefffff
 800b308:	0800f8cc 	.word	0x0800f8cc
 800b30c:	0800f8d0 	.word	0x0800f8d0
 800b310:	0800f8d8 	.word	0x0800f8d8
 800b314:	0800f8d4 	.word	0x0800f8d4
 800b318:	0800f8dc 	.word	0x0800f8dc
 800b31c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b31e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b320:	429a      	cmp	r2, r3
 800b322:	bfa8      	it	ge
 800b324:	461a      	movge	r2, r3
 800b326:	2a00      	cmp	r2, #0
 800b328:	4691      	mov	r9, r2
 800b32a:	dc37      	bgt.n	800b39c <_printf_float+0x374>
 800b32c:	f04f 0b00 	mov.w	fp, #0
 800b330:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b334:	f104 021a 	add.w	r2, r4, #26
 800b338:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b33a:	9305      	str	r3, [sp, #20]
 800b33c:	eba3 0309 	sub.w	r3, r3, r9
 800b340:	455b      	cmp	r3, fp
 800b342:	dc33      	bgt.n	800b3ac <_printf_float+0x384>
 800b344:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b348:	429a      	cmp	r2, r3
 800b34a:	db3b      	blt.n	800b3c4 <_printf_float+0x39c>
 800b34c:	6823      	ldr	r3, [r4, #0]
 800b34e:	07da      	lsls	r2, r3, #31
 800b350:	d438      	bmi.n	800b3c4 <_printf_float+0x39c>
 800b352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b354:	9a05      	ldr	r2, [sp, #20]
 800b356:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b358:	1a9a      	subs	r2, r3, r2
 800b35a:	eba3 0901 	sub.w	r9, r3, r1
 800b35e:	4591      	cmp	r9, r2
 800b360:	bfa8      	it	ge
 800b362:	4691      	movge	r9, r2
 800b364:	f1b9 0f00 	cmp.w	r9, #0
 800b368:	dc35      	bgt.n	800b3d6 <_printf_float+0x3ae>
 800b36a:	f04f 0800 	mov.w	r8, #0
 800b36e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b372:	f104 0a1a 	add.w	sl, r4, #26
 800b376:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b37a:	1a9b      	subs	r3, r3, r2
 800b37c:	eba3 0309 	sub.w	r3, r3, r9
 800b380:	4543      	cmp	r3, r8
 800b382:	f77f af79 	ble.w	800b278 <_printf_float+0x250>
 800b386:	2301      	movs	r3, #1
 800b388:	4652      	mov	r2, sl
 800b38a:	4631      	mov	r1, r6
 800b38c:	4628      	mov	r0, r5
 800b38e:	47b8      	blx	r7
 800b390:	3001      	adds	r0, #1
 800b392:	f43f aeaa 	beq.w	800b0ea <_printf_float+0xc2>
 800b396:	f108 0801 	add.w	r8, r8, #1
 800b39a:	e7ec      	b.n	800b376 <_printf_float+0x34e>
 800b39c:	4613      	mov	r3, r2
 800b39e:	4631      	mov	r1, r6
 800b3a0:	4642      	mov	r2, r8
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	47b8      	blx	r7
 800b3a6:	3001      	adds	r0, #1
 800b3a8:	d1c0      	bne.n	800b32c <_printf_float+0x304>
 800b3aa:	e69e      	b.n	800b0ea <_printf_float+0xc2>
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	4631      	mov	r1, r6
 800b3b0:	4628      	mov	r0, r5
 800b3b2:	9205      	str	r2, [sp, #20]
 800b3b4:	47b8      	blx	r7
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	f43f ae97 	beq.w	800b0ea <_printf_float+0xc2>
 800b3bc:	9a05      	ldr	r2, [sp, #20]
 800b3be:	f10b 0b01 	add.w	fp, fp, #1
 800b3c2:	e7b9      	b.n	800b338 <_printf_float+0x310>
 800b3c4:	ee18 3a10 	vmov	r3, s16
 800b3c8:	4652      	mov	r2, sl
 800b3ca:	4631      	mov	r1, r6
 800b3cc:	4628      	mov	r0, r5
 800b3ce:	47b8      	blx	r7
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	d1be      	bne.n	800b352 <_printf_float+0x32a>
 800b3d4:	e689      	b.n	800b0ea <_printf_float+0xc2>
 800b3d6:	9a05      	ldr	r2, [sp, #20]
 800b3d8:	464b      	mov	r3, r9
 800b3da:	4442      	add	r2, r8
 800b3dc:	4631      	mov	r1, r6
 800b3de:	4628      	mov	r0, r5
 800b3e0:	47b8      	blx	r7
 800b3e2:	3001      	adds	r0, #1
 800b3e4:	d1c1      	bne.n	800b36a <_printf_float+0x342>
 800b3e6:	e680      	b.n	800b0ea <_printf_float+0xc2>
 800b3e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3ea:	2a01      	cmp	r2, #1
 800b3ec:	dc01      	bgt.n	800b3f2 <_printf_float+0x3ca>
 800b3ee:	07db      	lsls	r3, r3, #31
 800b3f0:	d538      	bpl.n	800b464 <_printf_float+0x43c>
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	4642      	mov	r2, r8
 800b3f6:	4631      	mov	r1, r6
 800b3f8:	4628      	mov	r0, r5
 800b3fa:	47b8      	blx	r7
 800b3fc:	3001      	adds	r0, #1
 800b3fe:	f43f ae74 	beq.w	800b0ea <_printf_float+0xc2>
 800b402:	ee18 3a10 	vmov	r3, s16
 800b406:	4652      	mov	r2, sl
 800b408:	4631      	mov	r1, r6
 800b40a:	4628      	mov	r0, r5
 800b40c:	47b8      	blx	r7
 800b40e:	3001      	adds	r0, #1
 800b410:	f43f ae6b 	beq.w	800b0ea <_printf_float+0xc2>
 800b414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b418:	2200      	movs	r2, #0
 800b41a:	2300      	movs	r3, #0
 800b41c:	f7f5 fb54 	bl	8000ac8 <__aeabi_dcmpeq>
 800b420:	b9d8      	cbnz	r0, 800b45a <_printf_float+0x432>
 800b422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b424:	f108 0201 	add.w	r2, r8, #1
 800b428:	3b01      	subs	r3, #1
 800b42a:	4631      	mov	r1, r6
 800b42c:	4628      	mov	r0, r5
 800b42e:	47b8      	blx	r7
 800b430:	3001      	adds	r0, #1
 800b432:	d10e      	bne.n	800b452 <_printf_float+0x42a>
 800b434:	e659      	b.n	800b0ea <_printf_float+0xc2>
 800b436:	2301      	movs	r3, #1
 800b438:	4652      	mov	r2, sl
 800b43a:	4631      	mov	r1, r6
 800b43c:	4628      	mov	r0, r5
 800b43e:	47b8      	blx	r7
 800b440:	3001      	adds	r0, #1
 800b442:	f43f ae52 	beq.w	800b0ea <_printf_float+0xc2>
 800b446:	f108 0801 	add.w	r8, r8, #1
 800b44a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b44c:	3b01      	subs	r3, #1
 800b44e:	4543      	cmp	r3, r8
 800b450:	dcf1      	bgt.n	800b436 <_printf_float+0x40e>
 800b452:	464b      	mov	r3, r9
 800b454:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b458:	e6dc      	b.n	800b214 <_printf_float+0x1ec>
 800b45a:	f04f 0800 	mov.w	r8, #0
 800b45e:	f104 0a1a 	add.w	sl, r4, #26
 800b462:	e7f2      	b.n	800b44a <_printf_float+0x422>
 800b464:	2301      	movs	r3, #1
 800b466:	4642      	mov	r2, r8
 800b468:	e7df      	b.n	800b42a <_printf_float+0x402>
 800b46a:	2301      	movs	r3, #1
 800b46c:	464a      	mov	r2, r9
 800b46e:	4631      	mov	r1, r6
 800b470:	4628      	mov	r0, r5
 800b472:	47b8      	blx	r7
 800b474:	3001      	adds	r0, #1
 800b476:	f43f ae38 	beq.w	800b0ea <_printf_float+0xc2>
 800b47a:	f108 0801 	add.w	r8, r8, #1
 800b47e:	68e3      	ldr	r3, [r4, #12]
 800b480:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b482:	1a5b      	subs	r3, r3, r1
 800b484:	4543      	cmp	r3, r8
 800b486:	dcf0      	bgt.n	800b46a <_printf_float+0x442>
 800b488:	e6fa      	b.n	800b280 <_printf_float+0x258>
 800b48a:	f04f 0800 	mov.w	r8, #0
 800b48e:	f104 0919 	add.w	r9, r4, #25
 800b492:	e7f4      	b.n	800b47e <_printf_float+0x456>

0800b494 <_printf_common>:
 800b494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b498:	4616      	mov	r6, r2
 800b49a:	4699      	mov	r9, r3
 800b49c:	688a      	ldr	r2, [r1, #8]
 800b49e:	690b      	ldr	r3, [r1, #16]
 800b4a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	bfb8      	it	lt
 800b4a8:	4613      	movlt	r3, r2
 800b4aa:	6033      	str	r3, [r6, #0]
 800b4ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4b0:	4607      	mov	r7, r0
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	b10a      	cbz	r2, 800b4ba <_printf_common+0x26>
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	6033      	str	r3, [r6, #0]
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	0699      	lsls	r1, r3, #26
 800b4be:	bf42      	ittt	mi
 800b4c0:	6833      	ldrmi	r3, [r6, #0]
 800b4c2:	3302      	addmi	r3, #2
 800b4c4:	6033      	strmi	r3, [r6, #0]
 800b4c6:	6825      	ldr	r5, [r4, #0]
 800b4c8:	f015 0506 	ands.w	r5, r5, #6
 800b4cc:	d106      	bne.n	800b4dc <_printf_common+0x48>
 800b4ce:	f104 0a19 	add.w	sl, r4, #25
 800b4d2:	68e3      	ldr	r3, [r4, #12]
 800b4d4:	6832      	ldr	r2, [r6, #0]
 800b4d6:	1a9b      	subs	r3, r3, r2
 800b4d8:	42ab      	cmp	r3, r5
 800b4da:	dc26      	bgt.n	800b52a <_printf_common+0x96>
 800b4dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4e0:	1e13      	subs	r3, r2, #0
 800b4e2:	6822      	ldr	r2, [r4, #0]
 800b4e4:	bf18      	it	ne
 800b4e6:	2301      	movne	r3, #1
 800b4e8:	0692      	lsls	r2, r2, #26
 800b4ea:	d42b      	bmi.n	800b544 <_printf_common+0xb0>
 800b4ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4f0:	4649      	mov	r1, r9
 800b4f2:	4638      	mov	r0, r7
 800b4f4:	47c0      	blx	r8
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	d01e      	beq.n	800b538 <_printf_common+0xa4>
 800b4fa:	6823      	ldr	r3, [r4, #0]
 800b4fc:	68e5      	ldr	r5, [r4, #12]
 800b4fe:	6832      	ldr	r2, [r6, #0]
 800b500:	f003 0306 	and.w	r3, r3, #6
 800b504:	2b04      	cmp	r3, #4
 800b506:	bf08      	it	eq
 800b508:	1aad      	subeq	r5, r5, r2
 800b50a:	68a3      	ldr	r3, [r4, #8]
 800b50c:	6922      	ldr	r2, [r4, #16]
 800b50e:	bf0c      	ite	eq
 800b510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b514:	2500      	movne	r5, #0
 800b516:	4293      	cmp	r3, r2
 800b518:	bfc4      	itt	gt
 800b51a:	1a9b      	subgt	r3, r3, r2
 800b51c:	18ed      	addgt	r5, r5, r3
 800b51e:	2600      	movs	r6, #0
 800b520:	341a      	adds	r4, #26
 800b522:	42b5      	cmp	r5, r6
 800b524:	d11a      	bne.n	800b55c <_printf_common+0xc8>
 800b526:	2000      	movs	r0, #0
 800b528:	e008      	b.n	800b53c <_printf_common+0xa8>
 800b52a:	2301      	movs	r3, #1
 800b52c:	4652      	mov	r2, sl
 800b52e:	4649      	mov	r1, r9
 800b530:	4638      	mov	r0, r7
 800b532:	47c0      	blx	r8
 800b534:	3001      	adds	r0, #1
 800b536:	d103      	bne.n	800b540 <_printf_common+0xac>
 800b538:	f04f 30ff 	mov.w	r0, #4294967295
 800b53c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b540:	3501      	adds	r5, #1
 800b542:	e7c6      	b.n	800b4d2 <_printf_common+0x3e>
 800b544:	18e1      	adds	r1, r4, r3
 800b546:	1c5a      	adds	r2, r3, #1
 800b548:	2030      	movs	r0, #48	; 0x30
 800b54a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b54e:	4422      	add	r2, r4
 800b550:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b558:	3302      	adds	r3, #2
 800b55a:	e7c7      	b.n	800b4ec <_printf_common+0x58>
 800b55c:	2301      	movs	r3, #1
 800b55e:	4622      	mov	r2, r4
 800b560:	4649      	mov	r1, r9
 800b562:	4638      	mov	r0, r7
 800b564:	47c0      	blx	r8
 800b566:	3001      	adds	r0, #1
 800b568:	d0e6      	beq.n	800b538 <_printf_common+0xa4>
 800b56a:	3601      	adds	r6, #1
 800b56c:	e7d9      	b.n	800b522 <_printf_common+0x8e>
	...

0800b570 <_printf_i>:
 800b570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b574:	7e0f      	ldrb	r7, [r1, #24]
 800b576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b578:	2f78      	cmp	r7, #120	; 0x78
 800b57a:	4691      	mov	r9, r2
 800b57c:	4680      	mov	r8, r0
 800b57e:	460c      	mov	r4, r1
 800b580:	469a      	mov	sl, r3
 800b582:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b586:	d807      	bhi.n	800b598 <_printf_i+0x28>
 800b588:	2f62      	cmp	r7, #98	; 0x62
 800b58a:	d80a      	bhi.n	800b5a2 <_printf_i+0x32>
 800b58c:	2f00      	cmp	r7, #0
 800b58e:	f000 80d8 	beq.w	800b742 <_printf_i+0x1d2>
 800b592:	2f58      	cmp	r7, #88	; 0x58
 800b594:	f000 80a3 	beq.w	800b6de <_printf_i+0x16e>
 800b598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b59c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b5a0:	e03a      	b.n	800b618 <_printf_i+0xa8>
 800b5a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b5a6:	2b15      	cmp	r3, #21
 800b5a8:	d8f6      	bhi.n	800b598 <_printf_i+0x28>
 800b5aa:	a101      	add	r1, pc, #4	; (adr r1, 800b5b0 <_printf_i+0x40>)
 800b5ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5b0:	0800b609 	.word	0x0800b609
 800b5b4:	0800b61d 	.word	0x0800b61d
 800b5b8:	0800b599 	.word	0x0800b599
 800b5bc:	0800b599 	.word	0x0800b599
 800b5c0:	0800b599 	.word	0x0800b599
 800b5c4:	0800b599 	.word	0x0800b599
 800b5c8:	0800b61d 	.word	0x0800b61d
 800b5cc:	0800b599 	.word	0x0800b599
 800b5d0:	0800b599 	.word	0x0800b599
 800b5d4:	0800b599 	.word	0x0800b599
 800b5d8:	0800b599 	.word	0x0800b599
 800b5dc:	0800b729 	.word	0x0800b729
 800b5e0:	0800b64d 	.word	0x0800b64d
 800b5e4:	0800b70b 	.word	0x0800b70b
 800b5e8:	0800b599 	.word	0x0800b599
 800b5ec:	0800b599 	.word	0x0800b599
 800b5f0:	0800b74b 	.word	0x0800b74b
 800b5f4:	0800b599 	.word	0x0800b599
 800b5f8:	0800b64d 	.word	0x0800b64d
 800b5fc:	0800b599 	.word	0x0800b599
 800b600:	0800b599 	.word	0x0800b599
 800b604:	0800b713 	.word	0x0800b713
 800b608:	682b      	ldr	r3, [r5, #0]
 800b60a:	1d1a      	adds	r2, r3, #4
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	602a      	str	r2, [r5, #0]
 800b610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b618:	2301      	movs	r3, #1
 800b61a:	e0a3      	b.n	800b764 <_printf_i+0x1f4>
 800b61c:	6820      	ldr	r0, [r4, #0]
 800b61e:	6829      	ldr	r1, [r5, #0]
 800b620:	0606      	lsls	r6, r0, #24
 800b622:	f101 0304 	add.w	r3, r1, #4
 800b626:	d50a      	bpl.n	800b63e <_printf_i+0xce>
 800b628:	680e      	ldr	r6, [r1, #0]
 800b62a:	602b      	str	r3, [r5, #0]
 800b62c:	2e00      	cmp	r6, #0
 800b62e:	da03      	bge.n	800b638 <_printf_i+0xc8>
 800b630:	232d      	movs	r3, #45	; 0x2d
 800b632:	4276      	negs	r6, r6
 800b634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b638:	485e      	ldr	r0, [pc, #376]	; (800b7b4 <_printf_i+0x244>)
 800b63a:	230a      	movs	r3, #10
 800b63c:	e019      	b.n	800b672 <_printf_i+0x102>
 800b63e:	680e      	ldr	r6, [r1, #0]
 800b640:	602b      	str	r3, [r5, #0]
 800b642:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b646:	bf18      	it	ne
 800b648:	b236      	sxthne	r6, r6
 800b64a:	e7ef      	b.n	800b62c <_printf_i+0xbc>
 800b64c:	682b      	ldr	r3, [r5, #0]
 800b64e:	6820      	ldr	r0, [r4, #0]
 800b650:	1d19      	adds	r1, r3, #4
 800b652:	6029      	str	r1, [r5, #0]
 800b654:	0601      	lsls	r1, r0, #24
 800b656:	d501      	bpl.n	800b65c <_printf_i+0xec>
 800b658:	681e      	ldr	r6, [r3, #0]
 800b65a:	e002      	b.n	800b662 <_printf_i+0xf2>
 800b65c:	0646      	lsls	r6, r0, #25
 800b65e:	d5fb      	bpl.n	800b658 <_printf_i+0xe8>
 800b660:	881e      	ldrh	r6, [r3, #0]
 800b662:	4854      	ldr	r0, [pc, #336]	; (800b7b4 <_printf_i+0x244>)
 800b664:	2f6f      	cmp	r7, #111	; 0x6f
 800b666:	bf0c      	ite	eq
 800b668:	2308      	moveq	r3, #8
 800b66a:	230a      	movne	r3, #10
 800b66c:	2100      	movs	r1, #0
 800b66e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b672:	6865      	ldr	r5, [r4, #4]
 800b674:	60a5      	str	r5, [r4, #8]
 800b676:	2d00      	cmp	r5, #0
 800b678:	bfa2      	ittt	ge
 800b67a:	6821      	ldrge	r1, [r4, #0]
 800b67c:	f021 0104 	bicge.w	r1, r1, #4
 800b680:	6021      	strge	r1, [r4, #0]
 800b682:	b90e      	cbnz	r6, 800b688 <_printf_i+0x118>
 800b684:	2d00      	cmp	r5, #0
 800b686:	d04d      	beq.n	800b724 <_printf_i+0x1b4>
 800b688:	4615      	mov	r5, r2
 800b68a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b68e:	fb03 6711 	mls	r7, r3, r1, r6
 800b692:	5dc7      	ldrb	r7, [r0, r7]
 800b694:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b698:	4637      	mov	r7, r6
 800b69a:	42bb      	cmp	r3, r7
 800b69c:	460e      	mov	r6, r1
 800b69e:	d9f4      	bls.n	800b68a <_printf_i+0x11a>
 800b6a0:	2b08      	cmp	r3, #8
 800b6a2:	d10b      	bne.n	800b6bc <_printf_i+0x14c>
 800b6a4:	6823      	ldr	r3, [r4, #0]
 800b6a6:	07de      	lsls	r6, r3, #31
 800b6a8:	d508      	bpl.n	800b6bc <_printf_i+0x14c>
 800b6aa:	6923      	ldr	r3, [r4, #16]
 800b6ac:	6861      	ldr	r1, [r4, #4]
 800b6ae:	4299      	cmp	r1, r3
 800b6b0:	bfde      	ittt	le
 800b6b2:	2330      	movle	r3, #48	; 0x30
 800b6b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6bc:	1b52      	subs	r2, r2, r5
 800b6be:	6122      	str	r2, [r4, #16]
 800b6c0:	f8cd a000 	str.w	sl, [sp]
 800b6c4:	464b      	mov	r3, r9
 800b6c6:	aa03      	add	r2, sp, #12
 800b6c8:	4621      	mov	r1, r4
 800b6ca:	4640      	mov	r0, r8
 800b6cc:	f7ff fee2 	bl	800b494 <_printf_common>
 800b6d0:	3001      	adds	r0, #1
 800b6d2:	d14c      	bne.n	800b76e <_printf_i+0x1fe>
 800b6d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d8:	b004      	add	sp, #16
 800b6da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6de:	4835      	ldr	r0, [pc, #212]	; (800b7b4 <_printf_i+0x244>)
 800b6e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b6e4:	6829      	ldr	r1, [r5, #0]
 800b6e6:	6823      	ldr	r3, [r4, #0]
 800b6e8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6ec:	6029      	str	r1, [r5, #0]
 800b6ee:	061d      	lsls	r5, r3, #24
 800b6f0:	d514      	bpl.n	800b71c <_printf_i+0x1ac>
 800b6f2:	07df      	lsls	r7, r3, #31
 800b6f4:	bf44      	itt	mi
 800b6f6:	f043 0320 	orrmi.w	r3, r3, #32
 800b6fa:	6023      	strmi	r3, [r4, #0]
 800b6fc:	b91e      	cbnz	r6, 800b706 <_printf_i+0x196>
 800b6fe:	6823      	ldr	r3, [r4, #0]
 800b700:	f023 0320 	bic.w	r3, r3, #32
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	2310      	movs	r3, #16
 800b708:	e7b0      	b.n	800b66c <_printf_i+0xfc>
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	f043 0320 	orr.w	r3, r3, #32
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	2378      	movs	r3, #120	; 0x78
 800b714:	4828      	ldr	r0, [pc, #160]	; (800b7b8 <_printf_i+0x248>)
 800b716:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b71a:	e7e3      	b.n	800b6e4 <_printf_i+0x174>
 800b71c:	0659      	lsls	r1, r3, #25
 800b71e:	bf48      	it	mi
 800b720:	b2b6      	uxthmi	r6, r6
 800b722:	e7e6      	b.n	800b6f2 <_printf_i+0x182>
 800b724:	4615      	mov	r5, r2
 800b726:	e7bb      	b.n	800b6a0 <_printf_i+0x130>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	6826      	ldr	r6, [r4, #0]
 800b72c:	6961      	ldr	r1, [r4, #20]
 800b72e:	1d18      	adds	r0, r3, #4
 800b730:	6028      	str	r0, [r5, #0]
 800b732:	0635      	lsls	r5, r6, #24
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	d501      	bpl.n	800b73c <_printf_i+0x1cc>
 800b738:	6019      	str	r1, [r3, #0]
 800b73a:	e002      	b.n	800b742 <_printf_i+0x1d2>
 800b73c:	0670      	lsls	r0, r6, #25
 800b73e:	d5fb      	bpl.n	800b738 <_printf_i+0x1c8>
 800b740:	8019      	strh	r1, [r3, #0]
 800b742:	2300      	movs	r3, #0
 800b744:	6123      	str	r3, [r4, #16]
 800b746:	4615      	mov	r5, r2
 800b748:	e7ba      	b.n	800b6c0 <_printf_i+0x150>
 800b74a:	682b      	ldr	r3, [r5, #0]
 800b74c:	1d1a      	adds	r2, r3, #4
 800b74e:	602a      	str	r2, [r5, #0]
 800b750:	681d      	ldr	r5, [r3, #0]
 800b752:	6862      	ldr	r2, [r4, #4]
 800b754:	2100      	movs	r1, #0
 800b756:	4628      	mov	r0, r5
 800b758:	f7f4 fd42 	bl	80001e0 <memchr>
 800b75c:	b108      	cbz	r0, 800b762 <_printf_i+0x1f2>
 800b75e:	1b40      	subs	r0, r0, r5
 800b760:	6060      	str	r0, [r4, #4]
 800b762:	6863      	ldr	r3, [r4, #4]
 800b764:	6123      	str	r3, [r4, #16]
 800b766:	2300      	movs	r3, #0
 800b768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b76c:	e7a8      	b.n	800b6c0 <_printf_i+0x150>
 800b76e:	6923      	ldr	r3, [r4, #16]
 800b770:	462a      	mov	r2, r5
 800b772:	4649      	mov	r1, r9
 800b774:	4640      	mov	r0, r8
 800b776:	47d0      	blx	sl
 800b778:	3001      	adds	r0, #1
 800b77a:	d0ab      	beq.n	800b6d4 <_printf_i+0x164>
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	079b      	lsls	r3, r3, #30
 800b780:	d413      	bmi.n	800b7aa <_printf_i+0x23a>
 800b782:	68e0      	ldr	r0, [r4, #12]
 800b784:	9b03      	ldr	r3, [sp, #12]
 800b786:	4298      	cmp	r0, r3
 800b788:	bfb8      	it	lt
 800b78a:	4618      	movlt	r0, r3
 800b78c:	e7a4      	b.n	800b6d8 <_printf_i+0x168>
 800b78e:	2301      	movs	r3, #1
 800b790:	4632      	mov	r2, r6
 800b792:	4649      	mov	r1, r9
 800b794:	4640      	mov	r0, r8
 800b796:	47d0      	blx	sl
 800b798:	3001      	adds	r0, #1
 800b79a:	d09b      	beq.n	800b6d4 <_printf_i+0x164>
 800b79c:	3501      	adds	r5, #1
 800b79e:	68e3      	ldr	r3, [r4, #12]
 800b7a0:	9903      	ldr	r1, [sp, #12]
 800b7a2:	1a5b      	subs	r3, r3, r1
 800b7a4:	42ab      	cmp	r3, r5
 800b7a6:	dcf2      	bgt.n	800b78e <_printf_i+0x21e>
 800b7a8:	e7eb      	b.n	800b782 <_printf_i+0x212>
 800b7aa:	2500      	movs	r5, #0
 800b7ac:	f104 0619 	add.w	r6, r4, #25
 800b7b0:	e7f5      	b.n	800b79e <_printf_i+0x22e>
 800b7b2:	bf00      	nop
 800b7b4:	0800f8de 	.word	0x0800f8de
 800b7b8:	0800f8ef 	.word	0x0800f8ef

0800b7bc <_scanf_float>:
 800b7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c0:	b087      	sub	sp, #28
 800b7c2:	4617      	mov	r7, r2
 800b7c4:	9303      	str	r3, [sp, #12]
 800b7c6:	688b      	ldr	r3, [r1, #8]
 800b7c8:	1e5a      	subs	r2, r3, #1
 800b7ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b7ce:	bf83      	ittte	hi
 800b7d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b7d4:	195b      	addhi	r3, r3, r5
 800b7d6:	9302      	strhi	r3, [sp, #8]
 800b7d8:	2300      	movls	r3, #0
 800b7da:	bf86      	itte	hi
 800b7dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b7e0:	608b      	strhi	r3, [r1, #8]
 800b7e2:	9302      	strls	r3, [sp, #8]
 800b7e4:	680b      	ldr	r3, [r1, #0]
 800b7e6:	468b      	mov	fp, r1
 800b7e8:	2500      	movs	r5, #0
 800b7ea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b7ee:	f84b 3b1c 	str.w	r3, [fp], #28
 800b7f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b7f6:	4680      	mov	r8, r0
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	465e      	mov	r6, fp
 800b7fc:	46aa      	mov	sl, r5
 800b7fe:	46a9      	mov	r9, r5
 800b800:	9501      	str	r5, [sp, #4]
 800b802:	68a2      	ldr	r2, [r4, #8]
 800b804:	b152      	cbz	r2, 800b81c <_scanf_float+0x60>
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	2b4e      	cmp	r3, #78	; 0x4e
 800b80c:	d864      	bhi.n	800b8d8 <_scanf_float+0x11c>
 800b80e:	2b40      	cmp	r3, #64	; 0x40
 800b810:	d83c      	bhi.n	800b88c <_scanf_float+0xd0>
 800b812:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b816:	b2c8      	uxtb	r0, r1
 800b818:	280e      	cmp	r0, #14
 800b81a:	d93a      	bls.n	800b892 <_scanf_float+0xd6>
 800b81c:	f1b9 0f00 	cmp.w	r9, #0
 800b820:	d003      	beq.n	800b82a <_scanf_float+0x6e>
 800b822:	6823      	ldr	r3, [r4, #0]
 800b824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b828:	6023      	str	r3, [r4, #0]
 800b82a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b82e:	f1ba 0f01 	cmp.w	sl, #1
 800b832:	f200 8113 	bhi.w	800ba5c <_scanf_float+0x2a0>
 800b836:	455e      	cmp	r6, fp
 800b838:	f200 8105 	bhi.w	800ba46 <_scanf_float+0x28a>
 800b83c:	2501      	movs	r5, #1
 800b83e:	4628      	mov	r0, r5
 800b840:	b007      	add	sp, #28
 800b842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b846:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b84a:	2a0d      	cmp	r2, #13
 800b84c:	d8e6      	bhi.n	800b81c <_scanf_float+0x60>
 800b84e:	a101      	add	r1, pc, #4	; (adr r1, 800b854 <_scanf_float+0x98>)
 800b850:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b854:	0800b993 	.word	0x0800b993
 800b858:	0800b81d 	.word	0x0800b81d
 800b85c:	0800b81d 	.word	0x0800b81d
 800b860:	0800b81d 	.word	0x0800b81d
 800b864:	0800b9f3 	.word	0x0800b9f3
 800b868:	0800b9cb 	.word	0x0800b9cb
 800b86c:	0800b81d 	.word	0x0800b81d
 800b870:	0800b81d 	.word	0x0800b81d
 800b874:	0800b9a1 	.word	0x0800b9a1
 800b878:	0800b81d 	.word	0x0800b81d
 800b87c:	0800b81d 	.word	0x0800b81d
 800b880:	0800b81d 	.word	0x0800b81d
 800b884:	0800b81d 	.word	0x0800b81d
 800b888:	0800b959 	.word	0x0800b959
 800b88c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b890:	e7db      	b.n	800b84a <_scanf_float+0x8e>
 800b892:	290e      	cmp	r1, #14
 800b894:	d8c2      	bhi.n	800b81c <_scanf_float+0x60>
 800b896:	a001      	add	r0, pc, #4	; (adr r0, 800b89c <_scanf_float+0xe0>)
 800b898:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b89c:	0800b94b 	.word	0x0800b94b
 800b8a0:	0800b81d 	.word	0x0800b81d
 800b8a4:	0800b94b 	.word	0x0800b94b
 800b8a8:	0800b9df 	.word	0x0800b9df
 800b8ac:	0800b81d 	.word	0x0800b81d
 800b8b0:	0800b8f9 	.word	0x0800b8f9
 800b8b4:	0800b935 	.word	0x0800b935
 800b8b8:	0800b935 	.word	0x0800b935
 800b8bc:	0800b935 	.word	0x0800b935
 800b8c0:	0800b935 	.word	0x0800b935
 800b8c4:	0800b935 	.word	0x0800b935
 800b8c8:	0800b935 	.word	0x0800b935
 800b8cc:	0800b935 	.word	0x0800b935
 800b8d0:	0800b935 	.word	0x0800b935
 800b8d4:	0800b935 	.word	0x0800b935
 800b8d8:	2b6e      	cmp	r3, #110	; 0x6e
 800b8da:	d809      	bhi.n	800b8f0 <_scanf_float+0x134>
 800b8dc:	2b60      	cmp	r3, #96	; 0x60
 800b8de:	d8b2      	bhi.n	800b846 <_scanf_float+0x8a>
 800b8e0:	2b54      	cmp	r3, #84	; 0x54
 800b8e2:	d077      	beq.n	800b9d4 <_scanf_float+0x218>
 800b8e4:	2b59      	cmp	r3, #89	; 0x59
 800b8e6:	d199      	bne.n	800b81c <_scanf_float+0x60>
 800b8e8:	2d07      	cmp	r5, #7
 800b8ea:	d197      	bne.n	800b81c <_scanf_float+0x60>
 800b8ec:	2508      	movs	r5, #8
 800b8ee:	e029      	b.n	800b944 <_scanf_float+0x188>
 800b8f0:	2b74      	cmp	r3, #116	; 0x74
 800b8f2:	d06f      	beq.n	800b9d4 <_scanf_float+0x218>
 800b8f4:	2b79      	cmp	r3, #121	; 0x79
 800b8f6:	e7f6      	b.n	800b8e6 <_scanf_float+0x12a>
 800b8f8:	6821      	ldr	r1, [r4, #0]
 800b8fa:	05c8      	lsls	r0, r1, #23
 800b8fc:	d51a      	bpl.n	800b934 <_scanf_float+0x178>
 800b8fe:	9b02      	ldr	r3, [sp, #8]
 800b900:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b904:	6021      	str	r1, [r4, #0]
 800b906:	f109 0901 	add.w	r9, r9, #1
 800b90a:	b11b      	cbz	r3, 800b914 <_scanf_float+0x158>
 800b90c:	3b01      	subs	r3, #1
 800b90e:	3201      	adds	r2, #1
 800b910:	9302      	str	r3, [sp, #8]
 800b912:	60a2      	str	r2, [r4, #8]
 800b914:	68a3      	ldr	r3, [r4, #8]
 800b916:	3b01      	subs	r3, #1
 800b918:	60a3      	str	r3, [r4, #8]
 800b91a:	6923      	ldr	r3, [r4, #16]
 800b91c:	3301      	adds	r3, #1
 800b91e:	6123      	str	r3, [r4, #16]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	3b01      	subs	r3, #1
 800b924:	2b00      	cmp	r3, #0
 800b926:	607b      	str	r3, [r7, #4]
 800b928:	f340 8084 	ble.w	800ba34 <_scanf_float+0x278>
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	3301      	adds	r3, #1
 800b930:	603b      	str	r3, [r7, #0]
 800b932:	e766      	b.n	800b802 <_scanf_float+0x46>
 800b934:	eb1a 0f05 	cmn.w	sl, r5
 800b938:	f47f af70 	bne.w	800b81c <_scanf_float+0x60>
 800b93c:	6822      	ldr	r2, [r4, #0]
 800b93e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b942:	6022      	str	r2, [r4, #0]
 800b944:	f806 3b01 	strb.w	r3, [r6], #1
 800b948:	e7e4      	b.n	800b914 <_scanf_float+0x158>
 800b94a:	6822      	ldr	r2, [r4, #0]
 800b94c:	0610      	lsls	r0, r2, #24
 800b94e:	f57f af65 	bpl.w	800b81c <_scanf_float+0x60>
 800b952:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b956:	e7f4      	b.n	800b942 <_scanf_float+0x186>
 800b958:	f1ba 0f00 	cmp.w	sl, #0
 800b95c:	d10e      	bne.n	800b97c <_scanf_float+0x1c0>
 800b95e:	f1b9 0f00 	cmp.w	r9, #0
 800b962:	d10e      	bne.n	800b982 <_scanf_float+0x1c6>
 800b964:	6822      	ldr	r2, [r4, #0]
 800b966:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b96a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b96e:	d108      	bne.n	800b982 <_scanf_float+0x1c6>
 800b970:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b974:	6022      	str	r2, [r4, #0]
 800b976:	f04f 0a01 	mov.w	sl, #1
 800b97a:	e7e3      	b.n	800b944 <_scanf_float+0x188>
 800b97c:	f1ba 0f02 	cmp.w	sl, #2
 800b980:	d055      	beq.n	800ba2e <_scanf_float+0x272>
 800b982:	2d01      	cmp	r5, #1
 800b984:	d002      	beq.n	800b98c <_scanf_float+0x1d0>
 800b986:	2d04      	cmp	r5, #4
 800b988:	f47f af48 	bne.w	800b81c <_scanf_float+0x60>
 800b98c:	3501      	adds	r5, #1
 800b98e:	b2ed      	uxtb	r5, r5
 800b990:	e7d8      	b.n	800b944 <_scanf_float+0x188>
 800b992:	f1ba 0f01 	cmp.w	sl, #1
 800b996:	f47f af41 	bne.w	800b81c <_scanf_float+0x60>
 800b99a:	f04f 0a02 	mov.w	sl, #2
 800b99e:	e7d1      	b.n	800b944 <_scanf_float+0x188>
 800b9a0:	b97d      	cbnz	r5, 800b9c2 <_scanf_float+0x206>
 800b9a2:	f1b9 0f00 	cmp.w	r9, #0
 800b9a6:	f47f af3c 	bne.w	800b822 <_scanf_float+0x66>
 800b9aa:	6822      	ldr	r2, [r4, #0]
 800b9ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b9b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b9b4:	f47f af39 	bne.w	800b82a <_scanf_float+0x6e>
 800b9b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b9bc:	6022      	str	r2, [r4, #0]
 800b9be:	2501      	movs	r5, #1
 800b9c0:	e7c0      	b.n	800b944 <_scanf_float+0x188>
 800b9c2:	2d03      	cmp	r5, #3
 800b9c4:	d0e2      	beq.n	800b98c <_scanf_float+0x1d0>
 800b9c6:	2d05      	cmp	r5, #5
 800b9c8:	e7de      	b.n	800b988 <_scanf_float+0x1cc>
 800b9ca:	2d02      	cmp	r5, #2
 800b9cc:	f47f af26 	bne.w	800b81c <_scanf_float+0x60>
 800b9d0:	2503      	movs	r5, #3
 800b9d2:	e7b7      	b.n	800b944 <_scanf_float+0x188>
 800b9d4:	2d06      	cmp	r5, #6
 800b9d6:	f47f af21 	bne.w	800b81c <_scanf_float+0x60>
 800b9da:	2507      	movs	r5, #7
 800b9dc:	e7b2      	b.n	800b944 <_scanf_float+0x188>
 800b9de:	6822      	ldr	r2, [r4, #0]
 800b9e0:	0591      	lsls	r1, r2, #22
 800b9e2:	f57f af1b 	bpl.w	800b81c <_scanf_float+0x60>
 800b9e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b9ea:	6022      	str	r2, [r4, #0]
 800b9ec:	f8cd 9004 	str.w	r9, [sp, #4]
 800b9f0:	e7a8      	b.n	800b944 <_scanf_float+0x188>
 800b9f2:	6822      	ldr	r2, [r4, #0]
 800b9f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b9f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b9fc:	d006      	beq.n	800ba0c <_scanf_float+0x250>
 800b9fe:	0550      	lsls	r0, r2, #21
 800ba00:	f57f af0c 	bpl.w	800b81c <_scanf_float+0x60>
 800ba04:	f1b9 0f00 	cmp.w	r9, #0
 800ba08:	f43f af0f 	beq.w	800b82a <_scanf_float+0x6e>
 800ba0c:	0591      	lsls	r1, r2, #22
 800ba0e:	bf58      	it	pl
 800ba10:	9901      	ldrpl	r1, [sp, #4]
 800ba12:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ba16:	bf58      	it	pl
 800ba18:	eba9 0101 	subpl.w	r1, r9, r1
 800ba1c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800ba20:	bf58      	it	pl
 800ba22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ba26:	6022      	str	r2, [r4, #0]
 800ba28:	f04f 0900 	mov.w	r9, #0
 800ba2c:	e78a      	b.n	800b944 <_scanf_float+0x188>
 800ba2e:	f04f 0a03 	mov.w	sl, #3
 800ba32:	e787      	b.n	800b944 <_scanf_float+0x188>
 800ba34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba38:	4639      	mov	r1, r7
 800ba3a:	4640      	mov	r0, r8
 800ba3c:	4798      	blx	r3
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	f43f aedf 	beq.w	800b802 <_scanf_float+0x46>
 800ba44:	e6ea      	b.n	800b81c <_scanf_float+0x60>
 800ba46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba4e:	463a      	mov	r2, r7
 800ba50:	4640      	mov	r0, r8
 800ba52:	4798      	blx	r3
 800ba54:	6923      	ldr	r3, [r4, #16]
 800ba56:	3b01      	subs	r3, #1
 800ba58:	6123      	str	r3, [r4, #16]
 800ba5a:	e6ec      	b.n	800b836 <_scanf_float+0x7a>
 800ba5c:	1e6b      	subs	r3, r5, #1
 800ba5e:	2b06      	cmp	r3, #6
 800ba60:	d825      	bhi.n	800baae <_scanf_float+0x2f2>
 800ba62:	2d02      	cmp	r5, #2
 800ba64:	d836      	bhi.n	800bad4 <_scanf_float+0x318>
 800ba66:	455e      	cmp	r6, fp
 800ba68:	f67f aee8 	bls.w	800b83c <_scanf_float+0x80>
 800ba6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba74:	463a      	mov	r2, r7
 800ba76:	4640      	mov	r0, r8
 800ba78:	4798      	blx	r3
 800ba7a:	6923      	ldr	r3, [r4, #16]
 800ba7c:	3b01      	subs	r3, #1
 800ba7e:	6123      	str	r3, [r4, #16]
 800ba80:	e7f1      	b.n	800ba66 <_scanf_float+0x2aa>
 800ba82:	9802      	ldr	r0, [sp, #8]
 800ba84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba88:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ba8c:	9002      	str	r0, [sp, #8]
 800ba8e:	463a      	mov	r2, r7
 800ba90:	4640      	mov	r0, r8
 800ba92:	4798      	blx	r3
 800ba94:	6923      	ldr	r3, [r4, #16]
 800ba96:	3b01      	subs	r3, #1
 800ba98:	6123      	str	r3, [r4, #16]
 800ba9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba9e:	fa5f fa8a 	uxtb.w	sl, sl
 800baa2:	f1ba 0f02 	cmp.w	sl, #2
 800baa6:	d1ec      	bne.n	800ba82 <_scanf_float+0x2c6>
 800baa8:	3d03      	subs	r5, #3
 800baaa:	b2ed      	uxtb	r5, r5
 800baac:	1b76      	subs	r6, r6, r5
 800baae:	6823      	ldr	r3, [r4, #0]
 800bab0:	05da      	lsls	r2, r3, #23
 800bab2:	d52f      	bpl.n	800bb14 <_scanf_float+0x358>
 800bab4:	055b      	lsls	r3, r3, #21
 800bab6:	d510      	bpl.n	800bada <_scanf_float+0x31e>
 800bab8:	455e      	cmp	r6, fp
 800baba:	f67f aebf 	bls.w	800b83c <_scanf_float+0x80>
 800babe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bac2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bac6:	463a      	mov	r2, r7
 800bac8:	4640      	mov	r0, r8
 800baca:	4798      	blx	r3
 800bacc:	6923      	ldr	r3, [r4, #16]
 800bace:	3b01      	subs	r3, #1
 800bad0:	6123      	str	r3, [r4, #16]
 800bad2:	e7f1      	b.n	800bab8 <_scanf_float+0x2fc>
 800bad4:	46aa      	mov	sl, r5
 800bad6:	9602      	str	r6, [sp, #8]
 800bad8:	e7df      	b.n	800ba9a <_scanf_float+0x2de>
 800bada:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	2965      	cmp	r1, #101	; 0x65
 800bae2:	f103 33ff 	add.w	r3, r3, #4294967295
 800bae6:	f106 35ff 	add.w	r5, r6, #4294967295
 800baea:	6123      	str	r3, [r4, #16]
 800baec:	d00c      	beq.n	800bb08 <_scanf_float+0x34c>
 800baee:	2945      	cmp	r1, #69	; 0x45
 800baf0:	d00a      	beq.n	800bb08 <_scanf_float+0x34c>
 800baf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800baf6:	463a      	mov	r2, r7
 800baf8:	4640      	mov	r0, r8
 800bafa:	4798      	blx	r3
 800bafc:	6923      	ldr	r3, [r4, #16]
 800bafe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bb02:	3b01      	subs	r3, #1
 800bb04:	1eb5      	subs	r5, r6, #2
 800bb06:	6123      	str	r3, [r4, #16]
 800bb08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb0c:	463a      	mov	r2, r7
 800bb0e:	4640      	mov	r0, r8
 800bb10:	4798      	blx	r3
 800bb12:	462e      	mov	r6, r5
 800bb14:	6825      	ldr	r5, [r4, #0]
 800bb16:	f015 0510 	ands.w	r5, r5, #16
 800bb1a:	d159      	bne.n	800bbd0 <_scanf_float+0x414>
 800bb1c:	7035      	strb	r5, [r6, #0]
 800bb1e:	6823      	ldr	r3, [r4, #0]
 800bb20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bb24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb28:	d11b      	bne.n	800bb62 <_scanf_float+0x3a6>
 800bb2a:	9b01      	ldr	r3, [sp, #4]
 800bb2c:	454b      	cmp	r3, r9
 800bb2e:	eba3 0209 	sub.w	r2, r3, r9
 800bb32:	d123      	bne.n	800bb7c <_scanf_float+0x3c0>
 800bb34:	2200      	movs	r2, #0
 800bb36:	4659      	mov	r1, fp
 800bb38:	4640      	mov	r0, r8
 800bb3a:	f000 feeb 	bl	800c914 <_strtod_r>
 800bb3e:	6822      	ldr	r2, [r4, #0]
 800bb40:	9b03      	ldr	r3, [sp, #12]
 800bb42:	f012 0f02 	tst.w	r2, #2
 800bb46:	ec57 6b10 	vmov	r6, r7, d0
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	d021      	beq.n	800bb92 <_scanf_float+0x3d6>
 800bb4e:	9903      	ldr	r1, [sp, #12]
 800bb50:	1d1a      	adds	r2, r3, #4
 800bb52:	600a      	str	r2, [r1, #0]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	e9c3 6700 	strd	r6, r7, [r3]
 800bb5a:	68e3      	ldr	r3, [r4, #12]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	60e3      	str	r3, [r4, #12]
 800bb60:	e66d      	b.n	800b83e <_scanf_float+0x82>
 800bb62:	9b04      	ldr	r3, [sp, #16]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d0e5      	beq.n	800bb34 <_scanf_float+0x378>
 800bb68:	9905      	ldr	r1, [sp, #20]
 800bb6a:	230a      	movs	r3, #10
 800bb6c:	462a      	mov	r2, r5
 800bb6e:	3101      	adds	r1, #1
 800bb70:	4640      	mov	r0, r8
 800bb72:	f000 ff57 	bl	800ca24 <_strtol_r>
 800bb76:	9b04      	ldr	r3, [sp, #16]
 800bb78:	9e05      	ldr	r6, [sp, #20]
 800bb7a:	1ac2      	subs	r2, r0, r3
 800bb7c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bb80:	429e      	cmp	r6, r3
 800bb82:	bf28      	it	cs
 800bb84:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bb88:	4912      	ldr	r1, [pc, #72]	; (800bbd4 <_scanf_float+0x418>)
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	f000 f83c 	bl	800bc08 <siprintf>
 800bb90:	e7d0      	b.n	800bb34 <_scanf_float+0x378>
 800bb92:	9903      	ldr	r1, [sp, #12]
 800bb94:	f012 0f04 	tst.w	r2, #4
 800bb98:	f103 0204 	add.w	r2, r3, #4
 800bb9c:	600a      	str	r2, [r1, #0]
 800bb9e:	d1d9      	bne.n	800bb54 <_scanf_float+0x398>
 800bba0:	f8d3 8000 	ldr.w	r8, [r3]
 800bba4:	ee10 2a10 	vmov	r2, s0
 800bba8:	ee10 0a10 	vmov	r0, s0
 800bbac:	463b      	mov	r3, r7
 800bbae:	4639      	mov	r1, r7
 800bbb0:	f7f4 ffbc 	bl	8000b2c <__aeabi_dcmpun>
 800bbb4:	b128      	cbz	r0, 800bbc2 <_scanf_float+0x406>
 800bbb6:	4808      	ldr	r0, [pc, #32]	; (800bbd8 <_scanf_float+0x41c>)
 800bbb8:	f000 f820 	bl	800bbfc <nanf>
 800bbbc:	ed88 0a00 	vstr	s0, [r8]
 800bbc0:	e7cb      	b.n	800bb5a <_scanf_float+0x39e>
 800bbc2:	4630      	mov	r0, r6
 800bbc4:	4639      	mov	r1, r7
 800bbc6:	f7f5 f80f 	bl	8000be8 <__aeabi_d2f>
 800bbca:	f8c8 0000 	str.w	r0, [r8]
 800bbce:	e7c4      	b.n	800bb5a <_scanf_float+0x39e>
 800bbd0:	2500      	movs	r5, #0
 800bbd2:	e634      	b.n	800b83e <_scanf_float+0x82>
 800bbd4:	0800f900 	.word	0x0800f900
 800bbd8:	0800fd70 	.word	0x0800fd70

0800bbdc <_sbrk_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d06      	ldr	r5, [pc, #24]	; (800bbf8 <_sbrk_r+0x1c>)
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	4604      	mov	r4, r0
 800bbe4:	4608      	mov	r0, r1
 800bbe6:	602b      	str	r3, [r5, #0]
 800bbe8:	f7f7 fb52 	bl	8003290 <_sbrk>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d102      	bne.n	800bbf6 <_sbrk_r+0x1a>
 800bbf0:	682b      	ldr	r3, [r5, #0]
 800bbf2:	b103      	cbz	r3, 800bbf6 <_sbrk_r+0x1a>
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	200143f8 	.word	0x200143f8

0800bbfc <nanf>:
 800bbfc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bc04 <nanf+0x8>
 800bc00:	4770      	bx	lr
 800bc02:	bf00      	nop
 800bc04:	7fc00000 	.word	0x7fc00000

0800bc08 <siprintf>:
 800bc08:	b40e      	push	{r1, r2, r3}
 800bc0a:	b500      	push	{lr}
 800bc0c:	b09c      	sub	sp, #112	; 0x70
 800bc0e:	ab1d      	add	r3, sp, #116	; 0x74
 800bc10:	9002      	str	r0, [sp, #8]
 800bc12:	9006      	str	r0, [sp, #24]
 800bc14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc18:	4809      	ldr	r0, [pc, #36]	; (800bc40 <siprintf+0x38>)
 800bc1a:	9107      	str	r1, [sp, #28]
 800bc1c:	9104      	str	r1, [sp, #16]
 800bc1e:	4909      	ldr	r1, [pc, #36]	; (800bc44 <siprintf+0x3c>)
 800bc20:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc24:	9105      	str	r1, [sp, #20]
 800bc26:	6800      	ldr	r0, [r0, #0]
 800bc28:	9301      	str	r3, [sp, #4]
 800bc2a:	a902      	add	r1, sp, #8
 800bc2c:	f003 f950 	bl	800eed0 <_svfiprintf_r>
 800bc30:	9b02      	ldr	r3, [sp, #8]
 800bc32:	2200      	movs	r2, #0
 800bc34:	701a      	strb	r2, [r3, #0]
 800bc36:	b01c      	add	sp, #112	; 0x70
 800bc38:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc3c:	b003      	add	sp, #12
 800bc3e:	4770      	bx	lr
 800bc40:	20000024 	.word	0x20000024
 800bc44:	ffff0208 	.word	0xffff0208

0800bc48 <__sread>:
 800bc48:	b510      	push	{r4, lr}
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc50:	f003 fb98 	bl	800f384 <_read_r>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	bfab      	itete	ge
 800bc58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc5a:	89a3      	ldrhlt	r3, [r4, #12]
 800bc5c:	181b      	addge	r3, r3, r0
 800bc5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc62:	bfac      	ite	ge
 800bc64:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc66:	81a3      	strhlt	r3, [r4, #12]
 800bc68:	bd10      	pop	{r4, pc}

0800bc6a <__swrite>:
 800bc6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc6e:	461f      	mov	r7, r3
 800bc70:	898b      	ldrh	r3, [r1, #12]
 800bc72:	05db      	lsls	r3, r3, #23
 800bc74:	4605      	mov	r5, r0
 800bc76:	460c      	mov	r4, r1
 800bc78:	4616      	mov	r6, r2
 800bc7a:	d505      	bpl.n	800bc88 <__swrite+0x1e>
 800bc7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc80:	2302      	movs	r3, #2
 800bc82:	2200      	movs	r2, #0
 800bc84:	f002 fb5c 	bl	800e340 <_lseek_r>
 800bc88:	89a3      	ldrh	r3, [r4, #12]
 800bc8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc92:	81a3      	strh	r3, [r4, #12]
 800bc94:	4632      	mov	r2, r6
 800bc96:	463b      	mov	r3, r7
 800bc98:	4628      	mov	r0, r5
 800bc9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc9e:	f000 bf15 	b.w	800cacc <_write_r>

0800bca2 <__sseek>:
 800bca2:	b510      	push	{r4, lr}
 800bca4:	460c      	mov	r4, r1
 800bca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcaa:	f002 fb49 	bl	800e340 <_lseek_r>
 800bcae:	1c43      	adds	r3, r0, #1
 800bcb0:	89a3      	ldrh	r3, [r4, #12]
 800bcb2:	bf15      	itete	ne
 800bcb4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bcb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcbe:	81a3      	strheq	r3, [r4, #12]
 800bcc0:	bf18      	it	ne
 800bcc2:	81a3      	strhne	r3, [r4, #12]
 800bcc4:	bd10      	pop	{r4, pc}

0800bcc6 <__sclose>:
 800bcc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcca:	f000 bf7f 	b.w	800cbcc <_close_r>

0800bcce <sulp>:
 800bcce:	b570      	push	{r4, r5, r6, lr}
 800bcd0:	4604      	mov	r4, r0
 800bcd2:	460d      	mov	r5, r1
 800bcd4:	ec45 4b10 	vmov	d0, r4, r5
 800bcd8:	4616      	mov	r6, r2
 800bcda:	f002 ff39 	bl	800eb50 <__ulp>
 800bcde:	ec51 0b10 	vmov	r0, r1, d0
 800bce2:	b17e      	cbz	r6, 800bd04 <sulp+0x36>
 800bce4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bce8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	dd09      	ble.n	800bd04 <sulp+0x36>
 800bcf0:	051b      	lsls	r3, r3, #20
 800bcf2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bcf6:	2400      	movs	r4, #0
 800bcf8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bcfc:	4622      	mov	r2, r4
 800bcfe:	462b      	mov	r3, r5
 800bd00:	f7f4 fc7a 	bl	80005f8 <__aeabi_dmul>
 800bd04:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bd08 <_strtod_l>:
 800bd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	ed2d 8b02 	vpush	{d8}
 800bd10:	b09d      	sub	sp, #116	; 0x74
 800bd12:	461f      	mov	r7, r3
 800bd14:	2300      	movs	r3, #0
 800bd16:	9318      	str	r3, [sp, #96]	; 0x60
 800bd18:	4ba2      	ldr	r3, [pc, #648]	; (800bfa4 <_strtod_l+0x29c>)
 800bd1a:	9213      	str	r2, [sp, #76]	; 0x4c
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	9305      	str	r3, [sp, #20]
 800bd20:	4604      	mov	r4, r0
 800bd22:	4618      	mov	r0, r3
 800bd24:	4688      	mov	r8, r1
 800bd26:	f7f4 fa53 	bl	80001d0 <strlen>
 800bd2a:	f04f 0a00 	mov.w	sl, #0
 800bd2e:	4605      	mov	r5, r0
 800bd30:	f04f 0b00 	mov.w	fp, #0
 800bd34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bd38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd3a:	781a      	ldrb	r2, [r3, #0]
 800bd3c:	2a2b      	cmp	r2, #43	; 0x2b
 800bd3e:	d04e      	beq.n	800bdde <_strtod_l+0xd6>
 800bd40:	d83b      	bhi.n	800bdba <_strtod_l+0xb2>
 800bd42:	2a0d      	cmp	r2, #13
 800bd44:	d834      	bhi.n	800bdb0 <_strtod_l+0xa8>
 800bd46:	2a08      	cmp	r2, #8
 800bd48:	d834      	bhi.n	800bdb4 <_strtod_l+0xac>
 800bd4a:	2a00      	cmp	r2, #0
 800bd4c:	d03e      	beq.n	800bdcc <_strtod_l+0xc4>
 800bd4e:	2300      	movs	r3, #0
 800bd50:	930a      	str	r3, [sp, #40]	; 0x28
 800bd52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bd54:	7833      	ldrb	r3, [r6, #0]
 800bd56:	2b30      	cmp	r3, #48	; 0x30
 800bd58:	f040 80b0 	bne.w	800bebc <_strtod_l+0x1b4>
 800bd5c:	7873      	ldrb	r3, [r6, #1]
 800bd5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bd62:	2b58      	cmp	r3, #88	; 0x58
 800bd64:	d168      	bne.n	800be38 <_strtod_l+0x130>
 800bd66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd68:	9301      	str	r3, [sp, #4]
 800bd6a:	ab18      	add	r3, sp, #96	; 0x60
 800bd6c:	9702      	str	r7, [sp, #8]
 800bd6e:	9300      	str	r3, [sp, #0]
 800bd70:	4a8d      	ldr	r2, [pc, #564]	; (800bfa8 <_strtod_l+0x2a0>)
 800bd72:	ab19      	add	r3, sp, #100	; 0x64
 800bd74:	a917      	add	r1, sp, #92	; 0x5c
 800bd76:	4620      	mov	r0, r4
 800bd78:	f001 ffd2 	bl	800dd20 <__gethex>
 800bd7c:	f010 0707 	ands.w	r7, r0, #7
 800bd80:	4605      	mov	r5, r0
 800bd82:	d005      	beq.n	800bd90 <_strtod_l+0x88>
 800bd84:	2f06      	cmp	r7, #6
 800bd86:	d12c      	bne.n	800bde2 <_strtod_l+0xda>
 800bd88:	3601      	adds	r6, #1
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	9617      	str	r6, [sp, #92]	; 0x5c
 800bd8e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	f040 8590 	bne.w	800c8b8 <_strtod_l+0xbb0>
 800bd98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd9a:	b1eb      	cbz	r3, 800bdd8 <_strtod_l+0xd0>
 800bd9c:	4652      	mov	r2, sl
 800bd9e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bda2:	ec43 2b10 	vmov	d0, r2, r3
 800bda6:	b01d      	add	sp, #116	; 0x74
 800bda8:	ecbd 8b02 	vpop	{d8}
 800bdac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb0:	2a20      	cmp	r2, #32
 800bdb2:	d1cc      	bne.n	800bd4e <_strtod_l+0x46>
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	9317      	str	r3, [sp, #92]	; 0x5c
 800bdb8:	e7be      	b.n	800bd38 <_strtod_l+0x30>
 800bdba:	2a2d      	cmp	r2, #45	; 0x2d
 800bdbc:	d1c7      	bne.n	800bd4e <_strtod_l+0x46>
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	920a      	str	r2, [sp, #40]	; 0x28
 800bdc2:	1c5a      	adds	r2, r3, #1
 800bdc4:	9217      	str	r2, [sp, #92]	; 0x5c
 800bdc6:	785b      	ldrb	r3, [r3, #1]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1c2      	bne.n	800bd52 <_strtod_l+0x4a>
 800bdcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bdce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f040 856e 	bne.w	800c8b4 <_strtod_l+0xbac>
 800bdd8:	4652      	mov	r2, sl
 800bdda:	465b      	mov	r3, fp
 800bddc:	e7e1      	b.n	800bda2 <_strtod_l+0x9a>
 800bdde:	2200      	movs	r2, #0
 800bde0:	e7ee      	b.n	800bdc0 <_strtod_l+0xb8>
 800bde2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bde4:	b13a      	cbz	r2, 800bdf6 <_strtod_l+0xee>
 800bde6:	2135      	movs	r1, #53	; 0x35
 800bde8:	a81a      	add	r0, sp, #104	; 0x68
 800bdea:	f002 ffbc 	bl	800ed66 <__copybits>
 800bdee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f002 fb7b 	bl	800e4ec <_Bfree>
 800bdf6:	3f01      	subs	r7, #1
 800bdf8:	2f04      	cmp	r7, #4
 800bdfa:	d806      	bhi.n	800be0a <_strtod_l+0x102>
 800bdfc:	e8df f007 	tbb	[pc, r7]
 800be00:	1714030a 	.word	0x1714030a
 800be04:	0a          	.byte	0x0a
 800be05:	00          	.byte	0x00
 800be06:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800be0a:	0728      	lsls	r0, r5, #28
 800be0c:	d5c0      	bpl.n	800bd90 <_strtod_l+0x88>
 800be0e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800be12:	e7bd      	b.n	800bd90 <_strtod_l+0x88>
 800be14:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800be18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800be1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800be1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800be22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800be26:	e7f0      	b.n	800be0a <_strtod_l+0x102>
 800be28:	f8df b180 	ldr.w	fp, [pc, #384]	; 800bfac <_strtod_l+0x2a4>
 800be2c:	e7ed      	b.n	800be0a <_strtod_l+0x102>
 800be2e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800be32:	f04f 3aff 	mov.w	sl, #4294967295
 800be36:	e7e8      	b.n	800be0a <_strtod_l+0x102>
 800be38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be3a:	1c5a      	adds	r2, r3, #1
 800be3c:	9217      	str	r2, [sp, #92]	; 0x5c
 800be3e:	785b      	ldrb	r3, [r3, #1]
 800be40:	2b30      	cmp	r3, #48	; 0x30
 800be42:	d0f9      	beq.n	800be38 <_strtod_l+0x130>
 800be44:	2b00      	cmp	r3, #0
 800be46:	d0a3      	beq.n	800bd90 <_strtod_l+0x88>
 800be48:	2301      	movs	r3, #1
 800be4a:	f04f 0900 	mov.w	r9, #0
 800be4e:	9304      	str	r3, [sp, #16]
 800be50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be52:	9308      	str	r3, [sp, #32]
 800be54:	f8cd 901c 	str.w	r9, [sp, #28]
 800be58:	464f      	mov	r7, r9
 800be5a:	220a      	movs	r2, #10
 800be5c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800be5e:	7806      	ldrb	r6, [r0, #0]
 800be60:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800be64:	b2d9      	uxtb	r1, r3
 800be66:	2909      	cmp	r1, #9
 800be68:	d92a      	bls.n	800bec0 <_strtod_l+0x1b8>
 800be6a:	9905      	ldr	r1, [sp, #20]
 800be6c:	462a      	mov	r2, r5
 800be6e:	f003 faa3 	bl	800f3b8 <strncmp>
 800be72:	b398      	cbz	r0, 800bedc <_strtod_l+0x1d4>
 800be74:	2000      	movs	r0, #0
 800be76:	4632      	mov	r2, r6
 800be78:	463d      	mov	r5, r7
 800be7a:	9005      	str	r0, [sp, #20]
 800be7c:	4603      	mov	r3, r0
 800be7e:	2a65      	cmp	r2, #101	; 0x65
 800be80:	d001      	beq.n	800be86 <_strtod_l+0x17e>
 800be82:	2a45      	cmp	r2, #69	; 0x45
 800be84:	d118      	bne.n	800beb8 <_strtod_l+0x1b0>
 800be86:	b91d      	cbnz	r5, 800be90 <_strtod_l+0x188>
 800be88:	9a04      	ldr	r2, [sp, #16]
 800be8a:	4302      	orrs	r2, r0
 800be8c:	d09e      	beq.n	800bdcc <_strtod_l+0xc4>
 800be8e:	2500      	movs	r5, #0
 800be90:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800be94:	f108 0201 	add.w	r2, r8, #1
 800be98:	9217      	str	r2, [sp, #92]	; 0x5c
 800be9a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800be9e:	2a2b      	cmp	r2, #43	; 0x2b
 800bea0:	d075      	beq.n	800bf8e <_strtod_l+0x286>
 800bea2:	2a2d      	cmp	r2, #45	; 0x2d
 800bea4:	d07b      	beq.n	800bf9e <_strtod_l+0x296>
 800bea6:	f04f 0c00 	mov.w	ip, #0
 800beaa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800beae:	2909      	cmp	r1, #9
 800beb0:	f240 8082 	bls.w	800bfb8 <_strtod_l+0x2b0>
 800beb4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800beb8:	2600      	movs	r6, #0
 800beba:	e09d      	b.n	800bff8 <_strtod_l+0x2f0>
 800bebc:	2300      	movs	r3, #0
 800bebe:	e7c4      	b.n	800be4a <_strtod_l+0x142>
 800bec0:	2f08      	cmp	r7, #8
 800bec2:	bfd8      	it	le
 800bec4:	9907      	ldrle	r1, [sp, #28]
 800bec6:	f100 0001 	add.w	r0, r0, #1
 800beca:	bfda      	itte	le
 800becc:	fb02 3301 	mlale	r3, r2, r1, r3
 800bed0:	9307      	strle	r3, [sp, #28]
 800bed2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bed6:	3701      	adds	r7, #1
 800bed8:	9017      	str	r0, [sp, #92]	; 0x5c
 800beda:	e7bf      	b.n	800be5c <_strtod_l+0x154>
 800bedc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bede:	195a      	adds	r2, r3, r5
 800bee0:	9217      	str	r2, [sp, #92]	; 0x5c
 800bee2:	5d5a      	ldrb	r2, [r3, r5]
 800bee4:	2f00      	cmp	r7, #0
 800bee6:	d037      	beq.n	800bf58 <_strtod_l+0x250>
 800bee8:	9005      	str	r0, [sp, #20]
 800beea:	463d      	mov	r5, r7
 800beec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bef0:	2b09      	cmp	r3, #9
 800bef2:	d912      	bls.n	800bf1a <_strtod_l+0x212>
 800bef4:	2301      	movs	r3, #1
 800bef6:	e7c2      	b.n	800be7e <_strtod_l+0x176>
 800bef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800befa:	1c5a      	adds	r2, r3, #1
 800befc:	9217      	str	r2, [sp, #92]	; 0x5c
 800befe:	785a      	ldrb	r2, [r3, #1]
 800bf00:	3001      	adds	r0, #1
 800bf02:	2a30      	cmp	r2, #48	; 0x30
 800bf04:	d0f8      	beq.n	800bef8 <_strtod_l+0x1f0>
 800bf06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bf0a:	2b08      	cmp	r3, #8
 800bf0c:	f200 84d9 	bhi.w	800c8c2 <_strtod_l+0xbba>
 800bf10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf12:	9005      	str	r0, [sp, #20]
 800bf14:	2000      	movs	r0, #0
 800bf16:	9308      	str	r3, [sp, #32]
 800bf18:	4605      	mov	r5, r0
 800bf1a:	3a30      	subs	r2, #48	; 0x30
 800bf1c:	f100 0301 	add.w	r3, r0, #1
 800bf20:	d014      	beq.n	800bf4c <_strtod_l+0x244>
 800bf22:	9905      	ldr	r1, [sp, #20]
 800bf24:	4419      	add	r1, r3
 800bf26:	9105      	str	r1, [sp, #20]
 800bf28:	462b      	mov	r3, r5
 800bf2a:	eb00 0e05 	add.w	lr, r0, r5
 800bf2e:	210a      	movs	r1, #10
 800bf30:	4573      	cmp	r3, lr
 800bf32:	d113      	bne.n	800bf5c <_strtod_l+0x254>
 800bf34:	182b      	adds	r3, r5, r0
 800bf36:	2b08      	cmp	r3, #8
 800bf38:	f105 0501 	add.w	r5, r5, #1
 800bf3c:	4405      	add	r5, r0
 800bf3e:	dc1c      	bgt.n	800bf7a <_strtod_l+0x272>
 800bf40:	9907      	ldr	r1, [sp, #28]
 800bf42:	230a      	movs	r3, #10
 800bf44:	fb03 2301 	mla	r3, r3, r1, r2
 800bf48:	9307      	str	r3, [sp, #28]
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bf4e:	1c51      	adds	r1, r2, #1
 800bf50:	9117      	str	r1, [sp, #92]	; 0x5c
 800bf52:	7852      	ldrb	r2, [r2, #1]
 800bf54:	4618      	mov	r0, r3
 800bf56:	e7c9      	b.n	800beec <_strtod_l+0x1e4>
 800bf58:	4638      	mov	r0, r7
 800bf5a:	e7d2      	b.n	800bf02 <_strtod_l+0x1fa>
 800bf5c:	2b08      	cmp	r3, #8
 800bf5e:	dc04      	bgt.n	800bf6a <_strtod_l+0x262>
 800bf60:	9e07      	ldr	r6, [sp, #28]
 800bf62:	434e      	muls	r6, r1
 800bf64:	9607      	str	r6, [sp, #28]
 800bf66:	3301      	adds	r3, #1
 800bf68:	e7e2      	b.n	800bf30 <_strtod_l+0x228>
 800bf6a:	f103 0c01 	add.w	ip, r3, #1
 800bf6e:	f1bc 0f10 	cmp.w	ip, #16
 800bf72:	bfd8      	it	le
 800bf74:	fb01 f909 	mulle.w	r9, r1, r9
 800bf78:	e7f5      	b.n	800bf66 <_strtod_l+0x25e>
 800bf7a:	2d10      	cmp	r5, #16
 800bf7c:	bfdc      	itt	le
 800bf7e:	230a      	movle	r3, #10
 800bf80:	fb03 2909 	mlale	r9, r3, r9, r2
 800bf84:	e7e1      	b.n	800bf4a <_strtod_l+0x242>
 800bf86:	2300      	movs	r3, #0
 800bf88:	9305      	str	r3, [sp, #20]
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e77c      	b.n	800be88 <_strtod_l+0x180>
 800bf8e:	f04f 0c00 	mov.w	ip, #0
 800bf92:	f108 0202 	add.w	r2, r8, #2
 800bf96:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf98:	f898 2002 	ldrb.w	r2, [r8, #2]
 800bf9c:	e785      	b.n	800beaa <_strtod_l+0x1a2>
 800bf9e:	f04f 0c01 	mov.w	ip, #1
 800bfa2:	e7f6      	b.n	800bf92 <_strtod_l+0x28a>
 800bfa4:	0800fbb4 	.word	0x0800fbb4
 800bfa8:	0800f908 	.word	0x0800f908
 800bfac:	7ff00000 	.word	0x7ff00000
 800bfb0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bfb2:	1c51      	adds	r1, r2, #1
 800bfb4:	9117      	str	r1, [sp, #92]	; 0x5c
 800bfb6:	7852      	ldrb	r2, [r2, #1]
 800bfb8:	2a30      	cmp	r2, #48	; 0x30
 800bfba:	d0f9      	beq.n	800bfb0 <_strtod_l+0x2a8>
 800bfbc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bfc0:	2908      	cmp	r1, #8
 800bfc2:	f63f af79 	bhi.w	800beb8 <_strtod_l+0x1b0>
 800bfc6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bfca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bfcc:	9206      	str	r2, [sp, #24]
 800bfce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bfd0:	1c51      	adds	r1, r2, #1
 800bfd2:	9117      	str	r1, [sp, #92]	; 0x5c
 800bfd4:	7852      	ldrb	r2, [r2, #1]
 800bfd6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800bfda:	2e09      	cmp	r6, #9
 800bfdc:	d937      	bls.n	800c04e <_strtod_l+0x346>
 800bfde:	9e06      	ldr	r6, [sp, #24]
 800bfe0:	1b89      	subs	r1, r1, r6
 800bfe2:	2908      	cmp	r1, #8
 800bfe4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800bfe8:	dc02      	bgt.n	800bff0 <_strtod_l+0x2e8>
 800bfea:	4576      	cmp	r6, lr
 800bfec:	bfa8      	it	ge
 800bfee:	4676      	movge	r6, lr
 800bff0:	f1bc 0f00 	cmp.w	ip, #0
 800bff4:	d000      	beq.n	800bff8 <_strtod_l+0x2f0>
 800bff6:	4276      	negs	r6, r6
 800bff8:	2d00      	cmp	r5, #0
 800bffa:	d14d      	bne.n	800c098 <_strtod_l+0x390>
 800bffc:	9904      	ldr	r1, [sp, #16]
 800bffe:	4301      	orrs	r1, r0
 800c000:	f47f aec6 	bne.w	800bd90 <_strtod_l+0x88>
 800c004:	2b00      	cmp	r3, #0
 800c006:	f47f aee1 	bne.w	800bdcc <_strtod_l+0xc4>
 800c00a:	2a69      	cmp	r2, #105	; 0x69
 800c00c:	d027      	beq.n	800c05e <_strtod_l+0x356>
 800c00e:	dc24      	bgt.n	800c05a <_strtod_l+0x352>
 800c010:	2a49      	cmp	r2, #73	; 0x49
 800c012:	d024      	beq.n	800c05e <_strtod_l+0x356>
 800c014:	2a4e      	cmp	r2, #78	; 0x4e
 800c016:	f47f aed9 	bne.w	800bdcc <_strtod_l+0xc4>
 800c01a:	499f      	ldr	r1, [pc, #636]	; (800c298 <_strtod_l+0x590>)
 800c01c:	a817      	add	r0, sp, #92	; 0x5c
 800c01e:	f002 f8d7 	bl	800e1d0 <__match>
 800c022:	2800      	cmp	r0, #0
 800c024:	f43f aed2 	beq.w	800bdcc <_strtod_l+0xc4>
 800c028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	2b28      	cmp	r3, #40	; 0x28
 800c02e:	d12d      	bne.n	800c08c <_strtod_l+0x384>
 800c030:	499a      	ldr	r1, [pc, #616]	; (800c29c <_strtod_l+0x594>)
 800c032:	aa1a      	add	r2, sp, #104	; 0x68
 800c034:	a817      	add	r0, sp, #92	; 0x5c
 800c036:	f002 f8df 	bl	800e1f8 <__hexnan>
 800c03a:	2805      	cmp	r0, #5
 800c03c:	d126      	bne.n	800c08c <_strtod_l+0x384>
 800c03e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c040:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c044:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c048:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c04c:	e6a0      	b.n	800bd90 <_strtod_l+0x88>
 800c04e:	210a      	movs	r1, #10
 800c050:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c054:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c058:	e7b9      	b.n	800bfce <_strtod_l+0x2c6>
 800c05a:	2a6e      	cmp	r2, #110	; 0x6e
 800c05c:	e7db      	b.n	800c016 <_strtod_l+0x30e>
 800c05e:	4990      	ldr	r1, [pc, #576]	; (800c2a0 <_strtod_l+0x598>)
 800c060:	a817      	add	r0, sp, #92	; 0x5c
 800c062:	f002 f8b5 	bl	800e1d0 <__match>
 800c066:	2800      	cmp	r0, #0
 800c068:	f43f aeb0 	beq.w	800bdcc <_strtod_l+0xc4>
 800c06c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c06e:	498d      	ldr	r1, [pc, #564]	; (800c2a4 <_strtod_l+0x59c>)
 800c070:	3b01      	subs	r3, #1
 800c072:	a817      	add	r0, sp, #92	; 0x5c
 800c074:	9317      	str	r3, [sp, #92]	; 0x5c
 800c076:	f002 f8ab 	bl	800e1d0 <__match>
 800c07a:	b910      	cbnz	r0, 800c082 <_strtod_l+0x37a>
 800c07c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c07e:	3301      	adds	r3, #1
 800c080:	9317      	str	r3, [sp, #92]	; 0x5c
 800c082:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c2b4 <_strtod_l+0x5ac>
 800c086:	f04f 0a00 	mov.w	sl, #0
 800c08a:	e681      	b.n	800bd90 <_strtod_l+0x88>
 800c08c:	4886      	ldr	r0, [pc, #536]	; (800c2a8 <_strtod_l+0x5a0>)
 800c08e:	f003 f98b 	bl	800f3a8 <nan>
 800c092:	ec5b ab10 	vmov	sl, fp, d0
 800c096:	e67b      	b.n	800bd90 <_strtod_l+0x88>
 800c098:	9b05      	ldr	r3, [sp, #20]
 800c09a:	9807      	ldr	r0, [sp, #28]
 800c09c:	1af3      	subs	r3, r6, r3
 800c09e:	2f00      	cmp	r7, #0
 800c0a0:	bf08      	it	eq
 800c0a2:	462f      	moveq	r7, r5
 800c0a4:	2d10      	cmp	r5, #16
 800c0a6:	9306      	str	r3, [sp, #24]
 800c0a8:	46a8      	mov	r8, r5
 800c0aa:	bfa8      	it	ge
 800c0ac:	f04f 0810 	movge.w	r8, #16
 800c0b0:	f7f4 fa28 	bl	8000504 <__aeabi_ui2d>
 800c0b4:	2d09      	cmp	r5, #9
 800c0b6:	4682      	mov	sl, r0
 800c0b8:	468b      	mov	fp, r1
 800c0ba:	dd13      	ble.n	800c0e4 <_strtod_l+0x3dc>
 800c0bc:	4b7b      	ldr	r3, [pc, #492]	; (800c2ac <_strtod_l+0x5a4>)
 800c0be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c0c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c0c6:	f7f4 fa97 	bl	80005f8 <__aeabi_dmul>
 800c0ca:	4682      	mov	sl, r0
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	468b      	mov	fp, r1
 800c0d0:	f7f4 fa18 	bl	8000504 <__aeabi_ui2d>
 800c0d4:	4602      	mov	r2, r0
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	4650      	mov	r0, sl
 800c0da:	4659      	mov	r1, fp
 800c0dc:	f7f4 f8d6 	bl	800028c <__adddf3>
 800c0e0:	4682      	mov	sl, r0
 800c0e2:	468b      	mov	fp, r1
 800c0e4:	2d0f      	cmp	r5, #15
 800c0e6:	dc38      	bgt.n	800c15a <_strtod_l+0x452>
 800c0e8:	9b06      	ldr	r3, [sp, #24]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f43f ae50 	beq.w	800bd90 <_strtod_l+0x88>
 800c0f0:	dd24      	ble.n	800c13c <_strtod_l+0x434>
 800c0f2:	2b16      	cmp	r3, #22
 800c0f4:	dc0b      	bgt.n	800c10e <_strtod_l+0x406>
 800c0f6:	496d      	ldr	r1, [pc, #436]	; (800c2ac <_strtod_l+0x5a4>)
 800c0f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c0fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c100:	4652      	mov	r2, sl
 800c102:	465b      	mov	r3, fp
 800c104:	f7f4 fa78 	bl	80005f8 <__aeabi_dmul>
 800c108:	4682      	mov	sl, r0
 800c10a:	468b      	mov	fp, r1
 800c10c:	e640      	b.n	800bd90 <_strtod_l+0x88>
 800c10e:	9a06      	ldr	r2, [sp, #24]
 800c110:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c114:	4293      	cmp	r3, r2
 800c116:	db20      	blt.n	800c15a <_strtod_l+0x452>
 800c118:	4c64      	ldr	r4, [pc, #400]	; (800c2ac <_strtod_l+0x5a4>)
 800c11a:	f1c5 050f 	rsb	r5, r5, #15
 800c11e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c122:	4652      	mov	r2, sl
 800c124:	465b      	mov	r3, fp
 800c126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c12a:	f7f4 fa65 	bl	80005f8 <__aeabi_dmul>
 800c12e:	9b06      	ldr	r3, [sp, #24]
 800c130:	1b5d      	subs	r5, r3, r5
 800c132:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c136:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c13a:	e7e3      	b.n	800c104 <_strtod_l+0x3fc>
 800c13c:	9b06      	ldr	r3, [sp, #24]
 800c13e:	3316      	adds	r3, #22
 800c140:	db0b      	blt.n	800c15a <_strtod_l+0x452>
 800c142:	9b05      	ldr	r3, [sp, #20]
 800c144:	1b9e      	subs	r6, r3, r6
 800c146:	4b59      	ldr	r3, [pc, #356]	; (800c2ac <_strtod_l+0x5a4>)
 800c148:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c14c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c150:	4650      	mov	r0, sl
 800c152:	4659      	mov	r1, fp
 800c154:	f7f4 fb7a 	bl	800084c <__aeabi_ddiv>
 800c158:	e7d6      	b.n	800c108 <_strtod_l+0x400>
 800c15a:	9b06      	ldr	r3, [sp, #24]
 800c15c:	eba5 0808 	sub.w	r8, r5, r8
 800c160:	4498      	add	r8, r3
 800c162:	f1b8 0f00 	cmp.w	r8, #0
 800c166:	dd74      	ble.n	800c252 <_strtod_l+0x54a>
 800c168:	f018 030f 	ands.w	r3, r8, #15
 800c16c:	d00a      	beq.n	800c184 <_strtod_l+0x47c>
 800c16e:	494f      	ldr	r1, [pc, #316]	; (800c2ac <_strtod_l+0x5a4>)
 800c170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c174:	4652      	mov	r2, sl
 800c176:	465b      	mov	r3, fp
 800c178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c17c:	f7f4 fa3c 	bl	80005f8 <__aeabi_dmul>
 800c180:	4682      	mov	sl, r0
 800c182:	468b      	mov	fp, r1
 800c184:	f038 080f 	bics.w	r8, r8, #15
 800c188:	d04f      	beq.n	800c22a <_strtod_l+0x522>
 800c18a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c18e:	dd22      	ble.n	800c1d6 <_strtod_l+0x4ce>
 800c190:	2500      	movs	r5, #0
 800c192:	462e      	mov	r6, r5
 800c194:	9507      	str	r5, [sp, #28]
 800c196:	9505      	str	r5, [sp, #20]
 800c198:	2322      	movs	r3, #34	; 0x22
 800c19a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c2b4 <_strtod_l+0x5ac>
 800c19e:	6023      	str	r3, [r4, #0]
 800c1a0:	f04f 0a00 	mov.w	sl, #0
 800c1a4:	9b07      	ldr	r3, [sp, #28]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	f43f adf2 	beq.w	800bd90 <_strtod_l+0x88>
 800c1ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	f002 f99c 	bl	800e4ec <_Bfree>
 800c1b4:	9905      	ldr	r1, [sp, #20]
 800c1b6:	4620      	mov	r0, r4
 800c1b8:	f002 f998 	bl	800e4ec <_Bfree>
 800c1bc:	4631      	mov	r1, r6
 800c1be:	4620      	mov	r0, r4
 800c1c0:	f002 f994 	bl	800e4ec <_Bfree>
 800c1c4:	9907      	ldr	r1, [sp, #28]
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	f002 f990 	bl	800e4ec <_Bfree>
 800c1cc:	4629      	mov	r1, r5
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	f002 f98c 	bl	800e4ec <_Bfree>
 800c1d4:	e5dc      	b.n	800bd90 <_strtod_l+0x88>
 800c1d6:	4b36      	ldr	r3, [pc, #216]	; (800c2b0 <_strtod_l+0x5a8>)
 800c1d8:	9304      	str	r3, [sp, #16]
 800c1da:	2300      	movs	r3, #0
 800c1dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c1e0:	4650      	mov	r0, sl
 800c1e2:	4659      	mov	r1, fp
 800c1e4:	4699      	mov	r9, r3
 800c1e6:	f1b8 0f01 	cmp.w	r8, #1
 800c1ea:	dc21      	bgt.n	800c230 <_strtod_l+0x528>
 800c1ec:	b10b      	cbz	r3, 800c1f2 <_strtod_l+0x4ea>
 800c1ee:	4682      	mov	sl, r0
 800c1f0:	468b      	mov	fp, r1
 800c1f2:	4b2f      	ldr	r3, [pc, #188]	; (800c2b0 <_strtod_l+0x5a8>)
 800c1f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c1f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c1fc:	4652      	mov	r2, sl
 800c1fe:	465b      	mov	r3, fp
 800c200:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c204:	f7f4 f9f8 	bl	80005f8 <__aeabi_dmul>
 800c208:	4b2a      	ldr	r3, [pc, #168]	; (800c2b4 <_strtod_l+0x5ac>)
 800c20a:	460a      	mov	r2, r1
 800c20c:	400b      	ands	r3, r1
 800c20e:	492a      	ldr	r1, [pc, #168]	; (800c2b8 <_strtod_l+0x5b0>)
 800c210:	428b      	cmp	r3, r1
 800c212:	4682      	mov	sl, r0
 800c214:	d8bc      	bhi.n	800c190 <_strtod_l+0x488>
 800c216:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c21a:	428b      	cmp	r3, r1
 800c21c:	bf86      	itte	hi
 800c21e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c2bc <_strtod_l+0x5b4>
 800c222:	f04f 3aff 	movhi.w	sl, #4294967295
 800c226:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c22a:	2300      	movs	r3, #0
 800c22c:	9304      	str	r3, [sp, #16]
 800c22e:	e084      	b.n	800c33a <_strtod_l+0x632>
 800c230:	f018 0f01 	tst.w	r8, #1
 800c234:	d005      	beq.n	800c242 <_strtod_l+0x53a>
 800c236:	9b04      	ldr	r3, [sp, #16]
 800c238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23c:	f7f4 f9dc 	bl	80005f8 <__aeabi_dmul>
 800c240:	2301      	movs	r3, #1
 800c242:	9a04      	ldr	r2, [sp, #16]
 800c244:	3208      	adds	r2, #8
 800c246:	f109 0901 	add.w	r9, r9, #1
 800c24a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c24e:	9204      	str	r2, [sp, #16]
 800c250:	e7c9      	b.n	800c1e6 <_strtod_l+0x4de>
 800c252:	d0ea      	beq.n	800c22a <_strtod_l+0x522>
 800c254:	f1c8 0800 	rsb	r8, r8, #0
 800c258:	f018 020f 	ands.w	r2, r8, #15
 800c25c:	d00a      	beq.n	800c274 <_strtod_l+0x56c>
 800c25e:	4b13      	ldr	r3, [pc, #76]	; (800c2ac <_strtod_l+0x5a4>)
 800c260:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c264:	4650      	mov	r0, sl
 800c266:	4659      	mov	r1, fp
 800c268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26c:	f7f4 faee 	bl	800084c <__aeabi_ddiv>
 800c270:	4682      	mov	sl, r0
 800c272:	468b      	mov	fp, r1
 800c274:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c278:	d0d7      	beq.n	800c22a <_strtod_l+0x522>
 800c27a:	f1b8 0f1f 	cmp.w	r8, #31
 800c27e:	dd1f      	ble.n	800c2c0 <_strtod_l+0x5b8>
 800c280:	2500      	movs	r5, #0
 800c282:	462e      	mov	r6, r5
 800c284:	9507      	str	r5, [sp, #28]
 800c286:	9505      	str	r5, [sp, #20]
 800c288:	2322      	movs	r3, #34	; 0x22
 800c28a:	f04f 0a00 	mov.w	sl, #0
 800c28e:	f04f 0b00 	mov.w	fp, #0
 800c292:	6023      	str	r3, [r4, #0]
 800c294:	e786      	b.n	800c1a4 <_strtod_l+0x49c>
 800c296:	bf00      	nop
 800c298:	0800f8d9 	.word	0x0800f8d9
 800c29c:	0800f91c 	.word	0x0800f91c
 800c2a0:	0800f8d1 	.word	0x0800f8d1
 800c2a4:	0800fa5c 	.word	0x0800fa5c
 800c2a8:	0800fd70 	.word	0x0800fd70
 800c2ac:	0800fc50 	.word	0x0800fc50
 800c2b0:	0800fc28 	.word	0x0800fc28
 800c2b4:	7ff00000 	.word	0x7ff00000
 800c2b8:	7ca00000 	.word	0x7ca00000
 800c2bc:	7fefffff 	.word	0x7fefffff
 800c2c0:	f018 0310 	ands.w	r3, r8, #16
 800c2c4:	bf18      	it	ne
 800c2c6:	236a      	movne	r3, #106	; 0x6a
 800c2c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c678 <_strtod_l+0x970>
 800c2cc:	9304      	str	r3, [sp, #16]
 800c2ce:	4650      	mov	r0, sl
 800c2d0:	4659      	mov	r1, fp
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f018 0f01 	tst.w	r8, #1
 800c2d8:	d004      	beq.n	800c2e4 <_strtod_l+0x5dc>
 800c2da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c2de:	f7f4 f98b 	bl	80005f8 <__aeabi_dmul>
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c2e8:	f109 0908 	add.w	r9, r9, #8
 800c2ec:	d1f2      	bne.n	800c2d4 <_strtod_l+0x5cc>
 800c2ee:	b10b      	cbz	r3, 800c2f4 <_strtod_l+0x5ec>
 800c2f0:	4682      	mov	sl, r0
 800c2f2:	468b      	mov	fp, r1
 800c2f4:	9b04      	ldr	r3, [sp, #16]
 800c2f6:	b1c3      	cbz	r3, 800c32a <_strtod_l+0x622>
 800c2f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c2fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c300:	2b00      	cmp	r3, #0
 800c302:	4659      	mov	r1, fp
 800c304:	dd11      	ble.n	800c32a <_strtod_l+0x622>
 800c306:	2b1f      	cmp	r3, #31
 800c308:	f340 8124 	ble.w	800c554 <_strtod_l+0x84c>
 800c30c:	2b34      	cmp	r3, #52	; 0x34
 800c30e:	bfde      	ittt	le
 800c310:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c314:	f04f 33ff 	movle.w	r3, #4294967295
 800c318:	fa03 f202 	lslle.w	r2, r3, r2
 800c31c:	f04f 0a00 	mov.w	sl, #0
 800c320:	bfcc      	ite	gt
 800c322:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c326:	ea02 0b01 	andle.w	fp, r2, r1
 800c32a:	2200      	movs	r2, #0
 800c32c:	2300      	movs	r3, #0
 800c32e:	4650      	mov	r0, sl
 800c330:	4659      	mov	r1, fp
 800c332:	f7f4 fbc9 	bl	8000ac8 <__aeabi_dcmpeq>
 800c336:	2800      	cmp	r0, #0
 800c338:	d1a2      	bne.n	800c280 <_strtod_l+0x578>
 800c33a:	9b07      	ldr	r3, [sp, #28]
 800c33c:	9300      	str	r3, [sp, #0]
 800c33e:	9908      	ldr	r1, [sp, #32]
 800c340:	462b      	mov	r3, r5
 800c342:	463a      	mov	r2, r7
 800c344:	4620      	mov	r0, r4
 800c346:	f002 f939 	bl	800e5bc <__s2b>
 800c34a:	9007      	str	r0, [sp, #28]
 800c34c:	2800      	cmp	r0, #0
 800c34e:	f43f af1f 	beq.w	800c190 <_strtod_l+0x488>
 800c352:	9b05      	ldr	r3, [sp, #20]
 800c354:	1b9e      	subs	r6, r3, r6
 800c356:	9b06      	ldr	r3, [sp, #24]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	bfb4      	ite	lt
 800c35c:	4633      	movlt	r3, r6
 800c35e:	2300      	movge	r3, #0
 800c360:	930c      	str	r3, [sp, #48]	; 0x30
 800c362:	9b06      	ldr	r3, [sp, #24]
 800c364:	2500      	movs	r5, #0
 800c366:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c36a:	9312      	str	r3, [sp, #72]	; 0x48
 800c36c:	462e      	mov	r6, r5
 800c36e:	9b07      	ldr	r3, [sp, #28]
 800c370:	4620      	mov	r0, r4
 800c372:	6859      	ldr	r1, [r3, #4]
 800c374:	f002 f87a 	bl	800e46c <_Balloc>
 800c378:	9005      	str	r0, [sp, #20]
 800c37a:	2800      	cmp	r0, #0
 800c37c:	f43f af0c 	beq.w	800c198 <_strtod_l+0x490>
 800c380:	9b07      	ldr	r3, [sp, #28]
 800c382:	691a      	ldr	r2, [r3, #16]
 800c384:	3202      	adds	r2, #2
 800c386:	f103 010c 	add.w	r1, r3, #12
 800c38a:	0092      	lsls	r2, r2, #2
 800c38c:	300c      	adds	r0, #12
 800c38e:	f7fe fcb5 	bl	800acfc <memcpy>
 800c392:	ec4b ab10 	vmov	d0, sl, fp
 800c396:	aa1a      	add	r2, sp, #104	; 0x68
 800c398:	a919      	add	r1, sp, #100	; 0x64
 800c39a:	4620      	mov	r0, r4
 800c39c:	f002 fc54 	bl	800ec48 <__d2b>
 800c3a0:	ec4b ab18 	vmov	d8, sl, fp
 800c3a4:	9018      	str	r0, [sp, #96]	; 0x60
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	f43f aef6 	beq.w	800c198 <_strtod_l+0x490>
 800c3ac:	2101      	movs	r1, #1
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	f002 f99e 	bl	800e6f0 <__i2b>
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	f43f aeee 	beq.w	800c198 <_strtod_l+0x490>
 800c3bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3be:	9904      	ldr	r1, [sp, #16]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	bfab      	itete	ge
 800c3c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c3c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c3c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c3ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c3ce:	bfac      	ite	ge
 800c3d0:	eb03 0902 	addge.w	r9, r3, r2
 800c3d4:	1ad7      	sublt	r7, r2, r3
 800c3d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c3d8:	eba3 0801 	sub.w	r8, r3, r1
 800c3dc:	4490      	add	r8, r2
 800c3de:	4ba1      	ldr	r3, [pc, #644]	; (800c664 <_strtod_l+0x95c>)
 800c3e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800c3e4:	4598      	cmp	r8, r3
 800c3e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c3ea:	f280 80c7 	bge.w	800c57c <_strtod_l+0x874>
 800c3ee:	eba3 0308 	sub.w	r3, r3, r8
 800c3f2:	2b1f      	cmp	r3, #31
 800c3f4:	eba2 0203 	sub.w	r2, r2, r3
 800c3f8:	f04f 0101 	mov.w	r1, #1
 800c3fc:	f300 80b1 	bgt.w	800c562 <_strtod_l+0x85a>
 800c400:	fa01 f303 	lsl.w	r3, r1, r3
 800c404:	930d      	str	r3, [sp, #52]	; 0x34
 800c406:	2300      	movs	r3, #0
 800c408:	9308      	str	r3, [sp, #32]
 800c40a:	eb09 0802 	add.w	r8, r9, r2
 800c40e:	9b04      	ldr	r3, [sp, #16]
 800c410:	45c1      	cmp	r9, r8
 800c412:	4417      	add	r7, r2
 800c414:	441f      	add	r7, r3
 800c416:	464b      	mov	r3, r9
 800c418:	bfa8      	it	ge
 800c41a:	4643      	movge	r3, r8
 800c41c:	42bb      	cmp	r3, r7
 800c41e:	bfa8      	it	ge
 800c420:	463b      	movge	r3, r7
 800c422:	2b00      	cmp	r3, #0
 800c424:	bfc2      	ittt	gt
 800c426:	eba8 0803 	subgt.w	r8, r8, r3
 800c42a:	1aff      	subgt	r7, r7, r3
 800c42c:	eba9 0903 	subgt.w	r9, r9, r3
 800c430:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c432:	2b00      	cmp	r3, #0
 800c434:	dd17      	ble.n	800c466 <_strtod_l+0x75e>
 800c436:	4631      	mov	r1, r6
 800c438:	461a      	mov	r2, r3
 800c43a:	4620      	mov	r0, r4
 800c43c:	f002 fa18 	bl	800e870 <__pow5mult>
 800c440:	4606      	mov	r6, r0
 800c442:	2800      	cmp	r0, #0
 800c444:	f43f aea8 	beq.w	800c198 <_strtod_l+0x490>
 800c448:	4601      	mov	r1, r0
 800c44a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c44c:	4620      	mov	r0, r4
 800c44e:	f002 f965 	bl	800e71c <__multiply>
 800c452:	900b      	str	r0, [sp, #44]	; 0x2c
 800c454:	2800      	cmp	r0, #0
 800c456:	f43f ae9f 	beq.w	800c198 <_strtod_l+0x490>
 800c45a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c45c:	4620      	mov	r0, r4
 800c45e:	f002 f845 	bl	800e4ec <_Bfree>
 800c462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c464:	9318      	str	r3, [sp, #96]	; 0x60
 800c466:	f1b8 0f00 	cmp.w	r8, #0
 800c46a:	f300 808c 	bgt.w	800c586 <_strtod_l+0x87e>
 800c46e:	9b06      	ldr	r3, [sp, #24]
 800c470:	2b00      	cmp	r3, #0
 800c472:	dd08      	ble.n	800c486 <_strtod_l+0x77e>
 800c474:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c476:	9905      	ldr	r1, [sp, #20]
 800c478:	4620      	mov	r0, r4
 800c47a:	f002 f9f9 	bl	800e870 <__pow5mult>
 800c47e:	9005      	str	r0, [sp, #20]
 800c480:	2800      	cmp	r0, #0
 800c482:	f43f ae89 	beq.w	800c198 <_strtod_l+0x490>
 800c486:	2f00      	cmp	r7, #0
 800c488:	dd08      	ble.n	800c49c <_strtod_l+0x794>
 800c48a:	9905      	ldr	r1, [sp, #20]
 800c48c:	463a      	mov	r2, r7
 800c48e:	4620      	mov	r0, r4
 800c490:	f002 fa48 	bl	800e924 <__lshift>
 800c494:	9005      	str	r0, [sp, #20]
 800c496:	2800      	cmp	r0, #0
 800c498:	f43f ae7e 	beq.w	800c198 <_strtod_l+0x490>
 800c49c:	f1b9 0f00 	cmp.w	r9, #0
 800c4a0:	dd08      	ble.n	800c4b4 <_strtod_l+0x7ac>
 800c4a2:	4631      	mov	r1, r6
 800c4a4:	464a      	mov	r2, r9
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	f002 fa3c 	bl	800e924 <__lshift>
 800c4ac:	4606      	mov	r6, r0
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	f43f ae72 	beq.w	800c198 <_strtod_l+0x490>
 800c4b4:	9a05      	ldr	r2, [sp, #20]
 800c4b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	f002 fabf 	bl	800ea3c <__mdiff>
 800c4be:	4605      	mov	r5, r0
 800c4c0:	2800      	cmp	r0, #0
 800c4c2:	f43f ae69 	beq.w	800c198 <_strtod_l+0x490>
 800c4c6:	68c3      	ldr	r3, [r0, #12]
 800c4c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	60c3      	str	r3, [r0, #12]
 800c4ce:	4631      	mov	r1, r6
 800c4d0:	f002 fa98 	bl	800ea04 <__mcmp>
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	da60      	bge.n	800c59a <_strtod_l+0x892>
 800c4d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4da:	ea53 030a 	orrs.w	r3, r3, sl
 800c4de:	f040 8082 	bne.w	800c5e6 <_strtod_l+0x8de>
 800c4e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d17d      	bne.n	800c5e6 <_strtod_l+0x8de>
 800c4ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c4ee:	0d1b      	lsrs	r3, r3, #20
 800c4f0:	051b      	lsls	r3, r3, #20
 800c4f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c4f6:	d976      	bls.n	800c5e6 <_strtod_l+0x8de>
 800c4f8:	696b      	ldr	r3, [r5, #20]
 800c4fa:	b913      	cbnz	r3, 800c502 <_strtod_l+0x7fa>
 800c4fc:	692b      	ldr	r3, [r5, #16]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	dd71      	ble.n	800c5e6 <_strtod_l+0x8de>
 800c502:	4629      	mov	r1, r5
 800c504:	2201      	movs	r2, #1
 800c506:	4620      	mov	r0, r4
 800c508:	f002 fa0c 	bl	800e924 <__lshift>
 800c50c:	4631      	mov	r1, r6
 800c50e:	4605      	mov	r5, r0
 800c510:	f002 fa78 	bl	800ea04 <__mcmp>
 800c514:	2800      	cmp	r0, #0
 800c516:	dd66      	ble.n	800c5e6 <_strtod_l+0x8de>
 800c518:	9904      	ldr	r1, [sp, #16]
 800c51a:	4a53      	ldr	r2, [pc, #332]	; (800c668 <_strtod_l+0x960>)
 800c51c:	465b      	mov	r3, fp
 800c51e:	2900      	cmp	r1, #0
 800c520:	f000 8081 	beq.w	800c626 <_strtod_l+0x91e>
 800c524:	ea02 010b 	and.w	r1, r2, fp
 800c528:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c52c:	dc7b      	bgt.n	800c626 <_strtod_l+0x91e>
 800c52e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c532:	f77f aea9 	ble.w	800c288 <_strtod_l+0x580>
 800c536:	4b4d      	ldr	r3, [pc, #308]	; (800c66c <_strtod_l+0x964>)
 800c538:	4650      	mov	r0, sl
 800c53a:	4659      	mov	r1, fp
 800c53c:	2200      	movs	r2, #0
 800c53e:	f7f4 f85b 	bl	80005f8 <__aeabi_dmul>
 800c542:	460b      	mov	r3, r1
 800c544:	4303      	orrs	r3, r0
 800c546:	bf08      	it	eq
 800c548:	2322      	moveq	r3, #34	; 0x22
 800c54a:	4682      	mov	sl, r0
 800c54c:	468b      	mov	fp, r1
 800c54e:	bf08      	it	eq
 800c550:	6023      	streq	r3, [r4, #0]
 800c552:	e62b      	b.n	800c1ac <_strtod_l+0x4a4>
 800c554:	f04f 32ff 	mov.w	r2, #4294967295
 800c558:	fa02 f303 	lsl.w	r3, r2, r3
 800c55c:	ea03 0a0a 	and.w	sl, r3, sl
 800c560:	e6e3      	b.n	800c32a <_strtod_l+0x622>
 800c562:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c566:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c56a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c56e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c572:	fa01 f308 	lsl.w	r3, r1, r8
 800c576:	9308      	str	r3, [sp, #32]
 800c578:	910d      	str	r1, [sp, #52]	; 0x34
 800c57a:	e746      	b.n	800c40a <_strtod_l+0x702>
 800c57c:	2300      	movs	r3, #0
 800c57e:	9308      	str	r3, [sp, #32]
 800c580:	2301      	movs	r3, #1
 800c582:	930d      	str	r3, [sp, #52]	; 0x34
 800c584:	e741      	b.n	800c40a <_strtod_l+0x702>
 800c586:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c588:	4642      	mov	r2, r8
 800c58a:	4620      	mov	r0, r4
 800c58c:	f002 f9ca 	bl	800e924 <__lshift>
 800c590:	9018      	str	r0, [sp, #96]	; 0x60
 800c592:	2800      	cmp	r0, #0
 800c594:	f47f af6b 	bne.w	800c46e <_strtod_l+0x766>
 800c598:	e5fe      	b.n	800c198 <_strtod_l+0x490>
 800c59a:	465f      	mov	r7, fp
 800c59c:	d16e      	bne.n	800c67c <_strtod_l+0x974>
 800c59e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5a4:	b342      	cbz	r2, 800c5f8 <_strtod_l+0x8f0>
 800c5a6:	4a32      	ldr	r2, [pc, #200]	; (800c670 <_strtod_l+0x968>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d128      	bne.n	800c5fe <_strtod_l+0x8f6>
 800c5ac:	9b04      	ldr	r3, [sp, #16]
 800c5ae:	4651      	mov	r1, sl
 800c5b0:	b1eb      	cbz	r3, 800c5ee <_strtod_l+0x8e6>
 800c5b2:	4b2d      	ldr	r3, [pc, #180]	; (800c668 <_strtod_l+0x960>)
 800c5b4:	403b      	ands	r3, r7
 800c5b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c5ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c5be:	d819      	bhi.n	800c5f4 <_strtod_l+0x8ec>
 800c5c0:	0d1b      	lsrs	r3, r3, #20
 800c5c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ca:	4299      	cmp	r1, r3
 800c5cc:	d117      	bne.n	800c5fe <_strtod_l+0x8f6>
 800c5ce:	4b29      	ldr	r3, [pc, #164]	; (800c674 <_strtod_l+0x96c>)
 800c5d0:	429f      	cmp	r7, r3
 800c5d2:	d102      	bne.n	800c5da <_strtod_l+0x8d2>
 800c5d4:	3101      	adds	r1, #1
 800c5d6:	f43f addf 	beq.w	800c198 <_strtod_l+0x490>
 800c5da:	4b23      	ldr	r3, [pc, #140]	; (800c668 <_strtod_l+0x960>)
 800c5dc:	403b      	ands	r3, r7
 800c5de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c5e2:	f04f 0a00 	mov.w	sl, #0
 800c5e6:	9b04      	ldr	r3, [sp, #16]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d1a4      	bne.n	800c536 <_strtod_l+0x82e>
 800c5ec:	e5de      	b.n	800c1ac <_strtod_l+0x4a4>
 800c5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c5f2:	e7ea      	b.n	800c5ca <_strtod_l+0x8c2>
 800c5f4:	4613      	mov	r3, r2
 800c5f6:	e7e8      	b.n	800c5ca <_strtod_l+0x8c2>
 800c5f8:	ea53 030a 	orrs.w	r3, r3, sl
 800c5fc:	d08c      	beq.n	800c518 <_strtod_l+0x810>
 800c5fe:	9b08      	ldr	r3, [sp, #32]
 800c600:	b1db      	cbz	r3, 800c63a <_strtod_l+0x932>
 800c602:	423b      	tst	r3, r7
 800c604:	d0ef      	beq.n	800c5e6 <_strtod_l+0x8de>
 800c606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c608:	9a04      	ldr	r2, [sp, #16]
 800c60a:	4650      	mov	r0, sl
 800c60c:	4659      	mov	r1, fp
 800c60e:	b1c3      	cbz	r3, 800c642 <_strtod_l+0x93a>
 800c610:	f7ff fb5d 	bl	800bcce <sulp>
 800c614:	4602      	mov	r2, r0
 800c616:	460b      	mov	r3, r1
 800c618:	ec51 0b18 	vmov	r0, r1, d8
 800c61c:	f7f3 fe36 	bl	800028c <__adddf3>
 800c620:	4682      	mov	sl, r0
 800c622:	468b      	mov	fp, r1
 800c624:	e7df      	b.n	800c5e6 <_strtod_l+0x8de>
 800c626:	4013      	ands	r3, r2
 800c628:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c62c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c630:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c634:	f04f 3aff 	mov.w	sl, #4294967295
 800c638:	e7d5      	b.n	800c5e6 <_strtod_l+0x8de>
 800c63a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c63c:	ea13 0f0a 	tst.w	r3, sl
 800c640:	e7e0      	b.n	800c604 <_strtod_l+0x8fc>
 800c642:	f7ff fb44 	bl	800bcce <sulp>
 800c646:	4602      	mov	r2, r0
 800c648:	460b      	mov	r3, r1
 800c64a:	ec51 0b18 	vmov	r0, r1, d8
 800c64e:	f7f3 fe1b 	bl	8000288 <__aeabi_dsub>
 800c652:	2200      	movs	r2, #0
 800c654:	2300      	movs	r3, #0
 800c656:	4682      	mov	sl, r0
 800c658:	468b      	mov	fp, r1
 800c65a:	f7f4 fa35 	bl	8000ac8 <__aeabi_dcmpeq>
 800c65e:	2800      	cmp	r0, #0
 800c660:	d0c1      	beq.n	800c5e6 <_strtod_l+0x8de>
 800c662:	e611      	b.n	800c288 <_strtod_l+0x580>
 800c664:	fffffc02 	.word	0xfffffc02
 800c668:	7ff00000 	.word	0x7ff00000
 800c66c:	39500000 	.word	0x39500000
 800c670:	000fffff 	.word	0x000fffff
 800c674:	7fefffff 	.word	0x7fefffff
 800c678:	0800f930 	.word	0x0800f930
 800c67c:	4631      	mov	r1, r6
 800c67e:	4628      	mov	r0, r5
 800c680:	f002 fb3e 	bl	800ed00 <__ratio>
 800c684:	ec59 8b10 	vmov	r8, r9, d0
 800c688:	ee10 0a10 	vmov	r0, s0
 800c68c:	2200      	movs	r2, #0
 800c68e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c692:	4649      	mov	r1, r9
 800c694:	f7f4 fa2c 	bl	8000af0 <__aeabi_dcmple>
 800c698:	2800      	cmp	r0, #0
 800c69a:	d07a      	beq.n	800c792 <_strtod_l+0xa8a>
 800c69c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d04a      	beq.n	800c738 <_strtod_l+0xa30>
 800c6a2:	4b95      	ldr	r3, [pc, #596]	; (800c8f8 <_strtod_l+0xbf0>)
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c6aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c8f8 <_strtod_l+0xbf0>
 800c6ae:	f04f 0800 	mov.w	r8, #0
 800c6b2:	4b92      	ldr	r3, [pc, #584]	; (800c8fc <_strtod_l+0xbf4>)
 800c6b4:	403b      	ands	r3, r7
 800c6b6:	930d      	str	r3, [sp, #52]	; 0x34
 800c6b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c6ba:	4b91      	ldr	r3, [pc, #580]	; (800c900 <_strtod_l+0xbf8>)
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	f040 80b0 	bne.w	800c822 <_strtod_l+0xb1a>
 800c6c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c6c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c6ca:	ec4b ab10 	vmov	d0, sl, fp
 800c6ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c6d2:	f002 fa3d 	bl	800eb50 <__ulp>
 800c6d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c6da:	ec53 2b10 	vmov	r2, r3, d0
 800c6de:	f7f3 ff8b 	bl	80005f8 <__aeabi_dmul>
 800c6e2:	4652      	mov	r2, sl
 800c6e4:	465b      	mov	r3, fp
 800c6e6:	f7f3 fdd1 	bl	800028c <__adddf3>
 800c6ea:	460b      	mov	r3, r1
 800c6ec:	4983      	ldr	r1, [pc, #524]	; (800c8fc <_strtod_l+0xbf4>)
 800c6ee:	4a85      	ldr	r2, [pc, #532]	; (800c904 <_strtod_l+0xbfc>)
 800c6f0:	4019      	ands	r1, r3
 800c6f2:	4291      	cmp	r1, r2
 800c6f4:	4682      	mov	sl, r0
 800c6f6:	d960      	bls.n	800c7ba <_strtod_l+0xab2>
 800c6f8:	ee18 3a90 	vmov	r3, s17
 800c6fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c700:	4293      	cmp	r3, r2
 800c702:	d104      	bne.n	800c70e <_strtod_l+0xa06>
 800c704:	ee18 3a10 	vmov	r3, s16
 800c708:	3301      	adds	r3, #1
 800c70a:	f43f ad45 	beq.w	800c198 <_strtod_l+0x490>
 800c70e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c910 <_strtod_l+0xc08>
 800c712:	f04f 3aff 	mov.w	sl, #4294967295
 800c716:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c718:	4620      	mov	r0, r4
 800c71a:	f001 fee7 	bl	800e4ec <_Bfree>
 800c71e:	9905      	ldr	r1, [sp, #20]
 800c720:	4620      	mov	r0, r4
 800c722:	f001 fee3 	bl	800e4ec <_Bfree>
 800c726:	4631      	mov	r1, r6
 800c728:	4620      	mov	r0, r4
 800c72a:	f001 fedf 	bl	800e4ec <_Bfree>
 800c72e:	4629      	mov	r1, r5
 800c730:	4620      	mov	r0, r4
 800c732:	f001 fedb 	bl	800e4ec <_Bfree>
 800c736:	e61a      	b.n	800c36e <_strtod_l+0x666>
 800c738:	f1ba 0f00 	cmp.w	sl, #0
 800c73c:	d11b      	bne.n	800c776 <_strtod_l+0xa6e>
 800c73e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c742:	b9f3      	cbnz	r3, 800c782 <_strtod_l+0xa7a>
 800c744:	4b6c      	ldr	r3, [pc, #432]	; (800c8f8 <_strtod_l+0xbf0>)
 800c746:	2200      	movs	r2, #0
 800c748:	4640      	mov	r0, r8
 800c74a:	4649      	mov	r1, r9
 800c74c:	f7f4 f9c6 	bl	8000adc <__aeabi_dcmplt>
 800c750:	b9d0      	cbnz	r0, 800c788 <_strtod_l+0xa80>
 800c752:	4640      	mov	r0, r8
 800c754:	4649      	mov	r1, r9
 800c756:	4b6c      	ldr	r3, [pc, #432]	; (800c908 <_strtod_l+0xc00>)
 800c758:	2200      	movs	r2, #0
 800c75a:	f7f3 ff4d 	bl	80005f8 <__aeabi_dmul>
 800c75e:	4680      	mov	r8, r0
 800c760:	4689      	mov	r9, r1
 800c762:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c766:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c76a:	9315      	str	r3, [sp, #84]	; 0x54
 800c76c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c770:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c774:	e79d      	b.n	800c6b2 <_strtod_l+0x9aa>
 800c776:	f1ba 0f01 	cmp.w	sl, #1
 800c77a:	d102      	bne.n	800c782 <_strtod_l+0xa7a>
 800c77c:	2f00      	cmp	r7, #0
 800c77e:	f43f ad83 	beq.w	800c288 <_strtod_l+0x580>
 800c782:	4b62      	ldr	r3, [pc, #392]	; (800c90c <_strtod_l+0xc04>)
 800c784:	2200      	movs	r2, #0
 800c786:	e78e      	b.n	800c6a6 <_strtod_l+0x99e>
 800c788:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c908 <_strtod_l+0xc00>
 800c78c:	f04f 0800 	mov.w	r8, #0
 800c790:	e7e7      	b.n	800c762 <_strtod_l+0xa5a>
 800c792:	4b5d      	ldr	r3, [pc, #372]	; (800c908 <_strtod_l+0xc00>)
 800c794:	4640      	mov	r0, r8
 800c796:	4649      	mov	r1, r9
 800c798:	2200      	movs	r2, #0
 800c79a:	f7f3 ff2d 	bl	80005f8 <__aeabi_dmul>
 800c79e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7a0:	4680      	mov	r8, r0
 800c7a2:	4689      	mov	r9, r1
 800c7a4:	b933      	cbnz	r3, 800c7b4 <_strtod_l+0xaac>
 800c7a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7aa:	900e      	str	r0, [sp, #56]	; 0x38
 800c7ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c7b2:	e7dd      	b.n	800c770 <_strtod_l+0xa68>
 800c7b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c7b8:	e7f9      	b.n	800c7ae <_strtod_l+0xaa6>
 800c7ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c7be:	9b04      	ldr	r3, [sp, #16]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d1a8      	bne.n	800c716 <_strtod_l+0xa0e>
 800c7c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c7c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7ca:	0d1b      	lsrs	r3, r3, #20
 800c7cc:	051b      	lsls	r3, r3, #20
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d1a1      	bne.n	800c716 <_strtod_l+0xa0e>
 800c7d2:	4640      	mov	r0, r8
 800c7d4:	4649      	mov	r1, r9
 800c7d6:	f7f4 fa6f 	bl	8000cb8 <__aeabi_d2lz>
 800c7da:	f7f3 fedf 	bl	800059c <__aeabi_l2d>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4640      	mov	r0, r8
 800c7e4:	4649      	mov	r1, r9
 800c7e6:	f7f3 fd4f 	bl	8000288 <__aeabi_dsub>
 800c7ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c7ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c7f0:	ea43 030a 	orr.w	r3, r3, sl
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	4680      	mov	r8, r0
 800c7f8:	4689      	mov	r9, r1
 800c7fa:	d055      	beq.n	800c8a8 <_strtod_l+0xba0>
 800c7fc:	a336      	add	r3, pc, #216	; (adr r3, 800c8d8 <_strtod_l+0xbd0>)
 800c7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c802:	f7f4 f96b 	bl	8000adc <__aeabi_dcmplt>
 800c806:	2800      	cmp	r0, #0
 800c808:	f47f acd0 	bne.w	800c1ac <_strtod_l+0x4a4>
 800c80c:	a334      	add	r3, pc, #208	; (adr r3, 800c8e0 <_strtod_l+0xbd8>)
 800c80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c812:	4640      	mov	r0, r8
 800c814:	4649      	mov	r1, r9
 800c816:	f7f4 f97f 	bl	8000b18 <__aeabi_dcmpgt>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	f43f af7b 	beq.w	800c716 <_strtod_l+0xa0e>
 800c820:	e4c4      	b.n	800c1ac <_strtod_l+0x4a4>
 800c822:	9b04      	ldr	r3, [sp, #16]
 800c824:	b333      	cbz	r3, 800c874 <_strtod_l+0xb6c>
 800c826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c828:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c82c:	d822      	bhi.n	800c874 <_strtod_l+0xb6c>
 800c82e:	a32e      	add	r3, pc, #184	; (adr r3, 800c8e8 <_strtod_l+0xbe0>)
 800c830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c834:	4640      	mov	r0, r8
 800c836:	4649      	mov	r1, r9
 800c838:	f7f4 f95a 	bl	8000af0 <__aeabi_dcmple>
 800c83c:	b1a0      	cbz	r0, 800c868 <_strtod_l+0xb60>
 800c83e:	4649      	mov	r1, r9
 800c840:	4640      	mov	r0, r8
 800c842:	f7f4 f9b1 	bl	8000ba8 <__aeabi_d2uiz>
 800c846:	2801      	cmp	r0, #1
 800c848:	bf38      	it	cc
 800c84a:	2001      	movcc	r0, #1
 800c84c:	f7f3 fe5a 	bl	8000504 <__aeabi_ui2d>
 800c850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c852:	4680      	mov	r8, r0
 800c854:	4689      	mov	r9, r1
 800c856:	bb23      	cbnz	r3, 800c8a2 <_strtod_l+0xb9a>
 800c858:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c85c:	9010      	str	r0, [sp, #64]	; 0x40
 800c85e:	9311      	str	r3, [sp, #68]	; 0x44
 800c860:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c864:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c86a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c86c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c870:	1a9b      	subs	r3, r3, r2
 800c872:	9309      	str	r3, [sp, #36]	; 0x24
 800c874:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c878:	eeb0 0a48 	vmov.f32	s0, s16
 800c87c:	eef0 0a68 	vmov.f32	s1, s17
 800c880:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c884:	f002 f964 	bl	800eb50 <__ulp>
 800c888:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c88c:	ec53 2b10 	vmov	r2, r3, d0
 800c890:	f7f3 feb2 	bl	80005f8 <__aeabi_dmul>
 800c894:	ec53 2b18 	vmov	r2, r3, d8
 800c898:	f7f3 fcf8 	bl	800028c <__adddf3>
 800c89c:	4682      	mov	sl, r0
 800c89e:	468b      	mov	fp, r1
 800c8a0:	e78d      	b.n	800c7be <_strtod_l+0xab6>
 800c8a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c8a6:	e7db      	b.n	800c860 <_strtod_l+0xb58>
 800c8a8:	a311      	add	r3, pc, #68	; (adr r3, 800c8f0 <_strtod_l+0xbe8>)
 800c8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ae:	f7f4 f915 	bl	8000adc <__aeabi_dcmplt>
 800c8b2:	e7b2      	b.n	800c81a <_strtod_l+0xb12>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	930a      	str	r3, [sp, #40]	; 0x28
 800c8b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c8ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c8bc:	6013      	str	r3, [r2, #0]
 800c8be:	f7ff ba6b 	b.w	800bd98 <_strtod_l+0x90>
 800c8c2:	2a65      	cmp	r2, #101	; 0x65
 800c8c4:	f43f ab5f 	beq.w	800bf86 <_strtod_l+0x27e>
 800c8c8:	2a45      	cmp	r2, #69	; 0x45
 800c8ca:	f43f ab5c 	beq.w	800bf86 <_strtod_l+0x27e>
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	f7ff bb94 	b.w	800bffc <_strtod_l+0x2f4>
 800c8d4:	f3af 8000 	nop.w
 800c8d8:	94a03595 	.word	0x94a03595
 800c8dc:	3fdfffff 	.word	0x3fdfffff
 800c8e0:	35afe535 	.word	0x35afe535
 800c8e4:	3fe00000 	.word	0x3fe00000
 800c8e8:	ffc00000 	.word	0xffc00000
 800c8ec:	41dfffff 	.word	0x41dfffff
 800c8f0:	94a03595 	.word	0x94a03595
 800c8f4:	3fcfffff 	.word	0x3fcfffff
 800c8f8:	3ff00000 	.word	0x3ff00000
 800c8fc:	7ff00000 	.word	0x7ff00000
 800c900:	7fe00000 	.word	0x7fe00000
 800c904:	7c9fffff 	.word	0x7c9fffff
 800c908:	3fe00000 	.word	0x3fe00000
 800c90c:	bff00000 	.word	0xbff00000
 800c910:	7fefffff 	.word	0x7fefffff

0800c914 <_strtod_r>:
 800c914:	4b01      	ldr	r3, [pc, #4]	; (800c91c <_strtod_r+0x8>)
 800c916:	f7ff b9f7 	b.w	800bd08 <_strtod_l>
 800c91a:	bf00      	nop
 800c91c:	2000008c 	.word	0x2000008c

0800c920 <_strtol_l.constprop.0>:
 800c920:	2b01      	cmp	r3, #1
 800c922:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c926:	d001      	beq.n	800c92c <_strtol_l.constprop.0+0xc>
 800c928:	2b24      	cmp	r3, #36	; 0x24
 800c92a:	d906      	bls.n	800c93a <_strtol_l.constprop.0+0x1a>
 800c92c:	f7fe f9ac 	bl	800ac88 <__errno>
 800c930:	2316      	movs	r3, #22
 800c932:	6003      	str	r3, [r0, #0]
 800c934:	2000      	movs	r0, #0
 800c936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c93a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ca20 <_strtol_l.constprop.0+0x100>
 800c93e:	460d      	mov	r5, r1
 800c940:	462e      	mov	r6, r5
 800c942:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c946:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c94a:	f017 0708 	ands.w	r7, r7, #8
 800c94e:	d1f7      	bne.n	800c940 <_strtol_l.constprop.0+0x20>
 800c950:	2c2d      	cmp	r4, #45	; 0x2d
 800c952:	d132      	bne.n	800c9ba <_strtol_l.constprop.0+0x9a>
 800c954:	782c      	ldrb	r4, [r5, #0]
 800c956:	2701      	movs	r7, #1
 800c958:	1cb5      	adds	r5, r6, #2
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d05b      	beq.n	800ca16 <_strtol_l.constprop.0+0xf6>
 800c95e:	2b10      	cmp	r3, #16
 800c960:	d109      	bne.n	800c976 <_strtol_l.constprop.0+0x56>
 800c962:	2c30      	cmp	r4, #48	; 0x30
 800c964:	d107      	bne.n	800c976 <_strtol_l.constprop.0+0x56>
 800c966:	782c      	ldrb	r4, [r5, #0]
 800c968:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c96c:	2c58      	cmp	r4, #88	; 0x58
 800c96e:	d14d      	bne.n	800ca0c <_strtol_l.constprop.0+0xec>
 800c970:	786c      	ldrb	r4, [r5, #1]
 800c972:	2310      	movs	r3, #16
 800c974:	3502      	adds	r5, #2
 800c976:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c97a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c97e:	f04f 0c00 	mov.w	ip, #0
 800c982:	fbb8 f9f3 	udiv	r9, r8, r3
 800c986:	4666      	mov	r6, ip
 800c988:	fb03 8a19 	mls	sl, r3, r9, r8
 800c98c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c990:	f1be 0f09 	cmp.w	lr, #9
 800c994:	d816      	bhi.n	800c9c4 <_strtol_l.constprop.0+0xa4>
 800c996:	4674      	mov	r4, lr
 800c998:	42a3      	cmp	r3, r4
 800c99a:	dd24      	ble.n	800c9e6 <_strtol_l.constprop.0+0xc6>
 800c99c:	f1bc 0f00 	cmp.w	ip, #0
 800c9a0:	db1e      	blt.n	800c9e0 <_strtol_l.constprop.0+0xc0>
 800c9a2:	45b1      	cmp	r9, r6
 800c9a4:	d31c      	bcc.n	800c9e0 <_strtol_l.constprop.0+0xc0>
 800c9a6:	d101      	bne.n	800c9ac <_strtol_l.constprop.0+0x8c>
 800c9a8:	45a2      	cmp	sl, r4
 800c9aa:	db19      	blt.n	800c9e0 <_strtol_l.constprop.0+0xc0>
 800c9ac:	fb06 4603 	mla	r6, r6, r3, r4
 800c9b0:	f04f 0c01 	mov.w	ip, #1
 800c9b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9b8:	e7e8      	b.n	800c98c <_strtol_l.constprop.0+0x6c>
 800c9ba:	2c2b      	cmp	r4, #43	; 0x2b
 800c9bc:	bf04      	itt	eq
 800c9be:	782c      	ldrbeq	r4, [r5, #0]
 800c9c0:	1cb5      	addeq	r5, r6, #2
 800c9c2:	e7ca      	b.n	800c95a <_strtol_l.constprop.0+0x3a>
 800c9c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c9c8:	f1be 0f19 	cmp.w	lr, #25
 800c9cc:	d801      	bhi.n	800c9d2 <_strtol_l.constprop.0+0xb2>
 800c9ce:	3c37      	subs	r4, #55	; 0x37
 800c9d0:	e7e2      	b.n	800c998 <_strtol_l.constprop.0+0x78>
 800c9d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c9d6:	f1be 0f19 	cmp.w	lr, #25
 800c9da:	d804      	bhi.n	800c9e6 <_strtol_l.constprop.0+0xc6>
 800c9dc:	3c57      	subs	r4, #87	; 0x57
 800c9de:	e7db      	b.n	800c998 <_strtol_l.constprop.0+0x78>
 800c9e0:	f04f 3cff 	mov.w	ip, #4294967295
 800c9e4:	e7e6      	b.n	800c9b4 <_strtol_l.constprop.0+0x94>
 800c9e6:	f1bc 0f00 	cmp.w	ip, #0
 800c9ea:	da05      	bge.n	800c9f8 <_strtol_l.constprop.0+0xd8>
 800c9ec:	2322      	movs	r3, #34	; 0x22
 800c9ee:	6003      	str	r3, [r0, #0]
 800c9f0:	4646      	mov	r6, r8
 800c9f2:	b942      	cbnz	r2, 800ca06 <_strtol_l.constprop.0+0xe6>
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	e79e      	b.n	800c936 <_strtol_l.constprop.0+0x16>
 800c9f8:	b107      	cbz	r7, 800c9fc <_strtol_l.constprop.0+0xdc>
 800c9fa:	4276      	negs	r6, r6
 800c9fc:	2a00      	cmp	r2, #0
 800c9fe:	d0f9      	beq.n	800c9f4 <_strtol_l.constprop.0+0xd4>
 800ca00:	f1bc 0f00 	cmp.w	ip, #0
 800ca04:	d000      	beq.n	800ca08 <_strtol_l.constprop.0+0xe8>
 800ca06:	1e69      	subs	r1, r5, #1
 800ca08:	6011      	str	r1, [r2, #0]
 800ca0a:	e7f3      	b.n	800c9f4 <_strtol_l.constprop.0+0xd4>
 800ca0c:	2430      	movs	r4, #48	; 0x30
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d1b1      	bne.n	800c976 <_strtol_l.constprop.0+0x56>
 800ca12:	2308      	movs	r3, #8
 800ca14:	e7af      	b.n	800c976 <_strtol_l.constprop.0+0x56>
 800ca16:	2c30      	cmp	r4, #48	; 0x30
 800ca18:	d0a5      	beq.n	800c966 <_strtol_l.constprop.0+0x46>
 800ca1a:	230a      	movs	r3, #10
 800ca1c:	e7ab      	b.n	800c976 <_strtol_l.constprop.0+0x56>
 800ca1e:	bf00      	nop
 800ca20:	0800f959 	.word	0x0800f959

0800ca24 <_strtol_r>:
 800ca24:	f7ff bf7c 	b.w	800c920 <_strtol_l.constprop.0>

0800ca28 <__swbuf_r>:
 800ca28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca2a:	460e      	mov	r6, r1
 800ca2c:	4614      	mov	r4, r2
 800ca2e:	4605      	mov	r5, r0
 800ca30:	b118      	cbz	r0, 800ca3a <__swbuf_r+0x12>
 800ca32:	6983      	ldr	r3, [r0, #24]
 800ca34:	b90b      	cbnz	r3, 800ca3a <__swbuf_r+0x12>
 800ca36:	f001 f86f 	bl	800db18 <__sinit>
 800ca3a:	4b21      	ldr	r3, [pc, #132]	; (800cac0 <__swbuf_r+0x98>)
 800ca3c:	429c      	cmp	r4, r3
 800ca3e:	d12b      	bne.n	800ca98 <__swbuf_r+0x70>
 800ca40:	686c      	ldr	r4, [r5, #4]
 800ca42:	69a3      	ldr	r3, [r4, #24]
 800ca44:	60a3      	str	r3, [r4, #8]
 800ca46:	89a3      	ldrh	r3, [r4, #12]
 800ca48:	071a      	lsls	r2, r3, #28
 800ca4a:	d52f      	bpl.n	800caac <__swbuf_r+0x84>
 800ca4c:	6923      	ldr	r3, [r4, #16]
 800ca4e:	b36b      	cbz	r3, 800caac <__swbuf_r+0x84>
 800ca50:	6923      	ldr	r3, [r4, #16]
 800ca52:	6820      	ldr	r0, [r4, #0]
 800ca54:	1ac0      	subs	r0, r0, r3
 800ca56:	6963      	ldr	r3, [r4, #20]
 800ca58:	b2f6      	uxtb	r6, r6
 800ca5a:	4283      	cmp	r3, r0
 800ca5c:	4637      	mov	r7, r6
 800ca5e:	dc04      	bgt.n	800ca6a <__swbuf_r+0x42>
 800ca60:	4621      	mov	r1, r4
 800ca62:	4628      	mov	r0, r5
 800ca64:	f000 ffc4 	bl	800d9f0 <_fflush_r>
 800ca68:	bb30      	cbnz	r0, 800cab8 <__swbuf_r+0x90>
 800ca6a:	68a3      	ldr	r3, [r4, #8]
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	60a3      	str	r3, [r4, #8]
 800ca70:	6823      	ldr	r3, [r4, #0]
 800ca72:	1c5a      	adds	r2, r3, #1
 800ca74:	6022      	str	r2, [r4, #0]
 800ca76:	701e      	strb	r6, [r3, #0]
 800ca78:	6963      	ldr	r3, [r4, #20]
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	4283      	cmp	r3, r0
 800ca7e:	d004      	beq.n	800ca8a <__swbuf_r+0x62>
 800ca80:	89a3      	ldrh	r3, [r4, #12]
 800ca82:	07db      	lsls	r3, r3, #31
 800ca84:	d506      	bpl.n	800ca94 <__swbuf_r+0x6c>
 800ca86:	2e0a      	cmp	r6, #10
 800ca88:	d104      	bne.n	800ca94 <__swbuf_r+0x6c>
 800ca8a:	4621      	mov	r1, r4
 800ca8c:	4628      	mov	r0, r5
 800ca8e:	f000 ffaf 	bl	800d9f0 <_fflush_r>
 800ca92:	b988      	cbnz	r0, 800cab8 <__swbuf_r+0x90>
 800ca94:	4638      	mov	r0, r7
 800ca96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca98:	4b0a      	ldr	r3, [pc, #40]	; (800cac4 <__swbuf_r+0x9c>)
 800ca9a:	429c      	cmp	r4, r3
 800ca9c:	d101      	bne.n	800caa2 <__swbuf_r+0x7a>
 800ca9e:	68ac      	ldr	r4, [r5, #8]
 800caa0:	e7cf      	b.n	800ca42 <__swbuf_r+0x1a>
 800caa2:	4b09      	ldr	r3, [pc, #36]	; (800cac8 <__swbuf_r+0xa0>)
 800caa4:	429c      	cmp	r4, r3
 800caa6:	bf08      	it	eq
 800caa8:	68ec      	ldreq	r4, [r5, #12]
 800caaa:	e7ca      	b.n	800ca42 <__swbuf_r+0x1a>
 800caac:	4621      	mov	r1, r4
 800caae:	4628      	mov	r0, r5
 800cab0:	f000 f81e 	bl	800caf0 <__swsetup_r>
 800cab4:	2800      	cmp	r0, #0
 800cab6:	d0cb      	beq.n	800ca50 <__swbuf_r+0x28>
 800cab8:	f04f 37ff 	mov.w	r7, #4294967295
 800cabc:	e7ea      	b.n	800ca94 <__swbuf_r+0x6c>
 800cabe:	bf00      	nop
 800cac0:	0800fb0c 	.word	0x0800fb0c
 800cac4:	0800fb2c 	.word	0x0800fb2c
 800cac8:	0800faec 	.word	0x0800faec

0800cacc <_write_r>:
 800cacc:	b538      	push	{r3, r4, r5, lr}
 800cace:	4d07      	ldr	r5, [pc, #28]	; (800caec <_write_r+0x20>)
 800cad0:	4604      	mov	r4, r0
 800cad2:	4608      	mov	r0, r1
 800cad4:	4611      	mov	r1, r2
 800cad6:	2200      	movs	r2, #0
 800cad8:	602a      	str	r2, [r5, #0]
 800cada:	461a      	mov	r2, r3
 800cadc:	f7f6 fb87 	bl	80031ee <_write>
 800cae0:	1c43      	adds	r3, r0, #1
 800cae2:	d102      	bne.n	800caea <_write_r+0x1e>
 800cae4:	682b      	ldr	r3, [r5, #0]
 800cae6:	b103      	cbz	r3, 800caea <_write_r+0x1e>
 800cae8:	6023      	str	r3, [r4, #0]
 800caea:	bd38      	pop	{r3, r4, r5, pc}
 800caec:	200143f8 	.word	0x200143f8

0800caf0 <__swsetup_r>:
 800caf0:	4b32      	ldr	r3, [pc, #200]	; (800cbbc <__swsetup_r+0xcc>)
 800caf2:	b570      	push	{r4, r5, r6, lr}
 800caf4:	681d      	ldr	r5, [r3, #0]
 800caf6:	4606      	mov	r6, r0
 800caf8:	460c      	mov	r4, r1
 800cafa:	b125      	cbz	r5, 800cb06 <__swsetup_r+0x16>
 800cafc:	69ab      	ldr	r3, [r5, #24]
 800cafe:	b913      	cbnz	r3, 800cb06 <__swsetup_r+0x16>
 800cb00:	4628      	mov	r0, r5
 800cb02:	f001 f809 	bl	800db18 <__sinit>
 800cb06:	4b2e      	ldr	r3, [pc, #184]	; (800cbc0 <__swsetup_r+0xd0>)
 800cb08:	429c      	cmp	r4, r3
 800cb0a:	d10f      	bne.n	800cb2c <__swsetup_r+0x3c>
 800cb0c:	686c      	ldr	r4, [r5, #4]
 800cb0e:	89a3      	ldrh	r3, [r4, #12]
 800cb10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb14:	0719      	lsls	r1, r3, #28
 800cb16:	d42c      	bmi.n	800cb72 <__swsetup_r+0x82>
 800cb18:	06dd      	lsls	r5, r3, #27
 800cb1a:	d411      	bmi.n	800cb40 <__swsetup_r+0x50>
 800cb1c:	2309      	movs	r3, #9
 800cb1e:	6033      	str	r3, [r6, #0]
 800cb20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cb24:	81a3      	strh	r3, [r4, #12]
 800cb26:	f04f 30ff 	mov.w	r0, #4294967295
 800cb2a:	e03e      	b.n	800cbaa <__swsetup_r+0xba>
 800cb2c:	4b25      	ldr	r3, [pc, #148]	; (800cbc4 <__swsetup_r+0xd4>)
 800cb2e:	429c      	cmp	r4, r3
 800cb30:	d101      	bne.n	800cb36 <__swsetup_r+0x46>
 800cb32:	68ac      	ldr	r4, [r5, #8]
 800cb34:	e7eb      	b.n	800cb0e <__swsetup_r+0x1e>
 800cb36:	4b24      	ldr	r3, [pc, #144]	; (800cbc8 <__swsetup_r+0xd8>)
 800cb38:	429c      	cmp	r4, r3
 800cb3a:	bf08      	it	eq
 800cb3c:	68ec      	ldreq	r4, [r5, #12]
 800cb3e:	e7e6      	b.n	800cb0e <__swsetup_r+0x1e>
 800cb40:	0758      	lsls	r0, r3, #29
 800cb42:	d512      	bpl.n	800cb6a <__swsetup_r+0x7a>
 800cb44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb46:	b141      	cbz	r1, 800cb5a <__swsetup_r+0x6a>
 800cb48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb4c:	4299      	cmp	r1, r3
 800cb4e:	d002      	beq.n	800cb56 <__swsetup_r+0x66>
 800cb50:	4630      	mov	r0, r6
 800cb52:	f7fe f8e9 	bl	800ad28 <_free_r>
 800cb56:	2300      	movs	r3, #0
 800cb58:	6363      	str	r3, [r4, #52]	; 0x34
 800cb5a:	89a3      	ldrh	r3, [r4, #12]
 800cb5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb60:	81a3      	strh	r3, [r4, #12]
 800cb62:	2300      	movs	r3, #0
 800cb64:	6063      	str	r3, [r4, #4]
 800cb66:	6923      	ldr	r3, [r4, #16]
 800cb68:	6023      	str	r3, [r4, #0]
 800cb6a:	89a3      	ldrh	r3, [r4, #12]
 800cb6c:	f043 0308 	orr.w	r3, r3, #8
 800cb70:	81a3      	strh	r3, [r4, #12]
 800cb72:	6923      	ldr	r3, [r4, #16]
 800cb74:	b94b      	cbnz	r3, 800cb8a <__swsetup_r+0x9a>
 800cb76:	89a3      	ldrh	r3, [r4, #12]
 800cb78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb80:	d003      	beq.n	800cb8a <__swsetup_r+0x9a>
 800cb82:	4621      	mov	r1, r4
 800cb84:	4630      	mov	r0, r6
 800cb86:	f001 fc13 	bl	800e3b0 <__smakebuf_r>
 800cb8a:	89a0      	ldrh	r0, [r4, #12]
 800cb8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb90:	f010 0301 	ands.w	r3, r0, #1
 800cb94:	d00a      	beq.n	800cbac <__swsetup_r+0xbc>
 800cb96:	2300      	movs	r3, #0
 800cb98:	60a3      	str	r3, [r4, #8]
 800cb9a:	6963      	ldr	r3, [r4, #20]
 800cb9c:	425b      	negs	r3, r3
 800cb9e:	61a3      	str	r3, [r4, #24]
 800cba0:	6923      	ldr	r3, [r4, #16]
 800cba2:	b943      	cbnz	r3, 800cbb6 <__swsetup_r+0xc6>
 800cba4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cba8:	d1ba      	bne.n	800cb20 <__swsetup_r+0x30>
 800cbaa:	bd70      	pop	{r4, r5, r6, pc}
 800cbac:	0781      	lsls	r1, r0, #30
 800cbae:	bf58      	it	pl
 800cbb0:	6963      	ldrpl	r3, [r4, #20]
 800cbb2:	60a3      	str	r3, [r4, #8]
 800cbb4:	e7f4      	b.n	800cba0 <__swsetup_r+0xb0>
 800cbb6:	2000      	movs	r0, #0
 800cbb8:	e7f7      	b.n	800cbaa <__swsetup_r+0xba>
 800cbba:	bf00      	nop
 800cbbc:	20000024 	.word	0x20000024
 800cbc0:	0800fb0c 	.word	0x0800fb0c
 800cbc4:	0800fb2c 	.word	0x0800fb2c
 800cbc8:	0800faec 	.word	0x0800faec

0800cbcc <_close_r>:
 800cbcc:	b538      	push	{r3, r4, r5, lr}
 800cbce:	4d06      	ldr	r5, [pc, #24]	; (800cbe8 <_close_r+0x1c>)
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	4608      	mov	r0, r1
 800cbd6:	602b      	str	r3, [r5, #0]
 800cbd8:	f7f6 fb25 	bl	8003226 <_close>
 800cbdc:	1c43      	adds	r3, r0, #1
 800cbde:	d102      	bne.n	800cbe6 <_close_r+0x1a>
 800cbe0:	682b      	ldr	r3, [r5, #0]
 800cbe2:	b103      	cbz	r3, 800cbe6 <_close_r+0x1a>
 800cbe4:	6023      	str	r3, [r4, #0]
 800cbe6:	bd38      	pop	{r3, r4, r5, pc}
 800cbe8:	200143f8 	.word	0x200143f8

0800cbec <quorem>:
 800cbec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf0:	6903      	ldr	r3, [r0, #16]
 800cbf2:	690c      	ldr	r4, [r1, #16]
 800cbf4:	42a3      	cmp	r3, r4
 800cbf6:	4607      	mov	r7, r0
 800cbf8:	f2c0 8081 	blt.w	800ccfe <quorem+0x112>
 800cbfc:	3c01      	subs	r4, #1
 800cbfe:	f101 0814 	add.w	r8, r1, #20
 800cc02:	f100 0514 	add.w	r5, r0, #20
 800cc06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc0a:	9301      	str	r3, [sp, #4]
 800cc0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cc10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc14:	3301      	adds	r3, #1
 800cc16:	429a      	cmp	r2, r3
 800cc18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cc1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cc20:	fbb2 f6f3 	udiv	r6, r2, r3
 800cc24:	d331      	bcc.n	800cc8a <quorem+0x9e>
 800cc26:	f04f 0e00 	mov.w	lr, #0
 800cc2a:	4640      	mov	r0, r8
 800cc2c:	46ac      	mov	ip, r5
 800cc2e:	46f2      	mov	sl, lr
 800cc30:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc34:	b293      	uxth	r3, r2
 800cc36:	fb06 e303 	mla	r3, r6, r3, lr
 800cc3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	ebaa 0303 	sub.w	r3, sl, r3
 800cc44:	f8dc a000 	ldr.w	sl, [ip]
 800cc48:	0c12      	lsrs	r2, r2, #16
 800cc4a:	fa13 f38a 	uxtah	r3, r3, sl
 800cc4e:	fb06 e202 	mla	r2, r6, r2, lr
 800cc52:	9300      	str	r3, [sp, #0]
 800cc54:	9b00      	ldr	r3, [sp, #0]
 800cc56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cc5a:	b292      	uxth	r2, r2
 800cc5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cc60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc64:	f8bd 3000 	ldrh.w	r3, [sp]
 800cc68:	4581      	cmp	r9, r0
 800cc6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc6e:	f84c 3b04 	str.w	r3, [ip], #4
 800cc72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc76:	d2db      	bcs.n	800cc30 <quorem+0x44>
 800cc78:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc7c:	b92b      	cbnz	r3, 800cc8a <quorem+0x9e>
 800cc7e:	9b01      	ldr	r3, [sp, #4]
 800cc80:	3b04      	subs	r3, #4
 800cc82:	429d      	cmp	r5, r3
 800cc84:	461a      	mov	r2, r3
 800cc86:	d32e      	bcc.n	800cce6 <quorem+0xfa>
 800cc88:	613c      	str	r4, [r7, #16]
 800cc8a:	4638      	mov	r0, r7
 800cc8c:	f001 feba 	bl	800ea04 <__mcmp>
 800cc90:	2800      	cmp	r0, #0
 800cc92:	db24      	blt.n	800ccde <quorem+0xf2>
 800cc94:	3601      	adds	r6, #1
 800cc96:	4628      	mov	r0, r5
 800cc98:	f04f 0c00 	mov.w	ip, #0
 800cc9c:	f858 2b04 	ldr.w	r2, [r8], #4
 800cca0:	f8d0 e000 	ldr.w	lr, [r0]
 800cca4:	b293      	uxth	r3, r2
 800cca6:	ebac 0303 	sub.w	r3, ip, r3
 800ccaa:	0c12      	lsrs	r2, r2, #16
 800ccac:	fa13 f38e 	uxtah	r3, r3, lr
 800ccb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ccb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ccb8:	b29b      	uxth	r3, r3
 800ccba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ccbe:	45c1      	cmp	r9, r8
 800ccc0:	f840 3b04 	str.w	r3, [r0], #4
 800ccc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ccc8:	d2e8      	bcs.n	800cc9c <quorem+0xb0>
 800ccca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ccce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ccd2:	b922      	cbnz	r2, 800ccde <quorem+0xf2>
 800ccd4:	3b04      	subs	r3, #4
 800ccd6:	429d      	cmp	r5, r3
 800ccd8:	461a      	mov	r2, r3
 800ccda:	d30a      	bcc.n	800ccf2 <quorem+0x106>
 800ccdc:	613c      	str	r4, [r7, #16]
 800ccde:	4630      	mov	r0, r6
 800cce0:	b003      	add	sp, #12
 800cce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cce6:	6812      	ldr	r2, [r2, #0]
 800cce8:	3b04      	subs	r3, #4
 800ccea:	2a00      	cmp	r2, #0
 800ccec:	d1cc      	bne.n	800cc88 <quorem+0x9c>
 800ccee:	3c01      	subs	r4, #1
 800ccf0:	e7c7      	b.n	800cc82 <quorem+0x96>
 800ccf2:	6812      	ldr	r2, [r2, #0]
 800ccf4:	3b04      	subs	r3, #4
 800ccf6:	2a00      	cmp	r2, #0
 800ccf8:	d1f0      	bne.n	800ccdc <quorem+0xf0>
 800ccfa:	3c01      	subs	r4, #1
 800ccfc:	e7eb      	b.n	800ccd6 <quorem+0xea>
 800ccfe:	2000      	movs	r0, #0
 800cd00:	e7ee      	b.n	800cce0 <quorem+0xf4>
 800cd02:	0000      	movs	r0, r0
 800cd04:	0000      	movs	r0, r0
	...

0800cd08 <_dtoa_r>:
 800cd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd0c:	ed2d 8b04 	vpush	{d8-d9}
 800cd10:	ec57 6b10 	vmov	r6, r7, d0
 800cd14:	b093      	sub	sp, #76	; 0x4c
 800cd16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cd18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cd1c:	9106      	str	r1, [sp, #24]
 800cd1e:	ee10 aa10 	vmov	sl, s0
 800cd22:	4604      	mov	r4, r0
 800cd24:	9209      	str	r2, [sp, #36]	; 0x24
 800cd26:	930c      	str	r3, [sp, #48]	; 0x30
 800cd28:	46bb      	mov	fp, r7
 800cd2a:	b975      	cbnz	r5, 800cd4a <_dtoa_r+0x42>
 800cd2c:	2010      	movs	r0, #16
 800cd2e:	f7fd ffd5 	bl	800acdc <malloc>
 800cd32:	4602      	mov	r2, r0
 800cd34:	6260      	str	r0, [r4, #36]	; 0x24
 800cd36:	b920      	cbnz	r0, 800cd42 <_dtoa_r+0x3a>
 800cd38:	4ba7      	ldr	r3, [pc, #668]	; (800cfd8 <_dtoa_r+0x2d0>)
 800cd3a:	21ea      	movs	r1, #234	; 0xea
 800cd3c:	48a7      	ldr	r0, [pc, #668]	; (800cfdc <_dtoa_r+0x2d4>)
 800cd3e:	f002 fb5d 	bl	800f3fc <__assert_func>
 800cd42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd46:	6005      	str	r5, [r0, #0]
 800cd48:	60c5      	str	r5, [r0, #12]
 800cd4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd4c:	6819      	ldr	r1, [r3, #0]
 800cd4e:	b151      	cbz	r1, 800cd66 <_dtoa_r+0x5e>
 800cd50:	685a      	ldr	r2, [r3, #4]
 800cd52:	604a      	str	r2, [r1, #4]
 800cd54:	2301      	movs	r3, #1
 800cd56:	4093      	lsls	r3, r2
 800cd58:	608b      	str	r3, [r1, #8]
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f001 fbc6 	bl	800e4ec <_Bfree>
 800cd60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd62:	2200      	movs	r2, #0
 800cd64:	601a      	str	r2, [r3, #0]
 800cd66:	1e3b      	subs	r3, r7, #0
 800cd68:	bfaa      	itet	ge
 800cd6a:	2300      	movge	r3, #0
 800cd6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cd70:	f8c8 3000 	strge.w	r3, [r8]
 800cd74:	4b9a      	ldr	r3, [pc, #616]	; (800cfe0 <_dtoa_r+0x2d8>)
 800cd76:	bfbc      	itt	lt
 800cd78:	2201      	movlt	r2, #1
 800cd7a:	f8c8 2000 	strlt.w	r2, [r8]
 800cd7e:	ea33 030b 	bics.w	r3, r3, fp
 800cd82:	d11b      	bne.n	800cdbc <_dtoa_r+0xb4>
 800cd84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd86:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd8a:	6013      	str	r3, [r2, #0]
 800cd8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd90:	4333      	orrs	r3, r6
 800cd92:	f000 8592 	beq.w	800d8ba <_dtoa_r+0xbb2>
 800cd96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd98:	b963      	cbnz	r3, 800cdb4 <_dtoa_r+0xac>
 800cd9a:	4b92      	ldr	r3, [pc, #584]	; (800cfe4 <_dtoa_r+0x2dc>)
 800cd9c:	e022      	b.n	800cde4 <_dtoa_r+0xdc>
 800cd9e:	4b92      	ldr	r3, [pc, #584]	; (800cfe8 <_dtoa_r+0x2e0>)
 800cda0:	9301      	str	r3, [sp, #4]
 800cda2:	3308      	adds	r3, #8
 800cda4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cda6:	6013      	str	r3, [r2, #0]
 800cda8:	9801      	ldr	r0, [sp, #4]
 800cdaa:	b013      	add	sp, #76	; 0x4c
 800cdac:	ecbd 8b04 	vpop	{d8-d9}
 800cdb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdb4:	4b8b      	ldr	r3, [pc, #556]	; (800cfe4 <_dtoa_r+0x2dc>)
 800cdb6:	9301      	str	r3, [sp, #4]
 800cdb8:	3303      	adds	r3, #3
 800cdba:	e7f3      	b.n	800cda4 <_dtoa_r+0x9c>
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	4650      	mov	r0, sl
 800cdc2:	4659      	mov	r1, fp
 800cdc4:	f7f3 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdc8:	ec4b ab19 	vmov	d9, sl, fp
 800cdcc:	4680      	mov	r8, r0
 800cdce:	b158      	cbz	r0, 800cde8 <_dtoa_r+0xe0>
 800cdd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	6013      	str	r3, [r2, #0]
 800cdd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f000 856b 	beq.w	800d8b4 <_dtoa_r+0xbac>
 800cdde:	4883      	ldr	r0, [pc, #524]	; (800cfec <_dtoa_r+0x2e4>)
 800cde0:	6018      	str	r0, [r3, #0]
 800cde2:	1e43      	subs	r3, r0, #1
 800cde4:	9301      	str	r3, [sp, #4]
 800cde6:	e7df      	b.n	800cda8 <_dtoa_r+0xa0>
 800cde8:	ec4b ab10 	vmov	d0, sl, fp
 800cdec:	aa10      	add	r2, sp, #64	; 0x40
 800cdee:	a911      	add	r1, sp, #68	; 0x44
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f001 ff29 	bl	800ec48 <__d2b>
 800cdf6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cdfa:	ee08 0a10 	vmov	s16, r0
 800cdfe:	2d00      	cmp	r5, #0
 800ce00:	f000 8084 	beq.w	800cf0c <_dtoa_r+0x204>
 800ce04:	ee19 3a90 	vmov	r3, s19
 800ce08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ce10:	4656      	mov	r6, sl
 800ce12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ce16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ce1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ce1e:	4b74      	ldr	r3, [pc, #464]	; (800cff0 <_dtoa_r+0x2e8>)
 800ce20:	2200      	movs	r2, #0
 800ce22:	4630      	mov	r0, r6
 800ce24:	4639      	mov	r1, r7
 800ce26:	f7f3 fa2f 	bl	8000288 <__aeabi_dsub>
 800ce2a:	a365      	add	r3, pc, #404	; (adr r3, 800cfc0 <_dtoa_r+0x2b8>)
 800ce2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce30:	f7f3 fbe2 	bl	80005f8 <__aeabi_dmul>
 800ce34:	a364      	add	r3, pc, #400	; (adr r3, 800cfc8 <_dtoa_r+0x2c0>)
 800ce36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3a:	f7f3 fa27 	bl	800028c <__adddf3>
 800ce3e:	4606      	mov	r6, r0
 800ce40:	4628      	mov	r0, r5
 800ce42:	460f      	mov	r7, r1
 800ce44:	f7f3 fb6e 	bl	8000524 <__aeabi_i2d>
 800ce48:	a361      	add	r3, pc, #388	; (adr r3, 800cfd0 <_dtoa_r+0x2c8>)
 800ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4e:	f7f3 fbd3 	bl	80005f8 <__aeabi_dmul>
 800ce52:	4602      	mov	r2, r0
 800ce54:	460b      	mov	r3, r1
 800ce56:	4630      	mov	r0, r6
 800ce58:	4639      	mov	r1, r7
 800ce5a:	f7f3 fa17 	bl	800028c <__adddf3>
 800ce5e:	4606      	mov	r6, r0
 800ce60:	460f      	mov	r7, r1
 800ce62:	f7f3 fe79 	bl	8000b58 <__aeabi_d2iz>
 800ce66:	2200      	movs	r2, #0
 800ce68:	9000      	str	r0, [sp, #0]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	4630      	mov	r0, r6
 800ce6e:	4639      	mov	r1, r7
 800ce70:	f7f3 fe34 	bl	8000adc <__aeabi_dcmplt>
 800ce74:	b150      	cbz	r0, 800ce8c <_dtoa_r+0x184>
 800ce76:	9800      	ldr	r0, [sp, #0]
 800ce78:	f7f3 fb54 	bl	8000524 <__aeabi_i2d>
 800ce7c:	4632      	mov	r2, r6
 800ce7e:	463b      	mov	r3, r7
 800ce80:	f7f3 fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce84:	b910      	cbnz	r0, 800ce8c <_dtoa_r+0x184>
 800ce86:	9b00      	ldr	r3, [sp, #0]
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	9300      	str	r3, [sp, #0]
 800ce8c:	9b00      	ldr	r3, [sp, #0]
 800ce8e:	2b16      	cmp	r3, #22
 800ce90:	d85a      	bhi.n	800cf48 <_dtoa_r+0x240>
 800ce92:	9a00      	ldr	r2, [sp, #0]
 800ce94:	4b57      	ldr	r3, [pc, #348]	; (800cff4 <_dtoa_r+0x2ec>)
 800ce96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9e:	ec51 0b19 	vmov	r0, r1, d9
 800cea2:	f7f3 fe1b 	bl	8000adc <__aeabi_dcmplt>
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d050      	beq.n	800cf4c <_dtoa_r+0x244>
 800ceaa:	9b00      	ldr	r3, [sp, #0]
 800ceac:	3b01      	subs	r3, #1
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ceb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ceb6:	1b5d      	subs	r5, r3, r5
 800ceb8:	1e6b      	subs	r3, r5, #1
 800ceba:	9305      	str	r3, [sp, #20]
 800cebc:	bf45      	ittet	mi
 800cebe:	f1c5 0301 	rsbmi	r3, r5, #1
 800cec2:	9304      	strmi	r3, [sp, #16]
 800cec4:	2300      	movpl	r3, #0
 800cec6:	2300      	movmi	r3, #0
 800cec8:	bf4c      	ite	mi
 800ceca:	9305      	strmi	r3, [sp, #20]
 800cecc:	9304      	strpl	r3, [sp, #16]
 800cece:	9b00      	ldr	r3, [sp, #0]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	db3d      	blt.n	800cf50 <_dtoa_r+0x248>
 800ced4:	9b05      	ldr	r3, [sp, #20]
 800ced6:	9a00      	ldr	r2, [sp, #0]
 800ced8:	920a      	str	r2, [sp, #40]	; 0x28
 800ceda:	4413      	add	r3, r2
 800cedc:	9305      	str	r3, [sp, #20]
 800cede:	2300      	movs	r3, #0
 800cee0:	9307      	str	r3, [sp, #28]
 800cee2:	9b06      	ldr	r3, [sp, #24]
 800cee4:	2b09      	cmp	r3, #9
 800cee6:	f200 8089 	bhi.w	800cffc <_dtoa_r+0x2f4>
 800ceea:	2b05      	cmp	r3, #5
 800ceec:	bfc4      	itt	gt
 800ceee:	3b04      	subgt	r3, #4
 800cef0:	9306      	strgt	r3, [sp, #24]
 800cef2:	9b06      	ldr	r3, [sp, #24]
 800cef4:	f1a3 0302 	sub.w	r3, r3, #2
 800cef8:	bfcc      	ite	gt
 800cefa:	2500      	movgt	r5, #0
 800cefc:	2501      	movle	r5, #1
 800cefe:	2b03      	cmp	r3, #3
 800cf00:	f200 8087 	bhi.w	800d012 <_dtoa_r+0x30a>
 800cf04:	e8df f003 	tbb	[pc, r3]
 800cf08:	59383a2d 	.word	0x59383a2d
 800cf0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cf10:	441d      	add	r5, r3
 800cf12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cf16:	2b20      	cmp	r3, #32
 800cf18:	bfc1      	itttt	gt
 800cf1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cf1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cf22:	fa0b f303 	lslgt.w	r3, fp, r3
 800cf26:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cf2a:	bfda      	itte	le
 800cf2c:	f1c3 0320 	rsble	r3, r3, #32
 800cf30:	fa06 f003 	lslle.w	r0, r6, r3
 800cf34:	4318      	orrgt	r0, r3
 800cf36:	f7f3 fae5 	bl	8000504 <__aeabi_ui2d>
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	4606      	mov	r6, r0
 800cf3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cf42:	3d01      	subs	r5, #1
 800cf44:	930e      	str	r3, [sp, #56]	; 0x38
 800cf46:	e76a      	b.n	800ce1e <_dtoa_r+0x116>
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e7b2      	b.n	800ceb2 <_dtoa_r+0x1aa>
 800cf4c:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf4e:	e7b1      	b.n	800ceb4 <_dtoa_r+0x1ac>
 800cf50:	9b04      	ldr	r3, [sp, #16]
 800cf52:	9a00      	ldr	r2, [sp, #0]
 800cf54:	1a9b      	subs	r3, r3, r2
 800cf56:	9304      	str	r3, [sp, #16]
 800cf58:	4253      	negs	r3, r2
 800cf5a:	9307      	str	r3, [sp, #28]
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf60:	e7bf      	b.n	800cee2 <_dtoa_r+0x1da>
 800cf62:	2300      	movs	r3, #0
 800cf64:	9308      	str	r3, [sp, #32]
 800cf66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	dc55      	bgt.n	800d018 <_dtoa_r+0x310>
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf72:	461a      	mov	r2, r3
 800cf74:	9209      	str	r2, [sp, #36]	; 0x24
 800cf76:	e00c      	b.n	800cf92 <_dtoa_r+0x28a>
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e7f3      	b.n	800cf64 <_dtoa_r+0x25c>
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf80:	9308      	str	r3, [sp, #32]
 800cf82:	9b00      	ldr	r3, [sp, #0]
 800cf84:	4413      	add	r3, r2
 800cf86:	9302      	str	r3, [sp, #8]
 800cf88:	3301      	adds	r3, #1
 800cf8a:	2b01      	cmp	r3, #1
 800cf8c:	9303      	str	r3, [sp, #12]
 800cf8e:	bfb8      	it	lt
 800cf90:	2301      	movlt	r3, #1
 800cf92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cf94:	2200      	movs	r2, #0
 800cf96:	6042      	str	r2, [r0, #4]
 800cf98:	2204      	movs	r2, #4
 800cf9a:	f102 0614 	add.w	r6, r2, #20
 800cf9e:	429e      	cmp	r6, r3
 800cfa0:	6841      	ldr	r1, [r0, #4]
 800cfa2:	d93d      	bls.n	800d020 <_dtoa_r+0x318>
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	f001 fa61 	bl	800e46c <_Balloc>
 800cfaa:	9001      	str	r0, [sp, #4]
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d13b      	bne.n	800d028 <_dtoa_r+0x320>
 800cfb0:	4b11      	ldr	r3, [pc, #68]	; (800cff8 <_dtoa_r+0x2f0>)
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cfb8:	e6c0      	b.n	800cd3c <_dtoa_r+0x34>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e7df      	b.n	800cf7e <_dtoa_r+0x276>
 800cfbe:	bf00      	nop
 800cfc0:	636f4361 	.word	0x636f4361
 800cfc4:	3fd287a7 	.word	0x3fd287a7
 800cfc8:	8b60c8b3 	.word	0x8b60c8b3
 800cfcc:	3fc68a28 	.word	0x3fc68a28
 800cfd0:	509f79fb 	.word	0x509f79fb
 800cfd4:	3fd34413 	.word	0x3fd34413
 800cfd8:	0800fa66 	.word	0x0800fa66
 800cfdc:	0800fa7d 	.word	0x0800fa7d
 800cfe0:	7ff00000 	.word	0x7ff00000
 800cfe4:	0800fa62 	.word	0x0800fa62
 800cfe8:	0800fa59 	.word	0x0800fa59
 800cfec:	0800f8dd 	.word	0x0800f8dd
 800cff0:	3ff80000 	.word	0x3ff80000
 800cff4:	0800fc50 	.word	0x0800fc50
 800cff8:	0800fad8 	.word	0x0800fad8
 800cffc:	2501      	movs	r5, #1
 800cffe:	2300      	movs	r3, #0
 800d000:	9306      	str	r3, [sp, #24]
 800d002:	9508      	str	r5, [sp, #32]
 800d004:	f04f 33ff 	mov.w	r3, #4294967295
 800d008:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d00c:	2200      	movs	r2, #0
 800d00e:	2312      	movs	r3, #18
 800d010:	e7b0      	b.n	800cf74 <_dtoa_r+0x26c>
 800d012:	2301      	movs	r3, #1
 800d014:	9308      	str	r3, [sp, #32]
 800d016:	e7f5      	b.n	800d004 <_dtoa_r+0x2fc>
 800d018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d01a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d01e:	e7b8      	b.n	800cf92 <_dtoa_r+0x28a>
 800d020:	3101      	adds	r1, #1
 800d022:	6041      	str	r1, [r0, #4]
 800d024:	0052      	lsls	r2, r2, #1
 800d026:	e7b8      	b.n	800cf9a <_dtoa_r+0x292>
 800d028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d02a:	9a01      	ldr	r2, [sp, #4]
 800d02c:	601a      	str	r2, [r3, #0]
 800d02e:	9b03      	ldr	r3, [sp, #12]
 800d030:	2b0e      	cmp	r3, #14
 800d032:	f200 809d 	bhi.w	800d170 <_dtoa_r+0x468>
 800d036:	2d00      	cmp	r5, #0
 800d038:	f000 809a 	beq.w	800d170 <_dtoa_r+0x468>
 800d03c:	9b00      	ldr	r3, [sp, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	dd32      	ble.n	800d0a8 <_dtoa_r+0x3a0>
 800d042:	4ab7      	ldr	r2, [pc, #732]	; (800d320 <_dtoa_r+0x618>)
 800d044:	f003 030f 	and.w	r3, r3, #15
 800d048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d04c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d050:	9b00      	ldr	r3, [sp, #0]
 800d052:	05d8      	lsls	r0, r3, #23
 800d054:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d058:	d516      	bpl.n	800d088 <_dtoa_r+0x380>
 800d05a:	4bb2      	ldr	r3, [pc, #712]	; (800d324 <_dtoa_r+0x61c>)
 800d05c:	ec51 0b19 	vmov	r0, r1, d9
 800d060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d064:	f7f3 fbf2 	bl	800084c <__aeabi_ddiv>
 800d068:	f007 070f 	and.w	r7, r7, #15
 800d06c:	4682      	mov	sl, r0
 800d06e:	468b      	mov	fp, r1
 800d070:	2503      	movs	r5, #3
 800d072:	4eac      	ldr	r6, [pc, #688]	; (800d324 <_dtoa_r+0x61c>)
 800d074:	b957      	cbnz	r7, 800d08c <_dtoa_r+0x384>
 800d076:	4642      	mov	r2, r8
 800d078:	464b      	mov	r3, r9
 800d07a:	4650      	mov	r0, sl
 800d07c:	4659      	mov	r1, fp
 800d07e:	f7f3 fbe5 	bl	800084c <__aeabi_ddiv>
 800d082:	4682      	mov	sl, r0
 800d084:	468b      	mov	fp, r1
 800d086:	e028      	b.n	800d0da <_dtoa_r+0x3d2>
 800d088:	2502      	movs	r5, #2
 800d08a:	e7f2      	b.n	800d072 <_dtoa_r+0x36a>
 800d08c:	07f9      	lsls	r1, r7, #31
 800d08e:	d508      	bpl.n	800d0a2 <_dtoa_r+0x39a>
 800d090:	4640      	mov	r0, r8
 800d092:	4649      	mov	r1, r9
 800d094:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d098:	f7f3 faae 	bl	80005f8 <__aeabi_dmul>
 800d09c:	3501      	adds	r5, #1
 800d09e:	4680      	mov	r8, r0
 800d0a0:	4689      	mov	r9, r1
 800d0a2:	107f      	asrs	r7, r7, #1
 800d0a4:	3608      	adds	r6, #8
 800d0a6:	e7e5      	b.n	800d074 <_dtoa_r+0x36c>
 800d0a8:	f000 809b 	beq.w	800d1e2 <_dtoa_r+0x4da>
 800d0ac:	9b00      	ldr	r3, [sp, #0]
 800d0ae:	4f9d      	ldr	r7, [pc, #628]	; (800d324 <_dtoa_r+0x61c>)
 800d0b0:	425e      	negs	r6, r3
 800d0b2:	4b9b      	ldr	r3, [pc, #620]	; (800d320 <_dtoa_r+0x618>)
 800d0b4:	f006 020f 	and.w	r2, r6, #15
 800d0b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c0:	ec51 0b19 	vmov	r0, r1, d9
 800d0c4:	f7f3 fa98 	bl	80005f8 <__aeabi_dmul>
 800d0c8:	1136      	asrs	r6, r6, #4
 800d0ca:	4682      	mov	sl, r0
 800d0cc:	468b      	mov	fp, r1
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	2502      	movs	r5, #2
 800d0d2:	2e00      	cmp	r6, #0
 800d0d4:	d17a      	bne.n	800d1cc <_dtoa_r+0x4c4>
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d1d3      	bne.n	800d082 <_dtoa_r+0x37a>
 800d0da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	f000 8082 	beq.w	800d1e6 <_dtoa_r+0x4de>
 800d0e2:	4b91      	ldr	r3, [pc, #580]	; (800d328 <_dtoa_r+0x620>)
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	4650      	mov	r0, sl
 800d0e8:	4659      	mov	r1, fp
 800d0ea:	f7f3 fcf7 	bl	8000adc <__aeabi_dcmplt>
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d079      	beq.n	800d1e6 <_dtoa_r+0x4de>
 800d0f2:	9b03      	ldr	r3, [sp, #12]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d076      	beq.n	800d1e6 <_dtoa_r+0x4de>
 800d0f8:	9b02      	ldr	r3, [sp, #8]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	dd36      	ble.n	800d16c <_dtoa_r+0x464>
 800d0fe:	9b00      	ldr	r3, [sp, #0]
 800d100:	4650      	mov	r0, sl
 800d102:	4659      	mov	r1, fp
 800d104:	1e5f      	subs	r7, r3, #1
 800d106:	2200      	movs	r2, #0
 800d108:	4b88      	ldr	r3, [pc, #544]	; (800d32c <_dtoa_r+0x624>)
 800d10a:	f7f3 fa75 	bl	80005f8 <__aeabi_dmul>
 800d10e:	9e02      	ldr	r6, [sp, #8]
 800d110:	4682      	mov	sl, r0
 800d112:	468b      	mov	fp, r1
 800d114:	3501      	adds	r5, #1
 800d116:	4628      	mov	r0, r5
 800d118:	f7f3 fa04 	bl	8000524 <__aeabi_i2d>
 800d11c:	4652      	mov	r2, sl
 800d11e:	465b      	mov	r3, fp
 800d120:	f7f3 fa6a 	bl	80005f8 <__aeabi_dmul>
 800d124:	4b82      	ldr	r3, [pc, #520]	; (800d330 <_dtoa_r+0x628>)
 800d126:	2200      	movs	r2, #0
 800d128:	f7f3 f8b0 	bl	800028c <__adddf3>
 800d12c:	46d0      	mov	r8, sl
 800d12e:	46d9      	mov	r9, fp
 800d130:	4682      	mov	sl, r0
 800d132:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d136:	2e00      	cmp	r6, #0
 800d138:	d158      	bne.n	800d1ec <_dtoa_r+0x4e4>
 800d13a:	4b7e      	ldr	r3, [pc, #504]	; (800d334 <_dtoa_r+0x62c>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	4640      	mov	r0, r8
 800d140:	4649      	mov	r1, r9
 800d142:	f7f3 f8a1 	bl	8000288 <__aeabi_dsub>
 800d146:	4652      	mov	r2, sl
 800d148:	465b      	mov	r3, fp
 800d14a:	4680      	mov	r8, r0
 800d14c:	4689      	mov	r9, r1
 800d14e:	f7f3 fce3 	bl	8000b18 <__aeabi_dcmpgt>
 800d152:	2800      	cmp	r0, #0
 800d154:	f040 8295 	bne.w	800d682 <_dtoa_r+0x97a>
 800d158:	4652      	mov	r2, sl
 800d15a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d15e:	4640      	mov	r0, r8
 800d160:	4649      	mov	r1, r9
 800d162:	f7f3 fcbb 	bl	8000adc <__aeabi_dcmplt>
 800d166:	2800      	cmp	r0, #0
 800d168:	f040 8289 	bne.w	800d67e <_dtoa_r+0x976>
 800d16c:	ec5b ab19 	vmov	sl, fp, d9
 800d170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d172:	2b00      	cmp	r3, #0
 800d174:	f2c0 8148 	blt.w	800d408 <_dtoa_r+0x700>
 800d178:	9a00      	ldr	r2, [sp, #0]
 800d17a:	2a0e      	cmp	r2, #14
 800d17c:	f300 8144 	bgt.w	800d408 <_dtoa_r+0x700>
 800d180:	4b67      	ldr	r3, [pc, #412]	; (800d320 <_dtoa_r+0x618>)
 800d182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d186:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	f280 80d5 	bge.w	800d33c <_dtoa_r+0x634>
 800d192:	9b03      	ldr	r3, [sp, #12]
 800d194:	2b00      	cmp	r3, #0
 800d196:	f300 80d1 	bgt.w	800d33c <_dtoa_r+0x634>
 800d19a:	f040 826f 	bne.w	800d67c <_dtoa_r+0x974>
 800d19e:	4b65      	ldr	r3, [pc, #404]	; (800d334 <_dtoa_r+0x62c>)
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	4640      	mov	r0, r8
 800d1a4:	4649      	mov	r1, r9
 800d1a6:	f7f3 fa27 	bl	80005f8 <__aeabi_dmul>
 800d1aa:	4652      	mov	r2, sl
 800d1ac:	465b      	mov	r3, fp
 800d1ae:	f7f3 fca9 	bl	8000b04 <__aeabi_dcmpge>
 800d1b2:	9e03      	ldr	r6, [sp, #12]
 800d1b4:	4637      	mov	r7, r6
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f040 8245 	bne.w	800d646 <_dtoa_r+0x93e>
 800d1bc:	9d01      	ldr	r5, [sp, #4]
 800d1be:	2331      	movs	r3, #49	; 0x31
 800d1c0:	f805 3b01 	strb.w	r3, [r5], #1
 800d1c4:	9b00      	ldr	r3, [sp, #0]
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	9300      	str	r3, [sp, #0]
 800d1ca:	e240      	b.n	800d64e <_dtoa_r+0x946>
 800d1cc:	07f2      	lsls	r2, r6, #31
 800d1ce:	d505      	bpl.n	800d1dc <_dtoa_r+0x4d4>
 800d1d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1d4:	f7f3 fa10 	bl	80005f8 <__aeabi_dmul>
 800d1d8:	3501      	adds	r5, #1
 800d1da:	2301      	movs	r3, #1
 800d1dc:	1076      	asrs	r6, r6, #1
 800d1de:	3708      	adds	r7, #8
 800d1e0:	e777      	b.n	800d0d2 <_dtoa_r+0x3ca>
 800d1e2:	2502      	movs	r5, #2
 800d1e4:	e779      	b.n	800d0da <_dtoa_r+0x3d2>
 800d1e6:	9f00      	ldr	r7, [sp, #0]
 800d1e8:	9e03      	ldr	r6, [sp, #12]
 800d1ea:	e794      	b.n	800d116 <_dtoa_r+0x40e>
 800d1ec:	9901      	ldr	r1, [sp, #4]
 800d1ee:	4b4c      	ldr	r3, [pc, #304]	; (800d320 <_dtoa_r+0x618>)
 800d1f0:	4431      	add	r1, r6
 800d1f2:	910d      	str	r1, [sp, #52]	; 0x34
 800d1f4:	9908      	ldr	r1, [sp, #32]
 800d1f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1fe:	2900      	cmp	r1, #0
 800d200:	d043      	beq.n	800d28a <_dtoa_r+0x582>
 800d202:	494d      	ldr	r1, [pc, #308]	; (800d338 <_dtoa_r+0x630>)
 800d204:	2000      	movs	r0, #0
 800d206:	f7f3 fb21 	bl	800084c <__aeabi_ddiv>
 800d20a:	4652      	mov	r2, sl
 800d20c:	465b      	mov	r3, fp
 800d20e:	f7f3 f83b 	bl	8000288 <__aeabi_dsub>
 800d212:	9d01      	ldr	r5, [sp, #4]
 800d214:	4682      	mov	sl, r0
 800d216:	468b      	mov	fp, r1
 800d218:	4649      	mov	r1, r9
 800d21a:	4640      	mov	r0, r8
 800d21c:	f7f3 fc9c 	bl	8000b58 <__aeabi_d2iz>
 800d220:	4606      	mov	r6, r0
 800d222:	f7f3 f97f 	bl	8000524 <__aeabi_i2d>
 800d226:	4602      	mov	r2, r0
 800d228:	460b      	mov	r3, r1
 800d22a:	4640      	mov	r0, r8
 800d22c:	4649      	mov	r1, r9
 800d22e:	f7f3 f82b 	bl	8000288 <__aeabi_dsub>
 800d232:	3630      	adds	r6, #48	; 0x30
 800d234:	f805 6b01 	strb.w	r6, [r5], #1
 800d238:	4652      	mov	r2, sl
 800d23a:	465b      	mov	r3, fp
 800d23c:	4680      	mov	r8, r0
 800d23e:	4689      	mov	r9, r1
 800d240:	f7f3 fc4c 	bl	8000adc <__aeabi_dcmplt>
 800d244:	2800      	cmp	r0, #0
 800d246:	d163      	bne.n	800d310 <_dtoa_r+0x608>
 800d248:	4642      	mov	r2, r8
 800d24a:	464b      	mov	r3, r9
 800d24c:	4936      	ldr	r1, [pc, #216]	; (800d328 <_dtoa_r+0x620>)
 800d24e:	2000      	movs	r0, #0
 800d250:	f7f3 f81a 	bl	8000288 <__aeabi_dsub>
 800d254:	4652      	mov	r2, sl
 800d256:	465b      	mov	r3, fp
 800d258:	f7f3 fc40 	bl	8000adc <__aeabi_dcmplt>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	f040 80b5 	bne.w	800d3cc <_dtoa_r+0x6c4>
 800d262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d264:	429d      	cmp	r5, r3
 800d266:	d081      	beq.n	800d16c <_dtoa_r+0x464>
 800d268:	4b30      	ldr	r3, [pc, #192]	; (800d32c <_dtoa_r+0x624>)
 800d26a:	2200      	movs	r2, #0
 800d26c:	4650      	mov	r0, sl
 800d26e:	4659      	mov	r1, fp
 800d270:	f7f3 f9c2 	bl	80005f8 <__aeabi_dmul>
 800d274:	4b2d      	ldr	r3, [pc, #180]	; (800d32c <_dtoa_r+0x624>)
 800d276:	4682      	mov	sl, r0
 800d278:	468b      	mov	fp, r1
 800d27a:	4640      	mov	r0, r8
 800d27c:	4649      	mov	r1, r9
 800d27e:	2200      	movs	r2, #0
 800d280:	f7f3 f9ba 	bl	80005f8 <__aeabi_dmul>
 800d284:	4680      	mov	r8, r0
 800d286:	4689      	mov	r9, r1
 800d288:	e7c6      	b.n	800d218 <_dtoa_r+0x510>
 800d28a:	4650      	mov	r0, sl
 800d28c:	4659      	mov	r1, fp
 800d28e:	f7f3 f9b3 	bl	80005f8 <__aeabi_dmul>
 800d292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d294:	9d01      	ldr	r5, [sp, #4]
 800d296:	930f      	str	r3, [sp, #60]	; 0x3c
 800d298:	4682      	mov	sl, r0
 800d29a:	468b      	mov	fp, r1
 800d29c:	4649      	mov	r1, r9
 800d29e:	4640      	mov	r0, r8
 800d2a0:	f7f3 fc5a 	bl	8000b58 <__aeabi_d2iz>
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	f7f3 f93d 	bl	8000524 <__aeabi_i2d>
 800d2aa:	3630      	adds	r6, #48	; 0x30
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	460b      	mov	r3, r1
 800d2b0:	4640      	mov	r0, r8
 800d2b2:	4649      	mov	r1, r9
 800d2b4:	f7f2 ffe8 	bl	8000288 <__aeabi_dsub>
 800d2b8:	f805 6b01 	strb.w	r6, [r5], #1
 800d2bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2be:	429d      	cmp	r5, r3
 800d2c0:	4680      	mov	r8, r0
 800d2c2:	4689      	mov	r9, r1
 800d2c4:	f04f 0200 	mov.w	r2, #0
 800d2c8:	d124      	bne.n	800d314 <_dtoa_r+0x60c>
 800d2ca:	4b1b      	ldr	r3, [pc, #108]	; (800d338 <_dtoa_r+0x630>)
 800d2cc:	4650      	mov	r0, sl
 800d2ce:	4659      	mov	r1, fp
 800d2d0:	f7f2 ffdc 	bl	800028c <__adddf3>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	460b      	mov	r3, r1
 800d2d8:	4640      	mov	r0, r8
 800d2da:	4649      	mov	r1, r9
 800d2dc:	f7f3 fc1c 	bl	8000b18 <__aeabi_dcmpgt>
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	d173      	bne.n	800d3cc <_dtoa_r+0x6c4>
 800d2e4:	4652      	mov	r2, sl
 800d2e6:	465b      	mov	r3, fp
 800d2e8:	4913      	ldr	r1, [pc, #76]	; (800d338 <_dtoa_r+0x630>)
 800d2ea:	2000      	movs	r0, #0
 800d2ec:	f7f2 ffcc 	bl	8000288 <__aeabi_dsub>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4640      	mov	r0, r8
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	f7f3 fbf0 	bl	8000adc <__aeabi_dcmplt>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	f43f af35 	beq.w	800d16c <_dtoa_r+0x464>
 800d302:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d304:	1e6b      	subs	r3, r5, #1
 800d306:	930f      	str	r3, [sp, #60]	; 0x3c
 800d308:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d30c:	2b30      	cmp	r3, #48	; 0x30
 800d30e:	d0f8      	beq.n	800d302 <_dtoa_r+0x5fa>
 800d310:	9700      	str	r7, [sp, #0]
 800d312:	e049      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d314:	4b05      	ldr	r3, [pc, #20]	; (800d32c <_dtoa_r+0x624>)
 800d316:	f7f3 f96f 	bl	80005f8 <__aeabi_dmul>
 800d31a:	4680      	mov	r8, r0
 800d31c:	4689      	mov	r9, r1
 800d31e:	e7bd      	b.n	800d29c <_dtoa_r+0x594>
 800d320:	0800fc50 	.word	0x0800fc50
 800d324:	0800fc28 	.word	0x0800fc28
 800d328:	3ff00000 	.word	0x3ff00000
 800d32c:	40240000 	.word	0x40240000
 800d330:	401c0000 	.word	0x401c0000
 800d334:	40140000 	.word	0x40140000
 800d338:	3fe00000 	.word	0x3fe00000
 800d33c:	9d01      	ldr	r5, [sp, #4]
 800d33e:	4656      	mov	r6, sl
 800d340:	465f      	mov	r7, fp
 800d342:	4642      	mov	r2, r8
 800d344:	464b      	mov	r3, r9
 800d346:	4630      	mov	r0, r6
 800d348:	4639      	mov	r1, r7
 800d34a:	f7f3 fa7f 	bl	800084c <__aeabi_ddiv>
 800d34e:	f7f3 fc03 	bl	8000b58 <__aeabi_d2iz>
 800d352:	4682      	mov	sl, r0
 800d354:	f7f3 f8e6 	bl	8000524 <__aeabi_i2d>
 800d358:	4642      	mov	r2, r8
 800d35a:	464b      	mov	r3, r9
 800d35c:	f7f3 f94c 	bl	80005f8 <__aeabi_dmul>
 800d360:	4602      	mov	r2, r0
 800d362:	460b      	mov	r3, r1
 800d364:	4630      	mov	r0, r6
 800d366:	4639      	mov	r1, r7
 800d368:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d36c:	f7f2 ff8c 	bl	8000288 <__aeabi_dsub>
 800d370:	f805 6b01 	strb.w	r6, [r5], #1
 800d374:	9e01      	ldr	r6, [sp, #4]
 800d376:	9f03      	ldr	r7, [sp, #12]
 800d378:	1bae      	subs	r6, r5, r6
 800d37a:	42b7      	cmp	r7, r6
 800d37c:	4602      	mov	r2, r0
 800d37e:	460b      	mov	r3, r1
 800d380:	d135      	bne.n	800d3ee <_dtoa_r+0x6e6>
 800d382:	f7f2 ff83 	bl	800028c <__adddf3>
 800d386:	4642      	mov	r2, r8
 800d388:	464b      	mov	r3, r9
 800d38a:	4606      	mov	r6, r0
 800d38c:	460f      	mov	r7, r1
 800d38e:	f7f3 fbc3 	bl	8000b18 <__aeabi_dcmpgt>
 800d392:	b9d0      	cbnz	r0, 800d3ca <_dtoa_r+0x6c2>
 800d394:	4642      	mov	r2, r8
 800d396:	464b      	mov	r3, r9
 800d398:	4630      	mov	r0, r6
 800d39a:	4639      	mov	r1, r7
 800d39c:	f7f3 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3a0:	b110      	cbz	r0, 800d3a8 <_dtoa_r+0x6a0>
 800d3a2:	f01a 0f01 	tst.w	sl, #1
 800d3a6:	d110      	bne.n	800d3ca <_dtoa_r+0x6c2>
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	ee18 1a10 	vmov	r1, s16
 800d3ae:	f001 f89d 	bl	800e4ec <_Bfree>
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9800      	ldr	r0, [sp, #0]
 800d3b6:	702b      	strb	r3, [r5, #0]
 800d3b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3ba:	3001      	adds	r0, #1
 800d3bc:	6018      	str	r0, [r3, #0]
 800d3be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f43f acf1 	beq.w	800cda8 <_dtoa_r+0xa0>
 800d3c6:	601d      	str	r5, [r3, #0]
 800d3c8:	e4ee      	b.n	800cda8 <_dtoa_r+0xa0>
 800d3ca:	9f00      	ldr	r7, [sp, #0]
 800d3cc:	462b      	mov	r3, r5
 800d3ce:	461d      	mov	r5, r3
 800d3d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3d4:	2a39      	cmp	r2, #57	; 0x39
 800d3d6:	d106      	bne.n	800d3e6 <_dtoa_r+0x6de>
 800d3d8:	9a01      	ldr	r2, [sp, #4]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d1f7      	bne.n	800d3ce <_dtoa_r+0x6c6>
 800d3de:	9901      	ldr	r1, [sp, #4]
 800d3e0:	2230      	movs	r2, #48	; 0x30
 800d3e2:	3701      	adds	r7, #1
 800d3e4:	700a      	strb	r2, [r1, #0]
 800d3e6:	781a      	ldrb	r2, [r3, #0]
 800d3e8:	3201      	adds	r2, #1
 800d3ea:	701a      	strb	r2, [r3, #0]
 800d3ec:	e790      	b.n	800d310 <_dtoa_r+0x608>
 800d3ee:	4ba6      	ldr	r3, [pc, #664]	; (800d688 <_dtoa_r+0x980>)
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f7f3 f901 	bl	80005f8 <__aeabi_dmul>
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	4606      	mov	r6, r0
 800d3fc:	460f      	mov	r7, r1
 800d3fe:	f7f3 fb63 	bl	8000ac8 <__aeabi_dcmpeq>
 800d402:	2800      	cmp	r0, #0
 800d404:	d09d      	beq.n	800d342 <_dtoa_r+0x63a>
 800d406:	e7cf      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d408:	9a08      	ldr	r2, [sp, #32]
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	f000 80d7 	beq.w	800d5be <_dtoa_r+0x8b6>
 800d410:	9a06      	ldr	r2, [sp, #24]
 800d412:	2a01      	cmp	r2, #1
 800d414:	f300 80ba 	bgt.w	800d58c <_dtoa_r+0x884>
 800d418:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d41a:	2a00      	cmp	r2, #0
 800d41c:	f000 80b2 	beq.w	800d584 <_dtoa_r+0x87c>
 800d420:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d424:	9e07      	ldr	r6, [sp, #28]
 800d426:	9d04      	ldr	r5, [sp, #16]
 800d428:	9a04      	ldr	r2, [sp, #16]
 800d42a:	441a      	add	r2, r3
 800d42c:	9204      	str	r2, [sp, #16]
 800d42e:	9a05      	ldr	r2, [sp, #20]
 800d430:	2101      	movs	r1, #1
 800d432:	441a      	add	r2, r3
 800d434:	4620      	mov	r0, r4
 800d436:	9205      	str	r2, [sp, #20]
 800d438:	f001 f95a 	bl	800e6f0 <__i2b>
 800d43c:	4607      	mov	r7, r0
 800d43e:	2d00      	cmp	r5, #0
 800d440:	dd0c      	ble.n	800d45c <_dtoa_r+0x754>
 800d442:	9b05      	ldr	r3, [sp, #20]
 800d444:	2b00      	cmp	r3, #0
 800d446:	dd09      	ble.n	800d45c <_dtoa_r+0x754>
 800d448:	42ab      	cmp	r3, r5
 800d44a:	9a04      	ldr	r2, [sp, #16]
 800d44c:	bfa8      	it	ge
 800d44e:	462b      	movge	r3, r5
 800d450:	1ad2      	subs	r2, r2, r3
 800d452:	9204      	str	r2, [sp, #16]
 800d454:	9a05      	ldr	r2, [sp, #20]
 800d456:	1aed      	subs	r5, r5, r3
 800d458:	1ad3      	subs	r3, r2, r3
 800d45a:	9305      	str	r3, [sp, #20]
 800d45c:	9b07      	ldr	r3, [sp, #28]
 800d45e:	b31b      	cbz	r3, 800d4a8 <_dtoa_r+0x7a0>
 800d460:	9b08      	ldr	r3, [sp, #32]
 800d462:	2b00      	cmp	r3, #0
 800d464:	f000 80af 	beq.w	800d5c6 <_dtoa_r+0x8be>
 800d468:	2e00      	cmp	r6, #0
 800d46a:	dd13      	ble.n	800d494 <_dtoa_r+0x78c>
 800d46c:	4639      	mov	r1, r7
 800d46e:	4632      	mov	r2, r6
 800d470:	4620      	mov	r0, r4
 800d472:	f001 f9fd 	bl	800e870 <__pow5mult>
 800d476:	ee18 2a10 	vmov	r2, s16
 800d47a:	4601      	mov	r1, r0
 800d47c:	4607      	mov	r7, r0
 800d47e:	4620      	mov	r0, r4
 800d480:	f001 f94c 	bl	800e71c <__multiply>
 800d484:	ee18 1a10 	vmov	r1, s16
 800d488:	4680      	mov	r8, r0
 800d48a:	4620      	mov	r0, r4
 800d48c:	f001 f82e 	bl	800e4ec <_Bfree>
 800d490:	ee08 8a10 	vmov	s16, r8
 800d494:	9b07      	ldr	r3, [sp, #28]
 800d496:	1b9a      	subs	r2, r3, r6
 800d498:	d006      	beq.n	800d4a8 <_dtoa_r+0x7a0>
 800d49a:	ee18 1a10 	vmov	r1, s16
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f001 f9e6 	bl	800e870 <__pow5mult>
 800d4a4:	ee08 0a10 	vmov	s16, r0
 800d4a8:	2101      	movs	r1, #1
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	f001 f920 	bl	800e6f0 <__i2b>
 800d4b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	4606      	mov	r6, r0
 800d4b6:	f340 8088 	ble.w	800d5ca <_dtoa_r+0x8c2>
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	4601      	mov	r1, r0
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f001 f9d6 	bl	800e870 <__pow5mult>
 800d4c4:	9b06      	ldr	r3, [sp, #24]
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	4606      	mov	r6, r0
 800d4ca:	f340 8081 	ble.w	800d5d0 <_dtoa_r+0x8c8>
 800d4ce:	f04f 0800 	mov.w	r8, #0
 800d4d2:	6933      	ldr	r3, [r6, #16]
 800d4d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d4d8:	6918      	ldr	r0, [r3, #16]
 800d4da:	f001 f8b9 	bl	800e650 <__hi0bits>
 800d4de:	f1c0 0020 	rsb	r0, r0, #32
 800d4e2:	9b05      	ldr	r3, [sp, #20]
 800d4e4:	4418      	add	r0, r3
 800d4e6:	f010 001f 	ands.w	r0, r0, #31
 800d4ea:	f000 8092 	beq.w	800d612 <_dtoa_r+0x90a>
 800d4ee:	f1c0 0320 	rsb	r3, r0, #32
 800d4f2:	2b04      	cmp	r3, #4
 800d4f4:	f340 808a 	ble.w	800d60c <_dtoa_r+0x904>
 800d4f8:	f1c0 001c 	rsb	r0, r0, #28
 800d4fc:	9b04      	ldr	r3, [sp, #16]
 800d4fe:	4403      	add	r3, r0
 800d500:	9304      	str	r3, [sp, #16]
 800d502:	9b05      	ldr	r3, [sp, #20]
 800d504:	4403      	add	r3, r0
 800d506:	4405      	add	r5, r0
 800d508:	9305      	str	r3, [sp, #20]
 800d50a:	9b04      	ldr	r3, [sp, #16]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	dd07      	ble.n	800d520 <_dtoa_r+0x818>
 800d510:	ee18 1a10 	vmov	r1, s16
 800d514:	461a      	mov	r2, r3
 800d516:	4620      	mov	r0, r4
 800d518:	f001 fa04 	bl	800e924 <__lshift>
 800d51c:	ee08 0a10 	vmov	s16, r0
 800d520:	9b05      	ldr	r3, [sp, #20]
 800d522:	2b00      	cmp	r3, #0
 800d524:	dd05      	ble.n	800d532 <_dtoa_r+0x82a>
 800d526:	4631      	mov	r1, r6
 800d528:	461a      	mov	r2, r3
 800d52a:	4620      	mov	r0, r4
 800d52c:	f001 f9fa 	bl	800e924 <__lshift>
 800d530:	4606      	mov	r6, r0
 800d532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d534:	2b00      	cmp	r3, #0
 800d536:	d06e      	beq.n	800d616 <_dtoa_r+0x90e>
 800d538:	ee18 0a10 	vmov	r0, s16
 800d53c:	4631      	mov	r1, r6
 800d53e:	f001 fa61 	bl	800ea04 <__mcmp>
 800d542:	2800      	cmp	r0, #0
 800d544:	da67      	bge.n	800d616 <_dtoa_r+0x90e>
 800d546:	9b00      	ldr	r3, [sp, #0]
 800d548:	3b01      	subs	r3, #1
 800d54a:	ee18 1a10 	vmov	r1, s16
 800d54e:	9300      	str	r3, [sp, #0]
 800d550:	220a      	movs	r2, #10
 800d552:	2300      	movs	r3, #0
 800d554:	4620      	mov	r0, r4
 800d556:	f000 ffeb 	bl	800e530 <__multadd>
 800d55a:	9b08      	ldr	r3, [sp, #32]
 800d55c:	ee08 0a10 	vmov	s16, r0
 800d560:	2b00      	cmp	r3, #0
 800d562:	f000 81b1 	beq.w	800d8c8 <_dtoa_r+0xbc0>
 800d566:	2300      	movs	r3, #0
 800d568:	4639      	mov	r1, r7
 800d56a:	220a      	movs	r2, #10
 800d56c:	4620      	mov	r0, r4
 800d56e:	f000 ffdf 	bl	800e530 <__multadd>
 800d572:	9b02      	ldr	r3, [sp, #8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	4607      	mov	r7, r0
 800d578:	f300 808e 	bgt.w	800d698 <_dtoa_r+0x990>
 800d57c:	9b06      	ldr	r3, [sp, #24]
 800d57e:	2b02      	cmp	r3, #2
 800d580:	dc51      	bgt.n	800d626 <_dtoa_r+0x91e>
 800d582:	e089      	b.n	800d698 <_dtoa_r+0x990>
 800d584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d586:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d58a:	e74b      	b.n	800d424 <_dtoa_r+0x71c>
 800d58c:	9b03      	ldr	r3, [sp, #12]
 800d58e:	1e5e      	subs	r6, r3, #1
 800d590:	9b07      	ldr	r3, [sp, #28]
 800d592:	42b3      	cmp	r3, r6
 800d594:	bfbf      	itttt	lt
 800d596:	9b07      	ldrlt	r3, [sp, #28]
 800d598:	9607      	strlt	r6, [sp, #28]
 800d59a:	1af2      	sublt	r2, r6, r3
 800d59c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d59e:	bfb6      	itet	lt
 800d5a0:	189b      	addlt	r3, r3, r2
 800d5a2:	1b9e      	subge	r6, r3, r6
 800d5a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d5a6:	9b03      	ldr	r3, [sp, #12]
 800d5a8:	bfb8      	it	lt
 800d5aa:	2600      	movlt	r6, #0
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	bfb7      	itett	lt
 800d5b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d5b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d5b8:	1a9d      	sublt	r5, r3, r2
 800d5ba:	2300      	movlt	r3, #0
 800d5bc:	e734      	b.n	800d428 <_dtoa_r+0x720>
 800d5be:	9e07      	ldr	r6, [sp, #28]
 800d5c0:	9d04      	ldr	r5, [sp, #16]
 800d5c2:	9f08      	ldr	r7, [sp, #32]
 800d5c4:	e73b      	b.n	800d43e <_dtoa_r+0x736>
 800d5c6:	9a07      	ldr	r2, [sp, #28]
 800d5c8:	e767      	b.n	800d49a <_dtoa_r+0x792>
 800d5ca:	9b06      	ldr	r3, [sp, #24]
 800d5cc:	2b01      	cmp	r3, #1
 800d5ce:	dc18      	bgt.n	800d602 <_dtoa_r+0x8fa>
 800d5d0:	f1ba 0f00 	cmp.w	sl, #0
 800d5d4:	d115      	bne.n	800d602 <_dtoa_r+0x8fa>
 800d5d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5da:	b993      	cbnz	r3, 800d602 <_dtoa_r+0x8fa>
 800d5dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5e0:	0d1b      	lsrs	r3, r3, #20
 800d5e2:	051b      	lsls	r3, r3, #20
 800d5e4:	b183      	cbz	r3, 800d608 <_dtoa_r+0x900>
 800d5e6:	9b04      	ldr	r3, [sp, #16]
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	9304      	str	r3, [sp, #16]
 800d5ec:	9b05      	ldr	r3, [sp, #20]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	9305      	str	r3, [sp, #20]
 800d5f2:	f04f 0801 	mov.w	r8, #1
 800d5f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	f47f af6a 	bne.w	800d4d2 <_dtoa_r+0x7ca>
 800d5fe:	2001      	movs	r0, #1
 800d600:	e76f      	b.n	800d4e2 <_dtoa_r+0x7da>
 800d602:	f04f 0800 	mov.w	r8, #0
 800d606:	e7f6      	b.n	800d5f6 <_dtoa_r+0x8ee>
 800d608:	4698      	mov	r8, r3
 800d60a:	e7f4      	b.n	800d5f6 <_dtoa_r+0x8ee>
 800d60c:	f43f af7d 	beq.w	800d50a <_dtoa_r+0x802>
 800d610:	4618      	mov	r0, r3
 800d612:	301c      	adds	r0, #28
 800d614:	e772      	b.n	800d4fc <_dtoa_r+0x7f4>
 800d616:	9b03      	ldr	r3, [sp, #12]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	dc37      	bgt.n	800d68c <_dtoa_r+0x984>
 800d61c:	9b06      	ldr	r3, [sp, #24]
 800d61e:	2b02      	cmp	r3, #2
 800d620:	dd34      	ble.n	800d68c <_dtoa_r+0x984>
 800d622:	9b03      	ldr	r3, [sp, #12]
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	9b02      	ldr	r3, [sp, #8]
 800d628:	b96b      	cbnz	r3, 800d646 <_dtoa_r+0x93e>
 800d62a:	4631      	mov	r1, r6
 800d62c:	2205      	movs	r2, #5
 800d62e:	4620      	mov	r0, r4
 800d630:	f000 ff7e 	bl	800e530 <__multadd>
 800d634:	4601      	mov	r1, r0
 800d636:	4606      	mov	r6, r0
 800d638:	ee18 0a10 	vmov	r0, s16
 800d63c:	f001 f9e2 	bl	800ea04 <__mcmp>
 800d640:	2800      	cmp	r0, #0
 800d642:	f73f adbb 	bgt.w	800d1bc <_dtoa_r+0x4b4>
 800d646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d648:	9d01      	ldr	r5, [sp, #4]
 800d64a:	43db      	mvns	r3, r3
 800d64c:	9300      	str	r3, [sp, #0]
 800d64e:	f04f 0800 	mov.w	r8, #0
 800d652:	4631      	mov	r1, r6
 800d654:	4620      	mov	r0, r4
 800d656:	f000 ff49 	bl	800e4ec <_Bfree>
 800d65a:	2f00      	cmp	r7, #0
 800d65c:	f43f aea4 	beq.w	800d3a8 <_dtoa_r+0x6a0>
 800d660:	f1b8 0f00 	cmp.w	r8, #0
 800d664:	d005      	beq.n	800d672 <_dtoa_r+0x96a>
 800d666:	45b8      	cmp	r8, r7
 800d668:	d003      	beq.n	800d672 <_dtoa_r+0x96a>
 800d66a:	4641      	mov	r1, r8
 800d66c:	4620      	mov	r0, r4
 800d66e:	f000 ff3d 	bl	800e4ec <_Bfree>
 800d672:	4639      	mov	r1, r7
 800d674:	4620      	mov	r0, r4
 800d676:	f000 ff39 	bl	800e4ec <_Bfree>
 800d67a:	e695      	b.n	800d3a8 <_dtoa_r+0x6a0>
 800d67c:	2600      	movs	r6, #0
 800d67e:	4637      	mov	r7, r6
 800d680:	e7e1      	b.n	800d646 <_dtoa_r+0x93e>
 800d682:	9700      	str	r7, [sp, #0]
 800d684:	4637      	mov	r7, r6
 800d686:	e599      	b.n	800d1bc <_dtoa_r+0x4b4>
 800d688:	40240000 	.word	0x40240000
 800d68c:	9b08      	ldr	r3, [sp, #32]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	f000 80ca 	beq.w	800d828 <_dtoa_r+0xb20>
 800d694:	9b03      	ldr	r3, [sp, #12]
 800d696:	9302      	str	r3, [sp, #8]
 800d698:	2d00      	cmp	r5, #0
 800d69a:	dd05      	ble.n	800d6a8 <_dtoa_r+0x9a0>
 800d69c:	4639      	mov	r1, r7
 800d69e:	462a      	mov	r2, r5
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f001 f93f 	bl	800e924 <__lshift>
 800d6a6:	4607      	mov	r7, r0
 800d6a8:	f1b8 0f00 	cmp.w	r8, #0
 800d6ac:	d05b      	beq.n	800d766 <_dtoa_r+0xa5e>
 800d6ae:	6879      	ldr	r1, [r7, #4]
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 fedb 	bl	800e46c <_Balloc>
 800d6b6:	4605      	mov	r5, r0
 800d6b8:	b928      	cbnz	r0, 800d6c6 <_dtoa_r+0x9be>
 800d6ba:	4b87      	ldr	r3, [pc, #540]	; (800d8d8 <_dtoa_r+0xbd0>)
 800d6bc:	4602      	mov	r2, r0
 800d6be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d6c2:	f7ff bb3b 	b.w	800cd3c <_dtoa_r+0x34>
 800d6c6:	693a      	ldr	r2, [r7, #16]
 800d6c8:	3202      	adds	r2, #2
 800d6ca:	0092      	lsls	r2, r2, #2
 800d6cc:	f107 010c 	add.w	r1, r7, #12
 800d6d0:	300c      	adds	r0, #12
 800d6d2:	f7fd fb13 	bl	800acfc <memcpy>
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	4629      	mov	r1, r5
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f001 f922 	bl	800e924 <__lshift>
 800d6e0:	9b01      	ldr	r3, [sp, #4]
 800d6e2:	f103 0901 	add.w	r9, r3, #1
 800d6e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d6ea:	4413      	add	r3, r2
 800d6ec:	9305      	str	r3, [sp, #20]
 800d6ee:	f00a 0301 	and.w	r3, sl, #1
 800d6f2:	46b8      	mov	r8, r7
 800d6f4:	9304      	str	r3, [sp, #16]
 800d6f6:	4607      	mov	r7, r0
 800d6f8:	4631      	mov	r1, r6
 800d6fa:	ee18 0a10 	vmov	r0, s16
 800d6fe:	f7ff fa75 	bl	800cbec <quorem>
 800d702:	4641      	mov	r1, r8
 800d704:	9002      	str	r0, [sp, #8]
 800d706:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d70a:	ee18 0a10 	vmov	r0, s16
 800d70e:	f001 f979 	bl	800ea04 <__mcmp>
 800d712:	463a      	mov	r2, r7
 800d714:	9003      	str	r0, [sp, #12]
 800d716:	4631      	mov	r1, r6
 800d718:	4620      	mov	r0, r4
 800d71a:	f001 f98f 	bl	800ea3c <__mdiff>
 800d71e:	68c2      	ldr	r2, [r0, #12]
 800d720:	f109 3bff 	add.w	fp, r9, #4294967295
 800d724:	4605      	mov	r5, r0
 800d726:	bb02      	cbnz	r2, 800d76a <_dtoa_r+0xa62>
 800d728:	4601      	mov	r1, r0
 800d72a:	ee18 0a10 	vmov	r0, s16
 800d72e:	f001 f969 	bl	800ea04 <__mcmp>
 800d732:	4602      	mov	r2, r0
 800d734:	4629      	mov	r1, r5
 800d736:	4620      	mov	r0, r4
 800d738:	9207      	str	r2, [sp, #28]
 800d73a:	f000 fed7 	bl	800e4ec <_Bfree>
 800d73e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d742:	ea43 0102 	orr.w	r1, r3, r2
 800d746:	9b04      	ldr	r3, [sp, #16]
 800d748:	430b      	orrs	r3, r1
 800d74a:	464d      	mov	r5, r9
 800d74c:	d10f      	bne.n	800d76e <_dtoa_r+0xa66>
 800d74e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d752:	d02a      	beq.n	800d7aa <_dtoa_r+0xaa2>
 800d754:	9b03      	ldr	r3, [sp, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	dd02      	ble.n	800d760 <_dtoa_r+0xa58>
 800d75a:	9b02      	ldr	r3, [sp, #8]
 800d75c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d760:	f88b a000 	strb.w	sl, [fp]
 800d764:	e775      	b.n	800d652 <_dtoa_r+0x94a>
 800d766:	4638      	mov	r0, r7
 800d768:	e7ba      	b.n	800d6e0 <_dtoa_r+0x9d8>
 800d76a:	2201      	movs	r2, #1
 800d76c:	e7e2      	b.n	800d734 <_dtoa_r+0xa2c>
 800d76e:	9b03      	ldr	r3, [sp, #12]
 800d770:	2b00      	cmp	r3, #0
 800d772:	db04      	blt.n	800d77e <_dtoa_r+0xa76>
 800d774:	9906      	ldr	r1, [sp, #24]
 800d776:	430b      	orrs	r3, r1
 800d778:	9904      	ldr	r1, [sp, #16]
 800d77a:	430b      	orrs	r3, r1
 800d77c:	d122      	bne.n	800d7c4 <_dtoa_r+0xabc>
 800d77e:	2a00      	cmp	r2, #0
 800d780:	ddee      	ble.n	800d760 <_dtoa_r+0xa58>
 800d782:	ee18 1a10 	vmov	r1, s16
 800d786:	2201      	movs	r2, #1
 800d788:	4620      	mov	r0, r4
 800d78a:	f001 f8cb 	bl	800e924 <__lshift>
 800d78e:	4631      	mov	r1, r6
 800d790:	ee08 0a10 	vmov	s16, r0
 800d794:	f001 f936 	bl	800ea04 <__mcmp>
 800d798:	2800      	cmp	r0, #0
 800d79a:	dc03      	bgt.n	800d7a4 <_dtoa_r+0xa9c>
 800d79c:	d1e0      	bne.n	800d760 <_dtoa_r+0xa58>
 800d79e:	f01a 0f01 	tst.w	sl, #1
 800d7a2:	d0dd      	beq.n	800d760 <_dtoa_r+0xa58>
 800d7a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7a8:	d1d7      	bne.n	800d75a <_dtoa_r+0xa52>
 800d7aa:	2339      	movs	r3, #57	; 0x39
 800d7ac:	f88b 3000 	strb.w	r3, [fp]
 800d7b0:	462b      	mov	r3, r5
 800d7b2:	461d      	mov	r5, r3
 800d7b4:	3b01      	subs	r3, #1
 800d7b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d7ba:	2a39      	cmp	r2, #57	; 0x39
 800d7bc:	d071      	beq.n	800d8a2 <_dtoa_r+0xb9a>
 800d7be:	3201      	adds	r2, #1
 800d7c0:	701a      	strb	r2, [r3, #0]
 800d7c2:	e746      	b.n	800d652 <_dtoa_r+0x94a>
 800d7c4:	2a00      	cmp	r2, #0
 800d7c6:	dd07      	ble.n	800d7d8 <_dtoa_r+0xad0>
 800d7c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7cc:	d0ed      	beq.n	800d7aa <_dtoa_r+0xaa2>
 800d7ce:	f10a 0301 	add.w	r3, sl, #1
 800d7d2:	f88b 3000 	strb.w	r3, [fp]
 800d7d6:	e73c      	b.n	800d652 <_dtoa_r+0x94a>
 800d7d8:	9b05      	ldr	r3, [sp, #20]
 800d7da:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d7de:	4599      	cmp	r9, r3
 800d7e0:	d047      	beq.n	800d872 <_dtoa_r+0xb6a>
 800d7e2:	ee18 1a10 	vmov	r1, s16
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	220a      	movs	r2, #10
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	f000 fea0 	bl	800e530 <__multadd>
 800d7f0:	45b8      	cmp	r8, r7
 800d7f2:	ee08 0a10 	vmov	s16, r0
 800d7f6:	f04f 0300 	mov.w	r3, #0
 800d7fa:	f04f 020a 	mov.w	r2, #10
 800d7fe:	4641      	mov	r1, r8
 800d800:	4620      	mov	r0, r4
 800d802:	d106      	bne.n	800d812 <_dtoa_r+0xb0a>
 800d804:	f000 fe94 	bl	800e530 <__multadd>
 800d808:	4680      	mov	r8, r0
 800d80a:	4607      	mov	r7, r0
 800d80c:	f109 0901 	add.w	r9, r9, #1
 800d810:	e772      	b.n	800d6f8 <_dtoa_r+0x9f0>
 800d812:	f000 fe8d 	bl	800e530 <__multadd>
 800d816:	4639      	mov	r1, r7
 800d818:	4680      	mov	r8, r0
 800d81a:	2300      	movs	r3, #0
 800d81c:	220a      	movs	r2, #10
 800d81e:	4620      	mov	r0, r4
 800d820:	f000 fe86 	bl	800e530 <__multadd>
 800d824:	4607      	mov	r7, r0
 800d826:	e7f1      	b.n	800d80c <_dtoa_r+0xb04>
 800d828:	9b03      	ldr	r3, [sp, #12]
 800d82a:	9302      	str	r3, [sp, #8]
 800d82c:	9d01      	ldr	r5, [sp, #4]
 800d82e:	ee18 0a10 	vmov	r0, s16
 800d832:	4631      	mov	r1, r6
 800d834:	f7ff f9da 	bl	800cbec <quorem>
 800d838:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d83c:	9b01      	ldr	r3, [sp, #4]
 800d83e:	f805 ab01 	strb.w	sl, [r5], #1
 800d842:	1aea      	subs	r2, r5, r3
 800d844:	9b02      	ldr	r3, [sp, #8]
 800d846:	4293      	cmp	r3, r2
 800d848:	dd09      	ble.n	800d85e <_dtoa_r+0xb56>
 800d84a:	ee18 1a10 	vmov	r1, s16
 800d84e:	2300      	movs	r3, #0
 800d850:	220a      	movs	r2, #10
 800d852:	4620      	mov	r0, r4
 800d854:	f000 fe6c 	bl	800e530 <__multadd>
 800d858:	ee08 0a10 	vmov	s16, r0
 800d85c:	e7e7      	b.n	800d82e <_dtoa_r+0xb26>
 800d85e:	9b02      	ldr	r3, [sp, #8]
 800d860:	2b00      	cmp	r3, #0
 800d862:	bfc8      	it	gt
 800d864:	461d      	movgt	r5, r3
 800d866:	9b01      	ldr	r3, [sp, #4]
 800d868:	bfd8      	it	le
 800d86a:	2501      	movle	r5, #1
 800d86c:	441d      	add	r5, r3
 800d86e:	f04f 0800 	mov.w	r8, #0
 800d872:	ee18 1a10 	vmov	r1, s16
 800d876:	2201      	movs	r2, #1
 800d878:	4620      	mov	r0, r4
 800d87a:	f001 f853 	bl	800e924 <__lshift>
 800d87e:	4631      	mov	r1, r6
 800d880:	ee08 0a10 	vmov	s16, r0
 800d884:	f001 f8be 	bl	800ea04 <__mcmp>
 800d888:	2800      	cmp	r0, #0
 800d88a:	dc91      	bgt.n	800d7b0 <_dtoa_r+0xaa8>
 800d88c:	d102      	bne.n	800d894 <_dtoa_r+0xb8c>
 800d88e:	f01a 0f01 	tst.w	sl, #1
 800d892:	d18d      	bne.n	800d7b0 <_dtoa_r+0xaa8>
 800d894:	462b      	mov	r3, r5
 800d896:	461d      	mov	r5, r3
 800d898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d89c:	2a30      	cmp	r2, #48	; 0x30
 800d89e:	d0fa      	beq.n	800d896 <_dtoa_r+0xb8e>
 800d8a0:	e6d7      	b.n	800d652 <_dtoa_r+0x94a>
 800d8a2:	9a01      	ldr	r2, [sp, #4]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d184      	bne.n	800d7b2 <_dtoa_r+0xaaa>
 800d8a8:	9b00      	ldr	r3, [sp, #0]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	9300      	str	r3, [sp, #0]
 800d8ae:	2331      	movs	r3, #49	; 0x31
 800d8b0:	7013      	strb	r3, [r2, #0]
 800d8b2:	e6ce      	b.n	800d652 <_dtoa_r+0x94a>
 800d8b4:	4b09      	ldr	r3, [pc, #36]	; (800d8dc <_dtoa_r+0xbd4>)
 800d8b6:	f7ff ba95 	b.w	800cde4 <_dtoa_r+0xdc>
 800d8ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	f47f aa6e 	bne.w	800cd9e <_dtoa_r+0x96>
 800d8c2:	4b07      	ldr	r3, [pc, #28]	; (800d8e0 <_dtoa_r+0xbd8>)
 800d8c4:	f7ff ba8e 	b.w	800cde4 <_dtoa_r+0xdc>
 800d8c8:	9b02      	ldr	r3, [sp, #8]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dcae      	bgt.n	800d82c <_dtoa_r+0xb24>
 800d8ce:	9b06      	ldr	r3, [sp, #24]
 800d8d0:	2b02      	cmp	r3, #2
 800d8d2:	f73f aea8 	bgt.w	800d626 <_dtoa_r+0x91e>
 800d8d6:	e7a9      	b.n	800d82c <_dtoa_r+0xb24>
 800d8d8:	0800fad8 	.word	0x0800fad8
 800d8dc:	0800f8dc 	.word	0x0800f8dc
 800d8e0:	0800fa59 	.word	0x0800fa59

0800d8e4 <__sflush_r>:
 800d8e4:	898a      	ldrh	r2, [r1, #12]
 800d8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8ea:	4605      	mov	r5, r0
 800d8ec:	0710      	lsls	r0, r2, #28
 800d8ee:	460c      	mov	r4, r1
 800d8f0:	d458      	bmi.n	800d9a4 <__sflush_r+0xc0>
 800d8f2:	684b      	ldr	r3, [r1, #4]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	dc05      	bgt.n	800d904 <__sflush_r+0x20>
 800d8f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	dc02      	bgt.n	800d904 <__sflush_r+0x20>
 800d8fe:	2000      	movs	r0, #0
 800d900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d906:	2e00      	cmp	r6, #0
 800d908:	d0f9      	beq.n	800d8fe <__sflush_r+0x1a>
 800d90a:	2300      	movs	r3, #0
 800d90c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d910:	682f      	ldr	r7, [r5, #0]
 800d912:	602b      	str	r3, [r5, #0]
 800d914:	d032      	beq.n	800d97c <__sflush_r+0x98>
 800d916:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d918:	89a3      	ldrh	r3, [r4, #12]
 800d91a:	075a      	lsls	r2, r3, #29
 800d91c:	d505      	bpl.n	800d92a <__sflush_r+0x46>
 800d91e:	6863      	ldr	r3, [r4, #4]
 800d920:	1ac0      	subs	r0, r0, r3
 800d922:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d924:	b10b      	cbz	r3, 800d92a <__sflush_r+0x46>
 800d926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d928:	1ac0      	subs	r0, r0, r3
 800d92a:	2300      	movs	r3, #0
 800d92c:	4602      	mov	r2, r0
 800d92e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d930:	6a21      	ldr	r1, [r4, #32]
 800d932:	4628      	mov	r0, r5
 800d934:	47b0      	blx	r6
 800d936:	1c43      	adds	r3, r0, #1
 800d938:	89a3      	ldrh	r3, [r4, #12]
 800d93a:	d106      	bne.n	800d94a <__sflush_r+0x66>
 800d93c:	6829      	ldr	r1, [r5, #0]
 800d93e:	291d      	cmp	r1, #29
 800d940:	d82c      	bhi.n	800d99c <__sflush_r+0xb8>
 800d942:	4a2a      	ldr	r2, [pc, #168]	; (800d9ec <__sflush_r+0x108>)
 800d944:	40ca      	lsrs	r2, r1
 800d946:	07d6      	lsls	r6, r2, #31
 800d948:	d528      	bpl.n	800d99c <__sflush_r+0xb8>
 800d94a:	2200      	movs	r2, #0
 800d94c:	6062      	str	r2, [r4, #4]
 800d94e:	04d9      	lsls	r1, r3, #19
 800d950:	6922      	ldr	r2, [r4, #16]
 800d952:	6022      	str	r2, [r4, #0]
 800d954:	d504      	bpl.n	800d960 <__sflush_r+0x7c>
 800d956:	1c42      	adds	r2, r0, #1
 800d958:	d101      	bne.n	800d95e <__sflush_r+0x7a>
 800d95a:	682b      	ldr	r3, [r5, #0]
 800d95c:	b903      	cbnz	r3, 800d960 <__sflush_r+0x7c>
 800d95e:	6560      	str	r0, [r4, #84]	; 0x54
 800d960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d962:	602f      	str	r7, [r5, #0]
 800d964:	2900      	cmp	r1, #0
 800d966:	d0ca      	beq.n	800d8fe <__sflush_r+0x1a>
 800d968:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d96c:	4299      	cmp	r1, r3
 800d96e:	d002      	beq.n	800d976 <__sflush_r+0x92>
 800d970:	4628      	mov	r0, r5
 800d972:	f7fd f9d9 	bl	800ad28 <_free_r>
 800d976:	2000      	movs	r0, #0
 800d978:	6360      	str	r0, [r4, #52]	; 0x34
 800d97a:	e7c1      	b.n	800d900 <__sflush_r+0x1c>
 800d97c:	6a21      	ldr	r1, [r4, #32]
 800d97e:	2301      	movs	r3, #1
 800d980:	4628      	mov	r0, r5
 800d982:	47b0      	blx	r6
 800d984:	1c41      	adds	r1, r0, #1
 800d986:	d1c7      	bne.n	800d918 <__sflush_r+0x34>
 800d988:	682b      	ldr	r3, [r5, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d0c4      	beq.n	800d918 <__sflush_r+0x34>
 800d98e:	2b1d      	cmp	r3, #29
 800d990:	d001      	beq.n	800d996 <__sflush_r+0xb2>
 800d992:	2b16      	cmp	r3, #22
 800d994:	d101      	bne.n	800d99a <__sflush_r+0xb6>
 800d996:	602f      	str	r7, [r5, #0]
 800d998:	e7b1      	b.n	800d8fe <__sflush_r+0x1a>
 800d99a:	89a3      	ldrh	r3, [r4, #12]
 800d99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9a0:	81a3      	strh	r3, [r4, #12]
 800d9a2:	e7ad      	b.n	800d900 <__sflush_r+0x1c>
 800d9a4:	690f      	ldr	r7, [r1, #16]
 800d9a6:	2f00      	cmp	r7, #0
 800d9a8:	d0a9      	beq.n	800d8fe <__sflush_r+0x1a>
 800d9aa:	0793      	lsls	r3, r2, #30
 800d9ac:	680e      	ldr	r6, [r1, #0]
 800d9ae:	bf08      	it	eq
 800d9b0:	694b      	ldreq	r3, [r1, #20]
 800d9b2:	600f      	str	r7, [r1, #0]
 800d9b4:	bf18      	it	ne
 800d9b6:	2300      	movne	r3, #0
 800d9b8:	eba6 0807 	sub.w	r8, r6, r7
 800d9bc:	608b      	str	r3, [r1, #8]
 800d9be:	f1b8 0f00 	cmp.w	r8, #0
 800d9c2:	dd9c      	ble.n	800d8fe <__sflush_r+0x1a>
 800d9c4:	6a21      	ldr	r1, [r4, #32]
 800d9c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d9c8:	4643      	mov	r3, r8
 800d9ca:	463a      	mov	r2, r7
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	47b0      	blx	r6
 800d9d0:	2800      	cmp	r0, #0
 800d9d2:	dc06      	bgt.n	800d9e2 <__sflush_r+0xfe>
 800d9d4:	89a3      	ldrh	r3, [r4, #12]
 800d9d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9da:	81a3      	strh	r3, [r4, #12]
 800d9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e0:	e78e      	b.n	800d900 <__sflush_r+0x1c>
 800d9e2:	4407      	add	r7, r0
 800d9e4:	eba8 0800 	sub.w	r8, r8, r0
 800d9e8:	e7e9      	b.n	800d9be <__sflush_r+0xda>
 800d9ea:	bf00      	nop
 800d9ec:	20400001 	.word	0x20400001

0800d9f0 <_fflush_r>:
 800d9f0:	b538      	push	{r3, r4, r5, lr}
 800d9f2:	690b      	ldr	r3, [r1, #16]
 800d9f4:	4605      	mov	r5, r0
 800d9f6:	460c      	mov	r4, r1
 800d9f8:	b913      	cbnz	r3, 800da00 <_fflush_r+0x10>
 800d9fa:	2500      	movs	r5, #0
 800d9fc:	4628      	mov	r0, r5
 800d9fe:	bd38      	pop	{r3, r4, r5, pc}
 800da00:	b118      	cbz	r0, 800da0a <_fflush_r+0x1a>
 800da02:	6983      	ldr	r3, [r0, #24]
 800da04:	b90b      	cbnz	r3, 800da0a <_fflush_r+0x1a>
 800da06:	f000 f887 	bl	800db18 <__sinit>
 800da0a:	4b14      	ldr	r3, [pc, #80]	; (800da5c <_fflush_r+0x6c>)
 800da0c:	429c      	cmp	r4, r3
 800da0e:	d11b      	bne.n	800da48 <_fflush_r+0x58>
 800da10:	686c      	ldr	r4, [r5, #4]
 800da12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d0ef      	beq.n	800d9fa <_fflush_r+0xa>
 800da1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da1c:	07d0      	lsls	r0, r2, #31
 800da1e:	d404      	bmi.n	800da2a <_fflush_r+0x3a>
 800da20:	0599      	lsls	r1, r3, #22
 800da22:	d402      	bmi.n	800da2a <_fflush_r+0x3a>
 800da24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da26:	f000 fc88 	bl	800e33a <__retarget_lock_acquire_recursive>
 800da2a:	4628      	mov	r0, r5
 800da2c:	4621      	mov	r1, r4
 800da2e:	f7ff ff59 	bl	800d8e4 <__sflush_r>
 800da32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da34:	07da      	lsls	r2, r3, #31
 800da36:	4605      	mov	r5, r0
 800da38:	d4e0      	bmi.n	800d9fc <_fflush_r+0xc>
 800da3a:	89a3      	ldrh	r3, [r4, #12]
 800da3c:	059b      	lsls	r3, r3, #22
 800da3e:	d4dd      	bmi.n	800d9fc <_fflush_r+0xc>
 800da40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da42:	f000 fc7b 	bl	800e33c <__retarget_lock_release_recursive>
 800da46:	e7d9      	b.n	800d9fc <_fflush_r+0xc>
 800da48:	4b05      	ldr	r3, [pc, #20]	; (800da60 <_fflush_r+0x70>)
 800da4a:	429c      	cmp	r4, r3
 800da4c:	d101      	bne.n	800da52 <_fflush_r+0x62>
 800da4e:	68ac      	ldr	r4, [r5, #8]
 800da50:	e7df      	b.n	800da12 <_fflush_r+0x22>
 800da52:	4b04      	ldr	r3, [pc, #16]	; (800da64 <_fflush_r+0x74>)
 800da54:	429c      	cmp	r4, r3
 800da56:	bf08      	it	eq
 800da58:	68ec      	ldreq	r4, [r5, #12]
 800da5a:	e7da      	b.n	800da12 <_fflush_r+0x22>
 800da5c:	0800fb0c 	.word	0x0800fb0c
 800da60:	0800fb2c 	.word	0x0800fb2c
 800da64:	0800faec 	.word	0x0800faec

0800da68 <std>:
 800da68:	2300      	movs	r3, #0
 800da6a:	b510      	push	{r4, lr}
 800da6c:	4604      	mov	r4, r0
 800da6e:	e9c0 3300 	strd	r3, r3, [r0]
 800da72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da76:	6083      	str	r3, [r0, #8]
 800da78:	8181      	strh	r1, [r0, #12]
 800da7a:	6643      	str	r3, [r0, #100]	; 0x64
 800da7c:	81c2      	strh	r2, [r0, #14]
 800da7e:	6183      	str	r3, [r0, #24]
 800da80:	4619      	mov	r1, r3
 800da82:	2208      	movs	r2, #8
 800da84:	305c      	adds	r0, #92	; 0x5c
 800da86:	f7fd f947 	bl	800ad18 <memset>
 800da8a:	4b05      	ldr	r3, [pc, #20]	; (800daa0 <std+0x38>)
 800da8c:	6263      	str	r3, [r4, #36]	; 0x24
 800da8e:	4b05      	ldr	r3, [pc, #20]	; (800daa4 <std+0x3c>)
 800da90:	62a3      	str	r3, [r4, #40]	; 0x28
 800da92:	4b05      	ldr	r3, [pc, #20]	; (800daa8 <std+0x40>)
 800da94:	62e3      	str	r3, [r4, #44]	; 0x2c
 800da96:	4b05      	ldr	r3, [pc, #20]	; (800daac <std+0x44>)
 800da98:	6224      	str	r4, [r4, #32]
 800da9a:	6323      	str	r3, [r4, #48]	; 0x30
 800da9c:	bd10      	pop	{r4, pc}
 800da9e:	bf00      	nop
 800daa0:	0800bc49 	.word	0x0800bc49
 800daa4:	0800bc6b 	.word	0x0800bc6b
 800daa8:	0800bca3 	.word	0x0800bca3
 800daac:	0800bcc7 	.word	0x0800bcc7

0800dab0 <_cleanup_r>:
 800dab0:	4901      	ldr	r1, [pc, #4]	; (800dab8 <_cleanup_r+0x8>)
 800dab2:	f000 b8af 	b.w	800dc14 <_fwalk_reent>
 800dab6:	bf00      	nop
 800dab8:	0800d9f1 	.word	0x0800d9f1

0800dabc <__sfmoreglue>:
 800dabc:	b570      	push	{r4, r5, r6, lr}
 800dabe:	2268      	movs	r2, #104	; 0x68
 800dac0:	1e4d      	subs	r5, r1, #1
 800dac2:	4355      	muls	r5, r2
 800dac4:	460e      	mov	r6, r1
 800dac6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800daca:	f7fd f999 	bl	800ae00 <_malloc_r>
 800dace:	4604      	mov	r4, r0
 800dad0:	b140      	cbz	r0, 800dae4 <__sfmoreglue+0x28>
 800dad2:	2100      	movs	r1, #0
 800dad4:	e9c0 1600 	strd	r1, r6, [r0]
 800dad8:	300c      	adds	r0, #12
 800dada:	60a0      	str	r0, [r4, #8]
 800dadc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dae0:	f7fd f91a 	bl	800ad18 <memset>
 800dae4:	4620      	mov	r0, r4
 800dae6:	bd70      	pop	{r4, r5, r6, pc}

0800dae8 <__sfp_lock_acquire>:
 800dae8:	4801      	ldr	r0, [pc, #4]	; (800daf0 <__sfp_lock_acquire+0x8>)
 800daea:	f000 bc26 	b.w	800e33a <__retarget_lock_acquire_recursive>
 800daee:	bf00      	nop
 800daf0:	200143f5 	.word	0x200143f5

0800daf4 <__sfp_lock_release>:
 800daf4:	4801      	ldr	r0, [pc, #4]	; (800dafc <__sfp_lock_release+0x8>)
 800daf6:	f000 bc21 	b.w	800e33c <__retarget_lock_release_recursive>
 800dafa:	bf00      	nop
 800dafc:	200143f5 	.word	0x200143f5

0800db00 <__sinit_lock_acquire>:
 800db00:	4801      	ldr	r0, [pc, #4]	; (800db08 <__sinit_lock_acquire+0x8>)
 800db02:	f000 bc1a 	b.w	800e33a <__retarget_lock_acquire_recursive>
 800db06:	bf00      	nop
 800db08:	200143f6 	.word	0x200143f6

0800db0c <__sinit_lock_release>:
 800db0c:	4801      	ldr	r0, [pc, #4]	; (800db14 <__sinit_lock_release+0x8>)
 800db0e:	f000 bc15 	b.w	800e33c <__retarget_lock_release_recursive>
 800db12:	bf00      	nop
 800db14:	200143f6 	.word	0x200143f6

0800db18 <__sinit>:
 800db18:	b510      	push	{r4, lr}
 800db1a:	4604      	mov	r4, r0
 800db1c:	f7ff fff0 	bl	800db00 <__sinit_lock_acquire>
 800db20:	69a3      	ldr	r3, [r4, #24]
 800db22:	b11b      	cbz	r3, 800db2c <__sinit+0x14>
 800db24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db28:	f7ff bff0 	b.w	800db0c <__sinit_lock_release>
 800db2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800db30:	6523      	str	r3, [r4, #80]	; 0x50
 800db32:	4b13      	ldr	r3, [pc, #76]	; (800db80 <__sinit+0x68>)
 800db34:	4a13      	ldr	r2, [pc, #76]	; (800db84 <__sinit+0x6c>)
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	62a2      	str	r2, [r4, #40]	; 0x28
 800db3a:	42a3      	cmp	r3, r4
 800db3c:	bf04      	itt	eq
 800db3e:	2301      	moveq	r3, #1
 800db40:	61a3      	streq	r3, [r4, #24]
 800db42:	4620      	mov	r0, r4
 800db44:	f000 f820 	bl	800db88 <__sfp>
 800db48:	6060      	str	r0, [r4, #4]
 800db4a:	4620      	mov	r0, r4
 800db4c:	f000 f81c 	bl	800db88 <__sfp>
 800db50:	60a0      	str	r0, [r4, #8]
 800db52:	4620      	mov	r0, r4
 800db54:	f000 f818 	bl	800db88 <__sfp>
 800db58:	2200      	movs	r2, #0
 800db5a:	60e0      	str	r0, [r4, #12]
 800db5c:	2104      	movs	r1, #4
 800db5e:	6860      	ldr	r0, [r4, #4]
 800db60:	f7ff ff82 	bl	800da68 <std>
 800db64:	68a0      	ldr	r0, [r4, #8]
 800db66:	2201      	movs	r2, #1
 800db68:	2109      	movs	r1, #9
 800db6a:	f7ff ff7d 	bl	800da68 <std>
 800db6e:	68e0      	ldr	r0, [r4, #12]
 800db70:	2202      	movs	r2, #2
 800db72:	2112      	movs	r1, #18
 800db74:	f7ff ff78 	bl	800da68 <std>
 800db78:	2301      	movs	r3, #1
 800db7a:	61a3      	str	r3, [r4, #24]
 800db7c:	e7d2      	b.n	800db24 <__sinit+0xc>
 800db7e:	bf00      	nop
 800db80:	0800f8c8 	.word	0x0800f8c8
 800db84:	0800dab1 	.word	0x0800dab1

0800db88 <__sfp>:
 800db88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db8a:	4607      	mov	r7, r0
 800db8c:	f7ff ffac 	bl	800dae8 <__sfp_lock_acquire>
 800db90:	4b1e      	ldr	r3, [pc, #120]	; (800dc0c <__sfp+0x84>)
 800db92:	681e      	ldr	r6, [r3, #0]
 800db94:	69b3      	ldr	r3, [r6, #24]
 800db96:	b913      	cbnz	r3, 800db9e <__sfp+0x16>
 800db98:	4630      	mov	r0, r6
 800db9a:	f7ff ffbd 	bl	800db18 <__sinit>
 800db9e:	3648      	adds	r6, #72	; 0x48
 800dba0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dba4:	3b01      	subs	r3, #1
 800dba6:	d503      	bpl.n	800dbb0 <__sfp+0x28>
 800dba8:	6833      	ldr	r3, [r6, #0]
 800dbaa:	b30b      	cbz	r3, 800dbf0 <__sfp+0x68>
 800dbac:	6836      	ldr	r6, [r6, #0]
 800dbae:	e7f7      	b.n	800dba0 <__sfp+0x18>
 800dbb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dbb4:	b9d5      	cbnz	r5, 800dbec <__sfp+0x64>
 800dbb6:	4b16      	ldr	r3, [pc, #88]	; (800dc10 <__sfp+0x88>)
 800dbb8:	60e3      	str	r3, [r4, #12]
 800dbba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dbbe:	6665      	str	r5, [r4, #100]	; 0x64
 800dbc0:	f000 fbba 	bl	800e338 <__retarget_lock_init_recursive>
 800dbc4:	f7ff ff96 	bl	800daf4 <__sfp_lock_release>
 800dbc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dbcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dbd0:	6025      	str	r5, [r4, #0]
 800dbd2:	61a5      	str	r5, [r4, #24]
 800dbd4:	2208      	movs	r2, #8
 800dbd6:	4629      	mov	r1, r5
 800dbd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dbdc:	f7fd f89c 	bl	800ad18 <memset>
 800dbe0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dbe4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dbe8:	4620      	mov	r0, r4
 800dbea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbec:	3468      	adds	r4, #104	; 0x68
 800dbee:	e7d9      	b.n	800dba4 <__sfp+0x1c>
 800dbf0:	2104      	movs	r1, #4
 800dbf2:	4638      	mov	r0, r7
 800dbf4:	f7ff ff62 	bl	800dabc <__sfmoreglue>
 800dbf8:	4604      	mov	r4, r0
 800dbfa:	6030      	str	r0, [r6, #0]
 800dbfc:	2800      	cmp	r0, #0
 800dbfe:	d1d5      	bne.n	800dbac <__sfp+0x24>
 800dc00:	f7ff ff78 	bl	800daf4 <__sfp_lock_release>
 800dc04:	230c      	movs	r3, #12
 800dc06:	603b      	str	r3, [r7, #0]
 800dc08:	e7ee      	b.n	800dbe8 <__sfp+0x60>
 800dc0a:	bf00      	nop
 800dc0c:	0800f8c8 	.word	0x0800f8c8
 800dc10:	ffff0001 	.word	0xffff0001

0800dc14 <_fwalk_reent>:
 800dc14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc18:	4606      	mov	r6, r0
 800dc1a:	4688      	mov	r8, r1
 800dc1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dc20:	2700      	movs	r7, #0
 800dc22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dc26:	f1b9 0901 	subs.w	r9, r9, #1
 800dc2a:	d505      	bpl.n	800dc38 <_fwalk_reent+0x24>
 800dc2c:	6824      	ldr	r4, [r4, #0]
 800dc2e:	2c00      	cmp	r4, #0
 800dc30:	d1f7      	bne.n	800dc22 <_fwalk_reent+0xe>
 800dc32:	4638      	mov	r0, r7
 800dc34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc38:	89ab      	ldrh	r3, [r5, #12]
 800dc3a:	2b01      	cmp	r3, #1
 800dc3c:	d907      	bls.n	800dc4e <_fwalk_reent+0x3a>
 800dc3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dc42:	3301      	adds	r3, #1
 800dc44:	d003      	beq.n	800dc4e <_fwalk_reent+0x3a>
 800dc46:	4629      	mov	r1, r5
 800dc48:	4630      	mov	r0, r6
 800dc4a:	47c0      	blx	r8
 800dc4c:	4307      	orrs	r7, r0
 800dc4e:	3568      	adds	r5, #104	; 0x68
 800dc50:	e7e9      	b.n	800dc26 <_fwalk_reent+0x12>

0800dc52 <rshift>:
 800dc52:	6903      	ldr	r3, [r0, #16]
 800dc54:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc5c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc60:	f100 0414 	add.w	r4, r0, #20
 800dc64:	dd45      	ble.n	800dcf2 <rshift+0xa0>
 800dc66:	f011 011f 	ands.w	r1, r1, #31
 800dc6a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc6e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc72:	d10c      	bne.n	800dc8e <rshift+0x3c>
 800dc74:	f100 0710 	add.w	r7, r0, #16
 800dc78:	4629      	mov	r1, r5
 800dc7a:	42b1      	cmp	r1, r6
 800dc7c:	d334      	bcc.n	800dce8 <rshift+0x96>
 800dc7e:	1a9b      	subs	r3, r3, r2
 800dc80:	009b      	lsls	r3, r3, #2
 800dc82:	1eea      	subs	r2, r5, #3
 800dc84:	4296      	cmp	r6, r2
 800dc86:	bf38      	it	cc
 800dc88:	2300      	movcc	r3, #0
 800dc8a:	4423      	add	r3, r4
 800dc8c:	e015      	b.n	800dcba <rshift+0x68>
 800dc8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc92:	f1c1 0820 	rsb	r8, r1, #32
 800dc96:	40cf      	lsrs	r7, r1
 800dc98:	f105 0e04 	add.w	lr, r5, #4
 800dc9c:	46a1      	mov	r9, r4
 800dc9e:	4576      	cmp	r6, lr
 800dca0:	46f4      	mov	ip, lr
 800dca2:	d815      	bhi.n	800dcd0 <rshift+0x7e>
 800dca4:	1a9a      	subs	r2, r3, r2
 800dca6:	0092      	lsls	r2, r2, #2
 800dca8:	3a04      	subs	r2, #4
 800dcaa:	3501      	adds	r5, #1
 800dcac:	42ae      	cmp	r6, r5
 800dcae:	bf38      	it	cc
 800dcb0:	2200      	movcc	r2, #0
 800dcb2:	18a3      	adds	r3, r4, r2
 800dcb4:	50a7      	str	r7, [r4, r2]
 800dcb6:	b107      	cbz	r7, 800dcba <rshift+0x68>
 800dcb8:	3304      	adds	r3, #4
 800dcba:	1b1a      	subs	r2, r3, r4
 800dcbc:	42a3      	cmp	r3, r4
 800dcbe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcc2:	bf08      	it	eq
 800dcc4:	2300      	moveq	r3, #0
 800dcc6:	6102      	str	r2, [r0, #16]
 800dcc8:	bf08      	it	eq
 800dcca:	6143      	streq	r3, [r0, #20]
 800dccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcd0:	f8dc c000 	ldr.w	ip, [ip]
 800dcd4:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcd8:	ea4c 0707 	orr.w	r7, ip, r7
 800dcdc:	f849 7b04 	str.w	r7, [r9], #4
 800dce0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dce4:	40cf      	lsrs	r7, r1
 800dce6:	e7da      	b.n	800dc9e <rshift+0x4c>
 800dce8:	f851 cb04 	ldr.w	ip, [r1], #4
 800dcec:	f847 cf04 	str.w	ip, [r7, #4]!
 800dcf0:	e7c3      	b.n	800dc7a <rshift+0x28>
 800dcf2:	4623      	mov	r3, r4
 800dcf4:	e7e1      	b.n	800dcba <rshift+0x68>

0800dcf6 <__hexdig_fun>:
 800dcf6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dcfa:	2b09      	cmp	r3, #9
 800dcfc:	d802      	bhi.n	800dd04 <__hexdig_fun+0xe>
 800dcfe:	3820      	subs	r0, #32
 800dd00:	b2c0      	uxtb	r0, r0
 800dd02:	4770      	bx	lr
 800dd04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dd08:	2b05      	cmp	r3, #5
 800dd0a:	d801      	bhi.n	800dd10 <__hexdig_fun+0x1a>
 800dd0c:	3847      	subs	r0, #71	; 0x47
 800dd0e:	e7f7      	b.n	800dd00 <__hexdig_fun+0xa>
 800dd10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dd14:	2b05      	cmp	r3, #5
 800dd16:	d801      	bhi.n	800dd1c <__hexdig_fun+0x26>
 800dd18:	3827      	subs	r0, #39	; 0x27
 800dd1a:	e7f1      	b.n	800dd00 <__hexdig_fun+0xa>
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	4770      	bx	lr

0800dd20 <__gethex>:
 800dd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd24:	ed2d 8b02 	vpush	{d8}
 800dd28:	b089      	sub	sp, #36	; 0x24
 800dd2a:	ee08 0a10 	vmov	s16, r0
 800dd2e:	9304      	str	r3, [sp, #16]
 800dd30:	4bb4      	ldr	r3, [pc, #720]	; (800e004 <__gethex+0x2e4>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	9301      	str	r3, [sp, #4]
 800dd36:	4618      	mov	r0, r3
 800dd38:	468b      	mov	fp, r1
 800dd3a:	4690      	mov	r8, r2
 800dd3c:	f7f2 fa48 	bl	80001d0 <strlen>
 800dd40:	9b01      	ldr	r3, [sp, #4]
 800dd42:	f8db 2000 	ldr.w	r2, [fp]
 800dd46:	4403      	add	r3, r0
 800dd48:	4682      	mov	sl, r0
 800dd4a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800dd4e:	9305      	str	r3, [sp, #20]
 800dd50:	1c93      	adds	r3, r2, #2
 800dd52:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800dd56:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800dd5a:	32fe      	adds	r2, #254	; 0xfe
 800dd5c:	18d1      	adds	r1, r2, r3
 800dd5e:	461f      	mov	r7, r3
 800dd60:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dd64:	9100      	str	r1, [sp, #0]
 800dd66:	2830      	cmp	r0, #48	; 0x30
 800dd68:	d0f8      	beq.n	800dd5c <__gethex+0x3c>
 800dd6a:	f7ff ffc4 	bl	800dcf6 <__hexdig_fun>
 800dd6e:	4604      	mov	r4, r0
 800dd70:	2800      	cmp	r0, #0
 800dd72:	d13a      	bne.n	800ddea <__gethex+0xca>
 800dd74:	9901      	ldr	r1, [sp, #4]
 800dd76:	4652      	mov	r2, sl
 800dd78:	4638      	mov	r0, r7
 800dd7a:	f001 fb1d 	bl	800f3b8 <strncmp>
 800dd7e:	4605      	mov	r5, r0
 800dd80:	2800      	cmp	r0, #0
 800dd82:	d168      	bne.n	800de56 <__gethex+0x136>
 800dd84:	f817 000a 	ldrb.w	r0, [r7, sl]
 800dd88:	eb07 060a 	add.w	r6, r7, sl
 800dd8c:	f7ff ffb3 	bl	800dcf6 <__hexdig_fun>
 800dd90:	2800      	cmp	r0, #0
 800dd92:	d062      	beq.n	800de5a <__gethex+0x13a>
 800dd94:	4633      	mov	r3, r6
 800dd96:	7818      	ldrb	r0, [r3, #0]
 800dd98:	2830      	cmp	r0, #48	; 0x30
 800dd9a:	461f      	mov	r7, r3
 800dd9c:	f103 0301 	add.w	r3, r3, #1
 800dda0:	d0f9      	beq.n	800dd96 <__gethex+0x76>
 800dda2:	f7ff ffa8 	bl	800dcf6 <__hexdig_fun>
 800dda6:	2301      	movs	r3, #1
 800dda8:	fab0 f480 	clz	r4, r0
 800ddac:	0964      	lsrs	r4, r4, #5
 800ddae:	4635      	mov	r5, r6
 800ddb0:	9300      	str	r3, [sp, #0]
 800ddb2:	463a      	mov	r2, r7
 800ddb4:	4616      	mov	r6, r2
 800ddb6:	3201      	adds	r2, #1
 800ddb8:	7830      	ldrb	r0, [r6, #0]
 800ddba:	f7ff ff9c 	bl	800dcf6 <__hexdig_fun>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	d1f8      	bne.n	800ddb4 <__gethex+0x94>
 800ddc2:	9901      	ldr	r1, [sp, #4]
 800ddc4:	4652      	mov	r2, sl
 800ddc6:	4630      	mov	r0, r6
 800ddc8:	f001 faf6 	bl	800f3b8 <strncmp>
 800ddcc:	b980      	cbnz	r0, 800ddf0 <__gethex+0xd0>
 800ddce:	b94d      	cbnz	r5, 800dde4 <__gethex+0xc4>
 800ddd0:	eb06 050a 	add.w	r5, r6, sl
 800ddd4:	462a      	mov	r2, r5
 800ddd6:	4616      	mov	r6, r2
 800ddd8:	3201      	adds	r2, #1
 800ddda:	7830      	ldrb	r0, [r6, #0]
 800dddc:	f7ff ff8b 	bl	800dcf6 <__hexdig_fun>
 800dde0:	2800      	cmp	r0, #0
 800dde2:	d1f8      	bne.n	800ddd6 <__gethex+0xb6>
 800dde4:	1bad      	subs	r5, r5, r6
 800dde6:	00ad      	lsls	r5, r5, #2
 800dde8:	e004      	b.n	800ddf4 <__gethex+0xd4>
 800ddea:	2400      	movs	r4, #0
 800ddec:	4625      	mov	r5, r4
 800ddee:	e7e0      	b.n	800ddb2 <__gethex+0x92>
 800ddf0:	2d00      	cmp	r5, #0
 800ddf2:	d1f7      	bne.n	800dde4 <__gethex+0xc4>
 800ddf4:	7833      	ldrb	r3, [r6, #0]
 800ddf6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ddfa:	2b50      	cmp	r3, #80	; 0x50
 800ddfc:	d13b      	bne.n	800de76 <__gethex+0x156>
 800ddfe:	7873      	ldrb	r3, [r6, #1]
 800de00:	2b2b      	cmp	r3, #43	; 0x2b
 800de02:	d02c      	beq.n	800de5e <__gethex+0x13e>
 800de04:	2b2d      	cmp	r3, #45	; 0x2d
 800de06:	d02e      	beq.n	800de66 <__gethex+0x146>
 800de08:	1c71      	adds	r1, r6, #1
 800de0a:	f04f 0900 	mov.w	r9, #0
 800de0e:	7808      	ldrb	r0, [r1, #0]
 800de10:	f7ff ff71 	bl	800dcf6 <__hexdig_fun>
 800de14:	1e43      	subs	r3, r0, #1
 800de16:	b2db      	uxtb	r3, r3
 800de18:	2b18      	cmp	r3, #24
 800de1a:	d82c      	bhi.n	800de76 <__gethex+0x156>
 800de1c:	f1a0 0210 	sub.w	r2, r0, #16
 800de20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de24:	f7ff ff67 	bl	800dcf6 <__hexdig_fun>
 800de28:	1e43      	subs	r3, r0, #1
 800de2a:	b2db      	uxtb	r3, r3
 800de2c:	2b18      	cmp	r3, #24
 800de2e:	d91d      	bls.n	800de6c <__gethex+0x14c>
 800de30:	f1b9 0f00 	cmp.w	r9, #0
 800de34:	d000      	beq.n	800de38 <__gethex+0x118>
 800de36:	4252      	negs	r2, r2
 800de38:	4415      	add	r5, r2
 800de3a:	f8cb 1000 	str.w	r1, [fp]
 800de3e:	b1e4      	cbz	r4, 800de7a <__gethex+0x15a>
 800de40:	9b00      	ldr	r3, [sp, #0]
 800de42:	2b00      	cmp	r3, #0
 800de44:	bf14      	ite	ne
 800de46:	2700      	movne	r7, #0
 800de48:	2706      	moveq	r7, #6
 800de4a:	4638      	mov	r0, r7
 800de4c:	b009      	add	sp, #36	; 0x24
 800de4e:	ecbd 8b02 	vpop	{d8}
 800de52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de56:	463e      	mov	r6, r7
 800de58:	4625      	mov	r5, r4
 800de5a:	2401      	movs	r4, #1
 800de5c:	e7ca      	b.n	800ddf4 <__gethex+0xd4>
 800de5e:	f04f 0900 	mov.w	r9, #0
 800de62:	1cb1      	adds	r1, r6, #2
 800de64:	e7d3      	b.n	800de0e <__gethex+0xee>
 800de66:	f04f 0901 	mov.w	r9, #1
 800de6a:	e7fa      	b.n	800de62 <__gethex+0x142>
 800de6c:	230a      	movs	r3, #10
 800de6e:	fb03 0202 	mla	r2, r3, r2, r0
 800de72:	3a10      	subs	r2, #16
 800de74:	e7d4      	b.n	800de20 <__gethex+0x100>
 800de76:	4631      	mov	r1, r6
 800de78:	e7df      	b.n	800de3a <__gethex+0x11a>
 800de7a:	1bf3      	subs	r3, r6, r7
 800de7c:	3b01      	subs	r3, #1
 800de7e:	4621      	mov	r1, r4
 800de80:	2b07      	cmp	r3, #7
 800de82:	dc0b      	bgt.n	800de9c <__gethex+0x17c>
 800de84:	ee18 0a10 	vmov	r0, s16
 800de88:	f000 faf0 	bl	800e46c <_Balloc>
 800de8c:	4604      	mov	r4, r0
 800de8e:	b940      	cbnz	r0, 800dea2 <__gethex+0x182>
 800de90:	4b5d      	ldr	r3, [pc, #372]	; (800e008 <__gethex+0x2e8>)
 800de92:	4602      	mov	r2, r0
 800de94:	21de      	movs	r1, #222	; 0xde
 800de96:	485d      	ldr	r0, [pc, #372]	; (800e00c <__gethex+0x2ec>)
 800de98:	f001 fab0 	bl	800f3fc <__assert_func>
 800de9c:	3101      	adds	r1, #1
 800de9e:	105b      	asrs	r3, r3, #1
 800dea0:	e7ee      	b.n	800de80 <__gethex+0x160>
 800dea2:	f100 0914 	add.w	r9, r0, #20
 800dea6:	f04f 0b00 	mov.w	fp, #0
 800deaa:	f1ca 0301 	rsb	r3, sl, #1
 800deae:	f8cd 9008 	str.w	r9, [sp, #8]
 800deb2:	f8cd b000 	str.w	fp, [sp]
 800deb6:	9306      	str	r3, [sp, #24]
 800deb8:	42b7      	cmp	r7, r6
 800deba:	d340      	bcc.n	800df3e <__gethex+0x21e>
 800debc:	9802      	ldr	r0, [sp, #8]
 800debe:	9b00      	ldr	r3, [sp, #0]
 800dec0:	f840 3b04 	str.w	r3, [r0], #4
 800dec4:	eba0 0009 	sub.w	r0, r0, r9
 800dec8:	1080      	asrs	r0, r0, #2
 800deca:	0146      	lsls	r6, r0, #5
 800decc:	6120      	str	r0, [r4, #16]
 800dece:	4618      	mov	r0, r3
 800ded0:	f000 fbbe 	bl	800e650 <__hi0bits>
 800ded4:	1a30      	subs	r0, r6, r0
 800ded6:	f8d8 6000 	ldr.w	r6, [r8]
 800deda:	42b0      	cmp	r0, r6
 800dedc:	dd63      	ble.n	800dfa6 <__gethex+0x286>
 800dede:	1b87      	subs	r7, r0, r6
 800dee0:	4639      	mov	r1, r7
 800dee2:	4620      	mov	r0, r4
 800dee4:	f000 ff62 	bl	800edac <__any_on>
 800dee8:	4682      	mov	sl, r0
 800deea:	b1a8      	cbz	r0, 800df18 <__gethex+0x1f8>
 800deec:	1e7b      	subs	r3, r7, #1
 800deee:	1159      	asrs	r1, r3, #5
 800def0:	f003 021f 	and.w	r2, r3, #31
 800def4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800def8:	f04f 0a01 	mov.w	sl, #1
 800defc:	fa0a f202 	lsl.w	r2, sl, r2
 800df00:	420a      	tst	r2, r1
 800df02:	d009      	beq.n	800df18 <__gethex+0x1f8>
 800df04:	4553      	cmp	r3, sl
 800df06:	dd05      	ble.n	800df14 <__gethex+0x1f4>
 800df08:	1eb9      	subs	r1, r7, #2
 800df0a:	4620      	mov	r0, r4
 800df0c:	f000 ff4e 	bl	800edac <__any_on>
 800df10:	2800      	cmp	r0, #0
 800df12:	d145      	bne.n	800dfa0 <__gethex+0x280>
 800df14:	f04f 0a02 	mov.w	sl, #2
 800df18:	4639      	mov	r1, r7
 800df1a:	4620      	mov	r0, r4
 800df1c:	f7ff fe99 	bl	800dc52 <rshift>
 800df20:	443d      	add	r5, r7
 800df22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df26:	42ab      	cmp	r3, r5
 800df28:	da4c      	bge.n	800dfc4 <__gethex+0x2a4>
 800df2a:	ee18 0a10 	vmov	r0, s16
 800df2e:	4621      	mov	r1, r4
 800df30:	f000 fadc 	bl	800e4ec <_Bfree>
 800df34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800df36:	2300      	movs	r3, #0
 800df38:	6013      	str	r3, [r2, #0]
 800df3a:	27a3      	movs	r7, #163	; 0xa3
 800df3c:	e785      	b.n	800de4a <__gethex+0x12a>
 800df3e:	1e73      	subs	r3, r6, #1
 800df40:	9a05      	ldr	r2, [sp, #20]
 800df42:	9303      	str	r3, [sp, #12]
 800df44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df48:	4293      	cmp	r3, r2
 800df4a:	d019      	beq.n	800df80 <__gethex+0x260>
 800df4c:	f1bb 0f20 	cmp.w	fp, #32
 800df50:	d107      	bne.n	800df62 <__gethex+0x242>
 800df52:	9b02      	ldr	r3, [sp, #8]
 800df54:	9a00      	ldr	r2, [sp, #0]
 800df56:	f843 2b04 	str.w	r2, [r3], #4
 800df5a:	9302      	str	r3, [sp, #8]
 800df5c:	2300      	movs	r3, #0
 800df5e:	9300      	str	r3, [sp, #0]
 800df60:	469b      	mov	fp, r3
 800df62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800df66:	f7ff fec6 	bl	800dcf6 <__hexdig_fun>
 800df6a:	9b00      	ldr	r3, [sp, #0]
 800df6c:	f000 000f 	and.w	r0, r0, #15
 800df70:	fa00 f00b 	lsl.w	r0, r0, fp
 800df74:	4303      	orrs	r3, r0
 800df76:	9300      	str	r3, [sp, #0]
 800df78:	f10b 0b04 	add.w	fp, fp, #4
 800df7c:	9b03      	ldr	r3, [sp, #12]
 800df7e:	e00d      	b.n	800df9c <__gethex+0x27c>
 800df80:	9b03      	ldr	r3, [sp, #12]
 800df82:	9a06      	ldr	r2, [sp, #24]
 800df84:	4413      	add	r3, r2
 800df86:	42bb      	cmp	r3, r7
 800df88:	d3e0      	bcc.n	800df4c <__gethex+0x22c>
 800df8a:	4618      	mov	r0, r3
 800df8c:	9901      	ldr	r1, [sp, #4]
 800df8e:	9307      	str	r3, [sp, #28]
 800df90:	4652      	mov	r2, sl
 800df92:	f001 fa11 	bl	800f3b8 <strncmp>
 800df96:	9b07      	ldr	r3, [sp, #28]
 800df98:	2800      	cmp	r0, #0
 800df9a:	d1d7      	bne.n	800df4c <__gethex+0x22c>
 800df9c:	461e      	mov	r6, r3
 800df9e:	e78b      	b.n	800deb8 <__gethex+0x198>
 800dfa0:	f04f 0a03 	mov.w	sl, #3
 800dfa4:	e7b8      	b.n	800df18 <__gethex+0x1f8>
 800dfa6:	da0a      	bge.n	800dfbe <__gethex+0x29e>
 800dfa8:	1a37      	subs	r7, r6, r0
 800dfaa:	4621      	mov	r1, r4
 800dfac:	ee18 0a10 	vmov	r0, s16
 800dfb0:	463a      	mov	r2, r7
 800dfb2:	f000 fcb7 	bl	800e924 <__lshift>
 800dfb6:	1bed      	subs	r5, r5, r7
 800dfb8:	4604      	mov	r4, r0
 800dfba:	f100 0914 	add.w	r9, r0, #20
 800dfbe:	f04f 0a00 	mov.w	sl, #0
 800dfc2:	e7ae      	b.n	800df22 <__gethex+0x202>
 800dfc4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dfc8:	42a8      	cmp	r0, r5
 800dfca:	dd72      	ble.n	800e0b2 <__gethex+0x392>
 800dfcc:	1b45      	subs	r5, r0, r5
 800dfce:	42ae      	cmp	r6, r5
 800dfd0:	dc36      	bgt.n	800e040 <__gethex+0x320>
 800dfd2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfd6:	2b02      	cmp	r3, #2
 800dfd8:	d02a      	beq.n	800e030 <__gethex+0x310>
 800dfda:	2b03      	cmp	r3, #3
 800dfdc:	d02c      	beq.n	800e038 <__gethex+0x318>
 800dfde:	2b01      	cmp	r3, #1
 800dfe0:	d11c      	bne.n	800e01c <__gethex+0x2fc>
 800dfe2:	42ae      	cmp	r6, r5
 800dfe4:	d11a      	bne.n	800e01c <__gethex+0x2fc>
 800dfe6:	2e01      	cmp	r6, #1
 800dfe8:	d112      	bne.n	800e010 <__gethex+0x2f0>
 800dfea:	9a04      	ldr	r2, [sp, #16]
 800dfec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dff0:	6013      	str	r3, [r2, #0]
 800dff2:	2301      	movs	r3, #1
 800dff4:	6123      	str	r3, [r4, #16]
 800dff6:	f8c9 3000 	str.w	r3, [r9]
 800dffa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dffc:	2762      	movs	r7, #98	; 0x62
 800dffe:	601c      	str	r4, [r3, #0]
 800e000:	e723      	b.n	800de4a <__gethex+0x12a>
 800e002:	bf00      	nop
 800e004:	0800fbb4 	.word	0x0800fbb4
 800e008:	0800fad8 	.word	0x0800fad8
 800e00c:	0800fb4c 	.word	0x0800fb4c
 800e010:	1e71      	subs	r1, r6, #1
 800e012:	4620      	mov	r0, r4
 800e014:	f000 feca 	bl	800edac <__any_on>
 800e018:	2800      	cmp	r0, #0
 800e01a:	d1e6      	bne.n	800dfea <__gethex+0x2ca>
 800e01c:	ee18 0a10 	vmov	r0, s16
 800e020:	4621      	mov	r1, r4
 800e022:	f000 fa63 	bl	800e4ec <_Bfree>
 800e026:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e028:	2300      	movs	r3, #0
 800e02a:	6013      	str	r3, [r2, #0]
 800e02c:	2750      	movs	r7, #80	; 0x50
 800e02e:	e70c      	b.n	800de4a <__gethex+0x12a>
 800e030:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e032:	2b00      	cmp	r3, #0
 800e034:	d1f2      	bne.n	800e01c <__gethex+0x2fc>
 800e036:	e7d8      	b.n	800dfea <__gethex+0x2ca>
 800e038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d1d5      	bne.n	800dfea <__gethex+0x2ca>
 800e03e:	e7ed      	b.n	800e01c <__gethex+0x2fc>
 800e040:	1e6f      	subs	r7, r5, #1
 800e042:	f1ba 0f00 	cmp.w	sl, #0
 800e046:	d131      	bne.n	800e0ac <__gethex+0x38c>
 800e048:	b127      	cbz	r7, 800e054 <__gethex+0x334>
 800e04a:	4639      	mov	r1, r7
 800e04c:	4620      	mov	r0, r4
 800e04e:	f000 fead 	bl	800edac <__any_on>
 800e052:	4682      	mov	sl, r0
 800e054:	117b      	asrs	r3, r7, #5
 800e056:	2101      	movs	r1, #1
 800e058:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e05c:	f007 071f 	and.w	r7, r7, #31
 800e060:	fa01 f707 	lsl.w	r7, r1, r7
 800e064:	421f      	tst	r7, r3
 800e066:	4629      	mov	r1, r5
 800e068:	4620      	mov	r0, r4
 800e06a:	bf18      	it	ne
 800e06c:	f04a 0a02 	orrne.w	sl, sl, #2
 800e070:	1b76      	subs	r6, r6, r5
 800e072:	f7ff fdee 	bl	800dc52 <rshift>
 800e076:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e07a:	2702      	movs	r7, #2
 800e07c:	f1ba 0f00 	cmp.w	sl, #0
 800e080:	d048      	beq.n	800e114 <__gethex+0x3f4>
 800e082:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e086:	2b02      	cmp	r3, #2
 800e088:	d015      	beq.n	800e0b6 <__gethex+0x396>
 800e08a:	2b03      	cmp	r3, #3
 800e08c:	d017      	beq.n	800e0be <__gethex+0x39e>
 800e08e:	2b01      	cmp	r3, #1
 800e090:	d109      	bne.n	800e0a6 <__gethex+0x386>
 800e092:	f01a 0f02 	tst.w	sl, #2
 800e096:	d006      	beq.n	800e0a6 <__gethex+0x386>
 800e098:	f8d9 0000 	ldr.w	r0, [r9]
 800e09c:	ea4a 0a00 	orr.w	sl, sl, r0
 800e0a0:	f01a 0f01 	tst.w	sl, #1
 800e0a4:	d10e      	bne.n	800e0c4 <__gethex+0x3a4>
 800e0a6:	f047 0710 	orr.w	r7, r7, #16
 800e0aa:	e033      	b.n	800e114 <__gethex+0x3f4>
 800e0ac:	f04f 0a01 	mov.w	sl, #1
 800e0b0:	e7d0      	b.n	800e054 <__gethex+0x334>
 800e0b2:	2701      	movs	r7, #1
 800e0b4:	e7e2      	b.n	800e07c <__gethex+0x35c>
 800e0b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0b8:	f1c3 0301 	rsb	r3, r3, #1
 800e0bc:	9315      	str	r3, [sp, #84]	; 0x54
 800e0be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d0f0      	beq.n	800e0a6 <__gethex+0x386>
 800e0c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e0c8:	f104 0314 	add.w	r3, r4, #20
 800e0cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e0d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e0d4:	f04f 0c00 	mov.w	ip, #0
 800e0d8:	4618      	mov	r0, r3
 800e0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0de:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e0e2:	d01c      	beq.n	800e11e <__gethex+0x3fe>
 800e0e4:	3201      	adds	r2, #1
 800e0e6:	6002      	str	r2, [r0, #0]
 800e0e8:	2f02      	cmp	r7, #2
 800e0ea:	f104 0314 	add.w	r3, r4, #20
 800e0ee:	d13f      	bne.n	800e170 <__gethex+0x450>
 800e0f0:	f8d8 2000 	ldr.w	r2, [r8]
 800e0f4:	3a01      	subs	r2, #1
 800e0f6:	42b2      	cmp	r2, r6
 800e0f8:	d10a      	bne.n	800e110 <__gethex+0x3f0>
 800e0fa:	1171      	asrs	r1, r6, #5
 800e0fc:	2201      	movs	r2, #1
 800e0fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e102:	f006 061f 	and.w	r6, r6, #31
 800e106:	fa02 f606 	lsl.w	r6, r2, r6
 800e10a:	421e      	tst	r6, r3
 800e10c:	bf18      	it	ne
 800e10e:	4617      	movne	r7, r2
 800e110:	f047 0720 	orr.w	r7, r7, #32
 800e114:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e116:	601c      	str	r4, [r3, #0]
 800e118:	9b04      	ldr	r3, [sp, #16]
 800e11a:	601d      	str	r5, [r3, #0]
 800e11c:	e695      	b.n	800de4a <__gethex+0x12a>
 800e11e:	4299      	cmp	r1, r3
 800e120:	f843 cc04 	str.w	ip, [r3, #-4]
 800e124:	d8d8      	bhi.n	800e0d8 <__gethex+0x3b8>
 800e126:	68a3      	ldr	r3, [r4, #8]
 800e128:	459b      	cmp	fp, r3
 800e12a:	db19      	blt.n	800e160 <__gethex+0x440>
 800e12c:	6861      	ldr	r1, [r4, #4]
 800e12e:	ee18 0a10 	vmov	r0, s16
 800e132:	3101      	adds	r1, #1
 800e134:	f000 f99a 	bl	800e46c <_Balloc>
 800e138:	4681      	mov	r9, r0
 800e13a:	b918      	cbnz	r0, 800e144 <__gethex+0x424>
 800e13c:	4b1a      	ldr	r3, [pc, #104]	; (800e1a8 <__gethex+0x488>)
 800e13e:	4602      	mov	r2, r0
 800e140:	2184      	movs	r1, #132	; 0x84
 800e142:	e6a8      	b.n	800de96 <__gethex+0x176>
 800e144:	6922      	ldr	r2, [r4, #16]
 800e146:	3202      	adds	r2, #2
 800e148:	f104 010c 	add.w	r1, r4, #12
 800e14c:	0092      	lsls	r2, r2, #2
 800e14e:	300c      	adds	r0, #12
 800e150:	f7fc fdd4 	bl	800acfc <memcpy>
 800e154:	4621      	mov	r1, r4
 800e156:	ee18 0a10 	vmov	r0, s16
 800e15a:	f000 f9c7 	bl	800e4ec <_Bfree>
 800e15e:	464c      	mov	r4, r9
 800e160:	6923      	ldr	r3, [r4, #16]
 800e162:	1c5a      	adds	r2, r3, #1
 800e164:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e168:	6122      	str	r2, [r4, #16]
 800e16a:	2201      	movs	r2, #1
 800e16c:	615a      	str	r2, [r3, #20]
 800e16e:	e7bb      	b.n	800e0e8 <__gethex+0x3c8>
 800e170:	6922      	ldr	r2, [r4, #16]
 800e172:	455a      	cmp	r2, fp
 800e174:	dd0b      	ble.n	800e18e <__gethex+0x46e>
 800e176:	2101      	movs	r1, #1
 800e178:	4620      	mov	r0, r4
 800e17a:	f7ff fd6a 	bl	800dc52 <rshift>
 800e17e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e182:	3501      	adds	r5, #1
 800e184:	42ab      	cmp	r3, r5
 800e186:	f6ff aed0 	blt.w	800df2a <__gethex+0x20a>
 800e18a:	2701      	movs	r7, #1
 800e18c:	e7c0      	b.n	800e110 <__gethex+0x3f0>
 800e18e:	f016 061f 	ands.w	r6, r6, #31
 800e192:	d0fa      	beq.n	800e18a <__gethex+0x46a>
 800e194:	4453      	add	r3, sl
 800e196:	f1c6 0620 	rsb	r6, r6, #32
 800e19a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e19e:	f000 fa57 	bl	800e650 <__hi0bits>
 800e1a2:	42b0      	cmp	r0, r6
 800e1a4:	dbe7      	blt.n	800e176 <__gethex+0x456>
 800e1a6:	e7f0      	b.n	800e18a <__gethex+0x46a>
 800e1a8:	0800fad8 	.word	0x0800fad8

0800e1ac <L_shift>:
 800e1ac:	f1c2 0208 	rsb	r2, r2, #8
 800e1b0:	0092      	lsls	r2, r2, #2
 800e1b2:	b570      	push	{r4, r5, r6, lr}
 800e1b4:	f1c2 0620 	rsb	r6, r2, #32
 800e1b8:	6843      	ldr	r3, [r0, #4]
 800e1ba:	6804      	ldr	r4, [r0, #0]
 800e1bc:	fa03 f506 	lsl.w	r5, r3, r6
 800e1c0:	432c      	orrs	r4, r5
 800e1c2:	40d3      	lsrs	r3, r2
 800e1c4:	6004      	str	r4, [r0, #0]
 800e1c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e1ca:	4288      	cmp	r0, r1
 800e1cc:	d3f4      	bcc.n	800e1b8 <L_shift+0xc>
 800e1ce:	bd70      	pop	{r4, r5, r6, pc}

0800e1d0 <__match>:
 800e1d0:	b530      	push	{r4, r5, lr}
 800e1d2:	6803      	ldr	r3, [r0, #0]
 800e1d4:	3301      	adds	r3, #1
 800e1d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1da:	b914      	cbnz	r4, 800e1e2 <__match+0x12>
 800e1dc:	6003      	str	r3, [r0, #0]
 800e1de:	2001      	movs	r0, #1
 800e1e0:	bd30      	pop	{r4, r5, pc}
 800e1e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e1ea:	2d19      	cmp	r5, #25
 800e1ec:	bf98      	it	ls
 800e1ee:	3220      	addls	r2, #32
 800e1f0:	42a2      	cmp	r2, r4
 800e1f2:	d0f0      	beq.n	800e1d6 <__match+0x6>
 800e1f4:	2000      	movs	r0, #0
 800e1f6:	e7f3      	b.n	800e1e0 <__match+0x10>

0800e1f8 <__hexnan>:
 800e1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1fc:	680b      	ldr	r3, [r1, #0]
 800e1fe:	115e      	asrs	r6, r3, #5
 800e200:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e204:	f013 031f 	ands.w	r3, r3, #31
 800e208:	b087      	sub	sp, #28
 800e20a:	bf18      	it	ne
 800e20c:	3604      	addne	r6, #4
 800e20e:	2500      	movs	r5, #0
 800e210:	1f37      	subs	r7, r6, #4
 800e212:	4690      	mov	r8, r2
 800e214:	6802      	ldr	r2, [r0, #0]
 800e216:	9301      	str	r3, [sp, #4]
 800e218:	4682      	mov	sl, r0
 800e21a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e21e:	46b9      	mov	r9, r7
 800e220:	463c      	mov	r4, r7
 800e222:	9502      	str	r5, [sp, #8]
 800e224:	46ab      	mov	fp, r5
 800e226:	7851      	ldrb	r1, [r2, #1]
 800e228:	1c53      	adds	r3, r2, #1
 800e22a:	9303      	str	r3, [sp, #12]
 800e22c:	b341      	cbz	r1, 800e280 <__hexnan+0x88>
 800e22e:	4608      	mov	r0, r1
 800e230:	9205      	str	r2, [sp, #20]
 800e232:	9104      	str	r1, [sp, #16]
 800e234:	f7ff fd5f 	bl	800dcf6 <__hexdig_fun>
 800e238:	2800      	cmp	r0, #0
 800e23a:	d14f      	bne.n	800e2dc <__hexnan+0xe4>
 800e23c:	9904      	ldr	r1, [sp, #16]
 800e23e:	9a05      	ldr	r2, [sp, #20]
 800e240:	2920      	cmp	r1, #32
 800e242:	d818      	bhi.n	800e276 <__hexnan+0x7e>
 800e244:	9b02      	ldr	r3, [sp, #8]
 800e246:	459b      	cmp	fp, r3
 800e248:	dd13      	ble.n	800e272 <__hexnan+0x7a>
 800e24a:	454c      	cmp	r4, r9
 800e24c:	d206      	bcs.n	800e25c <__hexnan+0x64>
 800e24e:	2d07      	cmp	r5, #7
 800e250:	dc04      	bgt.n	800e25c <__hexnan+0x64>
 800e252:	462a      	mov	r2, r5
 800e254:	4649      	mov	r1, r9
 800e256:	4620      	mov	r0, r4
 800e258:	f7ff ffa8 	bl	800e1ac <L_shift>
 800e25c:	4544      	cmp	r4, r8
 800e25e:	d950      	bls.n	800e302 <__hexnan+0x10a>
 800e260:	2300      	movs	r3, #0
 800e262:	f1a4 0904 	sub.w	r9, r4, #4
 800e266:	f844 3c04 	str.w	r3, [r4, #-4]
 800e26a:	f8cd b008 	str.w	fp, [sp, #8]
 800e26e:	464c      	mov	r4, r9
 800e270:	461d      	mov	r5, r3
 800e272:	9a03      	ldr	r2, [sp, #12]
 800e274:	e7d7      	b.n	800e226 <__hexnan+0x2e>
 800e276:	2929      	cmp	r1, #41	; 0x29
 800e278:	d156      	bne.n	800e328 <__hexnan+0x130>
 800e27a:	3202      	adds	r2, #2
 800e27c:	f8ca 2000 	str.w	r2, [sl]
 800e280:	f1bb 0f00 	cmp.w	fp, #0
 800e284:	d050      	beq.n	800e328 <__hexnan+0x130>
 800e286:	454c      	cmp	r4, r9
 800e288:	d206      	bcs.n	800e298 <__hexnan+0xa0>
 800e28a:	2d07      	cmp	r5, #7
 800e28c:	dc04      	bgt.n	800e298 <__hexnan+0xa0>
 800e28e:	462a      	mov	r2, r5
 800e290:	4649      	mov	r1, r9
 800e292:	4620      	mov	r0, r4
 800e294:	f7ff ff8a 	bl	800e1ac <L_shift>
 800e298:	4544      	cmp	r4, r8
 800e29a:	d934      	bls.n	800e306 <__hexnan+0x10e>
 800e29c:	f1a8 0204 	sub.w	r2, r8, #4
 800e2a0:	4623      	mov	r3, r4
 800e2a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e2a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800e2aa:	429f      	cmp	r7, r3
 800e2ac:	d2f9      	bcs.n	800e2a2 <__hexnan+0xaa>
 800e2ae:	1b3b      	subs	r3, r7, r4
 800e2b0:	f023 0303 	bic.w	r3, r3, #3
 800e2b4:	3304      	adds	r3, #4
 800e2b6:	3401      	adds	r4, #1
 800e2b8:	3e03      	subs	r6, #3
 800e2ba:	42b4      	cmp	r4, r6
 800e2bc:	bf88      	it	hi
 800e2be:	2304      	movhi	r3, #4
 800e2c0:	4443      	add	r3, r8
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	f843 2b04 	str.w	r2, [r3], #4
 800e2c8:	429f      	cmp	r7, r3
 800e2ca:	d2fb      	bcs.n	800e2c4 <__hexnan+0xcc>
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	b91b      	cbnz	r3, 800e2d8 <__hexnan+0xe0>
 800e2d0:	4547      	cmp	r7, r8
 800e2d2:	d127      	bne.n	800e324 <__hexnan+0x12c>
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	603b      	str	r3, [r7, #0]
 800e2d8:	2005      	movs	r0, #5
 800e2da:	e026      	b.n	800e32a <__hexnan+0x132>
 800e2dc:	3501      	adds	r5, #1
 800e2de:	2d08      	cmp	r5, #8
 800e2e0:	f10b 0b01 	add.w	fp, fp, #1
 800e2e4:	dd06      	ble.n	800e2f4 <__hexnan+0xfc>
 800e2e6:	4544      	cmp	r4, r8
 800e2e8:	d9c3      	bls.n	800e272 <__hexnan+0x7a>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2f0:	2501      	movs	r5, #1
 800e2f2:	3c04      	subs	r4, #4
 800e2f4:	6822      	ldr	r2, [r4, #0]
 800e2f6:	f000 000f 	and.w	r0, r0, #15
 800e2fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e2fe:	6022      	str	r2, [r4, #0]
 800e300:	e7b7      	b.n	800e272 <__hexnan+0x7a>
 800e302:	2508      	movs	r5, #8
 800e304:	e7b5      	b.n	800e272 <__hexnan+0x7a>
 800e306:	9b01      	ldr	r3, [sp, #4]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d0df      	beq.n	800e2cc <__hexnan+0xd4>
 800e30c:	f04f 32ff 	mov.w	r2, #4294967295
 800e310:	f1c3 0320 	rsb	r3, r3, #32
 800e314:	fa22 f303 	lsr.w	r3, r2, r3
 800e318:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e31c:	401a      	ands	r2, r3
 800e31e:	f846 2c04 	str.w	r2, [r6, #-4]
 800e322:	e7d3      	b.n	800e2cc <__hexnan+0xd4>
 800e324:	3f04      	subs	r7, #4
 800e326:	e7d1      	b.n	800e2cc <__hexnan+0xd4>
 800e328:	2004      	movs	r0, #4
 800e32a:	b007      	add	sp, #28
 800e32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e330 <_localeconv_r>:
 800e330:	4800      	ldr	r0, [pc, #0]	; (800e334 <_localeconv_r+0x4>)
 800e332:	4770      	bx	lr
 800e334:	2000017c 	.word	0x2000017c

0800e338 <__retarget_lock_init_recursive>:
 800e338:	4770      	bx	lr

0800e33a <__retarget_lock_acquire_recursive>:
 800e33a:	4770      	bx	lr

0800e33c <__retarget_lock_release_recursive>:
 800e33c:	4770      	bx	lr
	...

0800e340 <_lseek_r>:
 800e340:	b538      	push	{r3, r4, r5, lr}
 800e342:	4d07      	ldr	r5, [pc, #28]	; (800e360 <_lseek_r+0x20>)
 800e344:	4604      	mov	r4, r0
 800e346:	4608      	mov	r0, r1
 800e348:	4611      	mov	r1, r2
 800e34a:	2200      	movs	r2, #0
 800e34c:	602a      	str	r2, [r5, #0]
 800e34e:	461a      	mov	r2, r3
 800e350:	f7f4 ff90 	bl	8003274 <_lseek>
 800e354:	1c43      	adds	r3, r0, #1
 800e356:	d102      	bne.n	800e35e <_lseek_r+0x1e>
 800e358:	682b      	ldr	r3, [r5, #0]
 800e35a:	b103      	cbz	r3, 800e35e <_lseek_r+0x1e>
 800e35c:	6023      	str	r3, [r4, #0]
 800e35e:	bd38      	pop	{r3, r4, r5, pc}
 800e360:	200143f8 	.word	0x200143f8

0800e364 <__swhatbuf_r>:
 800e364:	b570      	push	{r4, r5, r6, lr}
 800e366:	460e      	mov	r6, r1
 800e368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e36c:	2900      	cmp	r1, #0
 800e36e:	b096      	sub	sp, #88	; 0x58
 800e370:	4614      	mov	r4, r2
 800e372:	461d      	mov	r5, r3
 800e374:	da08      	bge.n	800e388 <__swhatbuf_r+0x24>
 800e376:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e37a:	2200      	movs	r2, #0
 800e37c:	602a      	str	r2, [r5, #0]
 800e37e:	061a      	lsls	r2, r3, #24
 800e380:	d410      	bmi.n	800e3a4 <__swhatbuf_r+0x40>
 800e382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e386:	e00e      	b.n	800e3a6 <__swhatbuf_r+0x42>
 800e388:	466a      	mov	r2, sp
 800e38a:	f001 f867 	bl	800f45c <_fstat_r>
 800e38e:	2800      	cmp	r0, #0
 800e390:	dbf1      	blt.n	800e376 <__swhatbuf_r+0x12>
 800e392:	9a01      	ldr	r2, [sp, #4]
 800e394:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e398:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e39c:	425a      	negs	r2, r3
 800e39e:	415a      	adcs	r2, r3
 800e3a0:	602a      	str	r2, [r5, #0]
 800e3a2:	e7ee      	b.n	800e382 <__swhatbuf_r+0x1e>
 800e3a4:	2340      	movs	r3, #64	; 0x40
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	6023      	str	r3, [r4, #0]
 800e3aa:	b016      	add	sp, #88	; 0x58
 800e3ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e3b0 <__smakebuf_r>:
 800e3b0:	898b      	ldrh	r3, [r1, #12]
 800e3b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e3b4:	079d      	lsls	r5, r3, #30
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	460c      	mov	r4, r1
 800e3ba:	d507      	bpl.n	800e3cc <__smakebuf_r+0x1c>
 800e3bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e3c0:	6023      	str	r3, [r4, #0]
 800e3c2:	6123      	str	r3, [r4, #16]
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	6163      	str	r3, [r4, #20]
 800e3c8:	b002      	add	sp, #8
 800e3ca:	bd70      	pop	{r4, r5, r6, pc}
 800e3cc:	ab01      	add	r3, sp, #4
 800e3ce:	466a      	mov	r2, sp
 800e3d0:	f7ff ffc8 	bl	800e364 <__swhatbuf_r>
 800e3d4:	9900      	ldr	r1, [sp, #0]
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f7fc fd11 	bl	800ae00 <_malloc_r>
 800e3de:	b948      	cbnz	r0, 800e3f4 <__smakebuf_r+0x44>
 800e3e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3e4:	059a      	lsls	r2, r3, #22
 800e3e6:	d4ef      	bmi.n	800e3c8 <__smakebuf_r+0x18>
 800e3e8:	f023 0303 	bic.w	r3, r3, #3
 800e3ec:	f043 0302 	orr.w	r3, r3, #2
 800e3f0:	81a3      	strh	r3, [r4, #12]
 800e3f2:	e7e3      	b.n	800e3bc <__smakebuf_r+0xc>
 800e3f4:	4b0d      	ldr	r3, [pc, #52]	; (800e42c <__smakebuf_r+0x7c>)
 800e3f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e3f8:	89a3      	ldrh	r3, [r4, #12]
 800e3fa:	6020      	str	r0, [r4, #0]
 800e3fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e400:	81a3      	strh	r3, [r4, #12]
 800e402:	9b00      	ldr	r3, [sp, #0]
 800e404:	6163      	str	r3, [r4, #20]
 800e406:	9b01      	ldr	r3, [sp, #4]
 800e408:	6120      	str	r0, [r4, #16]
 800e40a:	b15b      	cbz	r3, 800e424 <__smakebuf_r+0x74>
 800e40c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e410:	4630      	mov	r0, r6
 800e412:	f001 f835 	bl	800f480 <_isatty_r>
 800e416:	b128      	cbz	r0, 800e424 <__smakebuf_r+0x74>
 800e418:	89a3      	ldrh	r3, [r4, #12]
 800e41a:	f023 0303 	bic.w	r3, r3, #3
 800e41e:	f043 0301 	orr.w	r3, r3, #1
 800e422:	81a3      	strh	r3, [r4, #12]
 800e424:	89a0      	ldrh	r0, [r4, #12]
 800e426:	4305      	orrs	r5, r0
 800e428:	81a5      	strh	r5, [r4, #12]
 800e42a:	e7cd      	b.n	800e3c8 <__smakebuf_r+0x18>
 800e42c:	0800dab1 	.word	0x0800dab1

0800e430 <__ascii_mbtowc>:
 800e430:	b082      	sub	sp, #8
 800e432:	b901      	cbnz	r1, 800e436 <__ascii_mbtowc+0x6>
 800e434:	a901      	add	r1, sp, #4
 800e436:	b142      	cbz	r2, 800e44a <__ascii_mbtowc+0x1a>
 800e438:	b14b      	cbz	r3, 800e44e <__ascii_mbtowc+0x1e>
 800e43a:	7813      	ldrb	r3, [r2, #0]
 800e43c:	600b      	str	r3, [r1, #0]
 800e43e:	7812      	ldrb	r2, [r2, #0]
 800e440:	1e10      	subs	r0, r2, #0
 800e442:	bf18      	it	ne
 800e444:	2001      	movne	r0, #1
 800e446:	b002      	add	sp, #8
 800e448:	4770      	bx	lr
 800e44a:	4610      	mov	r0, r2
 800e44c:	e7fb      	b.n	800e446 <__ascii_mbtowc+0x16>
 800e44e:	f06f 0001 	mvn.w	r0, #1
 800e452:	e7f8      	b.n	800e446 <__ascii_mbtowc+0x16>

0800e454 <__malloc_lock>:
 800e454:	4801      	ldr	r0, [pc, #4]	; (800e45c <__malloc_lock+0x8>)
 800e456:	f7ff bf70 	b.w	800e33a <__retarget_lock_acquire_recursive>
 800e45a:	bf00      	nop
 800e45c:	200143f4 	.word	0x200143f4

0800e460 <__malloc_unlock>:
 800e460:	4801      	ldr	r0, [pc, #4]	; (800e468 <__malloc_unlock+0x8>)
 800e462:	f7ff bf6b 	b.w	800e33c <__retarget_lock_release_recursive>
 800e466:	bf00      	nop
 800e468:	200143f4 	.word	0x200143f4

0800e46c <_Balloc>:
 800e46c:	b570      	push	{r4, r5, r6, lr}
 800e46e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e470:	4604      	mov	r4, r0
 800e472:	460d      	mov	r5, r1
 800e474:	b976      	cbnz	r6, 800e494 <_Balloc+0x28>
 800e476:	2010      	movs	r0, #16
 800e478:	f7fc fc30 	bl	800acdc <malloc>
 800e47c:	4602      	mov	r2, r0
 800e47e:	6260      	str	r0, [r4, #36]	; 0x24
 800e480:	b920      	cbnz	r0, 800e48c <_Balloc+0x20>
 800e482:	4b18      	ldr	r3, [pc, #96]	; (800e4e4 <_Balloc+0x78>)
 800e484:	4818      	ldr	r0, [pc, #96]	; (800e4e8 <_Balloc+0x7c>)
 800e486:	2166      	movs	r1, #102	; 0x66
 800e488:	f000 ffb8 	bl	800f3fc <__assert_func>
 800e48c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e490:	6006      	str	r6, [r0, #0]
 800e492:	60c6      	str	r6, [r0, #12]
 800e494:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e496:	68f3      	ldr	r3, [r6, #12]
 800e498:	b183      	cbz	r3, 800e4bc <_Balloc+0x50>
 800e49a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e49c:	68db      	ldr	r3, [r3, #12]
 800e49e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e4a2:	b9b8      	cbnz	r0, 800e4d4 <_Balloc+0x68>
 800e4a4:	2101      	movs	r1, #1
 800e4a6:	fa01 f605 	lsl.w	r6, r1, r5
 800e4aa:	1d72      	adds	r2, r6, #5
 800e4ac:	0092      	lsls	r2, r2, #2
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	f000 fc9d 	bl	800edee <_calloc_r>
 800e4b4:	b160      	cbz	r0, 800e4d0 <_Balloc+0x64>
 800e4b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e4ba:	e00e      	b.n	800e4da <_Balloc+0x6e>
 800e4bc:	2221      	movs	r2, #33	; 0x21
 800e4be:	2104      	movs	r1, #4
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	f000 fc94 	bl	800edee <_calloc_r>
 800e4c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4c8:	60f0      	str	r0, [r6, #12]
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d1e4      	bne.n	800e49a <_Balloc+0x2e>
 800e4d0:	2000      	movs	r0, #0
 800e4d2:	bd70      	pop	{r4, r5, r6, pc}
 800e4d4:	6802      	ldr	r2, [r0, #0]
 800e4d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e4da:	2300      	movs	r3, #0
 800e4dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e4e0:	e7f7      	b.n	800e4d2 <_Balloc+0x66>
 800e4e2:	bf00      	nop
 800e4e4:	0800fa66 	.word	0x0800fa66
 800e4e8:	0800fbc8 	.word	0x0800fbc8

0800e4ec <_Bfree>:
 800e4ec:	b570      	push	{r4, r5, r6, lr}
 800e4ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e4f0:	4605      	mov	r5, r0
 800e4f2:	460c      	mov	r4, r1
 800e4f4:	b976      	cbnz	r6, 800e514 <_Bfree+0x28>
 800e4f6:	2010      	movs	r0, #16
 800e4f8:	f7fc fbf0 	bl	800acdc <malloc>
 800e4fc:	4602      	mov	r2, r0
 800e4fe:	6268      	str	r0, [r5, #36]	; 0x24
 800e500:	b920      	cbnz	r0, 800e50c <_Bfree+0x20>
 800e502:	4b09      	ldr	r3, [pc, #36]	; (800e528 <_Bfree+0x3c>)
 800e504:	4809      	ldr	r0, [pc, #36]	; (800e52c <_Bfree+0x40>)
 800e506:	218a      	movs	r1, #138	; 0x8a
 800e508:	f000 ff78 	bl	800f3fc <__assert_func>
 800e50c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e510:	6006      	str	r6, [r0, #0]
 800e512:	60c6      	str	r6, [r0, #12]
 800e514:	b13c      	cbz	r4, 800e526 <_Bfree+0x3a>
 800e516:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e518:	6862      	ldr	r2, [r4, #4]
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e520:	6021      	str	r1, [r4, #0]
 800e522:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e526:	bd70      	pop	{r4, r5, r6, pc}
 800e528:	0800fa66 	.word	0x0800fa66
 800e52c:	0800fbc8 	.word	0x0800fbc8

0800e530 <__multadd>:
 800e530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e534:	690d      	ldr	r5, [r1, #16]
 800e536:	4607      	mov	r7, r0
 800e538:	460c      	mov	r4, r1
 800e53a:	461e      	mov	r6, r3
 800e53c:	f101 0c14 	add.w	ip, r1, #20
 800e540:	2000      	movs	r0, #0
 800e542:	f8dc 3000 	ldr.w	r3, [ip]
 800e546:	b299      	uxth	r1, r3
 800e548:	fb02 6101 	mla	r1, r2, r1, r6
 800e54c:	0c1e      	lsrs	r6, r3, #16
 800e54e:	0c0b      	lsrs	r3, r1, #16
 800e550:	fb02 3306 	mla	r3, r2, r6, r3
 800e554:	b289      	uxth	r1, r1
 800e556:	3001      	adds	r0, #1
 800e558:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e55c:	4285      	cmp	r5, r0
 800e55e:	f84c 1b04 	str.w	r1, [ip], #4
 800e562:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e566:	dcec      	bgt.n	800e542 <__multadd+0x12>
 800e568:	b30e      	cbz	r6, 800e5ae <__multadd+0x7e>
 800e56a:	68a3      	ldr	r3, [r4, #8]
 800e56c:	42ab      	cmp	r3, r5
 800e56e:	dc19      	bgt.n	800e5a4 <__multadd+0x74>
 800e570:	6861      	ldr	r1, [r4, #4]
 800e572:	4638      	mov	r0, r7
 800e574:	3101      	adds	r1, #1
 800e576:	f7ff ff79 	bl	800e46c <_Balloc>
 800e57a:	4680      	mov	r8, r0
 800e57c:	b928      	cbnz	r0, 800e58a <__multadd+0x5a>
 800e57e:	4602      	mov	r2, r0
 800e580:	4b0c      	ldr	r3, [pc, #48]	; (800e5b4 <__multadd+0x84>)
 800e582:	480d      	ldr	r0, [pc, #52]	; (800e5b8 <__multadd+0x88>)
 800e584:	21b5      	movs	r1, #181	; 0xb5
 800e586:	f000 ff39 	bl	800f3fc <__assert_func>
 800e58a:	6922      	ldr	r2, [r4, #16]
 800e58c:	3202      	adds	r2, #2
 800e58e:	f104 010c 	add.w	r1, r4, #12
 800e592:	0092      	lsls	r2, r2, #2
 800e594:	300c      	adds	r0, #12
 800e596:	f7fc fbb1 	bl	800acfc <memcpy>
 800e59a:	4621      	mov	r1, r4
 800e59c:	4638      	mov	r0, r7
 800e59e:	f7ff ffa5 	bl	800e4ec <_Bfree>
 800e5a2:	4644      	mov	r4, r8
 800e5a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e5a8:	3501      	adds	r5, #1
 800e5aa:	615e      	str	r6, [r3, #20]
 800e5ac:	6125      	str	r5, [r4, #16]
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b4:	0800fad8 	.word	0x0800fad8
 800e5b8:	0800fbc8 	.word	0x0800fbc8

0800e5bc <__s2b>:
 800e5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5c0:	460c      	mov	r4, r1
 800e5c2:	4615      	mov	r5, r2
 800e5c4:	461f      	mov	r7, r3
 800e5c6:	2209      	movs	r2, #9
 800e5c8:	3308      	adds	r3, #8
 800e5ca:	4606      	mov	r6, r0
 800e5cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800e5d0:	2100      	movs	r1, #0
 800e5d2:	2201      	movs	r2, #1
 800e5d4:	429a      	cmp	r2, r3
 800e5d6:	db09      	blt.n	800e5ec <__s2b+0x30>
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f7ff ff47 	bl	800e46c <_Balloc>
 800e5de:	b940      	cbnz	r0, 800e5f2 <__s2b+0x36>
 800e5e0:	4602      	mov	r2, r0
 800e5e2:	4b19      	ldr	r3, [pc, #100]	; (800e648 <__s2b+0x8c>)
 800e5e4:	4819      	ldr	r0, [pc, #100]	; (800e64c <__s2b+0x90>)
 800e5e6:	21ce      	movs	r1, #206	; 0xce
 800e5e8:	f000 ff08 	bl	800f3fc <__assert_func>
 800e5ec:	0052      	lsls	r2, r2, #1
 800e5ee:	3101      	adds	r1, #1
 800e5f0:	e7f0      	b.n	800e5d4 <__s2b+0x18>
 800e5f2:	9b08      	ldr	r3, [sp, #32]
 800e5f4:	6143      	str	r3, [r0, #20]
 800e5f6:	2d09      	cmp	r5, #9
 800e5f8:	f04f 0301 	mov.w	r3, #1
 800e5fc:	6103      	str	r3, [r0, #16]
 800e5fe:	dd16      	ble.n	800e62e <__s2b+0x72>
 800e600:	f104 0909 	add.w	r9, r4, #9
 800e604:	46c8      	mov	r8, r9
 800e606:	442c      	add	r4, r5
 800e608:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e60c:	4601      	mov	r1, r0
 800e60e:	3b30      	subs	r3, #48	; 0x30
 800e610:	220a      	movs	r2, #10
 800e612:	4630      	mov	r0, r6
 800e614:	f7ff ff8c 	bl	800e530 <__multadd>
 800e618:	45a0      	cmp	r8, r4
 800e61a:	d1f5      	bne.n	800e608 <__s2b+0x4c>
 800e61c:	f1a5 0408 	sub.w	r4, r5, #8
 800e620:	444c      	add	r4, r9
 800e622:	1b2d      	subs	r5, r5, r4
 800e624:	1963      	adds	r3, r4, r5
 800e626:	42bb      	cmp	r3, r7
 800e628:	db04      	blt.n	800e634 <__s2b+0x78>
 800e62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e62e:	340a      	adds	r4, #10
 800e630:	2509      	movs	r5, #9
 800e632:	e7f6      	b.n	800e622 <__s2b+0x66>
 800e634:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e638:	4601      	mov	r1, r0
 800e63a:	3b30      	subs	r3, #48	; 0x30
 800e63c:	220a      	movs	r2, #10
 800e63e:	4630      	mov	r0, r6
 800e640:	f7ff ff76 	bl	800e530 <__multadd>
 800e644:	e7ee      	b.n	800e624 <__s2b+0x68>
 800e646:	bf00      	nop
 800e648:	0800fad8 	.word	0x0800fad8
 800e64c:	0800fbc8 	.word	0x0800fbc8

0800e650 <__hi0bits>:
 800e650:	0c03      	lsrs	r3, r0, #16
 800e652:	041b      	lsls	r3, r3, #16
 800e654:	b9d3      	cbnz	r3, 800e68c <__hi0bits+0x3c>
 800e656:	0400      	lsls	r0, r0, #16
 800e658:	2310      	movs	r3, #16
 800e65a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e65e:	bf04      	itt	eq
 800e660:	0200      	lsleq	r0, r0, #8
 800e662:	3308      	addeq	r3, #8
 800e664:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e668:	bf04      	itt	eq
 800e66a:	0100      	lsleq	r0, r0, #4
 800e66c:	3304      	addeq	r3, #4
 800e66e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e672:	bf04      	itt	eq
 800e674:	0080      	lsleq	r0, r0, #2
 800e676:	3302      	addeq	r3, #2
 800e678:	2800      	cmp	r0, #0
 800e67a:	db05      	blt.n	800e688 <__hi0bits+0x38>
 800e67c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e680:	f103 0301 	add.w	r3, r3, #1
 800e684:	bf08      	it	eq
 800e686:	2320      	moveq	r3, #32
 800e688:	4618      	mov	r0, r3
 800e68a:	4770      	bx	lr
 800e68c:	2300      	movs	r3, #0
 800e68e:	e7e4      	b.n	800e65a <__hi0bits+0xa>

0800e690 <__lo0bits>:
 800e690:	6803      	ldr	r3, [r0, #0]
 800e692:	f013 0207 	ands.w	r2, r3, #7
 800e696:	4601      	mov	r1, r0
 800e698:	d00b      	beq.n	800e6b2 <__lo0bits+0x22>
 800e69a:	07da      	lsls	r2, r3, #31
 800e69c:	d423      	bmi.n	800e6e6 <__lo0bits+0x56>
 800e69e:	0798      	lsls	r0, r3, #30
 800e6a0:	bf49      	itett	mi
 800e6a2:	085b      	lsrmi	r3, r3, #1
 800e6a4:	089b      	lsrpl	r3, r3, #2
 800e6a6:	2001      	movmi	r0, #1
 800e6a8:	600b      	strmi	r3, [r1, #0]
 800e6aa:	bf5c      	itt	pl
 800e6ac:	600b      	strpl	r3, [r1, #0]
 800e6ae:	2002      	movpl	r0, #2
 800e6b0:	4770      	bx	lr
 800e6b2:	b298      	uxth	r0, r3
 800e6b4:	b9a8      	cbnz	r0, 800e6e2 <__lo0bits+0x52>
 800e6b6:	0c1b      	lsrs	r3, r3, #16
 800e6b8:	2010      	movs	r0, #16
 800e6ba:	b2da      	uxtb	r2, r3
 800e6bc:	b90a      	cbnz	r2, 800e6c2 <__lo0bits+0x32>
 800e6be:	3008      	adds	r0, #8
 800e6c0:	0a1b      	lsrs	r3, r3, #8
 800e6c2:	071a      	lsls	r2, r3, #28
 800e6c4:	bf04      	itt	eq
 800e6c6:	091b      	lsreq	r3, r3, #4
 800e6c8:	3004      	addeq	r0, #4
 800e6ca:	079a      	lsls	r2, r3, #30
 800e6cc:	bf04      	itt	eq
 800e6ce:	089b      	lsreq	r3, r3, #2
 800e6d0:	3002      	addeq	r0, #2
 800e6d2:	07da      	lsls	r2, r3, #31
 800e6d4:	d403      	bmi.n	800e6de <__lo0bits+0x4e>
 800e6d6:	085b      	lsrs	r3, r3, #1
 800e6d8:	f100 0001 	add.w	r0, r0, #1
 800e6dc:	d005      	beq.n	800e6ea <__lo0bits+0x5a>
 800e6de:	600b      	str	r3, [r1, #0]
 800e6e0:	4770      	bx	lr
 800e6e2:	4610      	mov	r0, r2
 800e6e4:	e7e9      	b.n	800e6ba <__lo0bits+0x2a>
 800e6e6:	2000      	movs	r0, #0
 800e6e8:	4770      	bx	lr
 800e6ea:	2020      	movs	r0, #32
 800e6ec:	4770      	bx	lr
	...

0800e6f0 <__i2b>:
 800e6f0:	b510      	push	{r4, lr}
 800e6f2:	460c      	mov	r4, r1
 800e6f4:	2101      	movs	r1, #1
 800e6f6:	f7ff feb9 	bl	800e46c <_Balloc>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	b928      	cbnz	r0, 800e70a <__i2b+0x1a>
 800e6fe:	4b05      	ldr	r3, [pc, #20]	; (800e714 <__i2b+0x24>)
 800e700:	4805      	ldr	r0, [pc, #20]	; (800e718 <__i2b+0x28>)
 800e702:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e706:	f000 fe79 	bl	800f3fc <__assert_func>
 800e70a:	2301      	movs	r3, #1
 800e70c:	6144      	str	r4, [r0, #20]
 800e70e:	6103      	str	r3, [r0, #16]
 800e710:	bd10      	pop	{r4, pc}
 800e712:	bf00      	nop
 800e714:	0800fad8 	.word	0x0800fad8
 800e718:	0800fbc8 	.word	0x0800fbc8

0800e71c <__multiply>:
 800e71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e720:	4691      	mov	r9, r2
 800e722:	690a      	ldr	r2, [r1, #16]
 800e724:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e728:	429a      	cmp	r2, r3
 800e72a:	bfb8      	it	lt
 800e72c:	460b      	movlt	r3, r1
 800e72e:	460c      	mov	r4, r1
 800e730:	bfbc      	itt	lt
 800e732:	464c      	movlt	r4, r9
 800e734:	4699      	movlt	r9, r3
 800e736:	6927      	ldr	r7, [r4, #16]
 800e738:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e73c:	68a3      	ldr	r3, [r4, #8]
 800e73e:	6861      	ldr	r1, [r4, #4]
 800e740:	eb07 060a 	add.w	r6, r7, sl
 800e744:	42b3      	cmp	r3, r6
 800e746:	b085      	sub	sp, #20
 800e748:	bfb8      	it	lt
 800e74a:	3101      	addlt	r1, #1
 800e74c:	f7ff fe8e 	bl	800e46c <_Balloc>
 800e750:	b930      	cbnz	r0, 800e760 <__multiply+0x44>
 800e752:	4602      	mov	r2, r0
 800e754:	4b44      	ldr	r3, [pc, #272]	; (800e868 <__multiply+0x14c>)
 800e756:	4845      	ldr	r0, [pc, #276]	; (800e86c <__multiply+0x150>)
 800e758:	f240 115d 	movw	r1, #349	; 0x15d
 800e75c:	f000 fe4e 	bl	800f3fc <__assert_func>
 800e760:	f100 0514 	add.w	r5, r0, #20
 800e764:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e768:	462b      	mov	r3, r5
 800e76a:	2200      	movs	r2, #0
 800e76c:	4543      	cmp	r3, r8
 800e76e:	d321      	bcc.n	800e7b4 <__multiply+0x98>
 800e770:	f104 0314 	add.w	r3, r4, #20
 800e774:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e778:	f109 0314 	add.w	r3, r9, #20
 800e77c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e780:	9202      	str	r2, [sp, #8]
 800e782:	1b3a      	subs	r2, r7, r4
 800e784:	3a15      	subs	r2, #21
 800e786:	f022 0203 	bic.w	r2, r2, #3
 800e78a:	3204      	adds	r2, #4
 800e78c:	f104 0115 	add.w	r1, r4, #21
 800e790:	428f      	cmp	r7, r1
 800e792:	bf38      	it	cc
 800e794:	2204      	movcc	r2, #4
 800e796:	9201      	str	r2, [sp, #4]
 800e798:	9a02      	ldr	r2, [sp, #8]
 800e79a:	9303      	str	r3, [sp, #12]
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d80c      	bhi.n	800e7ba <__multiply+0x9e>
 800e7a0:	2e00      	cmp	r6, #0
 800e7a2:	dd03      	ble.n	800e7ac <__multiply+0x90>
 800e7a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d05a      	beq.n	800e862 <__multiply+0x146>
 800e7ac:	6106      	str	r6, [r0, #16]
 800e7ae:	b005      	add	sp, #20
 800e7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b4:	f843 2b04 	str.w	r2, [r3], #4
 800e7b8:	e7d8      	b.n	800e76c <__multiply+0x50>
 800e7ba:	f8b3 a000 	ldrh.w	sl, [r3]
 800e7be:	f1ba 0f00 	cmp.w	sl, #0
 800e7c2:	d024      	beq.n	800e80e <__multiply+0xf2>
 800e7c4:	f104 0e14 	add.w	lr, r4, #20
 800e7c8:	46a9      	mov	r9, r5
 800e7ca:	f04f 0c00 	mov.w	ip, #0
 800e7ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e7d2:	f8d9 1000 	ldr.w	r1, [r9]
 800e7d6:	fa1f fb82 	uxth.w	fp, r2
 800e7da:	b289      	uxth	r1, r1
 800e7dc:	fb0a 110b 	mla	r1, sl, fp, r1
 800e7e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e7e4:	f8d9 2000 	ldr.w	r2, [r9]
 800e7e8:	4461      	add	r1, ip
 800e7ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e7ee:	fb0a c20b 	mla	r2, sl, fp, ip
 800e7f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e7f6:	b289      	uxth	r1, r1
 800e7f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e7fc:	4577      	cmp	r7, lr
 800e7fe:	f849 1b04 	str.w	r1, [r9], #4
 800e802:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e806:	d8e2      	bhi.n	800e7ce <__multiply+0xb2>
 800e808:	9a01      	ldr	r2, [sp, #4]
 800e80a:	f845 c002 	str.w	ip, [r5, r2]
 800e80e:	9a03      	ldr	r2, [sp, #12]
 800e810:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e814:	3304      	adds	r3, #4
 800e816:	f1b9 0f00 	cmp.w	r9, #0
 800e81a:	d020      	beq.n	800e85e <__multiply+0x142>
 800e81c:	6829      	ldr	r1, [r5, #0]
 800e81e:	f104 0c14 	add.w	ip, r4, #20
 800e822:	46ae      	mov	lr, r5
 800e824:	f04f 0a00 	mov.w	sl, #0
 800e828:	f8bc b000 	ldrh.w	fp, [ip]
 800e82c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e830:	fb09 220b 	mla	r2, r9, fp, r2
 800e834:	4492      	add	sl, r2
 800e836:	b289      	uxth	r1, r1
 800e838:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e83c:	f84e 1b04 	str.w	r1, [lr], #4
 800e840:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e844:	f8be 1000 	ldrh.w	r1, [lr]
 800e848:	0c12      	lsrs	r2, r2, #16
 800e84a:	fb09 1102 	mla	r1, r9, r2, r1
 800e84e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e852:	4567      	cmp	r7, ip
 800e854:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e858:	d8e6      	bhi.n	800e828 <__multiply+0x10c>
 800e85a:	9a01      	ldr	r2, [sp, #4]
 800e85c:	50a9      	str	r1, [r5, r2]
 800e85e:	3504      	adds	r5, #4
 800e860:	e79a      	b.n	800e798 <__multiply+0x7c>
 800e862:	3e01      	subs	r6, #1
 800e864:	e79c      	b.n	800e7a0 <__multiply+0x84>
 800e866:	bf00      	nop
 800e868:	0800fad8 	.word	0x0800fad8
 800e86c:	0800fbc8 	.word	0x0800fbc8

0800e870 <__pow5mult>:
 800e870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e874:	4615      	mov	r5, r2
 800e876:	f012 0203 	ands.w	r2, r2, #3
 800e87a:	4606      	mov	r6, r0
 800e87c:	460f      	mov	r7, r1
 800e87e:	d007      	beq.n	800e890 <__pow5mult+0x20>
 800e880:	4c25      	ldr	r4, [pc, #148]	; (800e918 <__pow5mult+0xa8>)
 800e882:	3a01      	subs	r2, #1
 800e884:	2300      	movs	r3, #0
 800e886:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e88a:	f7ff fe51 	bl	800e530 <__multadd>
 800e88e:	4607      	mov	r7, r0
 800e890:	10ad      	asrs	r5, r5, #2
 800e892:	d03d      	beq.n	800e910 <__pow5mult+0xa0>
 800e894:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e896:	b97c      	cbnz	r4, 800e8b8 <__pow5mult+0x48>
 800e898:	2010      	movs	r0, #16
 800e89a:	f7fc fa1f 	bl	800acdc <malloc>
 800e89e:	4602      	mov	r2, r0
 800e8a0:	6270      	str	r0, [r6, #36]	; 0x24
 800e8a2:	b928      	cbnz	r0, 800e8b0 <__pow5mult+0x40>
 800e8a4:	4b1d      	ldr	r3, [pc, #116]	; (800e91c <__pow5mult+0xac>)
 800e8a6:	481e      	ldr	r0, [pc, #120]	; (800e920 <__pow5mult+0xb0>)
 800e8a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e8ac:	f000 fda6 	bl	800f3fc <__assert_func>
 800e8b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8b4:	6004      	str	r4, [r0, #0]
 800e8b6:	60c4      	str	r4, [r0, #12]
 800e8b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e8bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8c0:	b94c      	cbnz	r4, 800e8d6 <__pow5mult+0x66>
 800e8c2:	f240 2171 	movw	r1, #625	; 0x271
 800e8c6:	4630      	mov	r0, r6
 800e8c8:	f7ff ff12 	bl	800e6f0 <__i2b>
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	6003      	str	r3, [r0, #0]
 800e8d6:	f04f 0900 	mov.w	r9, #0
 800e8da:	07eb      	lsls	r3, r5, #31
 800e8dc:	d50a      	bpl.n	800e8f4 <__pow5mult+0x84>
 800e8de:	4639      	mov	r1, r7
 800e8e0:	4622      	mov	r2, r4
 800e8e2:	4630      	mov	r0, r6
 800e8e4:	f7ff ff1a 	bl	800e71c <__multiply>
 800e8e8:	4639      	mov	r1, r7
 800e8ea:	4680      	mov	r8, r0
 800e8ec:	4630      	mov	r0, r6
 800e8ee:	f7ff fdfd 	bl	800e4ec <_Bfree>
 800e8f2:	4647      	mov	r7, r8
 800e8f4:	106d      	asrs	r5, r5, #1
 800e8f6:	d00b      	beq.n	800e910 <__pow5mult+0xa0>
 800e8f8:	6820      	ldr	r0, [r4, #0]
 800e8fa:	b938      	cbnz	r0, 800e90c <__pow5mult+0x9c>
 800e8fc:	4622      	mov	r2, r4
 800e8fe:	4621      	mov	r1, r4
 800e900:	4630      	mov	r0, r6
 800e902:	f7ff ff0b 	bl	800e71c <__multiply>
 800e906:	6020      	str	r0, [r4, #0]
 800e908:	f8c0 9000 	str.w	r9, [r0]
 800e90c:	4604      	mov	r4, r0
 800e90e:	e7e4      	b.n	800e8da <__pow5mult+0x6a>
 800e910:	4638      	mov	r0, r7
 800e912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e916:	bf00      	nop
 800e918:	0800fd18 	.word	0x0800fd18
 800e91c:	0800fa66 	.word	0x0800fa66
 800e920:	0800fbc8 	.word	0x0800fbc8

0800e924 <__lshift>:
 800e924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e928:	460c      	mov	r4, r1
 800e92a:	6849      	ldr	r1, [r1, #4]
 800e92c:	6923      	ldr	r3, [r4, #16]
 800e92e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e932:	68a3      	ldr	r3, [r4, #8]
 800e934:	4607      	mov	r7, r0
 800e936:	4691      	mov	r9, r2
 800e938:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e93c:	f108 0601 	add.w	r6, r8, #1
 800e940:	42b3      	cmp	r3, r6
 800e942:	db0b      	blt.n	800e95c <__lshift+0x38>
 800e944:	4638      	mov	r0, r7
 800e946:	f7ff fd91 	bl	800e46c <_Balloc>
 800e94a:	4605      	mov	r5, r0
 800e94c:	b948      	cbnz	r0, 800e962 <__lshift+0x3e>
 800e94e:	4602      	mov	r2, r0
 800e950:	4b2a      	ldr	r3, [pc, #168]	; (800e9fc <__lshift+0xd8>)
 800e952:	482b      	ldr	r0, [pc, #172]	; (800ea00 <__lshift+0xdc>)
 800e954:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e958:	f000 fd50 	bl	800f3fc <__assert_func>
 800e95c:	3101      	adds	r1, #1
 800e95e:	005b      	lsls	r3, r3, #1
 800e960:	e7ee      	b.n	800e940 <__lshift+0x1c>
 800e962:	2300      	movs	r3, #0
 800e964:	f100 0114 	add.w	r1, r0, #20
 800e968:	f100 0210 	add.w	r2, r0, #16
 800e96c:	4618      	mov	r0, r3
 800e96e:	4553      	cmp	r3, sl
 800e970:	db37      	blt.n	800e9e2 <__lshift+0xbe>
 800e972:	6920      	ldr	r0, [r4, #16]
 800e974:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e978:	f104 0314 	add.w	r3, r4, #20
 800e97c:	f019 091f 	ands.w	r9, r9, #31
 800e980:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e984:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e988:	d02f      	beq.n	800e9ea <__lshift+0xc6>
 800e98a:	f1c9 0e20 	rsb	lr, r9, #32
 800e98e:	468a      	mov	sl, r1
 800e990:	f04f 0c00 	mov.w	ip, #0
 800e994:	681a      	ldr	r2, [r3, #0]
 800e996:	fa02 f209 	lsl.w	r2, r2, r9
 800e99a:	ea42 020c 	orr.w	r2, r2, ip
 800e99e:	f84a 2b04 	str.w	r2, [sl], #4
 800e9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9a6:	4298      	cmp	r0, r3
 800e9a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e9ac:	d8f2      	bhi.n	800e994 <__lshift+0x70>
 800e9ae:	1b03      	subs	r3, r0, r4
 800e9b0:	3b15      	subs	r3, #21
 800e9b2:	f023 0303 	bic.w	r3, r3, #3
 800e9b6:	3304      	adds	r3, #4
 800e9b8:	f104 0215 	add.w	r2, r4, #21
 800e9bc:	4290      	cmp	r0, r2
 800e9be:	bf38      	it	cc
 800e9c0:	2304      	movcc	r3, #4
 800e9c2:	f841 c003 	str.w	ip, [r1, r3]
 800e9c6:	f1bc 0f00 	cmp.w	ip, #0
 800e9ca:	d001      	beq.n	800e9d0 <__lshift+0xac>
 800e9cc:	f108 0602 	add.w	r6, r8, #2
 800e9d0:	3e01      	subs	r6, #1
 800e9d2:	4638      	mov	r0, r7
 800e9d4:	612e      	str	r6, [r5, #16]
 800e9d6:	4621      	mov	r1, r4
 800e9d8:	f7ff fd88 	bl	800e4ec <_Bfree>
 800e9dc:	4628      	mov	r0, r5
 800e9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800e9e6:	3301      	adds	r3, #1
 800e9e8:	e7c1      	b.n	800e96e <__lshift+0x4a>
 800e9ea:	3904      	subs	r1, #4
 800e9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800e9f4:	4298      	cmp	r0, r3
 800e9f6:	d8f9      	bhi.n	800e9ec <__lshift+0xc8>
 800e9f8:	e7ea      	b.n	800e9d0 <__lshift+0xac>
 800e9fa:	bf00      	nop
 800e9fc:	0800fad8 	.word	0x0800fad8
 800ea00:	0800fbc8 	.word	0x0800fbc8

0800ea04 <__mcmp>:
 800ea04:	b530      	push	{r4, r5, lr}
 800ea06:	6902      	ldr	r2, [r0, #16]
 800ea08:	690c      	ldr	r4, [r1, #16]
 800ea0a:	1b12      	subs	r2, r2, r4
 800ea0c:	d10e      	bne.n	800ea2c <__mcmp+0x28>
 800ea0e:	f100 0314 	add.w	r3, r0, #20
 800ea12:	3114      	adds	r1, #20
 800ea14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ea18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ea1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ea20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ea24:	42a5      	cmp	r5, r4
 800ea26:	d003      	beq.n	800ea30 <__mcmp+0x2c>
 800ea28:	d305      	bcc.n	800ea36 <__mcmp+0x32>
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	4610      	mov	r0, r2
 800ea2e:	bd30      	pop	{r4, r5, pc}
 800ea30:	4283      	cmp	r3, r0
 800ea32:	d3f3      	bcc.n	800ea1c <__mcmp+0x18>
 800ea34:	e7fa      	b.n	800ea2c <__mcmp+0x28>
 800ea36:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3a:	e7f7      	b.n	800ea2c <__mcmp+0x28>

0800ea3c <__mdiff>:
 800ea3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea40:	460c      	mov	r4, r1
 800ea42:	4606      	mov	r6, r0
 800ea44:	4611      	mov	r1, r2
 800ea46:	4620      	mov	r0, r4
 800ea48:	4690      	mov	r8, r2
 800ea4a:	f7ff ffdb 	bl	800ea04 <__mcmp>
 800ea4e:	1e05      	subs	r5, r0, #0
 800ea50:	d110      	bne.n	800ea74 <__mdiff+0x38>
 800ea52:	4629      	mov	r1, r5
 800ea54:	4630      	mov	r0, r6
 800ea56:	f7ff fd09 	bl	800e46c <_Balloc>
 800ea5a:	b930      	cbnz	r0, 800ea6a <__mdiff+0x2e>
 800ea5c:	4b3a      	ldr	r3, [pc, #232]	; (800eb48 <__mdiff+0x10c>)
 800ea5e:	4602      	mov	r2, r0
 800ea60:	f240 2132 	movw	r1, #562	; 0x232
 800ea64:	4839      	ldr	r0, [pc, #228]	; (800eb4c <__mdiff+0x110>)
 800ea66:	f000 fcc9 	bl	800f3fc <__assert_func>
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea74:	bfa4      	itt	ge
 800ea76:	4643      	movge	r3, r8
 800ea78:	46a0      	movge	r8, r4
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ea80:	bfa6      	itte	ge
 800ea82:	461c      	movge	r4, r3
 800ea84:	2500      	movge	r5, #0
 800ea86:	2501      	movlt	r5, #1
 800ea88:	f7ff fcf0 	bl	800e46c <_Balloc>
 800ea8c:	b920      	cbnz	r0, 800ea98 <__mdiff+0x5c>
 800ea8e:	4b2e      	ldr	r3, [pc, #184]	; (800eb48 <__mdiff+0x10c>)
 800ea90:	4602      	mov	r2, r0
 800ea92:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ea96:	e7e5      	b.n	800ea64 <__mdiff+0x28>
 800ea98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ea9c:	6926      	ldr	r6, [r4, #16]
 800ea9e:	60c5      	str	r5, [r0, #12]
 800eaa0:	f104 0914 	add.w	r9, r4, #20
 800eaa4:	f108 0514 	add.w	r5, r8, #20
 800eaa8:	f100 0e14 	add.w	lr, r0, #20
 800eaac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eab0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eab4:	f108 0210 	add.w	r2, r8, #16
 800eab8:	46f2      	mov	sl, lr
 800eaba:	2100      	movs	r1, #0
 800eabc:	f859 3b04 	ldr.w	r3, [r9], #4
 800eac0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eac4:	fa1f f883 	uxth.w	r8, r3
 800eac8:	fa11 f18b 	uxtah	r1, r1, fp
 800eacc:	0c1b      	lsrs	r3, r3, #16
 800eace:	eba1 0808 	sub.w	r8, r1, r8
 800ead2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ead6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eada:	fa1f f888 	uxth.w	r8, r8
 800eade:	1419      	asrs	r1, r3, #16
 800eae0:	454e      	cmp	r6, r9
 800eae2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eae6:	f84a 3b04 	str.w	r3, [sl], #4
 800eaea:	d8e7      	bhi.n	800eabc <__mdiff+0x80>
 800eaec:	1b33      	subs	r3, r6, r4
 800eaee:	3b15      	subs	r3, #21
 800eaf0:	f023 0303 	bic.w	r3, r3, #3
 800eaf4:	3304      	adds	r3, #4
 800eaf6:	3415      	adds	r4, #21
 800eaf8:	42a6      	cmp	r6, r4
 800eafa:	bf38      	it	cc
 800eafc:	2304      	movcc	r3, #4
 800eafe:	441d      	add	r5, r3
 800eb00:	4473      	add	r3, lr
 800eb02:	469e      	mov	lr, r3
 800eb04:	462e      	mov	r6, r5
 800eb06:	4566      	cmp	r6, ip
 800eb08:	d30e      	bcc.n	800eb28 <__mdiff+0xec>
 800eb0a:	f10c 0203 	add.w	r2, ip, #3
 800eb0e:	1b52      	subs	r2, r2, r5
 800eb10:	f022 0203 	bic.w	r2, r2, #3
 800eb14:	3d03      	subs	r5, #3
 800eb16:	45ac      	cmp	ip, r5
 800eb18:	bf38      	it	cc
 800eb1a:	2200      	movcc	r2, #0
 800eb1c:	441a      	add	r2, r3
 800eb1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800eb22:	b17b      	cbz	r3, 800eb44 <__mdiff+0x108>
 800eb24:	6107      	str	r7, [r0, #16]
 800eb26:	e7a3      	b.n	800ea70 <__mdiff+0x34>
 800eb28:	f856 8b04 	ldr.w	r8, [r6], #4
 800eb2c:	fa11 f288 	uxtah	r2, r1, r8
 800eb30:	1414      	asrs	r4, r2, #16
 800eb32:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eb36:	b292      	uxth	r2, r2
 800eb38:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eb3c:	f84e 2b04 	str.w	r2, [lr], #4
 800eb40:	1421      	asrs	r1, r4, #16
 800eb42:	e7e0      	b.n	800eb06 <__mdiff+0xca>
 800eb44:	3f01      	subs	r7, #1
 800eb46:	e7ea      	b.n	800eb1e <__mdiff+0xe2>
 800eb48:	0800fad8 	.word	0x0800fad8
 800eb4c:	0800fbc8 	.word	0x0800fbc8

0800eb50 <__ulp>:
 800eb50:	b082      	sub	sp, #8
 800eb52:	ed8d 0b00 	vstr	d0, [sp]
 800eb56:	9b01      	ldr	r3, [sp, #4]
 800eb58:	4912      	ldr	r1, [pc, #72]	; (800eba4 <__ulp+0x54>)
 800eb5a:	4019      	ands	r1, r3
 800eb5c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800eb60:	2900      	cmp	r1, #0
 800eb62:	dd05      	ble.n	800eb70 <__ulp+0x20>
 800eb64:	2200      	movs	r2, #0
 800eb66:	460b      	mov	r3, r1
 800eb68:	ec43 2b10 	vmov	d0, r2, r3
 800eb6c:	b002      	add	sp, #8
 800eb6e:	4770      	bx	lr
 800eb70:	4249      	negs	r1, r1
 800eb72:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800eb76:	ea4f 5021 	mov.w	r0, r1, asr #20
 800eb7a:	f04f 0200 	mov.w	r2, #0
 800eb7e:	f04f 0300 	mov.w	r3, #0
 800eb82:	da04      	bge.n	800eb8e <__ulp+0x3e>
 800eb84:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800eb88:	fa41 f300 	asr.w	r3, r1, r0
 800eb8c:	e7ec      	b.n	800eb68 <__ulp+0x18>
 800eb8e:	f1a0 0114 	sub.w	r1, r0, #20
 800eb92:	291e      	cmp	r1, #30
 800eb94:	bfda      	itte	le
 800eb96:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800eb9a:	fa20 f101 	lsrle.w	r1, r0, r1
 800eb9e:	2101      	movgt	r1, #1
 800eba0:	460a      	mov	r2, r1
 800eba2:	e7e1      	b.n	800eb68 <__ulp+0x18>
 800eba4:	7ff00000 	.word	0x7ff00000

0800eba8 <__b2d>:
 800eba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebaa:	6905      	ldr	r5, [r0, #16]
 800ebac:	f100 0714 	add.w	r7, r0, #20
 800ebb0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ebb4:	1f2e      	subs	r6, r5, #4
 800ebb6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ebba:	4620      	mov	r0, r4
 800ebbc:	f7ff fd48 	bl	800e650 <__hi0bits>
 800ebc0:	f1c0 0320 	rsb	r3, r0, #32
 800ebc4:	280a      	cmp	r0, #10
 800ebc6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ec44 <__b2d+0x9c>
 800ebca:	600b      	str	r3, [r1, #0]
 800ebcc:	dc14      	bgt.n	800ebf8 <__b2d+0x50>
 800ebce:	f1c0 0e0b 	rsb	lr, r0, #11
 800ebd2:	fa24 f10e 	lsr.w	r1, r4, lr
 800ebd6:	42b7      	cmp	r7, r6
 800ebd8:	ea41 030c 	orr.w	r3, r1, ip
 800ebdc:	bf34      	ite	cc
 800ebde:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ebe2:	2100      	movcs	r1, #0
 800ebe4:	3015      	adds	r0, #21
 800ebe6:	fa04 f000 	lsl.w	r0, r4, r0
 800ebea:	fa21 f10e 	lsr.w	r1, r1, lr
 800ebee:	ea40 0201 	orr.w	r2, r0, r1
 800ebf2:	ec43 2b10 	vmov	d0, r2, r3
 800ebf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebf8:	42b7      	cmp	r7, r6
 800ebfa:	bf3a      	itte	cc
 800ebfc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ec00:	f1a5 0608 	subcc.w	r6, r5, #8
 800ec04:	2100      	movcs	r1, #0
 800ec06:	380b      	subs	r0, #11
 800ec08:	d017      	beq.n	800ec3a <__b2d+0x92>
 800ec0a:	f1c0 0c20 	rsb	ip, r0, #32
 800ec0e:	fa04 f500 	lsl.w	r5, r4, r0
 800ec12:	42be      	cmp	r6, r7
 800ec14:	fa21 f40c 	lsr.w	r4, r1, ip
 800ec18:	ea45 0504 	orr.w	r5, r5, r4
 800ec1c:	bf8c      	ite	hi
 800ec1e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ec22:	2400      	movls	r4, #0
 800ec24:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ec28:	fa01 f000 	lsl.w	r0, r1, r0
 800ec2c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ec30:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ec34:	ea40 0204 	orr.w	r2, r0, r4
 800ec38:	e7db      	b.n	800ebf2 <__b2d+0x4a>
 800ec3a:	ea44 030c 	orr.w	r3, r4, ip
 800ec3e:	460a      	mov	r2, r1
 800ec40:	e7d7      	b.n	800ebf2 <__b2d+0x4a>
 800ec42:	bf00      	nop
 800ec44:	3ff00000 	.word	0x3ff00000

0800ec48 <__d2b>:
 800ec48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec4c:	4689      	mov	r9, r1
 800ec4e:	2101      	movs	r1, #1
 800ec50:	ec57 6b10 	vmov	r6, r7, d0
 800ec54:	4690      	mov	r8, r2
 800ec56:	f7ff fc09 	bl	800e46c <_Balloc>
 800ec5a:	4604      	mov	r4, r0
 800ec5c:	b930      	cbnz	r0, 800ec6c <__d2b+0x24>
 800ec5e:	4602      	mov	r2, r0
 800ec60:	4b25      	ldr	r3, [pc, #148]	; (800ecf8 <__d2b+0xb0>)
 800ec62:	4826      	ldr	r0, [pc, #152]	; (800ecfc <__d2b+0xb4>)
 800ec64:	f240 310a 	movw	r1, #778	; 0x30a
 800ec68:	f000 fbc8 	bl	800f3fc <__assert_func>
 800ec6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ec70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ec74:	bb35      	cbnz	r5, 800ecc4 <__d2b+0x7c>
 800ec76:	2e00      	cmp	r6, #0
 800ec78:	9301      	str	r3, [sp, #4]
 800ec7a:	d028      	beq.n	800ecce <__d2b+0x86>
 800ec7c:	4668      	mov	r0, sp
 800ec7e:	9600      	str	r6, [sp, #0]
 800ec80:	f7ff fd06 	bl	800e690 <__lo0bits>
 800ec84:	9900      	ldr	r1, [sp, #0]
 800ec86:	b300      	cbz	r0, 800ecca <__d2b+0x82>
 800ec88:	9a01      	ldr	r2, [sp, #4]
 800ec8a:	f1c0 0320 	rsb	r3, r0, #32
 800ec8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ec92:	430b      	orrs	r3, r1
 800ec94:	40c2      	lsrs	r2, r0
 800ec96:	6163      	str	r3, [r4, #20]
 800ec98:	9201      	str	r2, [sp, #4]
 800ec9a:	9b01      	ldr	r3, [sp, #4]
 800ec9c:	61a3      	str	r3, [r4, #24]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	bf14      	ite	ne
 800eca2:	2202      	movne	r2, #2
 800eca4:	2201      	moveq	r2, #1
 800eca6:	6122      	str	r2, [r4, #16]
 800eca8:	b1d5      	cbz	r5, 800ece0 <__d2b+0x98>
 800ecaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ecae:	4405      	add	r5, r0
 800ecb0:	f8c9 5000 	str.w	r5, [r9]
 800ecb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ecb8:	f8c8 0000 	str.w	r0, [r8]
 800ecbc:	4620      	mov	r0, r4
 800ecbe:	b003      	add	sp, #12
 800ecc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ecc8:	e7d5      	b.n	800ec76 <__d2b+0x2e>
 800ecca:	6161      	str	r1, [r4, #20]
 800eccc:	e7e5      	b.n	800ec9a <__d2b+0x52>
 800ecce:	a801      	add	r0, sp, #4
 800ecd0:	f7ff fcde 	bl	800e690 <__lo0bits>
 800ecd4:	9b01      	ldr	r3, [sp, #4]
 800ecd6:	6163      	str	r3, [r4, #20]
 800ecd8:	2201      	movs	r2, #1
 800ecda:	6122      	str	r2, [r4, #16]
 800ecdc:	3020      	adds	r0, #32
 800ecde:	e7e3      	b.n	800eca8 <__d2b+0x60>
 800ece0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ece4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ece8:	f8c9 0000 	str.w	r0, [r9]
 800ecec:	6918      	ldr	r0, [r3, #16]
 800ecee:	f7ff fcaf 	bl	800e650 <__hi0bits>
 800ecf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ecf6:	e7df      	b.n	800ecb8 <__d2b+0x70>
 800ecf8:	0800fad8 	.word	0x0800fad8
 800ecfc:	0800fbc8 	.word	0x0800fbc8

0800ed00 <__ratio>:
 800ed00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed04:	4688      	mov	r8, r1
 800ed06:	4669      	mov	r1, sp
 800ed08:	4681      	mov	r9, r0
 800ed0a:	f7ff ff4d 	bl	800eba8 <__b2d>
 800ed0e:	a901      	add	r1, sp, #4
 800ed10:	4640      	mov	r0, r8
 800ed12:	ec55 4b10 	vmov	r4, r5, d0
 800ed16:	f7ff ff47 	bl	800eba8 <__b2d>
 800ed1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed1e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ed22:	eba3 0c02 	sub.w	ip, r3, r2
 800ed26:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ed2a:	1a9b      	subs	r3, r3, r2
 800ed2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ed30:	ec51 0b10 	vmov	r0, r1, d0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	bfd6      	itet	le
 800ed38:	460a      	movle	r2, r1
 800ed3a:	462a      	movgt	r2, r5
 800ed3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed40:	468b      	mov	fp, r1
 800ed42:	462f      	mov	r7, r5
 800ed44:	bfd4      	ite	le
 800ed46:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ed4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ed4e:	4620      	mov	r0, r4
 800ed50:	ee10 2a10 	vmov	r2, s0
 800ed54:	465b      	mov	r3, fp
 800ed56:	4639      	mov	r1, r7
 800ed58:	f7f1 fd78 	bl	800084c <__aeabi_ddiv>
 800ed5c:	ec41 0b10 	vmov	d0, r0, r1
 800ed60:	b003      	add	sp, #12
 800ed62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ed66 <__copybits>:
 800ed66:	3901      	subs	r1, #1
 800ed68:	b570      	push	{r4, r5, r6, lr}
 800ed6a:	1149      	asrs	r1, r1, #5
 800ed6c:	6914      	ldr	r4, [r2, #16]
 800ed6e:	3101      	adds	r1, #1
 800ed70:	f102 0314 	add.w	r3, r2, #20
 800ed74:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ed78:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ed7c:	1f05      	subs	r5, r0, #4
 800ed7e:	42a3      	cmp	r3, r4
 800ed80:	d30c      	bcc.n	800ed9c <__copybits+0x36>
 800ed82:	1aa3      	subs	r3, r4, r2
 800ed84:	3b11      	subs	r3, #17
 800ed86:	f023 0303 	bic.w	r3, r3, #3
 800ed8a:	3211      	adds	r2, #17
 800ed8c:	42a2      	cmp	r2, r4
 800ed8e:	bf88      	it	hi
 800ed90:	2300      	movhi	r3, #0
 800ed92:	4418      	add	r0, r3
 800ed94:	2300      	movs	r3, #0
 800ed96:	4288      	cmp	r0, r1
 800ed98:	d305      	bcc.n	800eda6 <__copybits+0x40>
 800ed9a:	bd70      	pop	{r4, r5, r6, pc}
 800ed9c:	f853 6b04 	ldr.w	r6, [r3], #4
 800eda0:	f845 6f04 	str.w	r6, [r5, #4]!
 800eda4:	e7eb      	b.n	800ed7e <__copybits+0x18>
 800eda6:	f840 3b04 	str.w	r3, [r0], #4
 800edaa:	e7f4      	b.n	800ed96 <__copybits+0x30>

0800edac <__any_on>:
 800edac:	f100 0214 	add.w	r2, r0, #20
 800edb0:	6900      	ldr	r0, [r0, #16]
 800edb2:	114b      	asrs	r3, r1, #5
 800edb4:	4298      	cmp	r0, r3
 800edb6:	b510      	push	{r4, lr}
 800edb8:	db11      	blt.n	800edde <__any_on+0x32>
 800edba:	dd0a      	ble.n	800edd2 <__any_on+0x26>
 800edbc:	f011 011f 	ands.w	r1, r1, #31
 800edc0:	d007      	beq.n	800edd2 <__any_on+0x26>
 800edc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800edc6:	fa24 f001 	lsr.w	r0, r4, r1
 800edca:	fa00 f101 	lsl.w	r1, r0, r1
 800edce:	428c      	cmp	r4, r1
 800edd0:	d10b      	bne.n	800edea <__any_on+0x3e>
 800edd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d803      	bhi.n	800ede2 <__any_on+0x36>
 800edda:	2000      	movs	r0, #0
 800eddc:	bd10      	pop	{r4, pc}
 800edde:	4603      	mov	r3, r0
 800ede0:	e7f7      	b.n	800edd2 <__any_on+0x26>
 800ede2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ede6:	2900      	cmp	r1, #0
 800ede8:	d0f5      	beq.n	800edd6 <__any_on+0x2a>
 800edea:	2001      	movs	r0, #1
 800edec:	e7f6      	b.n	800eddc <__any_on+0x30>

0800edee <_calloc_r>:
 800edee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800edf0:	fba1 2402 	umull	r2, r4, r1, r2
 800edf4:	b94c      	cbnz	r4, 800ee0a <_calloc_r+0x1c>
 800edf6:	4611      	mov	r1, r2
 800edf8:	9201      	str	r2, [sp, #4]
 800edfa:	f7fc f801 	bl	800ae00 <_malloc_r>
 800edfe:	9a01      	ldr	r2, [sp, #4]
 800ee00:	4605      	mov	r5, r0
 800ee02:	b930      	cbnz	r0, 800ee12 <_calloc_r+0x24>
 800ee04:	4628      	mov	r0, r5
 800ee06:	b003      	add	sp, #12
 800ee08:	bd30      	pop	{r4, r5, pc}
 800ee0a:	220c      	movs	r2, #12
 800ee0c:	6002      	str	r2, [r0, #0]
 800ee0e:	2500      	movs	r5, #0
 800ee10:	e7f8      	b.n	800ee04 <_calloc_r+0x16>
 800ee12:	4621      	mov	r1, r4
 800ee14:	f7fb ff80 	bl	800ad18 <memset>
 800ee18:	e7f4      	b.n	800ee04 <_calloc_r+0x16>

0800ee1a <__ssputs_r>:
 800ee1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee1e:	688e      	ldr	r6, [r1, #8]
 800ee20:	429e      	cmp	r6, r3
 800ee22:	4682      	mov	sl, r0
 800ee24:	460c      	mov	r4, r1
 800ee26:	4690      	mov	r8, r2
 800ee28:	461f      	mov	r7, r3
 800ee2a:	d838      	bhi.n	800ee9e <__ssputs_r+0x84>
 800ee2c:	898a      	ldrh	r2, [r1, #12]
 800ee2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ee32:	d032      	beq.n	800ee9a <__ssputs_r+0x80>
 800ee34:	6825      	ldr	r5, [r4, #0]
 800ee36:	6909      	ldr	r1, [r1, #16]
 800ee38:	eba5 0901 	sub.w	r9, r5, r1
 800ee3c:	6965      	ldr	r5, [r4, #20]
 800ee3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee46:	3301      	adds	r3, #1
 800ee48:	444b      	add	r3, r9
 800ee4a:	106d      	asrs	r5, r5, #1
 800ee4c:	429d      	cmp	r5, r3
 800ee4e:	bf38      	it	cc
 800ee50:	461d      	movcc	r5, r3
 800ee52:	0553      	lsls	r3, r2, #21
 800ee54:	d531      	bpl.n	800eeba <__ssputs_r+0xa0>
 800ee56:	4629      	mov	r1, r5
 800ee58:	f7fb ffd2 	bl	800ae00 <_malloc_r>
 800ee5c:	4606      	mov	r6, r0
 800ee5e:	b950      	cbnz	r0, 800ee76 <__ssputs_r+0x5c>
 800ee60:	230c      	movs	r3, #12
 800ee62:	f8ca 3000 	str.w	r3, [sl]
 800ee66:	89a3      	ldrh	r3, [r4, #12]
 800ee68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee6c:	81a3      	strh	r3, [r4, #12]
 800ee6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ee72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee76:	6921      	ldr	r1, [r4, #16]
 800ee78:	464a      	mov	r2, r9
 800ee7a:	f7fb ff3f 	bl	800acfc <memcpy>
 800ee7e:	89a3      	ldrh	r3, [r4, #12]
 800ee80:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ee84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee88:	81a3      	strh	r3, [r4, #12]
 800ee8a:	6126      	str	r6, [r4, #16]
 800ee8c:	6165      	str	r5, [r4, #20]
 800ee8e:	444e      	add	r6, r9
 800ee90:	eba5 0509 	sub.w	r5, r5, r9
 800ee94:	6026      	str	r6, [r4, #0]
 800ee96:	60a5      	str	r5, [r4, #8]
 800ee98:	463e      	mov	r6, r7
 800ee9a:	42be      	cmp	r6, r7
 800ee9c:	d900      	bls.n	800eea0 <__ssputs_r+0x86>
 800ee9e:	463e      	mov	r6, r7
 800eea0:	6820      	ldr	r0, [r4, #0]
 800eea2:	4632      	mov	r2, r6
 800eea4:	4641      	mov	r1, r8
 800eea6:	f000 fafb 	bl	800f4a0 <memmove>
 800eeaa:	68a3      	ldr	r3, [r4, #8]
 800eeac:	1b9b      	subs	r3, r3, r6
 800eeae:	60a3      	str	r3, [r4, #8]
 800eeb0:	6823      	ldr	r3, [r4, #0]
 800eeb2:	4433      	add	r3, r6
 800eeb4:	6023      	str	r3, [r4, #0]
 800eeb6:	2000      	movs	r0, #0
 800eeb8:	e7db      	b.n	800ee72 <__ssputs_r+0x58>
 800eeba:	462a      	mov	r2, r5
 800eebc:	f000 fb0a 	bl	800f4d4 <_realloc_r>
 800eec0:	4606      	mov	r6, r0
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d1e1      	bne.n	800ee8a <__ssputs_r+0x70>
 800eec6:	6921      	ldr	r1, [r4, #16]
 800eec8:	4650      	mov	r0, sl
 800eeca:	f7fb ff2d 	bl	800ad28 <_free_r>
 800eece:	e7c7      	b.n	800ee60 <__ssputs_r+0x46>

0800eed0 <_svfiprintf_r>:
 800eed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eed4:	4698      	mov	r8, r3
 800eed6:	898b      	ldrh	r3, [r1, #12]
 800eed8:	061b      	lsls	r3, r3, #24
 800eeda:	b09d      	sub	sp, #116	; 0x74
 800eedc:	4607      	mov	r7, r0
 800eede:	460d      	mov	r5, r1
 800eee0:	4614      	mov	r4, r2
 800eee2:	d50e      	bpl.n	800ef02 <_svfiprintf_r+0x32>
 800eee4:	690b      	ldr	r3, [r1, #16]
 800eee6:	b963      	cbnz	r3, 800ef02 <_svfiprintf_r+0x32>
 800eee8:	2140      	movs	r1, #64	; 0x40
 800eeea:	f7fb ff89 	bl	800ae00 <_malloc_r>
 800eeee:	6028      	str	r0, [r5, #0]
 800eef0:	6128      	str	r0, [r5, #16]
 800eef2:	b920      	cbnz	r0, 800eefe <_svfiprintf_r+0x2e>
 800eef4:	230c      	movs	r3, #12
 800eef6:	603b      	str	r3, [r7, #0]
 800eef8:	f04f 30ff 	mov.w	r0, #4294967295
 800eefc:	e0d1      	b.n	800f0a2 <_svfiprintf_r+0x1d2>
 800eefe:	2340      	movs	r3, #64	; 0x40
 800ef00:	616b      	str	r3, [r5, #20]
 800ef02:	2300      	movs	r3, #0
 800ef04:	9309      	str	r3, [sp, #36]	; 0x24
 800ef06:	2320      	movs	r3, #32
 800ef08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef10:	2330      	movs	r3, #48	; 0x30
 800ef12:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f0bc <_svfiprintf_r+0x1ec>
 800ef16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef1a:	f04f 0901 	mov.w	r9, #1
 800ef1e:	4623      	mov	r3, r4
 800ef20:	469a      	mov	sl, r3
 800ef22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef26:	b10a      	cbz	r2, 800ef2c <_svfiprintf_r+0x5c>
 800ef28:	2a25      	cmp	r2, #37	; 0x25
 800ef2a:	d1f9      	bne.n	800ef20 <_svfiprintf_r+0x50>
 800ef2c:	ebba 0b04 	subs.w	fp, sl, r4
 800ef30:	d00b      	beq.n	800ef4a <_svfiprintf_r+0x7a>
 800ef32:	465b      	mov	r3, fp
 800ef34:	4622      	mov	r2, r4
 800ef36:	4629      	mov	r1, r5
 800ef38:	4638      	mov	r0, r7
 800ef3a:	f7ff ff6e 	bl	800ee1a <__ssputs_r>
 800ef3e:	3001      	adds	r0, #1
 800ef40:	f000 80aa 	beq.w	800f098 <_svfiprintf_r+0x1c8>
 800ef44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef46:	445a      	add	r2, fp
 800ef48:	9209      	str	r2, [sp, #36]	; 0x24
 800ef4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	f000 80a2 	beq.w	800f098 <_svfiprintf_r+0x1c8>
 800ef54:	2300      	movs	r3, #0
 800ef56:	f04f 32ff 	mov.w	r2, #4294967295
 800ef5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef5e:	f10a 0a01 	add.w	sl, sl, #1
 800ef62:	9304      	str	r3, [sp, #16]
 800ef64:	9307      	str	r3, [sp, #28]
 800ef66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef6a:	931a      	str	r3, [sp, #104]	; 0x68
 800ef6c:	4654      	mov	r4, sl
 800ef6e:	2205      	movs	r2, #5
 800ef70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef74:	4851      	ldr	r0, [pc, #324]	; (800f0bc <_svfiprintf_r+0x1ec>)
 800ef76:	f7f1 f933 	bl	80001e0 <memchr>
 800ef7a:	9a04      	ldr	r2, [sp, #16]
 800ef7c:	b9d8      	cbnz	r0, 800efb6 <_svfiprintf_r+0xe6>
 800ef7e:	06d0      	lsls	r0, r2, #27
 800ef80:	bf44      	itt	mi
 800ef82:	2320      	movmi	r3, #32
 800ef84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef88:	0711      	lsls	r1, r2, #28
 800ef8a:	bf44      	itt	mi
 800ef8c:	232b      	movmi	r3, #43	; 0x2b
 800ef8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef92:	f89a 3000 	ldrb.w	r3, [sl]
 800ef96:	2b2a      	cmp	r3, #42	; 0x2a
 800ef98:	d015      	beq.n	800efc6 <_svfiprintf_r+0xf6>
 800ef9a:	9a07      	ldr	r2, [sp, #28]
 800ef9c:	4654      	mov	r4, sl
 800ef9e:	2000      	movs	r0, #0
 800efa0:	f04f 0c0a 	mov.w	ip, #10
 800efa4:	4621      	mov	r1, r4
 800efa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efaa:	3b30      	subs	r3, #48	; 0x30
 800efac:	2b09      	cmp	r3, #9
 800efae:	d94e      	bls.n	800f04e <_svfiprintf_r+0x17e>
 800efb0:	b1b0      	cbz	r0, 800efe0 <_svfiprintf_r+0x110>
 800efb2:	9207      	str	r2, [sp, #28]
 800efb4:	e014      	b.n	800efe0 <_svfiprintf_r+0x110>
 800efb6:	eba0 0308 	sub.w	r3, r0, r8
 800efba:	fa09 f303 	lsl.w	r3, r9, r3
 800efbe:	4313      	orrs	r3, r2
 800efc0:	9304      	str	r3, [sp, #16]
 800efc2:	46a2      	mov	sl, r4
 800efc4:	e7d2      	b.n	800ef6c <_svfiprintf_r+0x9c>
 800efc6:	9b03      	ldr	r3, [sp, #12]
 800efc8:	1d19      	adds	r1, r3, #4
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	9103      	str	r1, [sp, #12]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	bfbb      	ittet	lt
 800efd2:	425b      	neglt	r3, r3
 800efd4:	f042 0202 	orrlt.w	r2, r2, #2
 800efd8:	9307      	strge	r3, [sp, #28]
 800efda:	9307      	strlt	r3, [sp, #28]
 800efdc:	bfb8      	it	lt
 800efde:	9204      	strlt	r2, [sp, #16]
 800efe0:	7823      	ldrb	r3, [r4, #0]
 800efe2:	2b2e      	cmp	r3, #46	; 0x2e
 800efe4:	d10c      	bne.n	800f000 <_svfiprintf_r+0x130>
 800efe6:	7863      	ldrb	r3, [r4, #1]
 800efe8:	2b2a      	cmp	r3, #42	; 0x2a
 800efea:	d135      	bne.n	800f058 <_svfiprintf_r+0x188>
 800efec:	9b03      	ldr	r3, [sp, #12]
 800efee:	1d1a      	adds	r2, r3, #4
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	9203      	str	r2, [sp, #12]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	bfb8      	it	lt
 800eff8:	f04f 33ff 	movlt.w	r3, #4294967295
 800effc:	3402      	adds	r4, #2
 800effe:	9305      	str	r3, [sp, #20]
 800f000:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f0cc <_svfiprintf_r+0x1fc>
 800f004:	7821      	ldrb	r1, [r4, #0]
 800f006:	2203      	movs	r2, #3
 800f008:	4650      	mov	r0, sl
 800f00a:	f7f1 f8e9 	bl	80001e0 <memchr>
 800f00e:	b140      	cbz	r0, 800f022 <_svfiprintf_r+0x152>
 800f010:	2340      	movs	r3, #64	; 0x40
 800f012:	eba0 000a 	sub.w	r0, r0, sl
 800f016:	fa03 f000 	lsl.w	r0, r3, r0
 800f01a:	9b04      	ldr	r3, [sp, #16]
 800f01c:	4303      	orrs	r3, r0
 800f01e:	3401      	adds	r4, #1
 800f020:	9304      	str	r3, [sp, #16]
 800f022:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f026:	4826      	ldr	r0, [pc, #152]	; (800f0c0 <_svfiprintf_r+0x1f0>)
 800f028:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f02c:	2206      	movs	r2, #6
 800f02e:	f7f1 f8d7 	bl	80001e0 <memchr>
 800f032:	2800      	cmp	r0, #0
 800f034:	d038      	beq.n	800f0a8 <_svfiprintf_r+0x1d8>
 800f036:	4b23      	ldr	r3, [pc, #140]	; (800f0c4 <_svfiprintf_r+0x1f4>)
 800f038:	bb1b      	cbnz	r3, 800f082 <_svfiprintf_r+0x1b2>
 800f03a:	9b03      	ldr	r3, [sp, #12]
 800f03c:	3307      	adds	r3, #7
 800f03e:	f023 0307 	bic.w	r3, r3, #7
 800f042:	3308      	adds	r3, #8
 800f044:	9303      	str	r3, [sp, #12]
 800f046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f048:	4433      	add	r3, r6
 800f04a:	9309      	str	r3, [sp, #36]	; 0x24
 800f04c:	e767      	b.n	800ef1e <_svfiprintf_r+0x4e>
 800f04e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f052:	460c      	mov	r4, r1
 800f054:	2001      	movs	r0, #1
 800f056:	e7a5      	b.n	800efa4 <_svfiprintf_r+0xd4>
 800f058:	2300      	movs	r3, #0
 800f05a:	3401      	adds	r4, #1
 800f05c:	9305      	str	r3, [sp, #20]
 800f05e:	4619      	mov	r1, r3
 800f060:	f04f 0c0a 	mov.w	ip, #10
 800f064:	4620      	mov	r0, r4
 800f066:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f06a:	3a30      	subs	r2, #48	; 0x30
 800f06c:	2a09      	cmp	r2, #9
 800f06e:	d903      	bls.n	800f078 <_svfiprintf_r+0x1a8>
 800f070:	2b00      	cmp	r3, #0
 800f072:	d0c5      	beq.n	800f000 <_svfiprintf_r+0x130>
 800f074:	9105      	str	r1, [sp, #20]
 800f076:	e7c3      	b.n	800f000 <_svfiprintf_r+0x130>
 800f078:	fb0c 2101 	mla	r1, ip, r1, r2
 800f07c:	4604      	mov	r4, r0
 800f07e:	2301      	movs	r3, #1
 800f080:	e7f0      	b.n	800f064 <_svfiprintf_r+0x194>
 800f082:	ab03      	add	r3, sp, #12
 800f084:	9300      	str	r3, [sp, #0]
 800f086:	462a      	mov	r2, r5
 800f088:	4b0f      	ldr	r3, [pc, #60]	; (800f0c8 <_svfiprintf_r+0x1f8>)
 800f08a:	a904      	add	r1, sp, #16
 800f08c:	4638      	mov	r0, r7
 800f08e:	f7fb ffcb 	bl	800b028 <_printf_float>
 800f092:	1c42      	adds	r2, r0, #1
 800f094:	4606      	mov	r6, r0
 800f096:	d1d6      	bne.n	800f046 <_svfiprintf_r+0x176>
 800f098:	89ab      	ldrh	r3, [r5, #12]
 800f09a:	065b      	lsls	r3, r3, #25
 800f09c:	f53f af2c 	bmi.w	800eef8 <_svfiprintf_r+0x28>
 800f0a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0a2:	b01d      	add	sp, #116	; 0x74
 800f0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0a8:	ab03      	add	r3, sp, #12
 800f0aa:	9300      	str	r3, [sp, #0]
 800f0ac:	462a      	mov	r2, r5
 800f0ae:	4b06      	ldr	r3, [pc, #24]	; (800f0c8 <_svfiprintf_r+0x1f8>)
 800f0b0:	a904      	add	r1, sp, #16
 800f0b2:	4638      	mov	r0, r7
 800f0b4:	f7fc fa5c 	bl	800b570 <_printf_i>
 800f0b8:	e7eb      	b.n	800f092 <_svfiprintf_r+0x1c2>
 800f0ba:	bf00      	nop
 800f0bc:	0800fd24 	.word	0x0800fd24
 800f0c0:	0800fd2e 	.word	0x0800fd2e
 800f0c4:	0800b029 	.word	0x0800b029
 800f0c8:	0800ee1b 	.word	0x0800ee1b
 800f0cc:	0800fd2a 	.word	0x0800fd2a

0800f0d0 <__sfputc_r>:
 800f0d0:	6893      	ldr	r3, [r2, #8]
 800f0d2:	3b01      	subs	r3, #1
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	b410      	push	{r4}
 800f0d8:	6093      	str	r3, [r2, #8]
 800f0da:	da08      	bge.n	800f0ee <__sfputc_r+0x1e>
 800f0dc:	6994      	ldr	r4, [r2, #24]
 800f0de:	42a3      	cmp	r3, r4
 800f0e0:	db01      	blt.n	800f0e6 <__sfputc_r+0x16>
 800f0e2:	290a      	cmp	r1, #10
 800f0e4:	d103      	bne.n	800f0ee <__sfputc_r+0x1e>
 800f0e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0ea:	f7fd bc9d 	b.w	800ca28 <__swbuf_r>
 800f0ee:	6813      	ldr	r3, [r2, #0]
 800f0f0:	1c58      	adds	r0, r3, #1
 800f0f2:	6010      	str	r0, [r2, #0]
 800f0f4:	7019      	strb	r1, [r3, #0]
 800f0f6:	4608      	mov	r0, r1
 800f0f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0fc:	4770      	bx	lr

0800f0fe <__sfputs_r>:
 800f0fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f100:	4606      	mov	r6, r0
 800f102:	460f      	mov	r7, r1
 800f104:	4614      	mov	r4, r2
 800f106:	18d5      	adds	r5, r2, r3
 800f108:	42ac      	cmp	r4, r5
 800f10a:	d101      	bne.n	800f110 <__sfputs_r+0x12>
 800f10c:	2000      	movs	r0, #0
 800f10e:	e007      	b.n	800f120 <__sfputs_r+0x22>
 800f110:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f114:	463a      	mov	r2, r7
 800f116:	4630      	mov	r0, r6
 800f118:	f7ff ffda 	bl	800f0d0 <__sfputc_r>
 800f11c:	1c43      	adds	r3, r0, #1
 800f11e:	d1f3      	bne.n	800f108 <__sfputs_r+0xa>
 800f120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f124 <_vfiprintf_r>:
 800f124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f128:	460d      	mov	r5, r1
 800f12a:	b09d      	sub	sp, #116	; 0x74
 800f12c:	4614      	mov	r4, r2
 800f12e:	4698      	mov	r8, r3
 800f130:	4606      	mov	r6, r0
 800f132:	b118      	cbz	r0, 800f13c <_vfiprintf_r+0x18>
 800f134:	6983      	ldr	r3, [r0, #24]
 800f136:	b90b      	cbnz	r3, 800f13c <_vfiprintf_r+0x18>
 800f138:	f7fe fcee 	bl	800db18 <__sinit>
 800f13c:	4b89      	ldr	r3, [pc, #548]	; (800f364 <_vfiprintf_r+0x240>)
 800f13e:	429d      	cmp	r5, r3
 800f140:	d11b      	bne.n	800f17a <_vfiprintf_r+0x56>
 800f142:	6875      	ldr	r5, [r6, #4]
 800f144:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f146:	07d9      	lsls	r1, r3, #31
 800f148:	d405      	bmi.n	800f156 <_vfiprintf_r+0x32>
 800f14a:	89ab      	ldrh	r3, [r5, #12]
 800f14c:	059a      	lsls	r2, r3, #22
 800f14e:	d402      	bmi.n	800f156 <_vfiprintf_r+0x32>
 800f150:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f152:	f7ff f8f2 	bl	800e33a <__retarget_lock_acquire_recursive>
 800f156:	89ab      	ldrh	r3, [r5, #12]
 800f158:	071b      	lsls	r3, r3, #28
 800f15a:	d501      	bpl.n	800f160 <_vfiprintf_r+0x3c>
 800f15c:	692b      	ldr	r3, [r5, #16]
 800f15e:	b9eb      	cbnz	r3, 800f19c <_vfiprintf_r+0x78>
 800f160:	4629      	mov	r1, r5
 800f162:	4630      	mov	r0, r6
 800f164:	f7fd fcc4 	bl	800caf0 <__swsetup_r>
 800f168:	b1c0      	cbz	r0, 800f19c <_vfiprintf_r+0x78>
 800f16a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f16c:	07dc      	lsls	r4, r3, #31
 800f16e:	d50e      	bpl.n	800f18e <_vfiprintf_r+0x6a>
 800f170:	f04f 30ff 	mov.w	r0, #4294967295
 800f174:	b01d      	add	sp, #116	; 0x74
 800f176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f17a:	4b7b      	ldr	r3, [pc, #492]	; (800f368 <_vfiprintf_r+0x244>)
 800f17c:	429d      	cmp	r5, r3
 800f17e:	d101      	bne.n	800f184 <_vfiprintf_r+0x60>
 800f180:	68b5      	ldr	r5, [r6, #8]
 800f182:	e7df      	b.n	800f144 <_vfiprintf_r+0x20>
 800f184:	4b79      	ldr	r3, [pc, #484]	; (800f36c <_vfiprintf_r+0x248>)
 800f186:	429d      	cmp	r5, r3
 800f188:	bf08      	it	eq
 800f18a:	68f5      	ldreq	r5, [r6, #12]
 800f18c:	e7da      	b.n	800f144 <_vfiprintf_r+0x20>
 800f18e:	89ab      	ldrh	r3, [r5, #12]
 800f190:	0598      	lsls	r0, r3, #22
 800f192:	d4ed      	bmi.n	800f170 <_vfiprintf_r+0x4c>
 800f194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f196:	f7ff f8d1 	bl	800e33c <__retarget_lock_release_recursive>
 800f19a:	e7e9      	b.n	800f170 <_vfiprintf_r+0x4c>
 800f19c:	2300      	movs	r3, #0
 800f19e:	9309      	str	r3, [sp, #36]	; 0x24
 800f1a0:	2320      	movs	r3, #32
 800f1a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f1a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800f1aa:	2330      	movs	r3, #48	; 0x30
 800f1ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f370 <_vfiprintf_r+0x24c>
 800f1b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f1b4:	f04f 0901 	mov.w	r9, #1
 800f1b8:	4623      	mov	r3, r4
 800f1ba:	469a      	mov	sl, r3
 800f1bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1c0:	b10a      	cbz	r2, 800f1c6 <_vfiprintf_r+0xa2>
 800f1c2:	2a25      	cmp	r2, #37	; 0x25
 800f1c4:	d1f9      	bne.n	800f1ba <_vfiprintf_r+0x96>
 800f1c6:	ebba 0b04 	subs.w	fp, sl, r4
 800f1ca:	d00b      	beq.n	800f1e4 <_vfiprintf_r+0xc0>
 800f1cc:	465b      	mov	r3, fp
 800f1ce:	4622      	mov	r2, r4
 800f1d0:	4629      	mov	r1, r5
 800f1d2:	4630      	mov	r0, r6
 800f1d4:	f7ff ff93 	bl	800f0fe <__sfputs_r>
 800f1d8:	3001      	adds	r0, #1
 800f1da:	f000 80aa 	beq.w	800f332 <_vfiprintf_r+0x20e>
 800f1de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1e0:	445a      	add	r2, fp
 800f1e2:	9209      	str	r2, [sp, #36]	; 0x24
 800f1e4:	f89a 3000 	ldrb.w	r3, [sl]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	f000 80a2 	beq.w	800f332 <_vfiprintf_r+0x20e>
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800f1f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1f8:	f10a 0a01 	add.w	sl, sl, #1
 800f1fc:	9304      	str	r3, [sp, #16]
 800f1fe:	9307      	str	r3, [sp, #28]
 800f200:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f204:	931a      	str	r3, [sp, #104]	; 0x68
 800f206:	4654      	mov	r4, sl
 800f208:	2205      	movs	r2, #5
 800f20a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f20e:	4858      	ldr	r0, [pc, #352]	; (800f370 <_vfiprintf_r+0x24c>)
 800f210:	f7f0 ffe6 	bl	80001e0 <memchr>
 800f214:	9a04      	ldr	r2, [sp, #16]
 800f216:	b9d8      	cbnz	r0, 800f250 <_vfiprintf_r+0x12c>
 800f218:	06d1      	lsls	r1, r2, #27
 800f21a:	bf44      	itt	mi
 800f21c:	2320      	movmi	r3, #32
 800f21e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f222:	0713      	lsls	r3, r2, #28
 800f224:	bf44      	itt	mi
 800f226:	232b      	movmi	r3, #43	; 0x2b
 800f228:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f22c:	f89a 3000 	ldrb.w	r3, [sl]
 800f230:	2b2a      	cmp	r3, #42	; 0x2a
 800f232:	d015      	beq.n	800f260 <_vfiprintf_r+0x13c>
 800f234:	9a07      	ldr	r2, [sp, #28]
 800f236:	4654      	mov	r4, sl
 800f238:	2000      	movs	r0, #0
 800f23a:	f04f 0c0a 	mov.w	ip, #10
 800f23e:	4621      	mov	r1, r4
 800f240:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f244:	3b30      	subs	r3, #48	; 0x30
 800f246:	2b09      	cmp	r3, #9
 800f248:	d94e      	bls.n	800f2e8 <_vfiprintf_r+0x1c4>
 800f24a:	b1b0      	cbz	r0, 800f27a <_vfiprintf_r+0x156>
 800f24c:	9207      	str	r2, [sp, #28]
 800f24e:	e014      	b.n	800f27a <_vfiprintf_r+0x156>
 800f250:	eba0 0308 	sub.w	r3, r0, r8
 800f254:	fa09 f303 	lsl.w	r3, r9, r3
 800f258:	4313      	orrs	r3, r2
 800f25a:	9304      	str	r3, [sp, #16]
 800f25c:	46a2      	mov	sl, r4
 800f25e:	e7d2      	b.n	800f206 <_vfiprintf_r+0xe2>
 800f260:	9b03      	ldr	r3, [sp, #12]
 800f262:	1d19      	adds	r1, r3, #4
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	9103      	str	r1, [sp, #12]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	bfbb      	ittet	lt
 800f26c:	425b      	neglt	r3, r3
 800f26e:	f042 0202 	orrlt.w	r2, r2, #2
 800f272:	9307      	strge	r3, [sp, #28]
 800f274:	9307      	strlt	r3, [sp, #28]
 800f276:	bfb8      	it	lt
 800f278:	9204      	strlt	r2, [sp, #16]
 800f27a:	7823      	ldrb	r3, [r4, #0]
 800f27c:	2b2e      	cmp	r3, #46	; 0x2e
 800f27e:	d10c      	bne.n	800f29a <_vfiprintf_r+0x176>
 800f280:	7863      	ldrb	r3, [r4, #1]
 800f282:	2b2a      	cmp	r3, #42	; 0x2a
 800f284:	d135      	bne.n	800f2f2 <_vfiprintf_r+0x1ce>
 800f286:	9b03      	ldr	r3, [sp, #12]
 800f288:	1d1a      	adds	r2, r3, #4
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	9203      	str	r2, [sp, #12]
 800f28e:	2b00      	cmp	r3, #0
 800f290:	bfb8      	it	lt
 800f292:	f04f 33ff 	movlt.w	r3, #4294967295
 800f296:	3402      	adds	r4, #2
 800f298:	9305      	str	r3, [sp, #20]
 800f29a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f380 <_vfiprintf_r+0x25c>
 800f29e:	7821      	ldrb	r1, [r4, #0]
 800f2a0:	2203      	movs	r2, #3
 800f2a2:	4650      	mov	r0, sl
 800f2a4:	f7f0 ff9c 	bl	80001e0 <memchr>
 800f2a8:	b140      	cbz	r0, 800f2bc <_vfiprintf_r+0x198>
 800f2aa:	2340      	movs	r3, #64	; 0x40
 800f2ac:	eba0 000a 	sub.w	r0, r0, sl
 800f2b0:	fa03 f000 	lsl.w	r0, r3, r0
 800f2b4:	9b04      	ldr	r3, [sp, #16]
 800f2b6:	4303      	orrs	r3, r0
 800f2b8:	3401      	adds	r4, #1
 800f2ba:	9304      	str	r3, [sp, #16]
 800f2bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2c0:	482c      	ldr	r0, [pc, #176]	; (800f374 <_vfiprintf_r+0x250>)
 800f2c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2c6:	2206      	movs	r2, #6
 800f2c8:	f7f0 ff8a 	bl	80001e0 <memchr>
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	d03f      	beq.n	800f350 <_vfiprintf_r+0x22c>
 800f2d0:	4b29      	ldr	r3, [pc, #164]	; (800f378 <_vfiprintf_r+0x254>)
 800f2d2:	bb1b      	cbnz	r3, 800f31c <_vfiprintf_r+0x1f8>
 800f2d4:	9b03      	ldr	r3, [sp, #12]
 800f2d6:	3307      	adds	r3, #7
 800f2d8:	f023 0307 	bic.w	r3, r3, #7
 800f2dc:	3308      	adds	r3, #8
 800f2de:	9303      	str	r3, [sp, #12]
 800f2e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2e2:	443b      	add	r3, r7
 800f2e4:	9309      	str	r3, [sp, #36]	; 0x24
 800f2e6:	e767      	b.n	800f1b8 <_vfiprintf_r+0x94>
 800f2e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2ec:	460c      	mov	r4, r1
 800f2ee:	2001      	movs	r0, #1
 800f2f0:	e7a5      	b.n	800f23e <_vfiprintf_r+0x11a>
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	3401      	adds	r4, #1
 800f2f6:	9305      	str	r3, [sp, #20]
 800f2f8:	4619      	mov	r1, r3
 800f2fa:	f04f 0c0a 	mov.w	ip, #10
 800f2fe:	4620      	mov	r0, r4
 800f300:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f304:	3a30      	subs	r2, #48	; 0x30
 800f306:	2a09      	cmp	r2, #9
 800f308:	d903      	bls.n	800f312 <_vfiprintf_r+0x1ee>
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d0c5      	beq.n	800f29a <_vfiprintf_r+0x176>
 800f30e:	9105      	str	r1, [sp, #20]
 800f310:	e7c3      	b.n	800f29a <_vfiprintf_r+0x176>
 800f312:	fb0c 2101 	mla	r1, ip, r1, r2
 800f316:	4604      	mov	r4, r0
 800f318:	2301      	movs	r3, #1
 800f31a:	e7f0      	b.n	800f2fe <_vfiprintf_r+0x1da>
 800f31c:	ab03      	add	r3, sp, #12
 800f31e:	9300      	str	r3, [sp, #0]
 800f320:	462a      	mov	r2, r5
 800f322:	4b16      	ldr	r3, [pc, #88]	; (800f37c <_vfiprintf_r+0x258>)
 800f324:	a904      	add	r1, sp, #16
 800f326:	4630      	mov	r0, r6
 800f328:	f7fb fe7e 	bl	800b028 <_printf_float>
 800f32c:	4607      	mov	r7, r0
 800f32e:	1c78      	adds	r0, r7, #1
 800f330:	d1d6      	bne.n	800f2e0 <_vfiprintf_r+0x1bc>
 800f332:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f334:	07d9      	lsls	r1, r3, #31
 800f336:	d405      	bmi.n	800f344 <_vfiprintf_r+0x220>
 800f338:	89ab      	ldrh	r3, [r5, #12]
 800f33a:	059a      	lsls	r2, r3, #22
 800f33c:	d402      	bmi.n	800f344 <_vfiprintf_r+0x220>
 800f33e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f340:	f7fe fffc 	bl	800e33c <__retarget_lock_release_recursive>
 800f344:	89ab      	ldrh	r3, [r5, #12]
 800f346:	065b      	lsls	r3, r3, #25
 800f348:	f53f af12 	bmi.w	800f170 <_vfiprintf_r+0x4c>
 800f34c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f34e:	e711      	b.n	800f174 <_vfiprintf_r+0x50>
 800f350:	ab03      	add	r3, sp, #12
 800f352:	9300      	str	r3, [sp, #0]
 800f354:	462a      	mov	r2, r5
 800f356:	4b09      	ldr	r3, [pc, #36]	; (800f37c <_vfiprintf_r+0x258>)
 800f358:	a904      	add	r1, sp, #16
 800f35a:	4630      	mov	r0, r6
 800f35c:	f7fc f908 	bl	800b570 <_printf_i>
 800f360:	e7e4      	b.n	800f32c <_vfiprintf_r+0x208>
 800f362:	bf00      	nop
 800f364:	0800fb0c 	.word	0x0800fb0c
 800f368:	0800fb2c 	.word	0x0800fb2c
 800f36c:	0800faec 	.word	0x0800faec
 800f370:	0800fd24 	.word	0x0800fd24
 800f374:	0800fd2e 	.word	0x0800fd2e
 800f378:	0800b029 	.word	0x0800b029
 800f37c:	0800f0ff 	.word	0x0800f0ff
 800f380:	0800fd2a 	.word	0x0800fd2a

0800f384 <_read_r>:
 800f384:	b538      	push	{r3, r4, r5, lr}
 800f386:	4d07      	ldr	r5, [pc, #28]	; (800f3a4 <_read_r+0x20>)
 800f388:	4604      	mov	r4, r0
 800f38a:	4608      	mov	r0, r1
 800f38c:	4611      	mov	r1, r2
 800f38e:	2200      	movs	r2, #0
 800f390:	602a      	str	r2, [r5, #0]
 800f392:	461a      	mov	r2, r3
 800f394:	f7f3 ff0e 	bl	80031b4 <_read>
 800f398:	1c43      	adds	r3, r0, #1
 800f39a:	d102      	bne.n	800f3a2 <_read_r+0x1e>
 800f39c:	682b      	ldr	r3, [r5, #0]
 800f39e:	b103      	cbz	r3, 800f3a2 <_read_r+0x1e>
 800f3a0:	6023      	str	r3, [r4, #0]
 800f3a2:	bd38      	pop	{r3, r4, r5, pc}
 800f3a4:	200143f8 	.word	0x200143f8

0800f3a8 <nan>:
 800f3a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f3b0 <nan+0x8>
 800f3ac:	4770      	bx	lr
 800f3ae:	bf00      	nop
 800f3b0:	00000000 	.word	0x00000000
 800f3b4:	7ff80000 	.word	0x7ff80000

0800f3b8 <strncmp>:
 800f3b8:	b510      	push	{r4, lr}
 800f3ba:	b17a      	cbz	r2, 800f3dc <strncmp+0x24>
 800f3bc:	4603      	mov	r3, r0
 800f3be:	3901      	subs	r1, #1
 800f3c0:	1884      	adds	r4, r0, r2
 800f3c2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f3c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f3ca:	4290      	cmp	r0, r2
 800f3cc:	d101      	bne.n	800f3d2 <strncmp+0x1a>
 800f3ce:	42a3      	cmp	r3, r4
 800f3d0:	d101      	bne.n	800f3d6 <strncmp+0x1e>
 800f3d2:	1a80      	subs	r0, r0, r2
 800f3d4:	bd10      	pop	{r4, pc}
 800f3d6:	2800      	cmp	r0, #0
 800f3d8:	d1f3      	bne.n	800f3c2 <strncmp+0xa>
 800f3da:	e7fa      	b.n	800f3d2 <strncmp+0x1a>
 800f3dc:	4610      	mov	r0, r2
 800f3de:	e7f9      	b.n	800f3d4 <strncmp+0x1c>

0800f3e0 <__ascii_wctomb>:
 800f3e0:	b149      	cbz	r1, 800f3f6 <__ascii_wctomb+0x16>
 800f3e2:	2aff      	cmp	r2, #255	; 0xff
 800f3e4:	bf85      	ittet	hi
 800f3e6:	238a      	movhi	r3, #138	; 0x8a
 800f3e8:	6003      	strhi	r3, [r0, #0]
 800f3ea:	700a      	strbls	r2, [r1, #0]
 800f3ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3f0:	bf98      	it	ls
 800f3f2:	2001      	movls	r0, #1
 800f3f4:	4770      	bx	lr
 800f3f6:	4608      	mov	r0, r1
 800f3f8:	4770      	bx	lr
	...

0800f3fc <__assert_func>:
 800f3fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f3fe:	4614      	mov	r4, r2
 800f400:	461a      	mov	r2, r3
 800f402:	4b09      	ldr	r3, [pc, #36]	; (800f428 <__assert_func+0x2c>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	4605      	mov	r5, r0
 800f408:	68d8      	ldr	r0, [r3, #12]
 800f40a:	b14c      	cbz	r4, 800f420 <__assert_func+0x24>
 800f40c:	4b07      	ldr	r3, [pc, #28]	; (800f42c <__assert_func+0x30>)
 800f40e:	9100      	str	r1, [sp, #0]
 800f410:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f414:	4906      	ldr	r1, [pc, #24]	; (800f430 <__assert_func+0x34>)
 800f416:	462b      	mov	r3, r5
 800f418:	f000 f80e 	bl	800f438 <fiprintf>
 800f41c:	f000 f889 	bl	800f532 <abort>
 800f420:	4b04      	ldr	r3, [pc, #16]	; (800f434 <__assert_func+0x38>)
 800f422:	461c      	mov	r4, r3
 800f424:	e7f3      	b.n	800f40e <__assert_func+0x12>
 800f426:	bf00      	nop
 800f428:	20000024 	.word	0x20000024
 800f42c:	0800fd35 	.word	0x0800fd35
 800f430:	0800fd42 	.word	0x0800fd42
 800f434:	0800fd70 	.word	0x0800fd70

0800f438 <fiprintf>:
 800f438:	b40e      	push	{r1, r2, r3}
 800f43a:	b503      	push	{r0, r1, lr}
 800f43c:	4601      	mov	r1, r0
 800f43e:	ab03      	add	r3, sp, #12
 800f440:	4805      	ldr	r0, [pc, #20]	; (800f458 <fiprintf+0x20>)
 800f442:	f853 2b04 	ldr.w	r2, [r3], #4
 800f446:	6800      	ldr	r0, [r0, #0]
 800f448:	9301      	str	r3, [sp, #4]
 800f44a:	f7ff fe6b 	bl	800f124 <_vfiprintf_r>
 800f44e:	b002      	add	sp, #8
 800f450:	f85d eb04 	ldr.w	lr, [sp], #4
 800f454:	b003      	add	sp, #12
 800f456:	4770      	bx	lr
 800f458:	20000024 	.word	0x20000024

0800f45c <_fstat_r>:
 800f45c:	b538      	push	{r3, r4, r5, lr}
 800f45e:	4d07      	ldr	r5, [pc, #28]	; (800f47c <_fstat_r+0x20>)
 800f460:	2300      	movs	r3, #0
 800f462:	4604      	mov	r4, r0
 800f464:	4608      	mov	r0, r1
 800f466:	4611      	mov	r1, r2
 800f468:	602b      	str	r3, [r5, #0]
 800f46a:	f7f3 fee8 	bl	800323e <_fstat>
 800f46e:	1c43      	adds	r3, r0, #1
 800f470:	d102      	bne.n	800f478 <_fstat_r+0x1c>
 800f472:	682b      	ldr	r3, [r5, #0]
 800f474:	b103      	cbz	r3, 800f478 <_fstat_r+0x1c>
 800f476:	6023      	str	r3, [r4, #0]
 800f478:	bd38      	pop	{r3, r4, r5, pc}
 800f47a:	bf00      	nop
 800f47c:	200143f8 	.word	0x200143f8

0800f480 <_isatty_r>:
 800f480:	b538      	push	{r3, r4, r5, lr}
 800f482:	4d06      	ldr	r5, [pc, #24]	; (800f49c <_isatty_r+0x1c>)
 800f484:	2300      	movs	r3, #0
 800f486:	4604      	mov	r4, r0
 800f488:	4608      	mov	r0, r1
 800f48a:	602b      	str	r3, [r5, #0]
 800f48c:	f7f3 fee7 	bl	800325e <_isatty>
 800f490:	1c43      	adds	r3, r0, #1
 800f492:	d102      	bne.n	800f49a <_isatty_r+0x1a>
 800f494:	682b      	ldr	r3, [r5, #0]
 800f496:	b103      	cbz	r3, 800f49a <_isatty_r+0x1a>
 800f498:	6023      	str	r3, [r4, #0]
 800f49a:	bd38      	pop	{r3, r4, r5, pc}
 800f49c:	200143f8 	.word	0x200143f8

0800f4a0 <memmove>:
 800f4a0:	4288      	cmp	r0, r1
 800f4a2:	b510      	push	{r4, lr}
 800f4a4:	eb01 0402 	add.w	r4, r1, r2
 800f4a8:	d902      	bls.n	800f4b0 <memmove+0x10>
 800f4aa:	4284      	cmp	r4, r0
 800f4ac:	4623      	mov	r3, r4
 800f4ae:	d807      	bhi.n	800f4c0 <memmove+0x20>
 800f4b0:	1e43      	subs	r3, r0, #1
 800f4b2:	42a1      	cmp	r1, r4
 800f4b4:	d008      	beq.n	800f4c8 <memmove+0x28>
 800f4b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f4ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f4be:	e7f8      	b.n	800f4b2 <memmove+0x12>
 800f4c0:	4402      	add	r2, r0
 800f4c2:	4601      	mov	r1, r0
 800f4c4:	428a      	cmp	r2, r1
 800f4c6:	d100      	bne.n	800f4ca <memmove+0x2a>
 800f4c8:	bd10      	pop	{r4, pc}
 800f4ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f4ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f4d2:	e7f7      	b.n	800f4c4 <memmove+0x24>

0800f4d4 <_realloc_r>:
 800f4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d8:	4680      	mov	r8, r0
 800f4da:	4614      	mov	r4, r2
 800f4dc:	460e      	mov	r6, r1
 800f4de:	b921      	cbnz	r1, 800f4ea <_realloc_r+0x16>
 800f4e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4e4:	4611      	mov	r1, r2
 800f4e6:	f7fb bc8b 	b.w	800ae00 <_malloc_r>
 800f4ea:	b92a      	cbnz	r2, 800f4f8 <_realloc_r+0x24>
 800f4ec:	f7fb fc1c 	bl	800ad28 <_free_r>
 800f4f0:	4625      	mov	r5, r4
 800f4f2:	4628      	mov	r0, r5
 800f4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4f8:	f000 f822 	bl	800f540 <_malloc_usable_size_r>
 800f4fc:	4284      	cmp	r4, r0
 800f4fe:	4607      	mov	r7, r0
 800f500:	d802      	bhi.n	800f508 <_realloc_r+0x34>
 800f502:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f506:	d812      	bhi.n	800f52e <_realloc_r+0x5a>
 800f508:	4621      	mov	r1, r4
 800f50a:	4640      	mov	r0, r8
 800f50c:	f7fb fc78 	bl	800ae00 <_malloc_r>
 800f510:	4605      	mov	r5, r0
 800f512:	2800      	cmp	r0, #0
 800f514:	d0ed      	beq.n	800f4f2 <_realloc_r+0x1e>
 800f516:	42bc      	cmp	r4, r7
 800f518:	4622      	mov	r2, r4
 800f51a:	4631      	mov	r1, r6
 800f51c:	bf28      	it	cs
 800f51e:	463a      	movcs	r2, r7
 800f520:	f7fb fbec 	bl	800acfc <memcpy>
 800f524:	4631      	mov	r1, r6
 800f526:	4640      	mov	r0, r8
 800f528:	f7fb fbfe 	bl	800ad28 <_free_r>
 800f52c:	e7e1      	b.n	800f4f2 <_realloc_r+0x1e>
 800f52e:	4635      	mov	r5, r6
 800f530:	e7df      	b.n	800f4f2 <_realloc_r+0x1e>

0800f532 <abort>:
 800f532:	b508      	push	{r3, lr}
 800f534:	2006      	movs	r0, #6
 800f536:	f000 f833 	bl	800f5a0 <raise>
 800f53a:	2001      	movs	r0, #1
 800f53c:	f7f3 fe30 	bl	80031a0 <_exit>

0800f540 <_malloc_usable_size_r>:
 800f540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f544:	1f18      	subs	r0, r3, #4
 800f546:	2b00      	cmp	r3, #0
 800f548:	bfbc      	itt	lt
 800f54a:	580b      	ldrlt	r3, [r1, r0]
 800f54c:	18c0      	addlt	r0, r0, r3
 800f54e:	4770      	bx	lr

0800f550 <_raise_r>:
 800f550:	291f      	cmp	r1, #31
 800f552:	b538      	push	{r3, r4, r5, lr}
 800f554:	4604      	mov	r4, r0
 800f556:	460d      	mov	r5, r1
 800f558:	d904      	bls.n	800f564 <_raise_r+0x14>
 800f55a:	2316      	movs	r3, #22
 800f55c:	6003      	str	r3, [r0, #0]
 800f55e:	f04f 30ff 	mov.w	r0, #4294967295
 800f562:	bd38      	pop	{r3, r4, r5, pc}
 800f564:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f566:	b112      	cbz	r2, 800f56e <_raise_r+0x1e>
 800f568:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f56c:	b94b      	cbnz	r3, 800f582 <_raise_r+0x32>
 800f56e:	4620      	mov	r0, r4
 800f570:	f000 f830 	bl	800f5d4 <_getpid_r>
 800f574:	462a      	mov	r2, r5
 800f576:	4601      	mov	r1, r0
 800f578:	4620      	mov	r0, r4
 800f57a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f57e:	f000 b817 	b.w	800f5b0 <_kill_r>
 800f582:	2b01      	cmp	r3, #1
 800f584:	d00a      	beq.n	800f59c <_raise_r+0x4c>
 800f586:	1c59      	adds	r1, r3, #1
 800f588:	d103      	bne.n	800f592 <_raise_r+0x42>
 800f58a:	2316      	movs	r3, #22
 800f58c:	6003      	str	r3, [r0, #0]
 800f58e:	2001      	movs	r0, #1
 800f590:	e7e7      	b.n	800f562 <_raise_r+0x12>
 800f592:	2400      	movs	r4, #0
 800f594:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f598:	4628      	mov	r0, r5
 800f59a:	4798      	blx	r3
 800f59c:	2000      	movs	r0, #0
 800f59e:	e7e0      	b.n	800f562 <_raise_r+0x12>

0800f5a0 <raise>:
 800f5a0:	4b02      	ldr	r3, [pc, #8]	; (800f5ac <raise+0xc>)
 800f5a2:	4601      	mov	r1, r0
 800f5a4:	6818      	ldr	r0, [r3, #0]
 800f5a6:	f7ff bfd3 	b.w	800f550 <_raise_r>
 800f5aa:	bf00      	nop
 800f5ac:	20000024 	.word	0x20000024

0800f5b0 <_kill_r>:
 800f5b0:	b538      	push	{r3, r4, r5, lr}
 800f5b2:	4d07      	ldr	r5, [pc, #28]	; (800f5d0 <_kill_r+0x20>)
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	4604      	mov	r4, r0
 800f5b8:	4608      	mov	r0, r1
 800f5ba:	4611      	mov	r1, r2
 800f5bc:	602b      	str	r3, [r5, #0]
 800f5be:	f7f3 fddf 	bl	8003180 <_kill>
 800f5c2:	1c43      	adds	r3, r0, #1
 800f5c4:	d102      	bne.n	800f5cc <_kill_r+0x1c>
 800f5c6:	682b      	ldr	r3, [r5, #0]
 800f5c8:	b103      	cbz	r3, 800f5cc <_kill_r+0x1c>
 800f5ca:	6023      	str	r3, [r4, #0]
 800f5cc:	bd38      	pop	{r3, r4, r5, pc}
 800f5ce:	bf00      	nop
 800f5d0:	200143f8 	.word	0x200143f8

0800f5d4 <_getpid_r>:
 800f5d4:	f7f3 bdcc 	b.w	8003170 <_getpid>

0800f5d8 <_init>:
 800f5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5da:	bf00      	nop
 800f5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5de:	bc08      	pop	{r3}
 800f5e0:	469e      	mov	lr, r3
 800f5e2:	4770      	bx	lr

0800f5e4 <_fini>:
 800f5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5e6:	bf00      	nop
 800f5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ea:	bc08      	pop	{r3}
 800f5ec:	469e      	mov	lr, r3
 800f5ee:	4770      	bx	lr
