
#####  START OF DSP REPORT FOR COMPILE POINT: miv_rv32_expipe_Z8  #####

SNo     Instantiated     Instance_Name                                                                                                            User_Attribute        MACC_Structure     MACC_Name                                                                                                              Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)     PortName     Retiming_level     RTL_reference
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1       NO               MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.data_out[63:0]     syn_multstyle=dsp     WideMult           MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.WideMult_0_0     MACC_PA            0        1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)                                                              
                                                                                                                                                                                           MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.WideMult_1_0     MACC_PA            0        0(0/0/0)                1(0/0/1)                1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)                                                              
                                                                                                                                                                                           MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.WideMult_1_1     MACC_PA            0        0(0/0/0)                1(0/0/1)                1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)                                                              
                                                                                                                                                                                           MIV_RV32_CFG1_C0_0.MIV_RV32_CFG1_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.fast_mul\.miv_rv32_mul_0.WideMult_2_0     MACC_PA            0        0(0/0/0)                1(0/0/1)                1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)                                                              
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: miv_rv32_expipe_Z8  #####

