
*** Running vivado
    with args -log finalCircuit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finalCircuit.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source finalCircuit.tcl -notrace
Command: link_design -top finalCircuit -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.613 ; gain = 0.000 ; free physical = 1066 ; free virtual = 3432
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/constrs_1/new/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.500 ; gain = 0.000 ; free physical = 979 ; free virtual = 3345
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2111.500 ; gain = 24.012 ; free physical = 978 ; free virtual = 3344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.516 ; gain = 32.016 ; free physical = 970 ; free virtual = 3337

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ace76d36

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2351.469 ; gain = 207.953 ; free physical = 577 ; free virtual = 2959

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ace76d36

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 158181536

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff70db51

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff70db51

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ff70db51

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff70db51

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796
Ending Logic Optimization Task | Checksum: 914b21e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 414 ; free virtual = 2796

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 914b21e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 413 ; free virtual = 2796

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 914b21e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 413 ; free virtual = 2796

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 413 ; free virtual = 2796
Ending Netlist Obfuscation Task | Checksum: 914b21e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.406 ; gain = 0.000 ; free physical = 413 ; free virtual = 2796
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.406 ; gain = 403.906 ; free physical = 413 ; free virtual = 2796
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file finalCircuit_drc_opted.rpt -pb finalCircuit_drc_opted.pb -rpx finalCircuit_drc_opted.rpx
Command: report_drc -file finalCircuit_drc_opted.rpt -pb finalCircuit_drc_opted.pb -rpx finalCircuit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 391 ; free virtual = 2775
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ad7088d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 391 ; free virtual = 2775
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 391 ; free virtual = 2775

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125ebca3d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 370 ; free virtual = 2758

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 190d804f8

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 368 ; free virtual = 2758

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 190d804f8

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 368 ; free virtual = 2758
Phase 1 Placer Initialization | Checksum: 190d804f8

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 367 ; free virtual = 2758

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 190d804f8

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 366 ; free virtual = 2757

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1eccdef01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 354 ; free virtual = 2748
Phase 2 Global Placement | Checksum: 1eccdef01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 355 ; free virtual = 2748

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eccdef01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 355 ; free virtual = 2748

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbafe59e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 354 ; free virtual = 2748

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ff95d6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 354 ; free virtual = 2748

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12ff95d6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 354 ; free virtual = 2748

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746
Phase 3 Detail Placement | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef405fd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746
Phase 4.4 Final Placement Cleanup | Checksum: 1509f25de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1509f25de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746
Ending Placer Task | Checksum: 10b0c7cf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.426 ; gain = 0.000 ; free physical = 352 ; free virtual = 2746
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.375 ; gain = 5.938 ; free physical = 357 ; free virtual = 2752
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file finalCircuit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2564.375 ; gain = 0.000 ; free physical = 351 ; free virtual = 2746
INFO: [runtcl-4] Executing : report_utilization -file finalCircuit_utilization_placed.rpt -pb finalCircuit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file finalCircuit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2564.375 ; gain = 0.000 ; free physical = 356 ; free virtual = 2751
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2592.125 ; gain = 23.750 ; free physical = 327 ; free virtual = 2722
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3728322f ConstDB: 0 ShapeSum: d3e44ac6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13d944994

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.453 ; gain = 51.676 ; free physical = 214 ; free virtual = 2611
Post Restoration Checksum: NetGraph: b514fba1 NumContArr: 887f4df3 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13d944994

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.449 ; gain = 58.672 ; free physical = 196 ; free virtual = 2595

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13d944994

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.449 ; gain = 58.672 ; free physical = 196 ; free virtual = 2595
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ed30958d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2691.449 ; gain = 65.672 ; free physical = 188 ; free virtual = 2587

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 159
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 159
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 563cff27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12e6a528d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588
Phase 4 Rip-up And Reroute | Checksum: 12e6a528d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12e6a528d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12e6a528d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588
Phase 6 Post Hold Fix | Checksum: 12e6a528d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 189 ; free virtual = 2588

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300566 %
  Global Horizontal Routing Utilization  = 0.0262884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12e6a528d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.453 ; gain = 67.676 ; free physical = 188 ; free virtual = 2588

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12e6a528d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.453 ; gain = 69.676 ; free physical = 188 ; free virtual = 2587

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16802d1d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.453 ; gain = 69.676 ; free physical = 188 ; free virtual = 2588
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.453 ; gain = 69.676 ; free physical = 205 ; free virtual = 2605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2695.453 ; gain = 103.328 ; free physical = 205 ; free virtual = 2605
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2712.363 ; gain = 8.906 ; free physical = 204 ; free virtual = 2605
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file finalCircuit_drc_routed.rpt -pb finalCircuit_drc_routed.pb -rpx finalCircuit_drc_routed.rpx
Command: report_drc -file finalCircuit_drc_routed.rpt -pb finalCircuit_drc_routed.pb -rpx finalCircuit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file finalCircuit_methodology_drc_routed.rpt -pb finalCircuit_methodology_drc_routed.pb -rpx finalCircuit_methodology_drc_routed.rpx
Command: report_methodology -file finalCircuit_methodology_drc_routed.rpt -pb finalCircuit_methodology_drc_routed.pb -rpx finalCircuit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/impl_1/finalCircuit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file finalCircuit_power_routed.rpt -pb finalCircuit_power_summary_routed.pb -rpx finalCircuit_power_routed.rpx
Command: report_power -file finalCircuit_power_routed.rpt -pb finalCircuit_power_summary_routed.pb -rpx finalCircuit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file finalCircuit_route_status.rpt -pb finalCircuit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file finalCircuit_timing_summary_routed.rpt -pb finalCircuit_timing_summary_routed.pb -rpx finalCircuit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file finalCircuit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file finalCircuit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finalCircuit_bus_skew_routed.rpt -pb finalCircuit_bus_skew_routed.pb -rpx finalCircuit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 10 19:55:21 2020...
