#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 29 18:45:25 2024
# Process ID: 29868
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15112 C:\Users\C27Brandon.Sweitzer\code\ece281-lab2\src\hdl\binaryHexDisplay\binaryHexDisplay.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 791.898 ; gain = 65.262
update_compile_order -fileset sources_1
file mkdir C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sim_1/new/top_basys3.vhd w ]
add_files -fileset sim_1 C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sim_1/new/top_basys3.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd
export_ip_user_files -of_objects  [get_files C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sources_1/new/binaryToHex.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sim_1/new/top_basys3_tb.vhd w ]
add_files -fileset sim_1 C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.srcs/sim_1/new/top_basys3_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 02fc6c084ea04dafbd00fe260bf1d502 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 857.008 ; gain = 14.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 02fc6c084ea04dafbd00fe260bf1d502 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 865.008 ; gain = 2.672
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 29 19:13:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/synth_1/runme.log
[Thu Feb 29 19:13:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1795.180 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1795.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1902.520 ; gain = 928.766
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Thu Feb 29 19:16:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Feb 29 19:17:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Feb 29 19:18:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab2/src/hdl/binaryHexDisplay/binaryHexDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


