Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: topFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topFile"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : topFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SimplePodModel.v" in library work
Compiling verilog file "simClockDiv.v" in library work
Module <SimplePodModel> compiled
Compiling verilog file "LCDI.v" in library work
Module <simClockDiv> compiled
Compiling verilog file "bin2dec64Bit.v" in library work
Module <LCDI> compiled
Compiling verilog file "topFile.v" in library work
Module <bin2dec64Bit> compiled
Module <topFile> compiled
No errors in compilation
Analysis of file <"topFile.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <topFile> in library <work>.

Analyzing hierarchy for module <simClockDiv> in library <work>.

Analyzing hierarchy for module <SimplePodModel> in library <work>.

Analyzing hierarchy for module <bin2dec64Bit> in library <work>.

Analyzing hierarchy for module <LCDI> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <topFile>.
Module <topFile> is correct for synthesis.
 
Analyzing module <simClockDiv> in library <work>.
Module <simClockDiv> is correct for synthesis.
 
Analyzing module <SimplePodModel> in library <work>.
Module <SimplePodModel> is correct for synthesis.
 
Analyzing module <bin2dec64Bit> in library <work>.
Module <bin2dec64Bit> is correct for synthesis.
 
Analyzing module <LCDI> in library <work>.
WARNING:Xst:905 - "LCDI.v" line 27: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <LCDRAM>
Module <LCDI> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <control<0>> in unit <LCDI> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <R> in unit <LCDI> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <simClockDiv>.
    Related source file is "simClockDiv.v".
    Found 8-bit up counter for signal <counter>.
    Found 1-bit register for signal <outputClk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <simClockDiv> synthesized.


Synthesizing Unit <SimplePodModel>.
    Related source file is "SimplePodModel.v".
    Found 64-bit up accumulator for signal <velocity>.
    Found 64-bit up accumulator for signal <position>.
    Summary:
	inferred   2 Accumulator(s).
Unit <SimplePodModel> synthesized.


Synthesizing Unit <bin2dec64Bit>.
    Related source file is "bin2dec64Bit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 30                                             |
    | Inputs             | 14                                             |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <char10>.
    Found 6-bit register for signal <char11>.
    Found 6-bit register for signal <char12>.
    Found 6-bit register for signal <char13>.
    Found 6-bit register for signal <char14>.
    Found 6-bit register for signal <char1>.
    Found 6-bit register for signal <char2>.
    Found 6-bit register for signal <char3>.
    Found 6-bit register for signal <char4>.
    Found 6-bit register for signal <char5>.
    Found 6-bit register for signal <char6>.
    Found 6-bit register for signal <char7>.
    Found 6-bit register for signal <char8>.
    Found 6-bit register for signal <char9>.
    Found 6-bit adder for signal <char1$add0000> created at line 125.
    Found 6-bit adder for signal <char10$add0000> created at line 134.
    Found 6-bit adder for signal <char11$add0000> created at line 135.
    Found 6-bit adder for signal <char12$add0000> created at line 136.
    Found 6-bit adder for signal <char13$add0000> created at line 137.
    Found 6-bit adder for signal <char14$add0000> created at line 138.
    Found 6-bit adder for signal <char2$add0000> created at line 126.
    Found 6-bit adder for signal <char3$add0000> created at line 127.
    Found 6-bit adder for signal <char4$add0000> created at line 128.
    Found 6-bit adder for signal <char5$add0000> created at line 129.
    Found 6-bit adder for signal <char6$add0000> created at line 130.
    Found 6-bit adder for signal <char7$add0000> created at line 131.
    Found 6-bit adder for signal <char8$add0000> created at line 132.
    Found 6-bit adder for signal <char9$add0000> created at line 133.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0000> created at line 69.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0001> created at line 73.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0002> created at line 77.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0003> created at line 81.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0004> created at line 85.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0005> created at line 89.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0006> created at line 93.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0007> created at line 97.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0008> created at line 101.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0009> created at line 105.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0010> created at line 109.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0011> created at line 113.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0012> created at line 117.
    Found 64-bit comparator greatequal for signal <state$cmp_ge0013> created at line 121.
    Found 6-bit register for signal <tempChar1>.
    Found 6-bit adder for signal <tempChar1$addsub0000> created at line 121.
    Found 6-bit register for signal <tempChar10>.
    Found 6-bit adder for signal <tempChar10$addsub0000> created at line 85.
    Found 6-bit register for signal <tempChar11>.
    Found 6-bit adder for signal <tempChar11$addsub0000> created at line 81.
    Found 6-bit register for signal <tempChar12>.
    Found 6-bit adder for signal <tempChar12$addsub0000> created at line 77.
    Found 6-bit register for signal <tempChar13>.
    Found 6-bit adder for signal <tempChar13$addsub0000> created at line 73.
    Found 6-bit register for signal <tempChar14>.
    Found 6-bit adder for signal <tempChar14$addsub0000> created at line 69.
    Found 6-bit register for signal <tempChar2>.
    Found 6-bit adder for signal <tempChar2$addsub0000> created at line 117.
    Found 6-bit register for signal <tempChar3>.
    Found 6-bit adder for signal <tempChar3$addsub0000> created at line 113.
    Found 6-bit register for signal <tempChar4>.
    Found 6-bit adder for signal <tempChar4$addsub0000> created at line 109.
    Found 6-bit register for signal <tempChar5>.
    Found 6-bit adder for signal <tempChar5$addsub0000> created at line 105.
    Found 6-bit register for signal <tempChar6>.
    Found 6-bit adder for signal <tempChar6$addsub0000> created at line 101.
    Found 6-bit register for signal <tempChar7>.
    Found 6-bit adder for signal <tempChar7$addsub0000> created at line 97.
    Found 6-bit register for signal <tempChar8>.
    Found 6-bit adder for signal <tempChar8$addsub0000> created at line 93.
    Found 6-bit register for signal <tempChar9>.
    Found 6-bit adder for signal <tempChar9$addsub0000> created at line 89.
    Found 64-bit register for signal <workingReg>.
    Found 64-bit subtractor for signal <workingReg$share0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 232 D-type flip-flop(s).
	inferred  29 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <bin2dec64Bit> synthesized.


Synthesizing Unit <LCDI>.
    Related source file is "LCDI.v".
    Found 32x8-bit dual-port RAM <Mram_LCDRAM> for signal <LCDRAM>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 44                                             |
    | Transitions        | 87                                             |
    | Inputs             | 8                                              |
    | Outputs            | 44                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <control<2:1>>.
    Found 4-bit register for signal <dataout>.
    Found 5-bit register for signal <add>.
    Found 5-bit adder for signal <add$addsub0000> created at line 122.
    Found 26-bit register for signal <delay>.
    Found 26-bit subtractor for signal <delay$share0000> created at line 32.
    Found 8-bit register for signal <DR>.
    Found 3-bit register for signal <sel>.
    Found 3-bit subtractor for signal <sel$addsub0000> created at line 78.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <LCDI> synthesized.


Synthesizing Unit <topFile>.
    Related source file is "topFile.v".
WARNING:Xst:646 - Signal <position<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummyLED> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clockDiv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LCD_WRITE_ADDR<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 29                                             |
    | Inputs             | 0                                              |
    | Outputs            | 29                                             |
    | Clock              | CLK_50MHZ                 (rising_edge)        |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit register for signal <currentAccel>.
    Found 64-bit up counter for signal <currentTime>.
    Found 64-bit comparator equal for signal <currentTime$cmp_eq0000> created at line 44.
    Found 1-bit register for signal <LCD_WE>.
    Found 8-bit register for signal <LCD_WRITE_ADDR>.
    Found 8-bit register for signal <LCD_WRITE_DATA>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <topFile> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 61
 26-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 56
 64-bit subtractor                                     : 2
# Counters                                             : 2
 64-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 64-bit up accumulator                                 : 2
# Registers                                            : 70
 1-bit register                                        : 4
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 56
 64-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 29
 64-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 28

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:29]> with one-hot encoding.
-------------------------------------------
 State    | Encoding
-------------------------------------------
 00000000 | 00000000000000000000000000001
 00000001 | 00000000000000000000000000010
 00000010 | 00000000000000000000000000100
 00000011 | 00000000000000000000000001000
 00000100 | 00000000000000000000000010000
 00000101 | 00000000000000000000000100000
 00000110 | 00000000000000000000001000000
 00000111 | 00000000000000000000010000000
 00001000 | 00000000000000000000100000000
 00001001 | 00000000000000000001000000000
 00001010 | 00000000000000000010000000000
 00001011 | 00000000000000000100000000000
 00001100 | 00000000000000001000000000000
 00001101 | 00000000000000010000000000000
 00001110 | 00000000000000100000000000000
 00001111 | 00000000000001000000000000000
 00010000 | 00000000000010000000000000000
 00010001 | 00000000000100000000000000000
 00010010 | 00000000001000000000000000000
 00010011 | 00000000010000000000000000000
 00010100 | 00000000100000000000000000000
 00010101 | 00000001000000000000000000000
 00010110 | 00000010000000000000000000000
 00010111 | 00000100000000000000000000000
 00011000 | 00001000000000000000000000000
 00011001 | 00010000000000000000000000000
 00011010 | 00100000000000000000000000000
 00011011 | 01000000000000000000000000000
 00011100 | 10000000000000000000000000000
-------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <lcd/state/FSM> on signal <state[1:44]> with one-hot encoding.
--------------------------------------------------------
 State  | Encoding
--------------------------------------------------------
 000000 | 00000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000010
 000010 | 00000000000000000000000000000000000000000100
 000011 | 00000000000000000000000000000000000000001000
 000100 | 00000000000000000000000000000000000000010000
 000101 | 00000000000000000000000000000000000000100000
 000110 | 00000000000000000000000000000000000001000000
 000111 | 00000000000000000000000000000000000010000000
 001000 | 00000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000001000000000000
 001100 | 00000000000000000000000000000010000000000000
 001101 | 00000000000000000000000000000100000000000000
 001110 | 00000000000000000000000000001000000000000000
 001111 | 00000000000000000000000000010000000000000000
 010000 | 00000000000000000000000000100000000000000000
 010001 | 00000000000000000000000001000000000000000000
 010010 | 00000000000000000000000010000000000000000000
 010011 | 00000000000000000000000100000000000000000000
 010100 | 00000000000000000000000000000000100000000000
 010101 | 00000000000000000000001000000000000000000000
 010110 | 00000000000000000000010000000000000000000000
 010111 | 00000000000000000000100000000000000000000000
 011000 | 00000000000000000001000000000000000000000000
 011001 | 00000000000000000010000000000000000000000000
 011010 | 00000000000000000100000000000000000000000000
 011011 | 00000000000000001000000000000000000000000000
 011100 | 00000000000000010000000000000000000000000000
 011101 | 00000000000000100000000000000000000000000000
 011110 | 00000000000001000000000000000000000000000000
 011111 | 00000000000010000000000000000000000000000000
 100000 | 00000000000100000000000000000000000000000000
 100001 | 00000000001000000000000000000000000000000000
 100010 | 00000000010000000000000000000000000000000000
 100011 | 00000000100000000000000000000000000000000000
 100100 | 00000001000000000000000000000000000000000000
 100101 | 00000010000000000000000000000000000000000000
 100110 | 00000100000000000000000000000000000000000000
 100111 | 00001000000000000000000000000000000000000000
 101000 | 00010000000000000000000000000000000000000000
 101001 | 00100000000000000000000000000000000000000000
 101010 | 01000000000000000000000000000000000000000000
 101011 | 10000000000000000000000000000000000000000000
--------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <posBCD/state/FSM> on signal <state[1:16]> with one-hot encoding.
Optimizing FSM <timeBCD/state/FSM> on signal <state[1:16]> with one-hot encoding.
------------------------------
 State    | Encoding
------------------------------
 00000000 | 0000000000000001
 00000001 | 0000000000000010
 00000010 | 0000000000000100
 00000011 | 0000000000001000
 00000100 | 0000000000010000
 00000101 | 0000000000100000
 00000110 | 0000000001000000
 00000111 | 0000000010000000
 00001000 | 0000000100000000
 00001001 | 0000001000000000
 00001010 | 0000010000000000
 00001011 | 0000100000000000
 00001100 | 0001000000000000
 00001101 | 0010000000000000
 00001110 | 0100000000000000
 00001111 | 1000000000000000
------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch LCD_WE hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_4 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_5 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_7 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_9 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_10 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_11 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_13 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_15 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <currentAccel_35> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_36> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_37> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_38> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_39> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_40> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_41> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_42> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_43> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_44> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_45> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_46> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_47> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_48> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_49> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_50> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_51> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_52> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_53> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_54> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_55> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_56> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_57> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_58> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_59> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_60> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_61> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_62> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_63> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_0> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_1> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_2> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_3> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_6> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_8> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_12> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_14> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_16> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_17> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_18> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_19> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_20> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_21> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_22> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_23> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_24> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_25> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_26> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_27> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_28> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_29> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_30> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_31> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_32> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_33> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_34> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD_WRITE_DATA_7> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD_WRITE_DATA_6> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_5> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_6> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_7> of sequential type is unconnected in block <topFile>.

Synthesizing (advanced) Unit <LCDI>.
INFO:Xst:3231 - The small RAM <Mram_LCDRAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <W>             | high     |
    |     addrA          | connected to signal <WADD>          |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <add>           |          |
    |     doB            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
Unit <LCDI> synthesized (advanced).
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_5> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_6> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <LCD_WRITE_ADDR_7> of sequential type is unconnected in block <topFile>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 32x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 61
 26-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 56
 64-bit subtractor                                     : 2
# Counters                                             : 2
 64-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 64-bit up accumulator                                 : 2
# Registers                                            : 591
 Flip-Flops                                            : 591
# Comparators                                          : 29
 64-bit comparator equal                               : 1
 64-bit comparator greatequal                          : 28

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch LCD_WE hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_15 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_13 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_11 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_10 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_9 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_7 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_5 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch currentAccel_4 hinder the constant cleaning in the block topFile.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <currentAccel_35> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_36> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_37> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_38> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_39> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_40> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_41> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_42> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_43> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_44> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_45> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_46> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_47> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_48> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_49> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_50> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_51> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_52> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_53> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_54> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_55> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_56> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_57> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_58> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_59> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_60> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_61> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_62> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_63> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_0> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_1> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_2> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_3> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_6> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_8> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_12> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_14> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_16> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_17> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_18> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_19> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_20> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_21> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_22> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_23> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_24> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_25> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_26> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_27> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_28> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_29> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_30> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_31> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_32> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_33> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentAccel_34> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD_WRITE_DATA_7> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD_WRITE_DATA_6> has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <currentAccel_4> in Unit <topFile> is equivalent to the following 7 FFs/Latches, which will be removed : <currentAccel_5> <currentAccel_7> <currentAccel_9> <currentAccel_10> <currentAccel_11> <currentAccel_13> <currentAccel_15> 
WARNING:Xst:1710 - FF/Latch <podModel/velocity_0> (without init value) has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <podModel/velocity_1> (without init value) has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <podModel/velocity_2> (without init value) has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <podModel/velocity_3> (without init value) has a constant value of 0 in block <topFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <podModel/position_7> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_8> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_9> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_10> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_11> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_12> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_13> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_14> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_15> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_16> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_17> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_18> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_19> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_20> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_21> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_22> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_23> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_24> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_25> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_26> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_27> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_28> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_29> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_30> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_31> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_32> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_33> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_34> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_35> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_36> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_37> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_38> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_39> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_40> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_41> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_42> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_43> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_44> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_45> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_46> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_47> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_48> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_49> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_50> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_51> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_52> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_53> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_54> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_55> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_56> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_57> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_58> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_59> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_60> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_61> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_62> of sequential type is unconnected in block <topFile>.
WARNING:Xst:2677 - Node <podModel/position_63> of sequential type is unconnected in block <topFile>.

Optimizing unit <topFile> ...

Optimizing unit <bin2dec64Bit> ...

Optimizing unit <LCDI> ...
INFO:Xst:2399 - RAMs <lcd/Mram_LCDRAM16>, <lcd/Mram_LCDRAM14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <lcd/Mram_LCDRAM15>, <lcd/Mram_LCDRAM13> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topFile, actual ratio is 25.
FlipFlop posBCD/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop posBCD/state_FSM_FFd15 has been replicated 1 time(s)
FlipFlop posBCD/state_FSM_FFd9 has been replicated 1 time(s)
FlipFlop timeBCD/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop timeBCD/state_FSM_FFd15 has been replicated 1 time(s)
FlipFlop timeBCD/state_FSM_FFd9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 776
 Flip-Flops                                            : 776

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : topFile.ngr
Top Level Output File Name         : topFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 3420
#      GND                         : 1
#      INV                         : 163
#      LUT1                        : 225
#      LUT2                        : 399
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 162
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 1017
#      LUT4_D                      : 15
#      LUT4_L                      : 26
#      MUXCY                       : 957
#      MUXF5                       : 146
#      VCC                         : 1
#      XORCY                       : 293
# FlipFlops/Latches                : 776
#      FD                          : 295
#      FDE                         : 199
#      FDR                         : 66
#      FDS                         : 205
#      FDSE                        : 11
# RAMS                             : 14
#      RAM16X1D                    : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1084  out of   4656    23%  
 Number of Slice Flip Flops:            776  out of   9312     8%  
 Number of 4 input LUTs:               2050  out of   9312    22%  
    Number used as logic:              2022
    Number used as RAMs:                 28
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_50MHZ                          | BUFGP                  | 658   |
clockDIVM/outputClk1               | BUFG                   | 132   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.658ns (Maximum Frequency: 85.778MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 11.658ns (frequency: 85.778MHz)
  Total number of paths / destination ports: 260501 / 1197
-------------------------------------------------------------------------
Delay:               11.658ns (Levels of Logic = 25)
  Source:            timeBCD/workingReg_8 (FF)
  Destination:       timeBCD/workingReg_63 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: timeBCD/workingReg_8 to timeBCD/workingReg_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.591   1.108  timeBCD/workingReg_8 (timeBCD/workingReg_8)
     LUT1:I0->O            1   0.704   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<0>_5_rt (timeBCD/Mcompar_state_cmp_ge0013_cy<0>_5_rt)
     MUXCY:S->O            1   0.464   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<0>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<0>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<1>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<1>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<2>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<2>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<3>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<3>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<4>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<4>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<5>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<5>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<6>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<6>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<7>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<7>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<8>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<8>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<9>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<9>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<10>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<10>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<11>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<11>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<12>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<12>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<13>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<13>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<14>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<14>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<15>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<15>6)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<16>_5 (timeBCD/Mcompar_state_cmp_ge0013_cy<16>5)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<17>_4 (timeBCD/Mcompar_state_cmp_ge0013_cy<17>1)
     MUXCY:CI->O           1   0.059   0.000  timeBCD/Mcompar_state_cmp_ge0013_cy<18>_0 (timeBCD/Mcompar_state_cmp_ge0013_cy<18>)
     MUXCY:CI->O          11   0.459   0.968  timeBCD/Mcompar_state_cmp_ge0013_cy<19> (timeBCD/state_cmp_ge0005)
     LUT4:I2->O            1   0.704   0.455  timeBCD/workingReg_mux0000<0>143 (timeBCD/workingReg_mux0000<0>143)
     LUT4:I2->O            1   0.704   0.424  timeBCD/workingReg_mux0000<0>168_SW0 (N674)
     LUT4_D:I3->O         63   0.704   1.276  timeBCD/workingReg_mux0000<0>1250 (timeBCD/N01)
     LUT4:I3->O            1   0.704   0.420  timeBCD/workingReg_mux0000<8>_SW0 (N334)
     FDS:S                     0.911          timeBCD/workingReg_8
    ----------------------------------------
    Total                     11.658ns (7.007ns logic, 4.651ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDIVM/outputClk1'
  Clock period: 7.176ns (frequency: 139.353MHz)
  Total number of paths / destination ports: 8975 / 196
-------------------------------------------------------------------------
Delay:               7.176ns (Levels of Logic = 64)
  Source:            currentTime_1 (FF)
  Destination:       currentTime_63 (FF)
  Source Clock:      clockDIVM/outputClk1 rising
  Destination Clock: clockDIVM/outputClk1 rising

  Data Path: currentTime_1 to currentTime_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  currentTime_1 (currentTime_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_currentTime_cy<1>_rt (Mcount_currentTime_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_currentTime_cy<1> (Mcount_currentTime_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<2> (Mcount_currentTime_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<3> (Mcount_currentTime_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<4> (Mcount_currentTime_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<5> (Mcount_currentTime_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<6> (Mcount_currentTime_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<7> (Mcount_currentTime_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<8> (Mcount_currentTime_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<9> (Mcount_currentTime_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<10> (Mcount_currentTime_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<11> (Mcount_currentTime_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<12> (Mcount_currentTime_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<13> (Mcount_currentTime_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<14> (Mcount_currentTime_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<15> (Mcount_currentTime_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<16> (Mcount_currentTime_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<17> (Mcount_currentTime_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<18> (Mcount_currentTime_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<19> (Mcount_currentTime_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<20> (Mcount_currentTime_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<21> (Mcount_currentTime_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<22> (Mcount_currentTime_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<23> (Mcount_currentTime_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<24> (Mcount_currentTime_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<25> (Mcount_currentTime_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<26> (Mcount_currentTime_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<27> (Mcount_currentTime_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<28> (Mcount_currentTime_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<29> (Mcount_currentTime_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<30> (Mcount_currentTime_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<31> (Mcount_currentTime_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<32> (Mcount_currentTime_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<33> (Mcount_currentTime_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<34> (Mcount_currentTime_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<35> (Mcount_currentTime_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<36> (Mcount_currentTime_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<37> (Mcount_currentTime_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<38> (Mcount_currentTime_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<39> (Mcount_currentTime_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<40> (Mcount_currentTime_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<41> (Mcount_currentTime_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<42> (Mcount_currentTime_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<43> (Mcount_currentTime_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<44> (Mcount_currentTime_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<45> (Mcount_currentTime_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<46> (Mcount_currentTime_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<47> (Mcount_currentTime_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<48> (Mcount_currentTime_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<49> (Mcount_currentTime_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<50> (Mcount_currentTime_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<51> (Mcount_currentTime_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<52> (Mcount_currentTime_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<53> (Mcount_currentTime_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<54> (Mcount_currentTime_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<55> (Mcount_currentTime_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<56> (Mcount_currentTime_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<57> (Mcount_currentTime_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<58> (Mcount_currentTime_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<59> (Mcount_currentTime_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<60> (Mcount_currentTime_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_currentTime_cy<61> (Mcount_currentTime_cy<61>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_currentTime_cy<62> (Mcount_currentTime_cy<62>)
     XORCY:CI->O           1   0.804   0.000  Mcount_currentTime_xor<63> (Result<63>1)
     FDR:D                     0.308          currentTime_63
    ----------------------------------------
    Total                      7.176ns (6.470ns logic, 0.706ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50MHZ'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            lcd/control_1 (FF)
  Destination:       LCD_RS (PAD)
  Source Clock:      CLK_50MHZ rising

  Data Path: lcd/control_1 to LCD_RS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.591   0.531  lcd/control_1 (lcd/control_1)
     OBUF:I->O                 3.272          LCD_RS_OBUF (LCD_RS)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDIVM/outputClk1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            podModel/position_6 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      clockDIVM/outputClk1 rising

  Data Path: podModel/position_6 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  podModel/position_6 (podModel/position_6)
     OBUF:I->O                 3.272          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.04 secs
 
--> 

Total memory usage is 305640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  207 (   0 filtered)
Number of infos    :    7 (   0 filtered)

