\t (02:45:58) allegro 17.2 S052 Windows SPB 64-bit Edition
\t (02:45:58)     Journal start - Mon Jun 15 12:51:00 2020
\t (02:45:58)         Host=NTT-ASUSROG User=NguyenThanhTam Pid=17068 CPUs=4
\t (02:45:58) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (02:45:58) 
\d (02:45:58) Design opened: C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/STM32F103_RAK4600_THESISNODE.brd
\i (02:45:59) generaledit 
\i (02:46:00) zoom in 1 
\i (02:46:00) setwindow pcb
\i (02:46:00) zoom in 4572.05 14409.46
\i (02:46:00) trapsize 1624
\i (02:46:04) zoom out 1 
\i (02:46:04) setwindow pcb
\i (02:46:04) zoom out 4546.08 14367.25
\i (02:46:04) trapsize 3247
\i (02:46:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "Start Page"
\i (02:46:09) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged STM32F103_RAK4600_THESISNODE
\i (02:46:09) opencd C:/GIT/THESISLORAWANNODE/HW/RAK811_STM32NODE/allegro/STM32F103_RAK811_THESISNODE.brd 
\t (02:46:09) Opening existing design...
\i (02:46:10) trapsize 3027
\t (02:46:10)     Journal end - Mon Jun 15 12:51:11 2020
