-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=UNS;

CONTENT BEGIN
	[0..1]:5;
	[2..3]:3;
	[4..5]:5;
	[6..7]:3;
	[8..9]:5;
	[10..11]:3;
	[12..15]:1;
	[16..17]:2;
	[18..19]:4;
	[20..21]:3;
	[22..23]:2;
	[24..31]:5;
	[32..33]:5;
	[34..35]:3;
	[36..37]:5;
	[38..39]:3;
	[40..41]:5;
	[42..43]:3;
	[44..47]:1;
	[48..49]:2;
	[50..51]:4;
	[52..53]:3;
	[54..55]:2;
	[56..63]:1;
	[64..67]:2;
	[68..71]:4;
	[72..73]:3;
	[74..75]:1;
	[76..79]:5;
	[80..81]:2;
	[82..83]:4;
	[84..85]:3;
	[86..87]:2;
	[88..95]:5;
	[96..97]:5;
	[98..99]:3;
	[100..101]:5;
	[101..102]:3;
	[103..104]:5;
	[105..106]:3;
	[107..110]:1;
	[111..112]:2;
	[113..114]:4;
	[115..116]:3;
	[117..118]:2;
	[119..122]:1;
END;
