<stg><name>voicerec_FFT</name>


<trans_list>

<trans id="307" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="7">
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="5">
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="3" to="4">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="5">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="5" to="6">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="6" to="6">
<condition id="96">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="2">
<condition id="98">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="7" to="8">
<condition id="99">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="23">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="23" to="24">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="24" to="25">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="28">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="28" to="29">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="29" to="30">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="31" to="32">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="32" to="33">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="33" to="34">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="34" to="35">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="35" to="36">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="36" to="37">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="37" to="38">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="38" to="39">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="39" to="40">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="40" to="41">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="41" to="42">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="42" to="43">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="43" to="7">
<condition id="140">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="43" to="44">
<condition id="138">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="44" to="45">
<condition id="141">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="44" to="43">
<condition id="166">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="45" to="46">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="46" to="47">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="47" to="48">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="48" to="49">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="49" to="50">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="50" to="51">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="51" to="52">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="52" to="53">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="53" to="54">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="54" to="55">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="55" to="56">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="56" to="57">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="57" to="58">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="58" to="59">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="59" to="60">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="60" to="61">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="61" to="62">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="62" to="63">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="63" to="64">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="64" to="65">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="65" to="44">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %N_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %N)

]]></node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %k = phi i31 [ 0, %0 ], [ %k_3, %6 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j = phi i32 [ 0, %0 ], [ %j_5, %6 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="31">
<![CDATA[
:2  %k_cast = zext i31 %k to i32

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = icmp slt i32 %k_cast, %N_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %k_3 = add i31 %k, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %2, label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = icmp slt i32 %k_cast, %j

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %3, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:0  %i0 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %k, i1 false)

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_23 = sext i32 %i0 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_addr = getelementptr [512 x double]* %c, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="9">
<![CDATA[
:4  %dr = load double* %c_addr, align 8

]]></node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_24 = or i32 %i0, 1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_25 = sext i32 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr_1 = getelementptr [512 x double]* %c, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="9">
<![CDATA[
:8  %di = load double* %c_addr_1, align 8

]]></node>
<StgValue><ssdm name="di"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i1 = shl i32 %j, 1

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="9">
<![CDATA[
:4  %dr = load double* %c_addr, align 8

]]></node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="9">
<![CDATA[
:8  %di = load double* %c_addr_1, align 8

]]></node>
<StgValue><ssdm name="di"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_26 = sext i32 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %c_addr_2 = getelementptr [512 x double]* %c, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="9">
<![CDATA[
:11  %c_load = load double* %c_addr_2, align 8

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_27 = or i32 %i1, 1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_28 = sext i32 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %c_addr_3 = getelementptr [512 x double]* %c, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="9">
<![CDATA[
:16  %c_load_1 = load double* %c_addr_3, align 8

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="9">
<![CDATA[
:11  %c_load = load double* %c_addr_2, align 8

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:12  store double %c_load, double* %c_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="9">
<![CDATA[
:16  %c_load_1 = load double* %c_addr_3, align 8

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:17  store double %c_load_1, double* %c_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:18  store double %dr, double* %c_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:19  store double %di, double* %c_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_1 = phi i32 [ %j, %._crit_edge ], [ %j_4, %5 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %n_0_in = phi i32 [ %N_read, %._crit_edge ], [ %n, %5 ]

]]></node>
<StgValue><ssdm name="n_0_in"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n_0_in, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="31">
<![CDATA[
:3  %n = sext i31 %tmp_5 to i32

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %n_0_in, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %icmp = icmp sgt i30 %tmp_11, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %slt = icmp slt i32 %j_1, %n

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %rev6 = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_31 = and i1 %icmp, %rev6

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_31, label %5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_4 = sub nsw i32 %j_1, %n

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_5 = add nsw i32 %j_1, %n

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:0  %n_1 = phi i32 [ 2, %1 ], [ %n_2, %7 ]

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8:1  %tmp_22 = icmp sgt i32 %n_1, %N_read

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:2  br i1 %tmp_22, label %10, label %._crit_edge9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="7" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="136" st_id="23" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="138" st_id="25" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="139" st_id="26" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="140" st_id="27" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="142" st_id="29" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="143" st_id="30" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="144" st_id="31" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="145" st_id="32" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="146" st_id="33" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="147" st_id="34" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="148" st_id="35" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="149" st_id="36" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="150" st_id="37" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="151" st_id="38" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="152" st_id="39" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="153" st_id="40" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="154" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:0  %tmp_29 = add nsw i32 -1, %n_1

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="155" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge9:1  %tmp_30 = sext i32 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="156" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge9:2  %cosVec_addr = getelementptr inbounds [256 x double]* @cosVec, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="cosVec_addr"/></StgValue>
</operation>

<operation id="157" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge9:3  %wr = load double* %cosVec_addr, align 8

]]></node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>

<operation id="158" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge9:4  %sinVec_addr = getelementptr inbounds [256 x double]* @sinVec, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="sinVec_addr"/></StgValue>
</operation>

<operation id="159" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge9:5  %wi = load double* %sinVec_addr, align 8

]]></node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="160" st_id="41" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="161" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge9:3  %wr = load double* %cosVec_addr, align 8

]]></node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>

<operation id="162" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge9:5  %wi = load double* %sinVec_addr, align 8

]]></node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="163" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge9:6  %wi_1_to_int = bitcast double %wi to i64

]]></node>
<StgValue><ssdm name="wi_1_to_int"/></StgValue>
</operation>

<operation id="164" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge9:7  %wi_1_neg = xor i64 %wi_1_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="wi_1_neg"/></StgValue>
</operation>

<operation id="165" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge9:8  %wi_1 = bitcast i64 %wi_1_neg to double

]]></node>
<StgValue><ssdm name="wi_1"/></StgValue>
</operation>

<operation id="166" st_id="42" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:9  %nb = sdiv i32 %N_read, %n_1

]]></node>
<StgValue><ssdm name="nb"/></StgValue>
</operation>

<operation id="167" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:10  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:11  %n_2 = shl i32 %n_1, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="169" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge9:12  %tmp_31_cast = sext i32 %n_2 to i63

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="170" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge9:13  %tmp_10 = trunc i32 %n_1 to i11

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="171" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:14  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i31 [ 0, %._crit_edge9 ], [ %j_6, %9 ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="173" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
:1  %cp_0_rec = phi i63 [ 0, %._crit_edge9 ], [ %p_rec, %9 ]

]]></node>
<StgValue><ssdm name="cp_0_rec"/></StgValue>
</operation>

<operation id="174" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="31">
<![CDATA[
:2  %j_2_cast = zext i31 %j_2 to i32

]]></node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="175" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_32 = icmp slt i32 %j_2_cast, %nb

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %j_6 = add i31 %j_2, 1

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_32, label %.preheader, label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:0  %d_1 = phi double [ %wrk, %8 ], [ 1.000000e+00, %7 ]

]]></node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="179" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
.preheader:1  %k_1 = phi i30 [ %k_4, %8 ], [ 0, %7 ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="180" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:2  %wik = phi double [ %wik_1, %8 ], [ 0.000000e+00, %7 ]

]]></node>
<StgValue><ssdm name="wik"/></StgValue>
</operation>

<operation id="181" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="31" op_0_bw="30">
<![CDATA[
.preheader:3  %k_1_cast = zext i30 %k_1 to i31

]]></node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="182" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:4  %tmp_33 = icmp slt i31 %k_1_cast, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="183" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="184" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader:6  %k_4 = add i30 %k_1, 1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="185" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %tmp_33, label %8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="10" op_0_bw="30">
<![CDATA[
:0  %tmp_12 = trunc i30 %k_1 to i10

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="187" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
:1  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_12, i1 false)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="11" op_0_bw="63">
<![CDATA[
:2  %tmp_13 = trunc i63 %cp_0_rec to i11

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="189" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %sum8 = add i11 %tmp_34, %tmp_13

]]></node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="11">
<![CDATA[
:4  %sum8_cast = zext i11 %sum8 to i64

]]></node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c_addr_4 = getelementptr [512 x double]* %c, i64 0, i64 %sum8_cast

]]></node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_39_cast = or i11 %tmp_34, 1

]]></node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %sum = add i11 %tmp_39_cast, %tmp_13

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="11">
<![CDATA[
:9  %sum_cast = zext i11 %sum to i64

]]></node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %c_addr_5 = getelementptr [512 x double]* %c, i64 0, i64 %sum_cast

]]></node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_40_cast = add i11 %tmp_34, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %sum1 = add i11 %tmp_40_cast, %tmp_13

]]></node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="11">
<![CDATA[
:14  %sum1_cast = zext i11 %sum1 to i64

]]></node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %c_addr_6 = getelementptr [512 x double]* %c, i64 0, i64 %sum1_cast

]]></node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="200" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="9">
<![CDATA[
:16  %d1r = load double* %c_addr_6, align 8

]]></node>
<StgValue><ssdm name="d1r"/></StgValue>
</operation>

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp_42_cast = or i11 %tmp_40_cast, 1

]]></node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %sum2 = add i11 %tmp_42_cast, %tmp_13

]]></node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="64" op_0_bw="11">
<![CDATA[
:19  %sum2_cast = zext i11 %sum2 to i64

]]></node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %c_addr_7 = getelementptr [512 x double]* %c, i64 0, i64 %sum2_cast

]]></node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="9">
<![CDATA[
:21  %d1i = load double* %c_addr_7, align 8

]]></node>
<StgValue><ssdm name="d1i"/></StgValue>
</operation>

<operation id="206" st_id="44" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="207" st_id="44" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="208" st_id="44" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="209" st_id="44" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="210" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:0  %p_rec = add i63 %tmp_31_cast, %cp_0_rec

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="212" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="9">
<![CDATA[
:16  %d1r = load double* %c_addr_6, align 8

]]></node>
<StgValue><ssdm name="d1r"/></StgValue>
</operation>

<operation id="213" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="9">
<![CDATA[
:21  %d1i = load double* %c_addr_7, align 8

]]></node>
<StgValue><ssdm name="d1i"/></StgValue>
</operation>

<operation id="214" st_id="45" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="215" st_id="45" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="216" st_id="45" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="217" st_id="45" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="218" st_id="46" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="220" st_id="46" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="221" st_id="46" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="222" st_id="46" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="223" st_id="46" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="224" st_id="46" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="225" st_id="46" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="226" st_id="47" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="233" st_id="47" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="234" st_id="48" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="235" st_id="48" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="236" st_id="48" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="237" st_id="48" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="238" st_id="48" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="239" st_id="48" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="242" st_id="49" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="243" st_id="49" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="244" st_id="49" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="246" st_id="49" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_43 = fmul double %wr, %d_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp_44 = fmul double %wik, %wi_1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_45 = fmul double %wr, %wik

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_46 = fmul double %d_1, %wi_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="250" st_id="50" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="251" st_id="50" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="252" st_id="50" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %wrk = fsub double %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %wik_1 = fadd double %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="256" st_id="51" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_35 = fmul double %d_1, %d1r

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_36 = fmul double %wik, %d1i

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="258" st_id="51" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_37 = fmul double %d_1, %d1i

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="259" st_id="51" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_38 = fmul double %wik, %d1r

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="260" st_id="51" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %wrk = fsub double %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="261" st_id="51" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %wik_1 = fadd double %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="262" st_id="52" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %dr_1 = fsub double %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="263" st_id="52" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %di_1 = fadd double %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="264" st_id="52" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %wrk = fsub double %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="265" st_id="52" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %wik_1 = fadd double %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="266" st_id="53" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %dr_1 = fsub double %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="267" st_id="53" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %di_1 = fadd double %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="268" st_id="53" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %wrk = fsub double %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="269" st_id="53" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %wik_1 = fadd double %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="270" st_id="54" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %dr_1 = fsub double %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="271" st_id="54" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %di_1 = fadd double %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="272" st_id="54" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %wrk = fsub double %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="273" st_id="54" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %wik_1 = fadd double %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="274" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="9">
<![CDATA[
:6  %d0r = load double* %c_addr_4, align 8

]]></node>
<StgValue><ssdm name="d0r"/></StgValue>
</operation>

<operation id="275" st_id="55" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %dr_1 = fsub double %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="276" st_id="55" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %di_1 = fadd double %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="277" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="9">
<![CDATA[
:6  %d0r = load double* %c_addr_4, align 8

]]></node>
<StgValue><ssdm name="d0r"/></StgValue>
</operation>

<operation id="278" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="9">
<![CDATA[
:11  %d0i = load double* %c_addr_5, align 8

]]></node>
<StgValue><ssdm name="d0i"/></StgValue>
</operation>

<operation id="279" st_id="56" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %dr_1 = fsub double %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="280" st_id="56" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %di_1 = fadd double %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="281" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="9">
<![CDATA[
:11  %d0i = load double* %c_addr_5, align 8

]]></node>
<StgValue><ssdm name="d0i"/></StgValue>
</operation>

<operation id="282" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_39 = fadd double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="283" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_41 = fsub double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="284" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_39 = fadd double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="285" st_id="58" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_40 = fadd double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="286" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_41 = fsub double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="287" st_id="58" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_42 = fsub double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="288" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_39 = fadd double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="289" st_id="59" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_40 = fadd double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="290" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_41 = fsub double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="291" st_id="59" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_42 = fsub double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="292" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_39 = fadd double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="293" st_id="60" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_40 = fadd double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="294" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_41 = fsub double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="295" st_id="60" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_42 = fsub double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="296" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_39 = fadd double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="297" st_id="61" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_40 = fadd double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="298" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_41 = fsub double %d0r, %dr_1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="299" st_id="61" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_42 = fsub double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="300" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:29  store double %tmp_39, double* %c_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="62" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp_40 = fadd double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="302" st_id="62" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_42 = fsub double %d0i, %di_1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="303" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:31  store double %tmp_40, double* %c_addr_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="304" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:33  store double %tmp_41, double* %c_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="305" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:35  store double %tmp_42, double* %c_addr_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
