TimeQuest Timing Analyzer report for SYSTEM
Sun May 24 21:26:39 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 13. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'usonic[9]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 16. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 17. Slow Model Hold: 'usonic[9]'
 18. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 20. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 21. Slow Model Minimum Pulse Width: 'usonic[9]'
 22. Slow Model Minimum Pulse Width: 'iCLK_50'
 23. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 37. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 38. Fast Model Setup: 'usonic[9]'
 39. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 40. Fast Model Hold: 'usonic[9]'
 41. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 42. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 43. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 44. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 45. Fast Model Minimum Pulse Width: 'usonic[9]'
 46. Fast Model Minimum Pulse Width: 'iCLK_50'
 47. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Propagation Delay
 53. Minimum Propagation Delay
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Progagation Delay
 60. Minimum Progagation Delay
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|SPI_CLK }     ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] } ;
; usonic[9]                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                               ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 128.4 MHz  ; 128.4 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 277.62 MHz ; 277.62 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;      ;
; 288.93 MHz ; 288.93 MHz      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;      ;
; 396.2 MHz  ; 396.2 MHz       ; usonic[9]                               ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.550 ; -178.770      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -2.602 ; -45.424       ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -2.461 ; -68.716       ;
; usonic[9]                               ; -1.524 ; -15.240       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -1.511 ; -2.393        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.807 ; -0.807        ;
; usonic[9]                               ; -0.794 ; -7.940        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.087        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 10.373 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.550 ; counter_burst[7]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.148     ; 1.438      ;
; -3.456 ; counter_burst[6]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.148     ; 1.344      ;
; -3.323 ; counter_burst[9]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.148     ; 1.211      ;
; -3.323 ; counter_burst[8]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.148     ; 1.211      ;
; -3.254 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 1.939      ;
; -3.229 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.266     ; 1.928      ;
; -3.226 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.265     ; 1.926      ;
; -3.226 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.266     ; 1.925      ;
; -3.223 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.261     ; 1.927      ;
; -3.220 ; counter_burst[5]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.148     ; 1.108      ;
; -3.219 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.266     ; 1.918      ;
; -3.210 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.266     ; 1.909      ;
; -3.193 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.257     ; 1.901      ;
; -3.189 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.256     ; 1.898      ;
; -2.859 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.318     ; 1.506      ;
; -2.856 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 1.509      ;
; -2.849 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.291     ; 1.523      ;
; -2.846 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.311     ; 1.500      ;
; -2.845 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.307     ; 1.503      ;
; -2.841 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.302     ; 1.504      ;
; -2.837 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.294     ; 1.508      ;
; -2.826 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.298     ; 1.493      ;
; -2.821 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.284     ; 1.502      ;
; -2.819 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.288     ; 1.496      ;
; -2.818 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.284     ; 1.499      ;
; -2.814 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.257     ; 1.522      ;
; -2.813 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.297     ; 1.481      ;
; -2.813 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.281     ; 1.497      ;
; -2.810 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.277     ; 1.498      ;
; -2.808 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 1.493      ;
; -2.807 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.287     ; 1.485      ;
; -2.806 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.290     ; 1.481      ;
; -2.801 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.268     ; 1.498      ;
; -2.800 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.264     ; 1.501      ;
; -2.798 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.267     ; 1.496      ;
; -2.794 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.281     ; 1.478      ;
; -2.793 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.275     ; 1.483      ;
; -2.791 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.256     ; 1.500      ;
; -2.789 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.274     ; 1.480      ;
; -2.781 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.270     ; 1.476      ;
; -2.734 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.265     ; 1.434      ;
; -2.595 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.293     ; 1.267      ;
; -2.591 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.284     ; 1.272      ;
; -2.589 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.279     ; 1.275      ;
; -2.571 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.285     ; 1.251      ;
; -2.555 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.266     ; 1.254      ;
; -2.555 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.276     ; 1.244      ;
; -2.530 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.281     ; 1.214      ;
; -2.521 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.214      ;
; -2.520 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.277     ; 1.208      ;
; -2.519 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 1.202      ;
; -2.516 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.270     ; 1.211      ;
; -2.516 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.270     ; 1.211      ;
; -2.516 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.276     ; 1.205      ;
; -2.514 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.278     ; 1.201      ;
; -2.513 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.284     ; 1.194      ;
; -2.513 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.274     ; 1.204      ;
; -2.508 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.269     ; 1.204      ;
; -2.506 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.281     ; 1.190      ;
; -2.505 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.271     ; 1.199      ;
; -2.505 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.269     ; 1.201      ;
; -2.504 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.197      ;
; -2.501 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.194      ;
; -2.252 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.270     ; 0.947      ;
; -2.248 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.269     ; 0.944      ;
; -2.107 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; wr_edge                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 0.806      ;
; -2.106 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; wr_prev                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 0.805      ;
; -1.968 ; SPI_MASTER_UC:mbed_instant|FIN                ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.805      ;
; -1.968 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.805      ;
; -1.964 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.801      ;
; -0.241 ; usonic[9]                                     ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.184      ; 1.211      ;
; -0.006 ; usonic[9]                                     ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.184      ; 0.976      ;
; 0.259  ; usonic[9]                                     ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.184      ; 1.211      ;
; 0.308  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK           ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.319  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.494  ; usonic[9]                                     ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.184      ; 0.976      ;
; 0.808  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK           ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.819  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.212 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.049      ; 7.802      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
; 17.332 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.028      ; 7.661      ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.602 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.010      ; 3.648      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.584 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.146      ; 5.766      ;
; -2.428 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.012     ; 3.452      ;
; -2.427 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.014     ; 3.449      ;
; -2.395 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 3.434      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.377 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.553      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.375 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.156      ; 5.567      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.366 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.542      ;
; -2.365 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.012      ; 3.413      ;
; -2.365 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.012      ; 3.413      ;
; -2.338 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.010      ; 3.384      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.140      ; 5.513      ;
; -2.337 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.014      ; 3.387      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.318 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.147      ; 5.501      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.137      ; 5.472      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
; -2.285 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 2.127      ; 5.448      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.461 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 3.488      ;
; -2.284 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 3.311      ;
; -2.278 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.046     ; 3.268      ;
; -2.160 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 3.192      ;
; -2.158 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 3.185      ;
; -2.150 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 3.169      ;
; -2.101 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.046     ; 3.091      ;
; -2.059 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 3.091      ;
; -2.018 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.028     ; 3.026      ;
; -1.987 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.026     ; 2.997      ;
; -1.983 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 3.015      ;
; -1.975 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.046     ; 2.965      ;
; -1.973 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.992      ;
; -1.954 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.986      ;
; -1.948 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 2.976      ;
; -1.938 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.973      ;
; -1.882 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.914      ;
; -1.857 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.889      ;
; -1.847 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.866      ;
; -1.841 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.028     ; 2.849      ;
; -1.810 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.026     ; 2.820      ;
; -1.777 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.809      ;
; -1.771 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 2.799      ;
; -1.761 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.796      ;
; -1.756 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.788      ;
; -1.733 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.758      ;
; -1.715 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.028     ; 2.723      ;
; -1.684 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.026     ; 2.694      ;
; -1.654 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.691      ;
; -1.651 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.683      ;
; -1.645 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 2.673      ;
; -1.638 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.665      ;
; -1.635 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.670      ;
; -1.630 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.663      ;
; -1.630 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.663      ;
; -1.630 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.663      ;
; -1.630 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.663      ;
; -1.599 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.628      ;
; -1.575 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.610      ;
; -1.556 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.581      ;
; -1.532 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.568      ;
; -1.495 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.530      ;
; -1.477 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.514      ;
; -1.461 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.488      ;
; -1.453 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.486      ;
; -1.453 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.486      ;
; -1.453 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.486      ;
; -1.453 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.486      ;
; -1.430 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.455      ;
; -1.422 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.451      ;
; -1.422 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.457      ;
; -1.400 ; SPI_MASTER_ADC:ADC0_instant|data_in[9]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.427      ;
; -1.379 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.416      ;
; -1.379 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.416      ;
; -1.379 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.416      ;
; -1.379 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.416      ;
; -1.354 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.389      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.396      ;
; -1.351 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.388      ;
; -1.335 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.362      ;
; -1.327 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.360      ;
; -1.327 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.360      ;
; -1.327 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.360      ;
; -1.327 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.360      ;
; -1.296 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.325      ;
; -1.210 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.245      ;
; -1.202 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.239      ;
; -1.202 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.239      ;
; -1.202 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.239      ;
; -1.202 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.239      ;
; -1.175 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.219      ;
; -1.156 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.191      ;
; -1.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.190      ;
; -1.130 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.165      ;
; -1.116 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.151      ;
; -1.115 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.150      ;
; -1.115 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.150      ;
; -1.115 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.150      ;
; -1.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.149      ;
; -1.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.149      ;
; -1.114 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.149      ;
; -1.112 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.147      ;
; -1.076 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.113      ;
; -1.076 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.113      ;
; -1.076 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.113      ;
; -1.076 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.113      ;
; -1.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.092      ;
; -1.050 ; SPI_MASTER_ADC:ADC0_instant|data_in[11] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.069      ;
; -1.049 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.093      ;
; -1.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.049      ;
; -0.989 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.024      ;
; -0.985 ; SPI_MASTER_ADC:ADC0_instant|data_in[10] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.017      ;
; -0.980 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.015      ;
; -0.957 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.993      ;
; -0.933 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.969      ;
; -0.922 ; SPI_MASTER_ADC:ADC0_instant|data_in[8]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.954      ;
; -0.886 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.922      ;
; -0.886 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.922      ;
; -0.886 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.922      ;
; -0.886 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.922      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.524 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.487 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.523      ;
; -1.368 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.368 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.404      ;
; -1.337 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.337 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.373      ;
; -1.274 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.310      ;
; -1.218 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.218 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.254      ;
; -1.141 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.141 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.177      ;
; -1.107 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.143      ;
; -1.036 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.072      ;
; -0.965 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.001      ;
; -0.956 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.992      ;
; -0.894 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.930      ;
; -0.823 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.859      ;
; -0.752 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.788      ;
; -0.707 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.707 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.743      ;
; -0.681 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.717      ;
; -0.610 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.646      ;
; -0.451 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.487      ;
; -0.065 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.101      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.511 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.199      ; 0.954      ;
; -1.393 ; SPI_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.199      ; 1.072      ;
; -0.534 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.205      ; 1.937      ;
; -0.313 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.185      ; 2.138      ;
; -0.035 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.213      ; 2.444      ;
; 0.000  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.213      ; 2.479      ;
; 0.003  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.185      ; 2.454      ;
; 0.073  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.205      ; 2.544      ;
; 0.103  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.202      ; 2.571      ;
; 0.108  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.202      ; 2.576      ;
; 0.200  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.217      ; 2.683      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.217      ; 2.874      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.398  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.193      ; 2.857      ;
; 0.491  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.213      ; 2.970      ;
; 0.505  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.186      ; 2.957      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.524  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.213      ; 3.003      ;
; 0.588  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.214      ; 3.068      ;
; 0.638  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.203      ; 3.107      ;
; 0.649  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.915      ;
; 0.791  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.202      ; 3.273      ;
; 0.807  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.205      ; 3.278      ;
; 0.812  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.850  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.116      ;
; 0.890  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.188      ; 3.344      ;
; 0.931  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.202      ; 3.399      ;
; 0.975  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.212      ; 3.453      ;
; 1.009  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.203      ; 3.478      ;
; 1.032  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.296      ;
; 1.033  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.297      ;
; 1.035  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.188      ; 3.489      ;
; 1.050  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.318      ;
; 1.113  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.016      ; 1.395      ;
; 1.125  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.210      ; 3.601      ;
; 1.130  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.212      ; 3.608      ;
; 1.140  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.193      ; 3.599      ;
; 1.191  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.457      ;
; 1.200  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.212      ; 3.678      ;
; 1.220  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.186      ; 3.672      ;
; 1.227  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.495      ;
; 1.229  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.214      ; 3.709      ;
; 1.229  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.261  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.009      ; 1.536      ;
; 1.267  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.004     ; 1.529      ;
; 1.288  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.016     ; 1.538      ;
; 1.290  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.554      ;
; 1.290  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.554      ;
; 1.298  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.562      ;
; 1.300  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.564      ;
; 1.334  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.600      ;
; 1.336  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.602      ;
; 1.359  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.008     ; 1.617      ;
; 1.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.212      ; 3.850      ;
; 1.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.205      ; 3.851      ;
; 1.402  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.017     ; 1.651      ;
; 1.445  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.005     ; 1.706      ;
; 1.495  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.011      ; 1.772      ;
; 1.518  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.787      ;
; 1.519  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.017     ; 1.768      ;
; 1.535  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.011      ; 1.812      ;
; 1.535  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.011      ; 1.812      ;
; 1.558  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.026     ; 1.798      ;
; 1.575  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.841      ;
; 1.576  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.007      ; 1.849      ;
; 1.583  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.210      ; 4.059      ;
; 1.585  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.851      ;
; 1.585  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.851      ;
; 1.645  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.911      ;
; 1.657  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.923      ;
; 1.687  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.953      ;
; 1.727  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.993      ;
; 1.728  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.994      ;
; 1.736  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.002      ;
; 1.736  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.002      ;
; 1.736  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.002      ;
; 1.736  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.002      ;
; 1.748  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.014      ;
; 1.759  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.025      ;
; 1.789  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.055      ;
; 1.800  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.066      ;
; 1.817  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.083      ;
; 1.829  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.095      ;
; 1.870  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.136      ;
; 1.940  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.206      ;
; 1.968  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.005      ; 2.239      ;
; 2.000  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.266      ;
; 2.000  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.266      ;
; 2.000  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.266      ;
; 2.000  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.266      ;
; 2.014  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.009     ; 2.271      ;
; 2.037  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.015      ; 2.318      ;
; 2.077  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.156      ; 4.499      ;
; 2.077  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg1 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.156      ; 4.499      ;
; 2.077  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg2 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.156      ; 4.499      ;
; 2.077  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg3 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.156      ; 4.499      ;
; 2.077  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~porta_address_reg4 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.156      ; 4.499      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.807 ; CLK_SAMPLE[4]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 1.795      ;
; -0.673 ; CLK_SAMPLE[5]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 1.929      ;
; -0.503 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.099      ;
; -0.047 ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.556      ;
; 0.068  ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.671      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.784      ;
; 0.521  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.538  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.804      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.807      ;
; 0.544  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.810      ;
; 0.653  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.919      ;
; 0.658  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.924      ;
; 0.660  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.926      ;
; 0.665  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.931      ;
; 0.667  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.933      ;
; 0.707  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.973      ;
; 0.713  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.979      ;
; 0.725  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.992      ;
; 0.779  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.045      ;
; 0.816  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.082      ;
; 0.826  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.092      ;
; 0.829  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.095      ;
; 0.830  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.842  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.111      ;
; 0.878  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.143      ;
; 0.888  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.153      ;
; 0.890  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.155      ;
; 0.907  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.172      ;
; 0.912  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.177      ;
; 0.928  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.197      ;
; 0.932  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 1.192      ;
; 0.948  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.008      ; 1.222      ;
; 0.962  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.227      ;
; 0.962  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.229      ;
; 0.964  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.230      ;
; 0.969  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.235      ;
; 0.977  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.243      ;
; 0.981  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.244      ;
; 0.981  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.244      ;
; 0.989  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.251      ;
; 0.993  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.258      ;
; 0.995  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.260      ;
; 0.996  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.261      ;
; 0.997  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.262      ;
; 0.999  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.264      ;
; 0.999  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.264      ;
; 1.000  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.267      ;
; 1.007  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.273      ;
; 1.022  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.289      ;
; 1.022  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.289      ;
; 1.026  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.293      ;
; 1.075  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.342      ;
; 1.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.342      ;
; 1.077  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.342      ;
; 1.079  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.344      ;
; 1.080  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.345      ;
; 1.081  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.346      ;
; 1.088  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.353      ;
; 1.089  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.354      ;
; 1.089  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.354      ;
; 1.091  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.356      ;
; 1.093  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.358      ;
; 1.102  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.368      ;
; 1.105  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.371      ;
; 1.110  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.376      ;
; 1.127  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.392      ;
; 1.128  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.393      ;
; 1.137  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.402      ;
; 1.173  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.011     ; 1.428      ;
; 1.191  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.456      ;
; 1.191  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.456      ;
; 1.193  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.459      ;
; 1.194  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.460      ;
; 1.206  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.469      ;
; 1.206  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.469      ;
; 1.231  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.497      ;
; 1.245  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.512      ;
; 1.249  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.516      ;
; 1.251  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.518      ;
; 1.264  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.025     ; 1.505      ;
; 1.274  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.539      ;
; 1.314  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.576      ;
; 1.318  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.584      ;
; 1.322  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.588      ;
; 1.326  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.026     ; 1.566      ;
; 1.326  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.592      ;
; 1.329  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
; 1.329  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.595      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.794 ; rst              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.794 ; rst              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.631      ;
; -0.679 ; on               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; -0.679 ; on               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 3.159      ; 2.746      ;
; 0.542  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.808      ;
; 0.802  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.071      ;
; 0.809  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.078      ;
; 0.835  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.101      ;
; 0.840  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.107      ;
; 0.978  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.244      ;
; 1.011  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.277      ;
; 1.188  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.454      ;
; 1.192  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.458      ;
; 1.195  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.461      ;
; 1.221  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.487      ;
; 1.226  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.492      ;
; 1.227  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.493      ;
; 1.259  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.525      ;
; 1.263  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.529      ;
; 1.266  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.532      ;
; 1.277  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.543      ;
; 1.297  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.563      ;
; 1.298  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.564      ;
; 1.330  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.596      ;
; 1.337  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.603      ;
; 1.348  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.614      ;
; 1.361  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.627      ;
; 1.368  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.634      ;
; 1.369  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.635      ;
; 1.380  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.646      ;
; 1.397  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.663      ;
; 1.401  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.667      ;
; 1.408  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.674      ;
; 1.419  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.685      ;
; 1.432  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.698      ;
; 1.439  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.705      ;
; 1.440  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.706      ;
; 1.451  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.717      ;
; 1.472  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.738      ;
; 1.477  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.743      ;
; 1.490  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.756      ;
; 1.503  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.769      ;
; 1.510  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.776      ;
; 1.511  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.777      ;
; 1.522  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.788      ;
; 1.543  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.809      ;
; 1.561  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.827      ;
; 1.581  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.847      ;
; 1.593  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.859      ;
; 1.632  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.898      ;
; 1.652  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.918      ;
; 1.664  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.930      ;
; 1.703  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.969      ;
; 1.726  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.992      ;
; 1.726  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.992      ;
; 1.726  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.992      ;
; 1.726  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.992      ;
; 1.735  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.001      ;
; 1.774  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.040      ;
; 1.806  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.072      ;
; 1.877  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.143      ;
; 1.911  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.911  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.177      ;
; 1.988  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.254      ;
; 1.988  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.254      ;
; 1.988  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.254      ;
; 1.988  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.254      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.038 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; 0.276  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                                ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.184      ; 0.976      ;
; 0.391  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; usonic[0]                                                                                                                                            ; usonic[0]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.462  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.511  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                                              ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.184      ; 1.211      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.541  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.651  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.746  ; wr_prev                                                                                                                                              ; wr_edge                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.754  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.020      ;
; 0.776  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                                ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.184      ; 0.976      ;
; 0.788  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; usonic[8]                                                                                                                                            ; usonic[8]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.798  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; usonic[3]                                                                                                                                            ; usonic[3]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; usonic[6]                                                                                                                                            ; usonic[6]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.803  ; CLK_SAMPLE[0]                                                                                                                                        ; CLK_SAMPLE[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.803  ; CLK_SAMPLE[3]                                                                                                                                        ; CLK_SAMPLE[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; usonic[1]                                                                                                                                            ; usonic[1]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.817  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.825  ; usonic[7]                                                                                                                                            ; usonic[7]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; CLK_SAMPLE[1]                                                                                                                                        ; CLK_SAMPLE[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; CLK_SAMPLE[2]                                                                                                                                        ; CLK_SAMPLE[2]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; FIFO_FULL_prev                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[2]                                                                                                                                            ; usonic[2]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; usonic[4]                                                                                                                                            ; usonic[4]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; usonic[5]                                                                                                                                            ; usonic[5]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.836  ; usonic[0]                                                                                                                                            ; usonic[1]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.846  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.851  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.868  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.135      ;
; 0.910  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg4 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.231      ;
; 0.926  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.247      ;
; 0.930  ; CLK_SAMPLE[5]                                                                                                                                        ; CLK_SAMPLE[5]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.196      ;
; 0.931  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.252      ;
; 0.936  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg8 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.257      ;
; 0.955  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg6 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.276      ;
; 0.983  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.984  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 1.011  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                                              ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.184      ; 1.211      ;
; 1.016  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.282      ;
; 1.017  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.025  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.292      ;
; 1.074  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.340      ;
; 1.129  ; ADC_OFF                                                                                                                                              ; wr_edge                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.393      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 7.381 ; 7.381 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.381 ; 7.381 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.129 ; 7.129 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.129 ; 7.129 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.072 ; 5.072 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.072 ; 5.072 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.092 ; 5.092 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.061 ; 5.061 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.092 ; 5.092 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -7.151 ; -7.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -7.151 ; -7.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -6.899 ; -6.899 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -6.899 ; -6.899 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.842 ; -4.842 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.842 ; -4.842 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.831 ; -4.831 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.831 ; -4.831 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.862 ; -4.862 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 7.367  ; 7.367  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 7.367  ; 7.367  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.334 ; 14.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 12.820 ; 12.820 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.157 ; 13.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.002 ; 12.002 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 14.334 ; 14.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.677 ; 13.677 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 12.513 ; 12.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 13.329 ; 13.329 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.357 ; 13.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.357 ; 13.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 12.636 ; 12.636 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 12.376 ; 12.376 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 12.424 ; 12.424 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 12.165 ; 12.165 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.403 ; 12.403 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 12.163 ; 12.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 14.226 ; 14.226 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 11.648 ; 11.648 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 12.477 ; 12.477 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 11.614 ; 11.614 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 13.323 ; 13.323 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 11.580 ; 11.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 14.226 ; 14.226 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.126 ; 15.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 12.903 ; 12.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 13.231 ; 13.231 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 12.750 ; 12.750 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.890 ; 13.890 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.168 ; 14.168 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 12.742 ; 12.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 15.126 ; 15.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.306  ; 7.306  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.306  ; 7.306  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.250  ; 7.250  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.250  ; 7.250  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.226  ; 7.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.898  ; 9.898  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.890  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.898  ; 9.898  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.297  ; 9.297  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.012  ; 9.012  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.297  ; 9.297  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 8.534  ; 8.534  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 9.337  ; 9.337  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 9.668  ; 9.668  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 8.534  ; 8.534  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 10.854 ; 10.854 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 10.185 ; 10.185 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 9.023  ; 9.023  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 9.831  ; 9.831  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.112  ; 7.112  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 8.317  ; 8.317  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 7.597  ; 7.597  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 7.356  ; 7.356  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 7.385  ; 7.385  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 7.115  ; 7.115  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 7.354  ; 7.354  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 7.112  ; 7.112  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 9.484  ; 9.484  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 9.565  ; 9.565  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 10.390 ; 10.390 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 9.532  ; 9.532  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 11.214 ; 11.214 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 9.484  ; 9.484  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 11.100 ; 11.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.140 ; 12.140 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 8.952  ; 8.952  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 9.129  ; 9.129  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 9.452  ; 9.452  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 8.952  ; 8.952  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 10.142 ; 10.142 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 10.398 ; 10.398 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 8.968  ; 8.968  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 11.353 ; 11.353 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 6.431  ; 6.431  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 6.431  ; 6.431  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.226  ; 7.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.250  ; 7.250  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.226  ; 7.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.890  ; 9.594  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.890  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.898  ; 9.898  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.338  ; 9.012  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.012  ; 9.012  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.297  ; 9.297  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -1.544 ; -71.869       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.786 ; -11.262       ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.709 ; -8.561        ;
; usonic[9]                               ; -0.179 ; -1.790        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -1.097 ; -4.851        ;
; usonic[9]                               ; -0.769 ; -7.690        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.766 ; -0.766        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.047        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.500 ; -25.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 10.373 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.544 ; counter_burst[7]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.882     ; 0.694      ;
; -1.474 ; counter_burst[6]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.882     ; 0.624      ;
; -1.446 ; counter_burst[9]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.882     ; 0.596      ;
; -1.421 ; counter_burst[8]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.882     ; 0.571      ;
; -1.376 ; counter_burst[5]                              ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.882     ; 0.526      ;
; -1.358 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.951      ;
; -1.356 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 0.960      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 0.956      ;
; -1.352 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 0.956      ;
; -1.350 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.390     ; 0.959      ;
; -1.348 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.395     ; 0.952      ;
; -1.342 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.397     ; 0.944      ;
; -1.325 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.386     ; 0.938      ;
; -1.319 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.384     ; 0.934      ;
; -1.174 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.445     ; 0.728      ;
; -1.168 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.440     ; 0.727      ;
; -1.165 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 0.725      ;
; -1.161 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.435     ; 0.725      ;
; -1.160 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.419     ; 0.740      ;
; -1.159 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.425     ; 0.733      ;
; -1.159 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.429     ; 0.729      ;
; -1.141 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.416     ; 0.724      ;
; -1.138 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.426     ; 0.711      ;
; -1.138 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 0.710      ;
; -1.135 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.409     ; 0.725      ;
; -1.132 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.412     ; 0.719      ;
; -1.132 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.389     ; 0.742      ;
; -1.129 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.408     ; 0.720      ;
; -1.129 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.414     ; 0.714      ;
; -1.128 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.405     ; 0.722      ;
; -1.125 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.400     ; 0.724      ;
; -1.123 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.416     ; 0.706      ;
; -1.121 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.393     ; 0.727      ;
; -1.121 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.410     ; 0.710      ;
; -1.120 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.407     ; 0.712      ;
; -1.116 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.397     ; 0.718      ;
; -1.113 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.404     ; 0.708      ;
; -1.109 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.401     ; 0.707      ;
; -1.108 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.400     ; 0.707      ;
; -1.107 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.384     ; 0.722      ;
; -1.080 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.392     ; 0.687      ;
; -1.039 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.420     ; 0.618      ;
; -1.033 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.411     ; 0.621      ;
; -1.028 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.621      ;
; -1.022 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.412     ; 0.609      ;
; -1.002 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.394     ; 0.607      ;
; -1.001 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.404     ; 0.596      ;
; -1.000 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.409     ; 0.590      ;
; -0.993 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.401     ; 0.591      ;
; -0.992 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.409     ; 0.582      ;
; -0.992 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.405     ; 0.586      ;
; -0.991 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.411     ; 0.579      ;
; -0.990 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.408     ; 0.581      ;
; -0.988 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.398     ; 0.589      ;
; -0.988 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.403     ; 0.584      ;
; -0.988 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.402     ; 0.585      ;
; -0.987 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.410     ; 0.576      ;
; -0.987 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.403     ; 0.583      ;
; -0.986 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.397     ; 0.588      ;
; -0.983 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.399     ; 0.583      ;
; -0.982 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.398     ; 0.583      ;
; -0.980 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.401     ; 0.578      ;
; -0.979 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.402     ; 0.576      ;
; -0.861 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.398     ; 0.462      ;
; -0.860 ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.398     ; 0.461      ;
; -0.828 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; wr_prev                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.458     ; 0.402      ;
; -0.828 ; SPI_MASTER_ADC:ADC0_instant|FIN               ; wr_edge                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.458     ; 0.402      ;
; -0.776 ; SPI_MASTER_UC:mbed_instant|FIN                ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.402      ;
; -0.775 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.401      ;
; -0.773 ; SPI_MASTER_UC:mbed_instant|FIN                ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.399      ;
; 0.177  ; usonic[9]                                     ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.099      ; 0.595      ;
; 0.298  ; usonic[9]                                     ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.099      ; 0.474      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK           ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.410  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.677  ; usonic[9]                                     ; usonicpulse                                                                                                                                                                                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.099      ; 0.595      ;
; 0.798  ; usonic[9]                                     ; usonic[9]                                                                                                                                                                                                 ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.099      ; 0.474      ;
; 0.897  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK           ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.268 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.053      ; 3.784      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
; 21.334 ; rst                                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 3.699      ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.786 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.010      ; 1.828      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.773 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.350      ; 3.155      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.139      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.359      ; 3.146      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.744 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.347      ; 3.123      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.738 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.345      ; 3.115      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.726 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.333      ; 3.091      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.713 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.343      ; 3.088      ;
; -0.675 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.012     ; 1.695      ;
; -0.670 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.014     ; 1.688      ;
; -0.669 ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.010      ; 1.711      ;
; -0.663 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 1.708      ;
; -0.663 ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 1.708      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 1.351      ; 3.044      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.709 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.737      ;
; -0.634 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.662      ;
; -0.605 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.593      ;
; -0.585 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.613      ;
; -0.567 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.600      ;
; -0.565 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.585      ;
; -0.530 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.518      ;
; -0.507 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.538      ;
; -0.492 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.525      ;
; -0.490 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.510      ;
; -0.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.025     ; 1.490      ;
; -0.481 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.469      ;
; -0.455 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.464      ;
; -0.443 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.476      ;
; -0.441 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.461      ;
; -0.434 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.459      ;
; -0.432 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.461      ;
; -0.432 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.463      ;
; -0.418 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.408 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.025     ; 1.415      ;
; -0.383 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.414      ;
; -0.380 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.389      ;
; -0.359 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.025     ; 1.366      ;
; -0.359 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.384      ;
; -0.357 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.386      ;
; -0.343 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.375      ;
; -0.334 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.356      ;
; -0.331 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.340      ;
; -0.310 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.335      ;
; -0.308 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.337      ;
; -0.294 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.326      ;
; -0.286 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.320      ;
; -0.283 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.307      ;
; -0.279 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.309      ;
; -0.279 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.309      ;
; -0.279 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.309      ;
; -0.279 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.309      ;
; -0.264 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.289      ;
; -0.259 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.281      ;
; -0.219 ; SPI_MASTER_ADC:ADC0_instant|data_in[9]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.247      ;
; -0.211 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.245      ;
; -0.210 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.232      ;
; -0.208 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.232      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.234      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.234      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.234      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.234      ;
; -0.189 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.214      ;
; -0.162 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.196      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.192      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.192      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.192      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.192      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.183      ;
; -0.156 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.194      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.185      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.185      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.185      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.185      ;
; -0.151 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.182      ;
; -0.140 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.165      ;
; -0.112 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.144      ;
; -0.108 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.139      ;
; -0.084 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.117      ;
; -0.084 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.117      ;
; -0.084 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.117      ;
; -0.084 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.117      ;
; -0.081 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.119      ;
; -0.072 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.103      ;
; -0.039 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.070      ;
; -0.035 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.068      ;
; -0.035 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.068      ;
; -0.035 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.068      ;
; -0.035 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.068      ;
; -0.032 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.070      ;
; -0.021 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.052      ;
; -0.020 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.051      ;
; -0.020 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.051      ;
; -0.019 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.050      ;
; -0.016 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.047      ;
; -0.014 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.045      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.044      ;
; -0.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.044      ;
; -0.012 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.043      ;
; -0.011 ; SPI_MASTER_ADC:ADC0_instant|data_in[11] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.031      ;
; 0.025  ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.006      ;
; 0.028  ; SPI_MASTER_ADC:ADC0_instant|data_in[10] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.005      ;
; 0.065  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.966      ;
; 0.065  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.966      ;
; 0.068  ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.963      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
; 0.072  ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.960      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.179 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.179 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.211      ;
; -0.165 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.165 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.197      ;
; -0.141 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.173      ;
; -0.091 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.091 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.123      ;
; -0.071 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.103      ;
; -0.068 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.068 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.100      ;
; -0.018 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; -0.018 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.050      ;
; 0.029  ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.003      ;
; 0.061  ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.971      ;
; 0.064  ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.968      ;
; 0.099  ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.933      ;
; 0.134  ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.898      ;
; 0.161  ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.871      ;
; 0.169  ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.863      ;
; 0.204  ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.828      ;
; 0.239  ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.793      ;
; 0.274  ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.758      ;
; 0.368  ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.664      ;
; 0.508  ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.524      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.097 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.406      ; 0.461      ;
; -1.043 ; SPI_ON                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.406      ; 0.515      ;
; -0.676 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.411      ; 0.887      ;
; -0.561 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.392      ; 0.983      ;
; -0.450 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.121      ;
; -0.431 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.140      ;
; -0.430 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.392      ; 1.114      ;
; -0.421 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.411      ; 1.142      ;
; -0.346 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.408      ; 1.214      ;
; -0.344 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.422      ; 1.230      ;
; -0.341 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.408      ; 1.219      ;
; -0.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.422      ; 1.302      ;
; -0.232 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.339      ;
; -0.223 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.348      ;
; -0.212 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.400      ; 1.340      ;
; -0.142 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.429      ;
; -0.139 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.394      ; 1.407      ;
; -0.109 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.409      ; 1.452      ;
; -0.059 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.408      ; 1.501      ;
; -0.014 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.408      ; 1.546      ;
; -0.003 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.415      ; 1.564      ;
; 0.006  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.396      ; 1.554      ;
; 0.034  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.409      ; 1.595      ;
; 0.058  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.396      ; 1.606      ;
; 0.078  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.421      ; 1.651      ;
; 0.089  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.400      ; 1.641      ;
; 0.127  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.419      ; 1.698      ;
; 0.140  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.421      ; 1.713      ;
; 0.144  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.418      ; 1.714      ;
; 0.146  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.394      ; 1.692      ;
; 0.154  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.421      ; 1.727      ;
; 0.193  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.415      ; 1.760      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.234  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.421      ; 1.807      ;
; 0.237  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.288  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.440      ;
; 0.324  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.418      ; 1.894      ;
; 0.355  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.365  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.376  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.479  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.629      ;
; 0.479  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 0.633      ;
; 0.480  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.630      ;
; 0.497  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.014      ; 0.663      ;
; 0.522  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.674      ;
; 0.537  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.689      ;
; 0.550  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 0.704      ;
; 0.567  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.008      ; 0.727      ;
; 0.571  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.003     ; 0.720      ;
; 0.592  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.014     ; 0.730      ;
; 0.607  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.758      ;
; 0.609  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.759      ;
; 0.610  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.762      ;
; 0.613  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.008     ; 0.757      ;
; 0.649  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.018     ; 0.783      ;
; 0.661  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.663  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.813      ;
; 0.663  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.813      ;
; 0.666  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.003     ; 0.815      ;
; 0.667  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.669  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.821      ;
; 0.671  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.010      ; 0.833      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.841      ;
; 0.695  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.847      ;
; 0.703  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.855      ;
; 0.706  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.009      ; 0.867      ;
; 0.710  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.009      ; 0.871      ;
; 0.712  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.864      ;
; 0.716  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.006      ; 0.874      ;
; 0.717  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.018     ; 0.851      ;
; 0.726  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.023     ; 0.855      ;
; 0.737  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.889      ;
; 0.739  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.748  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.755  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.907      ;
; 0.775  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.782  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.782  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.809  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.961      ;
; 0.855  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.007      ;
; 0.855  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.007      ;
; 0.855  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.007      ;
; 0.855  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.007      ;
; 0.871  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.021      ;
; 0.928  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.012      ; 1.092      ;
; 0.940  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.090      ;
; 0.957  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.112      ;
; 0.971  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.012     ; 1.111      ;
; 0.972  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.972  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.972  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.972  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.987  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.138      ;
; 1.004  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.014      ; 1.170      ;
; 1.011  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.014     ; 1.149      ;
; 1.022  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.007      ; 1.181      ;
; 1.038  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.009      ; 1.199      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.769 ; rst              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.769 ; rst              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.273      ;
; -0.727 ; on               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; -0.727 ; on               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.890      ; 1.315      ;
; 0.249  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.401      ;
; 0.361  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.516      ;
; 0.372  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.527      ;
; 0.437  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.589      ;
; 0.448  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.600      ;
; 0.499  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.654      ;
; 0.512  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.667      ;
; 0.534  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.689      ;
; 0.549  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.706      ;
; 0.569  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.721      ;
; 0.572  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.724      ;
; 0.575  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.727      ;
; 0.584  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.737      ;
; 0.588  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.741      ;
; 0.604  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.759      ;
; 0.610  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.619  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.771      ;
; 0.620  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.772      ;
; 0.624  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.776      ;
; 0.639  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.791      ;
; 0.641  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.654  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.807      ;
; 0.659  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.811      ;
; 0.674  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.826      ;
; 0.676  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.828      ;
; 0.689  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.841      ;
; 0.694  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.846      ;
; 0.711  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.863      ;
; 0.719  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.871      ;
; 0.724  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.876      ;
; 0.729  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.881      ;
; 0.746  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.764  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.916      ;
; 0.781  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.933      ;
; 0.799  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.951      ;
; 0.816  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.968      ;
; 0.819  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.819  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.971      ;
; 0.851  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.003      ;
; 0.898  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.898  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.948  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.100      ;
; 0.948  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.100      ;
; 0.948  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.100      ;
; 0.948  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.100      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.766 ; CLK_SAMPLE[4]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.457      ; 0.843      ;
; -0.697 ; CLK_SAMPLE[5]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.457      ; 0.912      ;
; -0.612 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.457      ; 0.997      ;
; -0.410 ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.198      ;
; -0.368 ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.240      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.249  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.404      ;
; 0.298  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.450      ;
; 0.298  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.450      ;
; 0.317  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.469      ;
; 0.320  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.472      ;
; 0.323  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.324  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.476      ;
; 0.327  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.332  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.485      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.373  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.396  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.548      ;
; 0.400  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.552      ;
; 0.401  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.553      ;
; 0.402  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.554      ;
; 0.405  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.557      ;
; 0.412  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.563      ;
; 0.416  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.567      ;
; 0.419  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.573      ;
; 0.421  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.572      ;
; 0.422  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.573      ;
; 0.423  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.569      ;
; 0.423  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.574      ;
; 0.433  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.591      ;
; 0.441  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.594      ;
; 0.443  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 0.595      ;
; 0.446  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 0.596      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.005     ; 0.598      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.603      ;
; 0.454  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.605      ;
; 0.454  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.605      ;
; 0.455  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.606      ;
; 0.456  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.608      ;
; 0.459  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.610      ;
; 0.459  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.610      ;
; 0.460  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.611      ;
; 0.469  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.622      ;
; 0.470  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.623      ;
; 0.473  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.626      ;
; 0.473  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.627      ;
; 0.515  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.517  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.669      ;
; 0.519  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.670      ;
; 0.519  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.672      ;
; 0.520  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.671      ;
; 0.522  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.674      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.676      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.675      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.677      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.676      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.676      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.677      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.677      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.677      ;
; 0.528  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.679      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.681      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.682      ;
; 0.553  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.705      ;
; 0.563  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 0.713      ;
; 0.565  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 0.715      ;
; 0.574  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.010     ; 0.716      ;
; 0.588  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.740      ;
; 0.590  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.743      ;
; 0.591  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.023     ; 0.720      ;
; 0.591  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.744      ;
; 0.591  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.744      ;
; 0.597  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.749      ;
; 0.607  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.758      ;
; 0.607  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.758      ;
; 0.610  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.762      ;
; 0.615  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.764      ;
; 0.625  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.023     ; 0.754      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.781      ;
; 0.629  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.781      ;
; 0.632  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.784      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.017 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.082  ; usonic[9]                                                                                                                                            ; usonic[9]                                                                                                                                                                                                ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.474      ;
; 0.203  ; usonic[9]                                                                                                                                            ; usonicpulse                                                                                                                                                                                              ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.595      ;
; 0.215  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usonic[0]                                                                                                                                            ; usonic[0]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.253  ; MBED_FIN_EDGE                                                                                                                                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.289  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.353  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354  ; usonic[8]                                                                                                                                            ; usonic[8]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; wr_prev                                                                                                                                              ; wr_edge                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; usonic[3]                                                                                                                                            ; usonic[3]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; usonic[6]                                                                                                                                            ; usonic[6]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; CLK_SAMPLE[0]                                                                                                                                        ; CLK_SAMPLE[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; CLK_SAMPLE[3]                                                                                                                                        ; CLK_SAMPLE[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; usonic[1]                                                                                                                                            ; usonic[1]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; usonic[7]                                                                                                                                            ; usonic[7]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; CLK_SAMPLE[1]                                                                                                                                        ; CLK_SAMPLE[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; CLK_SAMPLE[2]                                                                                                                                        ; CLK_SAMPLE[2]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[2]                                                                                                                                            ; usonic[2]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[4]                                                                                                                                            ; usonic[4]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[5]                                                                                                                                            ; usonic[5]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; usonic[0]                                                                                                                                            ; usonic[1]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; FIFO_FULL_prev                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.406  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg4 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.609      ;
; 0.412  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.615      ;
; 0.415  ; CLK_SAMPLE[5]                                                                                                                                        ; CLK_SAMPLE[5]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.416  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.619      ;
; 0.420  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg8 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.623      ;
; 0.430  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.584      ;
; 0.432  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_address_reg6 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.635      ;
; 0.440  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.442  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.443  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.595      ;
; 0.453  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.456  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.470  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.624      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.483  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                                                                                                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.488  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.640      ;
; 0.491  ; out_clk[0]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.492  ; usonic[8]                                                                                                                                            ; usonic[9]                                                                                                                                                                                                ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; out_clk[1]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 4.125 ; 4.125 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 4.125 ; 4.125 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 4.115 ; 4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 4.115 ; 4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.809 ; 2.809 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.809 ; 2.809 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.798 ; 2.798 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.770 ; 2.770 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.798 ; 2.798 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -4.005 ; -4.005 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.005 ; -4.005 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -3.995 ; -3.995 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -3.995 ; -3.995 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.689 ; -2.689 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.689 ; -2.689 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.650 ; -2.650 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.650 ; -2.650 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.678 ; -2.678 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.614 ; 3.614 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.614 ; 3.614 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 7.659 ; 7.659 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 6.842 ; 6.842 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 6.984 ; 6.984 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 6.484 ; 6.484 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 7.659 ; 7.659 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 7.289 ; 7.289 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 6.713 ; 6.713 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 7.141 ; 7.141 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 6.981 ; 6.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 6.981 ; 6.981 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 6.637 ; 6.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 6.536 ; 6.536 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 6.546 ; 6.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 6.425 ; 6.425 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 6.541 ; 6.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 6.417 ; 6.417 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 7.615 ; 7.615 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 6.315 ; 6.315 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 6.729 ; 6.729 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 6.306 ; 6.306 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 7.016 ; 7.016 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 6.266 ; 6.266 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 6.916 ; 6.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 7.615 ; 7.615 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 7.941 ; 7.941 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 6.876 ; 6.876 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 7.038 ; 7.038 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 6.818 ; 6.818 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 7.375 ; 7.375 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 7.534 ; 7.534 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 6.804 ; 6.804 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 7.941 ; 7.941 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.650 ; 3.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.650 ; 3.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.868 ; 3.868 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.868 ; 3.868 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.100 ; 5.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.422 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.829 ; 4.829 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.242 ; 3.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.242 ; 3.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.322 ; 4.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.691 ; 4.691 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.830 ; 4.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.322 ; 4.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 5.509 ; 5.509 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 5.132 ; 5.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.549 ; 4.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.978 ; 4.978 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.602 ; 3.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.169 ; 4.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.831 ; 3.831 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.722 ; 3.722 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.743 ; 3.743 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.604 ; 3.604 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.720 ; 3.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.602 ; 3.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.777 ; 4.777 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 4.832 ; 4.832 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.241 ; 5.241 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 4.821 ; 4.821 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.530 ; 5.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.777 ; 4.777 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 5.425 ; 5.425 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.128 ; 6.128 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.486 ; 4.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.556 ; 4.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.720 ; 4.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.502 ; 4.502 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 5.063 ; 5.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 5.222 ; 5.222 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.486 ; 4.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.624 ; 5.624 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.252 ; 3.252 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.252 ; 3.252 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.868 ; 3.868 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.422 ; 5.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.100 ; 5.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.422 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.223 ; 4.829 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.829 ; 4.829 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -3.550   ; -1.511  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -3.550   ; -0.049  ; N/A      ; N/A     ; 10.373              ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -2.461   ; -0.807  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -2.602   ; -1.511  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                               ; -1.524   ; -0.794  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                          ; -308.15  ; -13.354 ; 0.0      ; 0.0     ; -89.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -178.770 ; -0.087  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -68.716  ; -0.807  ; N/A      ; N/A     ; -54.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -45.424  ; -4.851  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                               ; -15.240  ; -7.940  ; N/A      ; N/A     ; -10.000             ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; 7.381 ; 7.381 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.381 ; 7.381 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.129 ; 7.129 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.129 ; 7.129 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.072 ; 5.072 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.072 ; 5.072 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.092 ; 5.092 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.061 ; 5.061 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.092 ; 5.092 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]    ; iCLK_50                             ; -4.005 ; -4.005 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.005 ; -4.005 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -3.995 ; -3.995 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -3.995 ; -3.995 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.689 ; -2.689 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.689 ; -2.689 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.650 ; -2.650 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.650 ; -2.650 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.678 ; -2.678 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 7.367  ; 7.367  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 7.367  ; 7.367  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.334 ; 14.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 12.820 ; 12.820 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.157 ; 13.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 12.002 ; 12.002 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 14.334 ; 14.334 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.677 ; 13.677 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 12.513 ; 12.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 13.329 ; 13.329 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.357 ; 13.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.357 ; 13.357 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 12.636 ; 12.636 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 12.376 ; 12.376 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 12.424 ; 12.424 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 12.165 ; 12.165 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.403 ; 12.403 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 12.163 ; 12.163 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 14.226 ; 14.226 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 11.648 ; 11.648 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 12.477 ; 12.477 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 11.614 ; 11.614 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 13.323 ; 13.323 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 11.580 ; 11.580 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 14.226 ; 14.226 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 15.126 ; 15.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 12.903 ; 12.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 13.231 ; 13.231 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 12.750 ; 12.750 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.890 ; 13.890 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.168 ; 14.168 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 12.742 ; 12.742 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 15.126 ; 15.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.306  ; 7.306  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.306  ; 7.306  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 7.250  ; 7.250  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 7.250  ; 7.250  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 7.226  ; 7.226  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.898  ; 9.898  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.890  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 9.898  ; 9.898  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 7.538  ; 7.538  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 8.890  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.297  ; 9.297  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.012  ; 9.012  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 9.297  ; 9.297  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 7.787  ; 7.787  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.242 ; 3.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.242 ; 3.242 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.322 ; 4.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 4.691 ; 4.691 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.830 ; 4.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.322 ; 4.322 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 5.509 ; 5.509 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 5.132 ; 5.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.549 ; 4.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.978 ; 4.978 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.602 ; 3.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.169 ; 4.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 3.831 ; 3.831 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.722 ; 3.722 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 3.743 ; 3.743 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 3.604 ; 3.604 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.720 ; 3.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 3.602 ; 3.602 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.777 ; 4.777 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 4.832 ; 4.832 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.241 ; 5.241 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 4.821 ; 4.821 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.530 ; 5.530 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.777 ; 4.777 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 5.425 ; 5.425 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.128 ; 6.128 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 4.486 ; 4.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.556 ; 4.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.720 ; 4.720 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.502 ; 4.502 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 5.063 ; 5.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 5.222 ; 5.222 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.486 ; 4.486 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 5.624 ; 5.624 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.252 ; 3.252 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.252 ; 3.252 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.868 ; 3.868 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 3.805 ; 3.805 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.422 ; 5.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.100 ; 5.100 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.422 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5.243 ; 5.243 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.136 ; 4.136 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 4.422 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.223 ; 4.829 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.829 ; 4.829 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.389 ; 4.389 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11808    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 11808    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 63       ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; 7        ; 2        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 5        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 5481  ; 5481 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun May 24 21:26:36 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|SPI_CLK SPI_MASTER_ADC:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.550      -178.770 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.602       -45.424 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -2.461       -68.716 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -1.524       -15.240 usonic[9] 
Info (332146): Worst-case hold slack is -1.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.511        -2.393 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.807        -0.807 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.794        -7.940 usonic[9] 
    Info (332119):    -0.049        -0.087 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.544       -71.869 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.786       -11.262 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.709        -8.561 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.179        -1.790 usonic[9] 
Info (332146): Worst-case hold slack is -1.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.097        -4.851 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.769        -7.690 usonic[9] 
    Info (332119):    -0.766        -0.766 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.030        -0.047 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Sun May 24 21:26:39 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


