# LAB 04-segment


### Link to GitHub repository
[GitHub repository](https://github.com/amwellius/Digital-electronics-1)


## Part 1: Preparation tasks

### Figure or table with connection of 7-segment displays on Nexys A7 board
   From switches 0-15 (SW0-SW15) we are using switches SW0-SW4 <br/>
   Also using 7-seg Display and LED[0]-LED[7] <br/>
   Used Schema link: <br/>
   (https://reference.digilentinc.com/reference/programmable-logic/nexys-a7/reference-manual) <br/>
   
#### SCHEMA: <br/>
![ScreenShot](images/part1_1.png)

### Decoder truth table for common anode 7-segment display

| **Hex** | **Inputs** | **A** | **B** | **C** | **D** | **E** | **F** | **G** |
| :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: |
| 0 | 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0001 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 2 | 0010 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0011 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 4 | 0100 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 
| 5 | 0101 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 0110 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | 0111 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 1001 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| A | 1010 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| B | 1011 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| C | 1100 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| D | 1101 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| E | 1110 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| F | 1111 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
    


## Part 2: Seven-segment display decoder
### Listing of VHDL architecture from source file hex_7seg.vhd with syntax highlighting
### VHDL CODE 
```vhdl
architecture behavioral of hex_7seg is               
begin                                                
                                                     
    -------------------------------------------------
    -- p_7seg_decoder:                               
    -- A combinational process for 7-segment display 
    -- Any time "hex_i" is changed, the process is "e
    -- Output pin seg_o(6) corresponds to segment A, 
    -------------------------------------------------
    p_7seg_decoder : process(hex_i)                  
    begin                                            
        case hex_i is                                
            when "0000" =>                           
                seg_o <= "0000001";            -- 0  
            when "0001" =>                           
                seg_o <= "1001111";            -- 1  
            when "0010" =>                           
                seg_o <= "0010010";            -- 2  
            when "0011" =>                           
                seg_o <= "0000110";            -- 3  
            when "0100" =>                           
                seg_o <= "1001100";            -- 4  
            when "0101" =>                           
                seg_o <= "0100100";            -- 5  
            when "0110" =>                           
                seg_o <= "0100000";            -- 6  
            when "0111" =>                           
                seg_o <= "0001111";            -- 7  
            when "1000" =>                           
                seg_o <= "0000000";            -- 8  
            when "1001" =>                           
                seg_o <= "0000100";            -- 9  
            when "1010" =>                           
                seg_o <= "0001000";            -- A  
            when "1011" =>                           
                seg_o <= "1100000";            -- B  
            when "1100" =>                           
                seg_o <= "0110001";            -- C  
            when "1101" =>                           
                seg_o <= "1000010";            -- D  
            when "1110" =>                           
                seg_o <= "0110000";            -- E  
            when others =>                           
                seg_o <= "0111000";            -- F  
        end case;                                    
    end process p_7seg_decoder;                      
                                                     
end architecture behavioral;                         
```

### Listing of VHDL stimulus process from testbench file tb_hex_7seg.vhd with syntax highlighting
### VHDL CODE
```vhdl
p_stimulus : process
    begin
        report "Stimulus process started" severity note;
        
        s_hex <= "0000";    wait for 10 ns;       -- 0
        s_hex <= "0001";    wait for 10 ns;       -- 1
        s_hex <= "0010";    wait for 10 ns;       -- 2
        s_hex <= "0011";    wait for 10 ns;       -- 3
        s_hex <= "0100";    wait for 10 ns;       -- 4
        s_hex <= "0101";    wait for 10 ns;       -- 5
        s_hex <= "0110";    wait for 10 ns;       -- 6
        s_hex <= "0111";    wait for 10 ns;       -- 7
        s_hex <= "1000";    wait for 10 ns;       -- 8
        s_hex <= "1001";    wait for 10 ns;       -- 9
        s_hex <= "1010";    wait for 10 ns;       -- A
        s_hex <= "1011";    wait for 10 ns;       -- B
        s_hex <= "1100";    wait for 10 ns;       -- C
        s_hex <= "1101";    wait for 10 ns;       -- D
        s_hex <= "1110";    wait for 10 ns;       -- E
        s_hex <= "1111";    wait for 10 ns;       -- F
        
    
    
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

```

### Screenshot with simulated time waveforms; always display all inputs and outputs
![ScreenShot](images/part2_1.PNG)  

### Listing of VHDL code from source file top.vhd with 7-segment module instantiation
```vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
    Port ( SW : in STD_LOGIC_VECTOR (4 - 1  downto 0);
           CA : out STD_LOGIC;
           CB : out STD_LOGIC;
           CC : out STD_LOGIC;
           CD : out STD_LOGIC;
           CE : out STD_LOGIC;
           CF : out STD_LOGIC;
           CG : out STD_LOGIC;
           
           LED : out STD_LOGIC_VECTOR (8 - 1  downto 0);
           AN  : out STD_LOGIC_VECTOR (8 - 1  downto 0)
    );
           
end top;

architecture Behavioral of top is

begin

      hex2seg : entity work.hex_7seg
        port map(
          hex_i => SW,
          seg_o(6) => CA,
          seg_o(5) => CB,
          seg_o(4) => CC,
          seg_o(3) => CD,
          seg_o(2) => CE,
          seg_o(1) => CF,
          seg_o(0) => CG
          );
          
       --connect one common anode to 3.3 V
        AN <= b"1111_0111";
        
       -- display input value

    LED(3 downto 0)     <= SW;
    
    -- Turn LED(4) on if input value is equal to 0, ie "0000"
    LED(4)              <= '1' when (SW = "0000") else '0';
    
    -- Turn LED(5) on if input value is greater than 9
    LED(5)              <= '1' when (unsigned(SW) > 9) else '0';
    
    -- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
    LED(6)              <= '1' when (unsigned(SW) mod 2 = 1) else '0';
    
    -- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
    LED(7)              <= '1' when (SW = "0001" or SW = "0010" or SW = "0100" or SW = "1000") else '0';   
          


end Behavioral;

```

## Part 3: LED(7:4) indicators
### Truth table and listing of VHDL code for LEDs(7:4) with syntax highlighting
| **Hex** | **Inputs** | **LED[4]** | **LED[5]** | **LED[6]** | **LED[7]** |
| :-: | :-: | :-: | :-: | :-: | :-: |
| 0 | 0000 | 1 | 0 | 0 | 0 |
| 1 | 0001 | 0 | 0 | 1 | 1 |
| 2 | 0010 | 0 | 1 | 0 | 1 |
| 3 | 0011 | 0 | 0 | 1 | 0 |
| 4 | 0100 | 0 | 0 | 0 | 1 |
| 5 | 0101 | 0 | 0 | 1 | 0 |
| 6 | 0110 | 0 | 0 | 0 | 0 |
| 7 | 0111 | 0 | 0 | 1 | 0 |
| 8 | 1000 | 0 | 0 | 0 | 1 |
| 9 | 1001 | 0 | 0 | 1 | 0 |
| A | 1010 | 0 | 1 | 0 | 0 |
| B | 1011 | 0 | 1 | 1 | 0 |
| C | 1100 | 0 | 1 | 0 | 0 |
| D | 1101 | 0 | 1 | 1 | 0 |
| E | 1110 | 0 | 1 | 0 | 0 |
| F | 1111 | 0 | 1 | 1 | 0 |

#### VHDL
```vhdl


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity tb_top is
--  Port ( );
end tb_top;

architecture Behavioral of tb_top is

    signal s_SW        : std_logic_vector(4 - 1 downto 0);
    signal s_CA        : std_logic;
    signal s_CB        : std_logic;
    signal s_CC        : std_logic;
    signal s_CD        : std_logic;
    signal s_CE        : std_logic;
    signal s_CF        : std_logic;
    signal s_CG        : std_logic;
    
    signal s_LED        : std_logic_vector(8 - 1 downto 0);
    signal s_AN        : std_logic_vector(8 - 1 downto 0);
    

begin

uut_hex_7seg : entity work.top
        port map(
            SW  => s_SW,
            CA  => s_CA,
            CB  => s_CB,
            CC  => s_CC,
            CD  => s_CD,
            CE  => s_CE,
            CF  => s_CF,
            CG  => s_CG,
            
            LED  => s_LED,
            AN  => s_AN           
            );
    p_stimulus : process
    begin
        report "Stimulus process started" severity note;
        
        s_SW <= "0000";    wait for 10 ns;       -- 0
        s_SW <= "0001";    wait for 10 ns;       -- 1
        s_SW <= "0010";    wait for 10 ns;       -- 2
        s_SW <= "0011";    wait for 10 ns;       -- 3
        s_SW <= "0100";    wait for 10 ns;       -- 4
        s_SW <= "0101";    wait for 10 ns;       -- 5
        s_SW <= "0110";    wait for 10 ns;       -- 6
        s_SW <= "0111";    wait for 10 ns;       -- 7
        s_SW <= "1000";    wait for 10 ns;       -- 8
        s_SW <= "1001";    wait for 10 ns;       -- 9
        s_SW <= "1010";    wait for 10 ns;       -- A
        s_SW <= "1011";    wait for 10 ns;       -- B
        s_SW <= "1100";    wait for 10 ns;       -- C
        s_SW <= "1101";    wait for 10 ns;       -- D
        s_SW <= "1110";    wait for 10 ns;       -- E
        s_SW <= "1111";    wait for 10 ns;       -- F
        
    
    
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;


end Behavioral;

```


### Screenshot with simulated time waveforms; always display all inputs and outputs
![ScreenShot](images/part3_1.PNG)




