.NAME=7472
.PINS=14
NC
clr
J1
J2
J3
q
GND
Q
K1
K2
K3
CLK
pre
VCC
This device contains a single And-gated J-K Master-Slave
flip-flop with preset and clear.  Data is loaded into the
master on the leading edge of the clock pulse and is 
transfered to the slave (outputs) on the trailing edge.

TRUTH TABLE
+------+------+-----+---+---++----+----+
| /PRE | /CLR | CLK | J | K || Q  | /Q |
========================================
| L    | H    | X   | X | X || H  | L  |
+------+------+-----+---+---++----+----+
| H    | L    | X   | X | X || L  | H  |
+------+------+-----+---+---++----+----+
| L    | L    | X   | X | X || H  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | L | L || Q* | /Q*|
+------+------+-----+---+---++----+----+
| H    | H    | ++  | H | L || H  | L  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | L | H || L  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | H | H || /Q*| Q* |
+------+------+-----+---+---++----+----+
* Previous states of Q and /Q.

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | /PRE,/CLR| Q,/Q     | 16-25 ns               |
+----------+----------+----------+------------------------+
| tPHL     | /PRE,/CLR| Q,/Q     | 25-40 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLK      | Q,/Q     | 16-25 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLK      | Q,/Q     | 25-40 ns               |
+----------+----------+----------+------------------------+
