#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558e026add90 .scope module, "rf_tb" "rf_tb" 2 1;
 .timescale 0 0;
P_0x558e02687690 .param/l "num_reg" 0 2 2, +C4<00000000000000000000000000100000>;
P_0x558e026876d0 .param/l "reg_width" 0 2 2, +C4<00000000000000000000000000100000>;
v0x558e026c8b20_0 .var "clk", 0 0;
v0x558e026c8be0_0 .net "d1", 31 0, L_0x558e026ae280;  1 drivers
v0x558e026c8cb0_0 .net "d2", 31 0, L_0x558e026ae180;  1 drivers
v0x558e026c8db0_0 .var "data", 31 0;
v0x558e026c8e80_0 .var "reg1", 4 0;
v0x558e026c8f20_0 .var "reg2", 4 0;
v0x558e026c8ff0_0 .var "reg_wr", 4 0;
v0x558e026c90c0_0 .var "wr", 0 0;
S_0x558e02676030 .scope module, "rf1" "rf" 2 37, 3 1 0, S_0x558e026add90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reg1"
    .port_info 1 /INPUT 5 "reg2"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 32 "data"
    .port_info 4 /INPUT 5 "reg_wr"
    .port_info 5 /OUTPUT 32 "d1"
    .port_info 6 /OUTPUT 32 "d2"
    .port_info 7 /INPUT 1 "clk"
P_0x558e026adf60 .param/l "num_reg" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x558e026adfa0 .param/l "reg_width" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x558e026ae280 .functor BUFZ 32, L_0x558e026c9190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558e026ae180 .functor BUFZ 32, L_0x558e026c94c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558e02676360_0 .net *"_s0", 31 0, L_0x558e026c9190;  1 drivers
v0x558e026c7de0_0 .net *"_s10", 6 0, L_0x558e026c9560;  1 drivers
L_0x7f4a5048f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558e026c7ec0_0 .net *"_s13", 1 0, L_0x7f4a5048f060;  1 drivers
v0x558e026c7fb0_0 .net *"_s2", 6 0, L_0x558e026c9290;  1 drivers
L_0x7f4a5048f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558e026c8090_0 .net *"_s5", 1 0, L_0x7f4a5048f018;  1 drivers
v0x558e026c81c0_0 .net *"_s8", 31 0, L_0x558e026c94c0;  1 drivers
v0x558e026c82a0_0 .net "clk", 0 0, v0x558e026c8b20_0;  1 drivers
v0x558e026c8360_0 .net "d1", 31 0, L_0x558e026ae280;  alias, 1 drivers
v0x558e026c8440_0 .net "d2", 31 0, L_0x558e026ae180;  alias, 1 drivers
v0x558e026c8520_0 .net "data", 31 0, v0x558e026c8db0_0;  1 drivers
v0x558e026c8600_0 .net "reg1", 4 0, v0x558e026c8e80_0;  1 drivers
v0x558e026c86e0_0 .net "reg2", 4 0, v0x558e026c8f20_0;  1 drivers
v0x558e026c87c0 .array "reg_file", 0 31, 31 0;
v0x558e026c8880_0 .net "reg_wr", 4 0, v0x558e026c8ff0_0;  1 drivers
v0x558e026c8960_0 .net "wr", 0 0, v0x558e026c90c0_0;  1 drivers
E_0x558e026aba80 .event posedge, v0x558e026c82a0_0;
L_0x558e026c9190 .array/port v0x558e026c87c0, L_0x558e026c9290;
L_0x558e026c9290 .concat [ 5 2 0 0], v0x558e026c8e80_0, L_0x7f4a5048f018;
L_0x558e026c94c0 .array/port v0x558e026c87c0, L_0x558e026c9560;
L_0x558e026c9560 .concat [ 5 2 0 0], v0x558e026c8f20_0, L_0x7f4a5048f060;
    .scope S_0x558e02676030;
T_0 ;
    %wait E_0x558e026aba80;
    %load/vec4 v0x558e026c8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x558e026c8520_0;
    %load/vec4 v0x558e026c8880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558e026c87c0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558e02676030;
T_1 ;
    %vpi_call 3 12 "$readmemh", "rf.txt", v0x558e026c87c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558e026add90;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x558e026c8b20_0;
    %inv;
    %store/vec4 v0x558e026c8b20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558e026add90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e026c8b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e026c90c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558e026c8e80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558e026c8f20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558e026c8ff0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558e026c8db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e026c90c0_0, 0, 1;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x558e026c8db0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x558e026c8e80_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558e026c8f20_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558e026c8ff0_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558e026c90c0_0, 0, 1;
    %pushi/vec4 19088743, 0, 32;
    %store/vec4 v0x558e026c8db0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558e026c8e80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x558e026c8f20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558e026c8ff0_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558e026c90c0_0, 0, 1;
    %pushi/vec4 287524199, 0, 32;
    %store/vec4 v0x558e026c8db0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558e026c8e80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x558e026c8f20_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x558e026c8ff0_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x558e026add90;
T_4 ;
    %vpi_call 2 38 "$monitor", "At time %t, d1 = %d, d2 = %d", $time, v0x558e026c8be0_0, v0x558e026c8cb0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x558e026add90;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "rf_tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558e026add90 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rf_tb.v";
    "rf.v";
