/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x5b4)
#define image_0_flush_task_1st_wakeup_request        (0x5b4)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x6bc)
#define image_0_budget_allocator_1st_wakeup_request        (0x6bc)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x17c)
#define image_0_ds_tx_task_wakeup_request        (0x17c)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0xbbc)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0xbbc)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x428)
#define image_0_ds_tx_scheduling_action_not_valid        (0x4c4)
#define image_0_basic_scheduler_update_dwrr        (0x5a4)
#define image_0_basic_rate_limiter_complex_scheduler        (0x9d0)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0xa08)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0xa3c)
#define image_0_basic_rate_limiter_queue_with_bs        (0xa90)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_debug_routine        (0x58)
#define image_1_debug_routine        (0x58)
#define image_1_start_task_cpu_rx_wakeup_request        (0x2ac0)
#define image_1_cpu_rx_wakeup_request        (0x2ac0)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x2ea0)
#define image_1_cpu_recycle_wakeup_request        (0x2ea0)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x2ff4)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x2ff4)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x2de0)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x2de0)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x5c8)
#define image_1_dhd_tx_post_wakeup_request        (0x5c8)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x570)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x570)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x13c)
#define image_1_dhd_timer_1st_wakeup_request        (0x13c)
#define image_1_start_task_dhd_mcast_wakeup_request        (0x11f4)
#define image_1_dhd_mcast_wakeup_request        (0x11f4)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x21c0)
#define image_1_cpu_rx_copy_wakeup_request        (0x21c0)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x30b8)
#define image_1_spdsvc_gen_wakeup_request        (0x30b8)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x41ec)
#define image_1_common_reprocessing_wakeup_request        (0x41ec)
#define image_1_c_cpu_rx_task        (0x1d70)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x1d70)
#define image_1_c_cpu_rx_wakeup_request        (0x1d70)
#define image_1_debug_routine_handler        (0xc)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x7d0)
#define image_2_ghost_reporting_1st_wakeup_request        (0x7d0)
#define image_2_start_task_cpu_tx_wakeup_request        (0xbe4)
#define image_2_cpu_tx_wakeup_request        (0xbe4)
#define image_2_cpu_tx_read_ring_indices        (0xbe4)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x1b98)
#define image_2_budget_allocator_1st_wakeup_request        (0x1b98)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x1268)
#define image_2_cpu_recycle_wakeup_request        (0x1268)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x13bc)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x13bc)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x13c)
#define image_2_dhd_tx_complete_wakeup_request        (0x13c)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x47c)
#define image_2_dhd_rx_complete_wakeup_request        (0x47c)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1434)
#define image_2_timer_common_task_wakeup_request        (0x1434)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x1594)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x1594)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x1624)
#define image_2_service_queues_tx_task_wakeup_request        (0x1624)
#define image_2_debug_routine_handler        (0xc)
#define image_2_scheduling_service_queues_update_status        (0x1750)
#define image_2_scheduling_service_queues_action_not_valid        (0x1844)
#define image_2_complex_scheduler_update_dwrr_basic_schedulers        (0x197c)
#define image_2_complex_scheduler_update_dwrr_complex_schedulers        (0x198c)
#define image_2_complex_scheduler_update_dwrr_queues        (0x199c)
#define image_2_complex_rate_limiter_queue_sir        (0x19ac)
#define image_2_complex_rate_limiter_queue_pir        (0x19e8)
#define image_2_complex_rate_limiter_basic_scheduler_sir        (0x1a24)
#define image_2_complex_rate_limiter_basic_scheduler_pir        (0x1a60)
#define image_2_basic_rate_limiter_complex_scheduler        (0x1a9c)
#define image_2_basic_rate_limiter_basic_scheduler_no_cs        (0x1ad4)
#define image_2_basic_rate_limiter_queue_with_cs_bs        (0x1b08)
#define image_2_basic_rate_limiter_queue_with_bs        (0x1b5c)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1968)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1968)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x78c)
#define image_3_us_tx_task_1st_wakeup_request        (0x78c)
#define image_3_us_tx_task_wakeup_request        (0x78c)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1bf8)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1bf8)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xe2c)
#define image_3_epon_tx_task_wakeup_request        (0xe2c)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x116c)
#define image_3_flush_task_1st_wakeup_request        (0x116c)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1254)
#define image_3_budget_allocator_1st_wakeup_request        (0x1254)
#define image_3_start_task_debug_routine        (0x98)
#define image_3_debug_routine        (0x98)
#define image_3_start_task_gpon_control_wakeup_request        (0x17c)
#define image_3_gpon_control_wakeup_request        (0x17c)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x15b8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x15b8)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0xc30)
#define image_3_scheduling_action_not_valid        (0xd2c)
#define image_3_basic_scheduler_update_dwrr        (0xfc8)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0x1128)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0x1138)
#define image_3_complex_scheduler_update_dwrr_queues        (0x1148)
#define image_3_basic_rate_limiter_complex_scheduler        (0x1678)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x16b0)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x16e4)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1738)
#define image_3_ovl_rate_limiter        (0x1774)
#define image_3_complex_rate_limiter_queue_sir        (0x1788)
#define image_3_complex_rate_limiter_queue_pir        (0x17c4)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x1800)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x183c)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x1c90)
#define image_4_processing_wakeup_request        (0x1c90)
#define image_4_start_task_debug_routine        (0x6c)
#define image_4_debug_routine        (0x6c)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0xe70)
#define image_4_processing_header_update_length_calc        (0x39f0)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x3abc)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x3ac4)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x3acc)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x3ae0)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x3af0)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x3b00)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x3b20)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x3b2c)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x3b50)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x3b5c)
#define image_4_tcam_cmd_ic_submit        (0x4608)
#define image_4_tcam_cmd_outer_tpid        (0x464c)
#define image_4_tcam_cmd_inner_tpid        (0x4664)
#define image_4_tcam_cmd_ethertype        (0x467c)
#define image_4_tcam_cmd_outer_vid        (0x4694)
#define image_4_tcam_cmd_inner_vid        (0x46ac)
#define image_4_tcam_cmd_outer_pbit        (0x46c4)
#define image_4_tcam_cmd_inner_pbit        (0x46dc)
#define image_4_tcam_cmd_vlan_num        (0x46f4)
#define image_4_tcam_cmd_ip_protocol        (0x470c)
#define image_4_tcam_cmd_l3_protocol        (0x4724)
#define image_4_tcam_cmd_tos        (0x473c)
#define image_4_tcam_cmd_network_layer        (0x4754)
#define image_4_tcam_cmd_ingress_port        (0x4774)
#define image_4_tcam_cmd_gem_flow        (0x478c)
#define image_4_tcam_cmd_ipv6_label        (0x47a4)
#define image_4_tcam_cmd_src_ip        (0x47d0)
#define image_4_tcam_cmd_src_ipv6_masked        (0x4824)
#define image_4_tcam_cmd_dst_ip        (0x4858)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x48ac)
#define image_4_tcam_cmd_src_port        (0x48e0)
#define image_4_tcam_cmd_dst_port        (0x48f8)
#define image_4_tcam_cmd_src_mac        (0x4910)
#define image_4_tcam_cmd_dst_mac        (0x493c)
#define image_4_tcam_cmd_generic_l2        (0x4968)
#define image_4_tcam_cmd_generic_l3        (0x499c)
#define image_4_tcam_cmd_generic_l4        (0x49d0)
#define image_4_gpe_cmd_replace_16        (0x4e78)
#define image_4_gpe_cmd_replace_32        (0x4e80)
#define image_4_gpe_cmd_replace_bits_16        (0x4e98)
#define image_4_gpe_cmd_copy_bits_16        (0x4eb8)
#define image_4_gpe_cmd_skip_if        (0x4ee8)
#define image_4_gpe_vlan_action_cmd_drop        (0x4f08)
#define image_4_gpe_vlan_action_cmd_dscp        (0x4f0c)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x4f5c)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4858}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x48ac}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x493c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x48f8}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x467c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x478c}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4968}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x499c}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x49d0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4608}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4774}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x46dc}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4664}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x46ac}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x470c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x47a4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4724}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4754}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x46c4}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x464c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4694}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x47d0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4824}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4910}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x48e0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x473c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x46f4}

#endif

