--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf ports.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_dcm_inst/CLKIN
  Logical resource: clk_dcm_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_dcm_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_dcm_inst/CLKIN
  Logical resource: clk_dcm_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_dcm_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_dcm_inst/CLKFX
  Logical resource: clk_dcm_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_dcm_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin 
* 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44810607 paths analyzed, 329 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.172ns.
--------------------------------------------------------------------------------

Paths for end point starting/STD_5 (SLICE_X9Y91.CE), 6400800 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.939ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN0    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_0
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.363   starting/STD<3>
                                                       starting/STD_5
    -------------------------------------------------  ---------------------------
    Total                                     15.939ns (11.374ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.939ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN9    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_9
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.363   starting/STD<3>
                                                       starting/STD_5
    -------------------------------------------------  ---------------------------
    Total                                     15.939ns (11.374ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.939ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN1    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_1
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.363   starting/STD<3>
                                                       starting/STD_5
    -------------------------------------------------  ---------------------------
    Total                                     15.939ns (11.374ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point starting/STD_4 (SLICE_X9Y91.CE), 6400800 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN0    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_0
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.360   starting/STD<3>
                                                       starting/STD_4
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (11.371ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN9    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_9
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.360   starting/STD<3>
                                                       starting/STD_4
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (11.371ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN1    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_1
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y91.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y91.CLK      Tceck                 0.360   starting/STD<3>
                                                       starting/STD_4
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (11.371ns logic, 4.565ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point starting/STD_6 (SLICE_X9Y89.CE), 6400800 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.916ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT0   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN0    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_0
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y89.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y89.CLK      Tceck                 0.340   starting/STD<6>
                                                       starting/STD_6
    -------------------------------------------------  ---------------------------
    Total                                     15.916ns (11.351ns logic, 4.565ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.916ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT9   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN9    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_9
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y89.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y89.CLK      Tceck                 0.340   starting/STD<6>
                                                       starting/STD_6
    -------------------------------------------------  ---------------------------
    Total                                     15.916ns (11.351ns logic, 4.565ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               starting/temp_0 (FF)
  Destination:          starting/STD_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      15.916ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: starting/temp_0 to starting/STD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.447   starting/temp<3>
                                                       starting/temp_0
    SLICE_X6Y82.A5       net (fanout=6)        0.412   starting/temp<0>
    SLICE_X6Y82.COUT     Topcya                0.379   starting/temp<3>
                                                       starting/Madd_n0100_lut<0>_INV_0
                                                       starting/Madd_n0100_cy<3>
    SLICE_X6Y83.CIN      net (fanout=1)        0.003   starting/Madd_n0100_cy<3>
    SLICE_X6Y83.DMUX     Tcind                 0.302   starting/temp<6>
                                                       starting/Madd_n0100_xor<7>
    DSP48_X0Y20.B7       net (fanout=3)        0.726   starting/n0100<7>
    DSP48_X0Y20.P30      Tdspdo_B_P            3.748   starting/Mmult_n0075
                                                       starting/Mmult_n0075
    DSP48_X0Y21.C13      net (fanout=1)        1.103   starting/Mmult_n0075_P30_to_Mmult_n00751
    DSP48_X0Y21.PCOUT1   Tdspdo_C_PCOUT        2.689   starting/Mmult_n00751
                                                       starting/Mmult_n00751
    DSP48_X0Y22.PCIN1    net (fanout=1)        0.059   starting/Mmult_n00751_PCOUT_to_Mmult_n00752_PCIN_1
    DSP48_X0Y22.P1       Tdspdo_PCIN_P         2.264   starting/Mmult_n00752
                                                       starting/Mmult_n00752
    SLICE_X6Y87.B4       net (fanout=1)        0.858   starting/n0075<18>
    SLICE_X6Y87.COUT     Topcyb                0.380   starting/Mcompar__n0136_cy<11>
                                                       starting/Mcompar__n0136_lut<9>
                                                       starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   starting/Mcompar__n0136_cy<11>
    SLICE_X6Y88.CMUX     Tcinc                 0.284   starting/Mcompar__n0136_cy<14>
                                                       starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C3       net (fanout=1)        0.754   starting/Mcompar__n0136_cy<14>
    SLICE_X9Y90.C        Tilo                  0.259   starting/_n0136
                                                       starting/Mcompar__n0136_cy<15>
    SLICE_X9Y90.B6       net (fanout=1)        0.285   starting/_n0136
    SLICE_X9Y90.B        Tilo                  0.259   starting/_n0136
                                                       starting/_n0141_inv1
    SLICE_X9Y89.CE       net (fanout=2)        0.283   starting/_n0141_inv
    SLICE_X9Y89.CLK      Tceck                 0.340   starting/STD<6>
                                                       starting/STD_6
    -------------------------------------------------  ---------------------------
    Total                                     15.916ns (11.351ns logic, 4.565ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/state_8 (SLICE_X20Y71.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_switch_inst/debounce_reg_0_33 (FF)
  Destination:          debounce_switch_inst/state_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_switch_inst/debounce_reg_0_33 to debounce_switch_inst/state_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y71.BQ      Tcko                  0.198   debounce_switch_inst/debounce_reg_0<35>
                                                       debounce_switch_inst/debounce_reg_0_33
    SLICE_X20Y71.A5      net (fanout=2)        0.056   debounce_switch_inst/debounce_reg_0<33>
    SLICE_X20Y71.CLK     Tah         (-Th)    -0.121   debounce_switch_inst/_n0161_inv
                                                       debounce_switch_inst/out81
                                                       debounce_switch_inst/state_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.319ns logic, 0.056ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/debounce_reg_0_27 (SLICE_X32Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_switch_inst/debounce_reg_0_26 (FF)
  Destination:          debounce_switch_inst/debounce_reg_0_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_switch_inst/debounce_reg_0_26 to debounce_switch_inst/debounce_reg_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.CQ      Tcko                  0.200   debounce_switch_inst/debounce_reg_0<27>
                                                       debounce_switch_inst/debounce_reg_0_26
    SLICE_X32Y37.DX      net (fanout=2)        0.137   debounce_switch_inst/debounce_reg_0<26>
    SLICE_X32Y37.CLK     Tckdi       (-Th)    -0.048   debounce_switch_inst/debounce_reg_0<27>
                                                       debounce_switch_inst/debounce_reg_0_27
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_switch_inst/state_2 (SLICE_X40Y70.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_switch_inst/debounce_reg_0_10 (FF)
  Destination:          debounce_switch_inst/state_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_int rising at 8.000ns
  Destination Clock:    clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_switch_inst/debounce_reg_0_10 to debounce_switch_inst/state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.CQ      Tcko                  0.198   debounce_switch_inst/debounce_reg_0<11>
                                                       debounce_switch_inst/debounce_reg_0_10
    SLICE_X40Y70.D5      net (fanout=2)        0.068   debounce_switch_inst/debounce_reg_0<10>
    SLICE_X40Y70.CLK     Tah         (-Th)    -0.121   debounce_switch_inst/_n0173_inv
                                                       debounce_switch_inst/out201
                                                       debounce_switch_inst/state_2
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_dcm_out = PERIOD TIMEGRP "clk_dcm_out" TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_bufg_inst/I0
  Logical resource: clk_bufg_inst/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_dcm_out
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debounce_switch_inst/_n0161_inv/CLK
  Logical resource: debounce_switch_inst/state_8/CK
  Location pin: SLICE_X20Y71.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: debounce_switch_inst/_n0161_inv/SR
  Logical resource: debounce_switch_inst/state_8/SR
  Location pin: SLICE_X20Y71.SR
  Clock network: sync_reset_inst/sync_reg<3>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|     20.215ns|            0|            7|            0|     44810607|
| TS_clk_dcm_out                |      8.000ns|     16.172ns|          N/A|            7|            0|     44810607|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 57005  (Setup/Max: 57005, Hold: 0)

Constraints cover 44810607 paths, 0 nets, and 599 connections

Design statistics:
   Minimum period:  16.172ns{1}   (Maximum frequency:  61.835MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 22 17:53:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



