\hypertarget{struct_c_m_p___mem_map}{}\doxysection{C\+M\+P\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_m_p___mem_map}\index{CMP\_MemMap@{CMP\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}{C\+R0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}{C\+R1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}{F\+PR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}{S\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}{D\+A\+C\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}{M\+U\+X\+CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C\+MP -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}\label{struct_c_m_p___mem_map_ad56a4dbaba4426c89e4d9b256173ab84}} 
\index{CMP\_MemMap@{CMP\_MemMap}!CR0@{CR0}}
\index{CR0@{CR0}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{CR0}{CR0}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+C\+R0}

C\+MP Control Register 0, offset\+: 0x0 \mbox{\Hypertarget{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}\label{struct_c_m_p___mem_map_ab790f5d18ef53ba0c9cfc2b5f3ce6668}} 
\index{CMP\_MemMap@{CMP\_MemMap}!CR1@{CR1}}
\index{CR1@{CR1}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+C\+R1}

C\+MP Control Register 1, offset\+: 0x1 \mbox{\Hypertarget{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}\label{struct_c_m_p___mem_map_a64ad86546fe53058b6fdd5ca1252f7c2}} 
\index{CMP\_MemMap@{CMP\_MemMap}!DACCR@{DACCR}}
\index{DACCR@{DACCR}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{DACCR}{DACCR}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+D\+A\+C\+CR}

D\+AC Control Register, offset\+: 0x4 \mbox{\Hypertarget{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}\label{struct_c_m_p___mem_map_aa793447f43fa77759b6eaf1620bed4bc}} 
\index{CMP\_MemMap@{CMP\_MemMap}!FPR@{FPR}}
\index{FPR@{FPR}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{FPR}{FPR}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+F\+PR}

C\+MP Filter Period Register, offset\+: 0x2 \mbox{\Hypertarget{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}\label{struct_c_m_p___mem_map_a3b48de300c4b4116ebb942659a2948a2}} 
\index{CMP\_MemMap@{CMP\_MemMap}!MUXCR@{MUXCR}}
\index{MUXCR@{MUXCR}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{MUXCR}{MUXCR}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+M\+U\+X\+CR}

M\+UX Control Register, offset\+: 0x5 \mbox{\Hypertarget{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}\label{struct_c_m_p___mem_map_a3fe55f0243869b50fc54acb9c194d970}} 
\index{CMP\_MemMap@{CMP\_MemMap}!SCR@{SCR}}
\index{SCR@{SCR}!CMP\_MemMap@{CMP\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily uint8\+\_\+t C\+M\+P\+\_\+\+Mem\+Map\+::\+S\+CR}

C\+MP Status and Control Register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
