<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [eLua-dev] Unexpected behaviour in cpu module
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/elua-dev/2011-December/index.html" >
   <LINK REL="made" HREF="mailto:elua-dev%40lists.berlios.de?Subject=Re%3A%20%5BeLua-dev%5D%20Unexpected%20behaviour%20in%20cpu%20module&In-Reply-To=%3CCAJ%3DY9Y14xdBg%3DFnXk%3DHfD3L%2BvudkMY4zZsvY2y0aR4YqDgGp9w%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003082.html">
   <LINK REL="Next"  HREF="003091.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[eLua-dev] Unexpected behaviour in cpu module</H1>
    <B>James Snyder</B> 
    <A HREF="mailto:elua-dev%40lists.berlios.de?Subject=Re%3A%20%5BeLua-dev%5D%20Unexpected%20behaviour%20in%20cpu%20module&In-Reply-To=%3CCAJ%3DY9Y14xdBg%3DFnXk%3DHfD3L%2BvudkMY4zZsvY2y0aR4YqDgGp9w%40mail.gmail.com%3E"
       TITLE="[eLua-dev] Unexpected behaviour in cpu module">jbsnyder at fanplastic.org
       </A><BR>
    <I>Wed Dec  7 04:44:39 CET 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="003082.html">[eLua-dev] Unexpected behaviour in cpu module
</A></li>
        <LI>Next message: <A HREF="003091.html">[eLua-dev] Unexpected behaviour in cpu module
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3083">[ date ]</a>
              <a href="thread.html#3083">[ thread ]</a>
              <a href="subject.html#3083">[ subject ]</a>
              <a href="author.html#3083">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Both of the platforms you mention are ARM and Cortex-M3, so it's
perhaps not hugely surprising that they would exhibit similar
behavior.  Now as far as what is going on, the code for the function
that's being used (cpu_w8), generates the following code in gcc:
00018362 &lt;cpu_w8&gt;:
18362:       b538            push    {r3, r4, r5, lr}
18364:       2102            movs    r1, #2
18366:       4604            mov     r4, r0
18368:       f7f8 ffdf       bl      1132a &lt;luaL_checkinteger&gt;
1836c:       2101            movs    r1, #1
1836e:       4605            mov     r5, r0
18370:       4620            mov     r0, r4
18372:       f7f8 ffda       bl      1132a &lt;luaL_checkinteger&gt;
18376:       4620            mov     r0, r4
18378:       2101            movs    r1, #1
1837a:       f7f8 ffa9       bl      112d0 &lt;luaL_checknumber&gt;
1837e:       f00c fffb       bl      25378 &lt;__aeabi_d2uiz&gt;
18382:       7005            strb    r5, [r0, #0]
18384:       2000            movs    r0, #0
18386:       bd38            pop     {r3, r4, r5, pc}

I believe the strb near the end is probably what's important, where it
copies the value from r5 into an address in r0 with a zero offset.

According to this page (<A HREF="http://www.heyrick.co.uk/assembler/str.html">http://www.heyrick.co.uk/assembler/str.html</A>):
A byte store (STRB) repeats the bottom 8 bits of the source register
four times across the data bus. The external memory system should
activate the appropriate byte subsystem to store the data.

I can't find exactly that same description in in the Cortex-M3
reference manuals, which seem to suggest that at least for memory
writes it should zero extend up to 32-bits, but I have found
references for other ARM parts that describe this same replication
behavior:
<A HREF="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0087e/ch11s09s03.html">http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0087e/ch11s09s03.html</A>

As far as a conclusion to this, I'm not sure what might be best if we
were to consider modifying the behavior of the module.  We could
certainly consider doing reading, masking and then writing registers,
but there are some registers that might be write-only.  Certainly it
would seem to be prudent to use 32-bit writes with registers of the
same size on ARM.


On Tue, Dec 6, 2011 at 3:33 PM, Bogdan Marinescu
&lt;<A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">bogdan.marinescu at gmail.com</A>&gt; wrote:
&gt;<i> Hi,
</I>&gt;<i>
</I>&gt;<i> On Tue, Dec 6, 2011 at 11:21 PM, Brian Thorne &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">hardbyte at gmail.com</A>&gt; wrote:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Hi all,
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> I came across some strange behaviour when writing to the first 8 bits of a
</I>&gt;&gt;<i> 32 bit register from elua with cpu.w8. The lua code seems to write copies of
</I>&gt;&gt;<i> the 8 bits to all other writeable bits in the targeted 32bit register; if
</I>&gt;&gt;<i> the register has RO bits they are unaffected. I have seen this on two
</I>&gt;&gt;<i> different boards (LM3S and an STM32F1). Is this expected and desired
</I>&gt;&gt;<i> behaviour? If so could we make this clearer in the documentation?
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Using cpu.w8 with hardware bitbanding from the micro's datasheet or using
</I>&gt;&gt;<i> cpu.w32 were the two methods I found to successfully write to just the byte
</I>&gt;&gt;<i> referenced.
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> The code for cpu.w8 looks OK to me. I believe that some CPU registers are
</I>&gt;<i> simply not byte addressable. Try cpu.w8 on a memory location (for example a
</I>&gt;<i> fixed RAM address); if it works as expected, the problem is definitely in
</I>&gt;<i> the hardware.
</I>
Should there, perhaps, be some sort of option or command that would

&gt;<i>
</I>&gt;<i> Best,
</I>&gt;<i> Bogdan
</I>&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Cheers,
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Brian
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> _______________________________________________
</I>&gt;&gt;<i> eLua-dev mailing list
</I>&gt;&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">eLua-dev at lists.berlios.de</A>
</I>&gt;&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">https://lists.berlios.de/mailman/listinfo/elua-dev</A>
</I>&gt;&gt;<i>
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> _______________________________________________
</I>&gt;<i> eLua-dev mailing list
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">eLua-dev at lists.berlios.de</A>
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/elua-dev">https://lists.berlios.de/mailman/listinfo/elua-dev</A>
</I>&gt;<i>
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003082.html">[eLua-dev] Unexpected behaviour in cpu module
</A></li>
	<LI>Next message: <A HREF="003091.html">[eLua-dev] Unexpected behaviour in cpu module
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3083">[ date ]</a>
              <a href="thread.html#3083">[ thread ]</a>
              <a href="subject.html#3083">[ subject ]</a>
              <a href="author.html#3083">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/elua-dev">More information about the eLua-dev
mailing list</a><br>
</body></html>
