Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 12 21:25:07 2018
| Host         : niklas-desktop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file ComplexMultiply_timing_summary_routed.rpt -pb ComplexMultiply_timing_summary_routed.pb -rpx ComplexMultiply_timing_summary_routed.rpx -warn_on_violation
| Design       : ComplexMultiply
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.317        0.000                      0                  560        0.109        0.000                      0                  560        0.845        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.317        0.000                      0                  560        0.109        0.000                      0                  560        0.845        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 2.255ns (83.838%)  route 0.435ns (16.162%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 7.505 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  r_real_mul_1_neg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    r_real_mul_1_neg_reg[31]_i_1_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.718 r  r_real_mul_1_neg_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    plusOp[33]
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604     7.505    i_clk_IBUF_BUFG
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[33]/C
                         clock pessimism              0.457     7.962    
                         clock uncertainty           -0.035     7.926    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.109     8.035    r_real_mul_1_neg_reg[33]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 2.247ns (83.790%)  route 0.435ns (16.210%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 7.505 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  r_real_mul_1_neg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    r_real_mul_1_neg_reg[31]_i_1_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.710 r  r_real_mul_1_neg_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.710    plusOp[35]
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604     7.505    i_clk_IBUF_BUFG
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[35]/C
                         clock pessimism              0.457     7.962    
                         clock uncertainty           -0.035     7.926    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.109     8.035    r_real_mul_1_neg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 2.171ns (83.317%)  route 0.435ns (16.683%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 7.505 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  r_real_mul_1_neg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    r_real_mul_1_neg_reg[31]_i_1_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  r_real_mul_1_neg_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.634    plusOp[34]
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604     7.505    i_clk_IBUF_BUFG
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[34]/C
                         clock pessimism              0.457     7.962    
                         clock uncertainty           -0.035     7.926    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.109     8.035    r_real_mul_1_neg_reg[34]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 2.151ns (83.188%)  route 0.435ns (16.812%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 7.505 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  r_real_mul_1_neg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    r_real_mul_1_neg_reg[31]_i_1_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.614 r  r_real_mul_1_neg_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.614    plusOp[32]
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604     7.505    i_clk_IBUF_BUFG
    SLICE_X102Y63        FDCE                                         r  r_real_mul_1_neg_reg[32]/C
                         clock pessimism              0.457     7.962    
                         clock uncertainty           -0.035     7.926    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.109     8.035    r_real_mul_1_neg_reg[32]
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.138ns (83.103%)  route 0.435ns (16.897%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 7.506 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.601 r  r_real_mul_1_neg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.601    plusOp[29]
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.605     7.506    i_clk_IBUF_BUFG
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[29]/C
                         clock pessimism              0.457     7.963    
                         clock uncertainty           -0.035     7.927    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.109     8.036    r_real_mul_1_neg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 2.130ns (83.050%)  route 0.435ns (16.950%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 7.506 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.593 r  r_real_mul_1_neg_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.593    plusOp[31]
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.605     7.506    i_clk_IBUF_BUFG
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[31]/C
                         clock pessimism              0.457     7.963    
                         clock uncertainty           -0.035     7.927    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.109     8.036    r_real_mul_1_neg_reg[31]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 2.054ns (82.533%)  route 0.435ns (17.467%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 7.506 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.517 r  r_real_mul_1_neg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.517    plusOp[30]
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.605     7.506    i_clk_IBUF_BUFG
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[30]/C
                         clock pessimism              0.457     7.963    
                         clock uncertainty           -0.035     7.927    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.109     8.036    r_real_mul_1_neg_reg[30]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 2.034ns (82.391%)  route 0.435ns (17.609%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 7.506 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  r_real_mul_1_neg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    r_real_mul_1_neg_reg[27]_i_1_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.497 r  r_real_mul_1_neg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.497    plusOp[28]
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.605     7.506    i_clk_IBUF_BUFG
    SLICE_X102Y62        FDCE                                         r  r_real_mul_1_neg_reg[28]/C
                         clock pessimism              0.457     7.963    
                         clock uncertainty           -0.035     7.927    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.109     8.036    r_real_mul_1_neg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 2.021ns (82.298%)  route 0.435ns (17.702%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 7.507 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  r_real_mul_1_neg_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    plusOp[25]
    SLICE_X102Y61        FDCE                                         r  r_real_mul_1_neg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.606     7.507    i_clk_IBUF_BUFG
    SLICE_X102Y61        FDCE                                         r  r_real_mul_1_neg_reg[25]/C
                         clock pessimism              0.457     7.964    
                         clock uncertainty           -0.035     7.928    
    SLICE_X102Y61        FDCE (Setup_fdce_C_D)        0.109     8.037    r_real_mul_1_neg_reg[25]
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 r_real_mul_1_not_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            r_real_mul_1_neg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 2.013ns (82.240%)  route 0.435ns (17.760%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 7.507 - 3.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.785     5.029    i_clk_IBUF_BUFG
    SLICE_X105Y55        FDCE                                         r  r_real_mul_1_not_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.456     5.485 r  r_real_mul_1_not_reg[1]/Q
                         net (fo=1, routed)           0.435     5.919    r_real_mul_1_not[1]
    SLICE_X102Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.576 r  r_real_mul_1_neg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    r_real_mul_1_neg_reg[3]_i_1_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  r_real_mul_1_neg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.693    r_real_mul_1_neg_reg[7]_i_1_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  r_real_mul_1_neg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    r_real_mul_1_neg_reg[11]_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  r_real_mul_1_neg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    r_real_mul_1_neg_reg[15]_i_1_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  r_real_mul_1_neg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    r_real_mul_1_neg_reg[19]_i_1_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  r_real_mul_1_neg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    r_real_mul_1_neg_reg[23]_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.476 r  r_real_mul_1_neg_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.476    plusOp[27]
    SLICE_X102Y61        FDCE                                         r  r_real_mul_1_neg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.606     7.507    i_clk_IBUF_BUFG
    SLICE_X102Y61        FDCE                                         r  r_real_mul_1_neg_reg[27]/C
                         clock pessimism              0.457     7.964    
                         clock uncertainty           -0.035     7.928    
    SLICE_X102Y61        FDCE (Setup_fdce_C_D)        0.109     8.037    r_real_mul_1_neg_reg[27]
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.475    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X99Y55         FDRE                                         r  inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.672    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[7]_35
    SLICE_X98Y55         FDRE                                         r  inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.878     1.993    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X98Y55         FDRE                                         r  inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X98Y55         FDRE (Hold_fdre_C_D)         0.075     1.563    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.607     1.474    inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X101Y57        FDRE                                         r  inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.212     1.826    inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[23][5]
    DSP48_X4Y22          DSP48E1                                      r  inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.968     2.083    inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.483     1.600    
    DSP48_X4Y22          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113     1.713    inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.681%)  route 0.214ns (60.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.607     1.474    inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X101Y58        FDRE                                         r  inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.214     1.829    inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[23][2]
    DSP48_X4Y23          DSP48E1                                      r  inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.967     2.082    inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y23          DSP48E1                                      r  inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.483     1.599    
    DSP48_X4Y23          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[2])
                                                      0.113     1.712    inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.605     1.472    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056     1.668    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/D[8]
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.875     1.990    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.519     1.472    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.078     1.550    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.605     1.472    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.056     1.668    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/D[13]
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.875     1.990    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.519     1.472    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.076     1.548    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.605     1.472    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056     1.668    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/D[10]
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.875     1.990    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.519     1.472    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075     1.547    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.604     1.471    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X103Y64        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y64        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.187     1.799    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[47][16]
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.966     2.081    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.503     1.578    
    DSP48_X4Y24          DSP48E1 (Hold_dsp48e1_CLK_C[16])
                                                      0.096     1.674    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.605     1.472    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.056     1.668    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/D[12]
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.875     1.990    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X105Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.519     1.472    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.071     1.543    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.604     1.471    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X103Y64        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y64        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.189     1.800    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[47][17]
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.966     2.081    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.503     1.578    
    DSP48_X4Y24          DSP48E1 (Hold_dsp48e1_CLK_C[17])
                                                      0.096     1.674    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.605     1.472    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X101Y62        FDRE                                         r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y62        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=1, routed)           0.212     1.824    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[47][24]
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.966     2.081    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y24          DSP48E1                                      r  inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.483     1.598    
    DSP48_X4Y24          DSP48E1 (Hold_dsp48e1_CLK_C[24])
                                                      0.096     1.694    inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.000       0.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X4Y23     inst_real_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X4Y22     inst_complex_dsp_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X3Y22     inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X4Y24     inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X98Y55    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X95Y57    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X98Y58    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X98Y58    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X96Y58    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X94Y60    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X94Y60    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X98Y59    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y59   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y60   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X100Y61   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X104Y62   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X104Y62   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X104Y62   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y60   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X95Y57    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X96Y58    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X96Y58    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[19]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X95Y57    inst_complex_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[27]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y60   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X100Y61   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y60   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X101Y61   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X100Y61   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[25]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X100Y61   inst_real_dsp_2/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[26]/C



