[{"commit":{"message":"Updated UEP pretty print with t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f185683000a9f049be03be0f5011494ba0c7e37e"},{"commit":{"message":"Merge branch 'master' into remove_t0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/zBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"14d77aefba17dd9ca555768eb5a94e65a41a05ab"},{"commit":{"message":"KILL cr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"030f45b83ad49445408b382cfa33652d65254d6c"},{"commit":{"message":"Merge branch 'master' into remove_t0"},"files":[],"sha":"52b02cb81f3956c8f84d28345d234c9af3c7bbdd"},{"commit":{"message":"Allow x1 as Rs"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"bcc6bc980688c75132703f6e82a8b67cb151d311"},{"commit":{"message":"Comments fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"8ed7d3e193006521eb6e4d83f29eae880d130c1b"},{"commit":{"message":"Merge branch 'master' into remove_t0"},"files":[],"sha":"c95c9601bcb0cf583ebb7b11819c647a55651fb5"},{"commit":{"message":"ICData move to t1, removed dead code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vtableStubs_riscv.cpp"}],"sha":"5cc487aa547599f99f9e868834fb7ee685e881f1"},{"commit":{"message":"Revert clinit_barrier"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4beb12d4d9c772f2d8b0ebde06b969e1b31157be"},{"commit":{"message":"Fixed no explicit use of default t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"ec28fe353fbcb7feb2f15ed5997b700b571b3d84"},{"commit":{"message":"Revert clinit_barrier t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"59382a85913857523c7b6b25afd4c034c593574d"},{"commit":{"message":"Upstream comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"}],"sha":"1ef98a2634c7e090e1f8dc0acd126d0f29e09e4c"},{"commit":{"message":"Fixed no explicit use of default t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"d67b2d01074bf5a42406c86a68f96b6fc98ddb94"},{"commit":{"message":"Merge branch 'master' into remove_t0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"4e974db846aa6f3f876c49efe84582e5c40a7b18"},{"commit":{"message":"Another one removing explicit use of default t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f5783d9efb2a488f130d26781656a536f2620b3c"},{"commit":{"message":"Updated assert"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"135686b072597e77bae9351cacfe0f65ceaf5bc4"},{"commit":{"message":"Updated asserts"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"b60789e5b3060f1afdb848bb784a18112aaf6233"},{"commit":{"message":"Use x9, comment update"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"1bab8119892c90118f745ab77be0bdba9ac06da7"},{"commit":{"message":"No need for explicit use of default t1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c8d8fdc85b3121b73a61be7146811ba619c25bd8"},{"commit":{"message":"Fixed return should be done with RA by using RET mnemonic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"1bfd40cf9df64e6bc5b5e25d590f729cd10d4f5b"},{"commit":{"message":"Draft"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/g1\/g1BarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/x\/xBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/zBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/methodHandles_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/runtime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/upcallLinker_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vtableStubs_riscv.cpp"}],"sha":"d81501a437a42719ea9050ba3f2bf5a76566498d"}]