Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: SD_MUX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SD_MUX.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SD_MUX"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SD_MUX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/reg4bits.vhd" in Library work.
Architecture behavioral of Entity reg4bits is up to date.
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/mux2x4.vhd" in Library work.
Architecture behavioral of Entity mux2x4 is up to date.
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/decoder7seg.vhd" in Library work.
Architecture behavioral of Entity decoder7seg is up to date.
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/regmux7seg.vhd" in Library work.
Architecture behavioral of Entity regmux7seg is up to date.
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/UC_MUX.vhd" in Library work.
Entity <uc_mux> compiled.
Entity <uc_mux> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/SD_MUX.vhd" in Library work.
Architecture behavioral of Entity sd_mux is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SD_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regmux7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UC_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg4bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2x4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SD_MUX> in library <work> (Architecture <behavioral>).
Entity <SD_MUX> analyzed. Unit <SD_MUX> generated.

Analyzing Entity <regmux7seg> in library <work> (Architecture <behavioral>).
Entity <regmux7seg> analyzed. Unit <regmux7seg> generated.

Analyzing Entity <reg4bits> in library <work> (Architecture <behavioral>).
Entity <reg4bits> analyzed. Unit <reg4bits> generated.

Analyzing Entity <mux2x4> in library <work> (Architecture <behavioral>).
Entity <mux2x4> analyzed. Unit <mux2x4> generated.

Analyzing Entity <decoder7seg> in library <work> (Architecture <behavioral>).
Entity <decoder7seg> analyzed. Unit <decoder7seg> generated.

Analyzing Entity <UC_MUX> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/UC_MUX.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ESTADO_ATUAL>
Entity <UC_MUX> analyzed. Unit <UC_MUX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UC_MUX>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/UC_MUX.vhd".
    Found finite state machine <FSM_0> for signal <ESTADO_ATUAL>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | est_0                                          |
    | Power Up State     | est_0                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EN3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EN2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <EN1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <UC_MUX> synthesized.


Synthesizing Unit <reg4bits>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/reg4bits.vhd".
    Found 4-bit register for signal <OUTPUT>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg4bits> synthesized.


Synthesizing Unit <mux2x4>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/mux2x4.vhd".
Unit <mux2x4> synthesized.


Synthesizing Unit <decoder7seg>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/decoder7seg.vhd".
    Found 16x7-bit ROM for signal <OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder7seg> synthesized.


Synthesizing Unit <regmux7seg>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/regmux7seg.vhd".
Unit <regmux7seg> synthesized.


Synthesizing Unit <SD_MUX>.
    Related source file is "C:/Users/082190011/Documents/GitHub/ResSegMux7SegPlusUCFD/ResSegMux7SegPlusUCFDProj/SD_MUX.vhd".
Unit <SD_MUX> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 3
 4-bit register                                        : 3
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_UC_MUX/ESTADO_ATUAL/FSM> on signal <ESTADO_ATUAL[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 est_0 | 000
 est_1 | 001
 est_2 | 011
 est_3 | 010
 est_4 | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SD_MUX> ...
WARNING:Xst:1294 - Latch <Inst_UC_MUX/SEL> is equivalent to a wire in block <SD_MUX>.
WARNING:Xst:1294 - Latch <Inst_UC_MUX/EN3> is equivalent to a wire in block <SD_MUX>.
WARNING:Xst:1294 - Latch <Inst_UC_MUX/EN2> is equivalent to a wire in block <SD_MUX>.
WARNING:Xst:1294 - Latch <Inst_UC_MUX/EN1> is equivalent to a wire in block <SD_MUX>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SD_MUX, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SD_MUX.ngr
Top Level Output File Name         : SD_MUX
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 25
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 7
#      LUT3_L                      : 2
#      LUT4                        : 11
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 15
#      FDC                         : 3
#      FDRE                        : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 9
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       12  out of    960     1%  
 Number of Slice Flip Flops:             15  out of   1920     0%  
 Number of 4 input LUTs:                 22  out of   1920     1%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.523ns (Maximum Frequency: 283.849MHz)
   Minimum input arrival time before clock: 5.099ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.523ns (frequency: 283.849MHz)
  Total number of paths / destination ports: 51 / 19
-------------------------------------------------------------------------
Delay:               3.523ns (Levels of Logic = 2)
  Source:            Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd3 (FF)
  Destination:       Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd3 to Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.761  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd3 (Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd3)
     LUT4:I3->O            1   0.704   0.455  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1-In_SW0 (N20)
     LUT4:I2->O            1   0.704   0.000  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1-In (Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1-In)
     FDC:D                     0.308          Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd1
    ----------------------------------------
    Total                      3.523ns (2.307ns logic, 1.216ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 34 / 23
-------------------------------------------------------------------------
Offset:              5.099ns (Levels of Logic = 4)
  Source:            GV2 (PAD)
  Destination:       Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: GV2 to Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  GV2_IBUF (GV2_IBUF)
     LUT3:I0->O            1   0.704   0.595  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2-In8 (Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2-In8)
     LUT3_L:I0->LO         1   0.704   0.104  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2-In23_SW0 (N23)
     LUT4:I3->O            1   0.704   0.000  Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2-In23 (Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2-In)
     FDC:D                     0.308          Inst_UC_MUX/ESTADO_ATUAL_FSM_FFd2
    ----------------------------------------
    Total                      5.099ns (3.638ns logic, 1.461ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            Inst_regmux7seg/reg3/OUTPUT_1 (FF)
  Destination:       DISP<6> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_regmux7seg/reg3/OUTPUT_1 to DISP<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.883  Inst_regmux7seg/reg3/OUTPUT_1 (Inst_regmux7seg/reg3/OUTPUT_1)
     LUT4:I0->O            1   0.704   0.420  Inst_regmux7seg/decoder1/Mrom_OUTPUT41 (DISP_4_OBUF)
     OBUF:I->O                 3.272          DISP_4_OBUF (DISP<4>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.09 secs
 
--> 

Total memory usage is 4500836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

