

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 29 23:00:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      172|      172|  1.720 us|  1.720 us|  173|  173|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_40_1_fu_92  |cordiccart2pol_Pipeline_VITIS_LOOP_40_1  |      163|      163|  1.630 us|  1.630 us|  163|  163|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    293|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1132|   1813|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    159|    -|
|Register         |        -|    -|     126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1258|   2265|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_40_1_fu_92  |cordiccart2pol_Pipeline_VITIS_LOOP_40_1  |        0|   7|  989|  1492|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U16                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U17                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U18                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                         |        0|  10| 1132|  1813|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln27_fu_164_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln28_1_fu_249_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_220_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_243_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_1_fu_152_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln27_fu_146_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_1_fu_208_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_fu_202_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln27_fu_158_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_214_p2      |        or|   0|  0|   2|           1|           1|
    |angle_fu_255_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_280_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln28_fu_225_p3  |    select|   0|  0|  31|           1|          31|
    |temp_x_5_fu_179_p3     |    select|   0|  0|  32|           1|          32|
    |temp_y_5_fu_273_p3     |    select|   0|  0|  32|           1|          32|
    |xor_ln28_fu_233_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_238_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_170_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln35_fu_263_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 293|         139|         241|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         11|    1|         11|
    |grp_fu_105_ce      |   9|          2|    1|          2|
    |grp_fu_105_p0      |  14|          3|   32|         96|
    |grp_fu_105_p1      |  14|          3|   32|         96|
    |grp_fu_110_ce      |   9|          2|    1|          2|
    |grp_fu_110_opcode  |  20|          4|    5|         20|
    |grp_fu_110_p0      |  20|          4|   32|        128|
    |grp_fu_110_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 159|         32|  136|        451|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |and_ln27_reg_329                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  10|   0|   10|          0|
    |bitcast_ln27_reg_324                                            |  32|   0|   32|          0|
    |fcmp_ln28_reg_355                                               |   1|   0|    1|          0|
    |fcmp_ln28_reg_360                                               |   1|   0|    1|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_40_1_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |select_ln27_reg_370                                             |  15|   0|   32|         17|
    |temp_x_5_reg_345                                                |  32|   0|   32|          0|
    |temp_y_5_reg_365                                                |  32|   0|   32|          0|
    |tmp_3_reg_350                                                   |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 126|   0|  143|         17|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

