
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7bc  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800ba8c  0800ba8c  0000ca8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800bb00  0800bb00  0000cb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800bb04  0800bb04  0000cb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  0800bb08  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000448  24000010  0800bb18  0000d010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000458  0800bb18  0000d458  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000d010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001ec61  00000000  00000000  0000d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003877  00000000  00000000  0002bc9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001818  00000000  00000000  0002f518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000128b  00000000  00000000  00030d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037552  00000000  00000000  00031fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001f286  00000000  00000000  0006950d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001692f6  00000000  00000000  00088793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f1a89  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000673c  00000000  00000000  001f1acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000069  00000000  00000000  001f8208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000010 	.word	0x24000010
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800ba74 	.word	0x0800ba74

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000014 	.word	0x24000014
 800030c:	0800ba74 	.word	0x0800ba74

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f00b fb6f 	bl	800ba00 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f001 fdee 	bl	8001f7c <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f000 ff67 	bl	8001278 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f002 fb11 	bl	80029f4 <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f000 ff4e 	bl	8001278 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f002 fb03 	bl	80029f4 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f000 ff40 	bl	8001278 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f002 faf5 	bl	80029f4 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f000 ff32 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2400002c 	.word	0x2400002c
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f00b fad7 	bl	800ba00 <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800046a:	2304      	movs	r3, #4
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800046e:	230c      	movs	r3, #12
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f008 f995 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 feea 	bl	8001278 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f006 febf 	bl	800729c <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f001 f9c7 	bl	80018b8 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f003 fbd0 	bl	8003d14 <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 fe7d 	bl	8001278 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2105      	movs	r1, #5
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f003 fb13 	bl	8003bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f003 fb2a 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	2400009c 	.word	0x2400009c
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2105      	movs	r1, #5
 80005e0:	200b      	movs	r0, #11
 80005e2:	f003 faea 	bl	8003bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f003 fb01 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	200c      	movs	r0, #12
 80005f2:	f003 fae2 	bl	8003bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005f6:	200c      	movs	r0, #12
 80005f8:	f003 faf9 	bl	8003bee <HAL_NVIC_EnableIRQ>

}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	58024400 	.word	0x58024400

08000608 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800060c:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800060e:	4a30      	ldr	r2, [pc, #192]	@ (80006d0 <MX_FDCAN1_Init+0xc8>)
 8000610:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000612:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000618:	4b2c      	ldr	r3, [pc, #176]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800061e:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000620:	2201      	movs	r2, #1
 8000622:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000626:	2200      	movs	r2, #0
 8000628:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800062c:	2200      	movs	r2, #0
 800062e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8000630:	4b26      	ldr	r3, [pc, #152]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000636:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000638:	2202      	movs	r2, #2
 800063a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800063c:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800063e:	220d      	movs	r2, #13
 8000640:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000642:	4b22      	ldr	r3, [pc, #136]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000644:	2202      	movs	r2, #2
 8000646:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 8000648:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800064a:	220c      	movs	r2, #12
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800064e:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000650:	2201      	movs	r2, #1
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000656:	220d      	movs	r2, #13
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800065c:	2202      	movs	r2, #2
 800065e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 1280;
 8000660:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000662:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800066a:	2201      	movs	r2, #1
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000676:	2203      	movs	r2, #3
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800067c:	2204      	movs	r2, #4
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000682:	2203      	movs	r2, #3
 8000684:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000688:	2204      	movs	r2, #4
 800068a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800068e:	2203      	movs	r2, #3
 8000690:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000694:	2204      	movs	r2, #4
 8000696:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800069a:	2203      	movs	r2, #3
 800069c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a0:	2203      	movs	r2, #3
 80006a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b2:	2204      	movs	r2, #4
 80006b4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b8:	f005 fc00 	bl	8005ebc <HAL_FDCAN_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80006c2:	f000 fdd9 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	24000114 	.word	0x24000114
 80006d0:	4000a000 	.word	0x4000a000

080006d4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80006d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006da:	4a30      	ldr	r2, [pc, #192]	@ (800079c <MX_FDCAN2_Init+0xc8>)
 80006dc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006de:	4b2e      	ldr	r3, [pc, #184]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80006f0:	4b29      	ldr	r3, [pc, #164]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 80006fc:	4b26      	ldr	r3, [pc, #152]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006fe:	220c      	movs	r2, #12
 8000700:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000704:	2202      	movs	r2, #2
 8000706:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800070a:	220d      	movs	r2, #13
 800070c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000710:	2202      	movs	r2, #2
 8000712:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 8000714:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000716:	220c      	movs	r2, #12
 8000718:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800071c:	2201      	movs	r2, #1
 800071e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000722:	220d      	movs	r2, #13
 8000724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000728:	2202      	movs	r2, #2
 800072a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800072e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000732:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000734:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000736:	2201      	movs	r2, #1
 8000738:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800073a:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 8000740:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000742:	2203      	movs	r2, #3
 8000744:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000748:	2204      	movs	r2, #4
 800074a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800074e:	2203      	movs	r2, #3
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000754:	2204      	movs	r2, #4
 8000756:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800075a:	2203      	movs	r2, #3
 800075c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000760:	2204      	movs	r2, #4
 8000762:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000766:	2203      	movs	r2, #3
 8000768:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800076c:	2203      	movs	r2, #3
 800076e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000772:	2203      	movs	r2, #3
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800077e:	2204      	movs	r2, #4
 8000780:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000784:	f005 fb9a 	bl	8005ebc <HAL_FDCAN_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800078e:	f000 fd73 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	240001b4 	.word	0x240001b4
 800079c:	4000a400 	.word	0x4000a400

080007a0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ba      	sub	sp, #232	@ 0xe8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	22b8      	movs	r2, #184	@ 0xb8
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00b f91d 	bl	800ba00 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a73      	ldr	r2, [pc, #460]	@ (8000998 <HAL_FDCAN_MspInit+0x1f8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d16d      	bne.n	80008ac <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80007e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007e4:	f107 0318 	add.w	r3, r7, #24
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 ffeb 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80007f4:	f000 fd40 	bl	8001278 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80007f8:	4b68      	ldr	r3, [pc, #416]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a67      	ldr	r2, [pc, #412]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000802:	4b66      	ldr	r3, [pc, #408]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10e      	bne.n	8000828 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800080a:	4b65      	ldr	r3, [pc, #404]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800080c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000810:	4a63      	ldr	r2, [pc, #396]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000816:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800081a:	4b61      	ldr	r3, [pc, #388]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800081c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000828:	4b5d      	ldr	r3, [pc, #372]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	4a5c      	ldr	r2, [pc, #368]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000830:	f043 0308 	orr.w	r3, r3, #8
 8000834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000838:	4b59      	ldr	r3, [pc, #356]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000846:	2301      	movs	r3, #1
 8000848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000852:	2301      	movs	r3, #1
 8000854:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800085e:	2309      	movs	r3, #9
 8000860:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000864:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000868:	4619      	mov	r1, r3
 800086a:	484e      	ldr	r0, [pc, #312]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 800086c:	f006 fd16 	bl	800729c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000888:	2309      	movs	r3, #9
 800088a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800088e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000892:	4619      	mov	r1, r3
 8000894:	4843      	ldr	r0, [pc, #268]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 8000896:	f006 fd01 	bl	800729c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	2013      	movs	r0, #19
 80008a0:	f003 f98b 	bl	8003bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008a4:	2013      	movs	r0, #19
 80008a6:	f003 f9a2 	bl	8003bee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80008aa:	e071      	b.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a3d      	ldr	r2, [pc, #244]	@ (80009a8 <HAL_FDCAN_MspInit+0x208>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d16c      	bne.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008ba:	f04f 0300 	mov.w	r3, #0
 80008be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ca:	f107 0318 	add.w	r3, r7, #24
 80008ce:	4618      	mov	r0, r3
 80008d0:	f007 ff78 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 80008da:	f000 fccd 	bl	8001278 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80008de:	4b2f      	ldr	r3, [pc, #188]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3301      	adds	r3, #1
 80008e4:	4a2d      	ldr	r2, [pc, #180]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80008e8:	4b2c      	ldr	r3, [pc, #176]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10e      	bne.n	800090e <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008fc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800091e:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000924:	f003 0302 	and.w	r3, r3, #2
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800092c:	2320      	movs	r3, #32
 800092e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000938:	2301      	movs	r3, #1
 800093a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000944:	2309      	movs	r3, #9
 8000946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800094e:	4619      	mov	r1, r3
 8000950:	4816      	ldr	r0, [pc, #88]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 8000952:	f006 fca3 	bl	800729c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800096e:	2309      	movs	r3, #9
 8000970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000978:	4619      	mov	r1, r3
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 800097c:	f006 fc8e 	bl	800729c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 3, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2103      	movs	r1, #3
 8000984:	2014      	movs	r0, #20
 8000986:	f003 f918 	bl	8003bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800098a:	2014      	movs	r0, #20
 800098c:	f003 f92f 	bl	8003bee <HAL_NVIC_EnableIRQ>
}
 8000990:	bf00      	nop
 8000992:	37e8      	adds	r7, #232	@ 0xe8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	4000a000 	.word	0x4000a000
 800099c:	24000254 	.word	0x24000254
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020c00 	.word	0x58020c00
 80009a8:	4000a400 	.word	0x4000a400
 80009ac:	58020400 	.word	0x58020400

080009b0 <FDCAN1_Rx_Handler>:
uint8_t RxData1[8];
FDCAN_RxHeaderTypeDef RxHeader2;
uint8_t RxData2[8];

// Drive-Critical CAN
void FDCAN1_Rx_Handler(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
	uint16_t msg_id = RxHeader1.Identifier;
 80009b6:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <FDCAN1_Rx_Handler+0x24>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	80fb      	strh	r3, [r7, #6]

	switch(msg_id) {
 80009bc:	88fb      	ldrh	r3, [r7, #6]
 80009be:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d102      	bne.n	80009cc <FDCAN1_Rx_Handler+0x1c>
	case BMS_PRCHG_RX_ID:
		processPrechargeResponse();
 80009c6:	f000 fce1 	bl	800138c <processPrechargeResponse>
		break;
 80009ca:	bf00      	nop
	}

	// case: Crash Switch/E-Stop = Inverter Voltage dropped below threshold (?)
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	24000258 	.word	0x24000258

080009d8 <FDCAN2_Rx_Handler>:

// DAQ CAN
void FDCAN2_Rx_Handler(void) {
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]
 80009f8:	609a      	str	r2, [r3, #8]
 80009fa:	60da      	str	r2, [r3, #12]
 80009fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009fe:	4b45      	ldr	r3, [pc, #276]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a04:	4a43      	ldr	r2, [pc, #268]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a06:	f043 0320 	orr.w	r3, r3, #32
 8000a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a0e:	4b41      	ldr	r3, [pc, #260]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a14:	f003 0320 	and.w	r3, r3, #32
 8000a18:	61bb      	str	r3, [r7, #24]
 8000a1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	4a3c      	ldr	r2, [pc, #240]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a2c:	4b39      	ldr	r3, [pc, #228]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b36      	ldr	r3, [pc, #216]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	4a34      	ldr	r2, [pc, #208]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4a:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a50:	f003 0304 	and.w	r3, r3, #4
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a58:	4b2e      	ldr	r3, [pc, #184]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a68:	4b2a      	ldr	r3, [pc, #168]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6e:	f003 0310 	and.w	r3, r3, #16
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 0302 	and.w	r3, r3, #2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a9c:	f043 0308 	orr.w	r3, r3, #8
 8000aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	f003 0308 	and.w	r3, r3, #8
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PRCHG_BTN_Pin RTD_BTN_Pin */
  GPIO_InitStruct.Pin = PRCHG_BTN_Pin|RTD_BTN_Pin;
 8000ab2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4813      	ldr	r0, [pc, #76]	@ (8000b18 <MX_GPIO_Init+0x130>)
 8000aca:	f006 fbe7 	bl	800729c <HAL_GPIO_Init>

  /*Configure GPIO pins : BMS_FAULT_Pin IMD_FAULT_Pin BSPD_FAULT_Pin */
  GPIO_InitStruct.Pin = BMS_FAULT_Pin|IMD_FAULT_Pin|BSPD_FAULT_Pin;
 8000ace:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <MX_GPIO_Init+0x134>)
 8000ae6:	f006 fbd9 	bl	800729c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2101      	movs	r1, #1
 8000aee:	2017      	movs	r0, #23
 8000af0:	f003 f863 	bl	8003bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000af4:	2017      	movs	r0, #23
 8000af6:	f003 f87a 	bl	8003bee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2101      	movs	r1, #1
 8000afe:	2028      	movs	r0, #40	@ 0x28
 8000b00:	f003 f85b 	bl	8003bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b04:	2028      	movs	r0, #40	@ 0x28
 8000b06:	f003 f872 	bl	8003bee <HAL_NVIC_EnableIRQ>

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	@ 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	58024400 	.word	0x58024400
 8000b18:	58021400 	.word	0x58021400
 8000b1c:	58021000 	.word	0x58021000

08000b20 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <MX_I2S2_Init+0x60>)
 8000b28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b44:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000b48:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b6a:	f006 fd71 	bl	8007650 <HAL_I2S_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2S2_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fb80 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	240002b8 	.word	0x240002b8
 8000b80:	40003800 	.word	0x40003800

08000b84 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ba      	sub	sp, #232	@ 0xe8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	22b8      	movs	r2, #184	@ 0xb8
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f00a ff2b 	bl	800ba00 <memset>
  if(i2sHandle->Instance==SPI2)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a56      	ldr	r2, [pc, #344]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80a4 	bne.w	8000cfe <HAL_I2S_MspInit+0x17a>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000bb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f007 fdfa 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f000 fb4f 	bl	8001278 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bda:	4b4c      	ldr	r3, [pc, #304]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000be0:	4a4a      	ldr	r2, [pc, #296]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bea:	4b48      	ldr	r3, [pc, #288]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000bec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	4b44      	ldr	r3, [pc, #272]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a43      	ldr	r2, [pc, #268]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b40      	ldr	r3, [pc, #256]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b3d      	ldr	r3, [pc, #244]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a3b      	ldr	r2, [pc, #236]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b39      	ldr	r3, [pc, #228]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SDO
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c34:	2302      	movs	r3, #2
 8000c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c4c:	2305      	movs	r3, #5
 8000c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c56:	4619      	mov	r1, r3
 8000c58:	482d      	ldr	r0, [pc, #180]	@ (8000d10 <HAL_I2S_MspInit+0x18c>)
 8000c5a:	f006 fb1f 	bl	800729c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c78:	2305      	movs	r3, #5
 8000c7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4823      	ldr	r0, [pc, #140]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c86:	f006 fb09 	bl	800729c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8000c8a:	4b23      	ldr	r3, [pc, #140]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c8c:	4a23      	ldr	r2, [pc, #140]	@ (8000d1c <HAL_I2S_MspInit+0x198>)
 8000c8e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000c90:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c92:	2228      	movs	r2, #40	@ 0x28
 8000c94:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c96:	4b20      	ldr	r3, [pc, #128]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c98:	2240      	movs	r2, #64	@ 0x40
 8000c9a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000ca4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cb0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000cba:	4b17      	ldr	r3, [pc, #92]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cc0:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cc6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cc8:	4b13      	ldr	r3, [pc, #76]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cca:	2204      	movs	r2, #4
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_INC4;
 8000cd4:	4b10      	ldr	r3, [pc, #64]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cd6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000cda:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ce2:	480d      	ldr	r0, [pc, #52]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000ce4:	f003 f816 	bl	8003d14 <HAL_DMA_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_I2S_MspInit+0x16e>
    {
      Error_Handler();
 8000cee:	f000 fac3 	bl	8001278 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cf6:	645a      	str	r2, [r3, #68]	@ 0x44
 8000cf8:	4a07      	ldr	r2, [pc, #28]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cfe:	bf00      	nop
 8000d00:	37e8      	adds	r7, #232	@ 0xe8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40003800 	.word	0x40003800
 8000d0c:	58024400 	.word	0x58024400
 8000d10:	58020800 	.word	0x58020800
 8000d14:	58020400 	.word	0x58020400
 8000d18:	2400030c 	.word	0x2400030c
 8000d1c:	40020028 	.word	0x40020028

08000d20 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000d28:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	ee07 3a90 	vmov	s15, r3
 8000d30:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d34:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d38:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d3c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d40:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d44:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d48:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d4a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d50:	885b      	ldrh	r3, [r3, #2]
 8000d52:	ee07 3a90 	vmov	s15, r3
 8000d56:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d5a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d5e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d62:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d6a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d70:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000d74:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000d76:	889b      	ldrh	r3, [r3, #4]
 8000d78:	ee07 3a90 	vmov	s15, r3
 8000d7c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d80:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000da8 <HAL_ADC_ConvCpltCallback+0x88>
 8000d84:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d88:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000db0 <HAL_ADC_ConvCpltCallback+0x90>
 8000d8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d90:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d94:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d96:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	00000000 	.word	0x00000000
 8000dac:	40affe00 	.word	0x40affe00
 8000db0:	66666666 	.word	0x66666666
 8000db4:	400a6666 	.word	0x400a6666
 8000db8:	24000384 	.word	0x24000384
 8000dbc:	2400038c 	.word	0x2400038c

08000dc0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	80fb      	strh	r3, [r7, #6]
	// Change BMS Fault Logic? --> NOT Latching Fault, can re-enter Precharge if BMS Fault Clears!
	if (GPIO_Pin == BMS_FAULT_Pin) {
 8000dca:	88fb      	ldrh	r3, [r7, #6]
 8000dcc:	2b80      	cmp	r3, #128	@ 0x80
 8000dce:	d104      	bne.n	8000dda <HAL_GPIO_EXTI_Callback+0x1a>
		bms_fault = true;
 8000dd0:	4b33      	ldr	r3, [pc, #204]	@ (8000ea0 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000dd6:	f000 fa89 	bl	80012ec <stopMotor>
//		Error_Handler();
	}

	if (GPIO_Pin == IMD_FAULT_Pin) {
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000de0:	d106      	bne.n	8000df0 <HAL_GPIO_EXTI_Callback+0x30>
		imd_fault = true;
 8000de2:	4b30      	ldr	r3, [pc, #192]	@ (8000ea4 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000de8:	f000 fa80 	bl	80012ec <stopMotor>
		Error_Handler();
 8000dec:	f000 fa44 	bl	8001278 <Error_Handler>
	}

	if (GPIO_Pin == BSPD_FAULT_Pin) {
 8000df0:	88fb      	ldrh	r3, [r7, #6]
 8000df2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000df6:	d106      	bne.n	8000e06 <HAL_GPIO_EXTI_Callback+0x46>
		bspd_fault = true;
 8000df8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000dfe:	f000 fa75 	bl	80012ec <stopMotor>
		Error_Handler();
 8000e02:	f000 fa39 	bl	8001278 <Error_Handler>
	}

	if (GPIO_Pin == RTD_BTN_Pin) {
 8000e06:	88fb      	ldrh	r3, [r7, #6]
 8000e08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e0c:	d11f      	bne.n	8000e4e <HAL_GPIO_EXTI_Callback+0x8e>
		rtd_debug++;
 8000e0e:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <HAL_GPIO_EXTI_Callback+0xec>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	3301      	adds	r3, #1
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	4b24      	ldr	r3, [pc, #144]	@ (8000eac <HAL_GPIO_EXTI_Callback+0xec>)
 8000e1a:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port, RTD_BTN_Pin) == GPIO_PIN_SET) {
 8000e1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e20:	4823      	ldr	r0, [pc, #140]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e22:	f006 fbe3 	bl	80075ec <HAL_GPIO_ReadPin>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d10a      	bne.n	8000e42 <HAL_GPIO_EXTI_Callback+0x82>
			rtd_button_pressed = true;
 8000e2c:	4b21      	ldr	r3, [pc, #132]	@ (8000eb4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e32:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim1);
 8000e3a:	481f      	ldr	r0, [pc, #124]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e3c:	f00a f900 	bl	800b040 <HAL_TIM_Base_Start_IT>
 8000e40:	e005      	b.n	8000e4e <HAL_GPIO_EXTI_Callback+0x8e>
		} else {
			// Button Released!
			rtd_button_pressed = false;
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8000e48:	481b      	ldr	r0, [pc, #108]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e4a:	f00a f97f 	bl	800b14c <HAL_TIM_Base_Stop_IT>
		}
	}

	if (GPIO_Pin == PRCHG_BTN_Pin) {
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000e54:	d11f      	bne.n	8000e96 <HAL_GPIO_EXTI_Callback+0xd6>
		prchg_debug++;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <HAL_GPIO_EXTI_Callback+0xfc>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <HAL_GPIO_EXTI_Callback+0xfc>)
 8000e62:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(PRCHG_BTN_GPIO_Port, PRCHG_BTN_Pin) == GPIO_PIN_SET) {
 8000e64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e68:	4811      	ldr	r0, [pc, #68]	@ (8000eb0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e6a:	f006 fbbf 	bl	80075ec <HAL_GPIO_ReadPin>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d10a      	bne.n	8000e8a <HAL_GPIO_EXTI_Callback+0xca>
			prchg_button_pressed = true;
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_GPIO_EXTI_Callback+0x100>)
 8000e76:	2201      	movs	r2, #1
 8000e78:	701a      	strb	r2, [r3, #0]
		    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	625a      	str	r2, [r3, #36]	@ 0x24
		    HAL_TIM_Base_Start_IT(&htim1);
 8000e82:	480d      	ldr	r0, [pc, #52]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e84:	f00a f8dc 	bl	800b040 <HAL_TIM_Base_Start_IT>
			// Button Released!
			prchg_button_pressed = false;
		    HAL_TIM_Base_Stop_IT(&htim1);
		}
	}
}
 8000e88:	e005      	b.n	8000e96 <HAL_GPIO_EXTI_Callback+0xd6>
			prchg_button_pressed = false;
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <HAL_GPIO_EXTI_Callback+0x100>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
		    HAL_TIM_Base_Stop_IT(&htim1);
 8000e90:	4809      	ldr	r0, [pc, #36]	@ (8000eb8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e92:	f00a f95b 	bl	800b14c <HAL_TIM_Base_Stop_IT>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	240003a8 	.word	0x240003a8
 8000ea4:	240003a9 	.word	0x240003a9
 8000ea8:	240003aa 	.word	0x240003aa
 8000eac:	240003ad 	.word	0x240003ad
 8000eb0:	58021400 	.word	0x58021400
 8000eb4:	240003ab 	.word	0x240003ab
 8000eb8:	24000408 	.word	0x24000408
 8000ebc:	240003ae 	.word	0x240003ae
 8000ec0:	240003ac 	.word	0x240003ac

08000ec4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a10      	ldr	r2, [pc, #64]	@ (8000f14 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d11a      	bne.n	8000f0c <HAL_TIM_PeriodElapsedCallback+0x48>

    	if (prchg_button_pressed == true) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d003      	beq.n	8000ee8 <HAL_TIM_PeriodElapsedCallback+0x24>
    		// TODO: HANDLE BUTTON LOGIC
    		configurePrechargeMessage();
 8000ee0:	f000 fa18 	bl	8001314 <configurePrechargeMessage>
    		sendPrechargeRequest();
 8000ee4:	f000 fa42 	bl	800136c <sendPrechargeRequest>
    	}

    	if (rtd_button_pressed == true) {
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d00c      	beq.n	8000f0c <HAL_TIM_PeriodElapsedCallback+0x48>
//    		if (inverter_precharged == false) {
//    			return;
//    		}

    		// TODO: Handle button logic
    		if (ADC_VAL[2] > RTD_BRAKE_THRESHOLD) {
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000ef4:	889b      	ldrh	r3, [r3, #4]
 8000ef6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d903      	bls.n	8000f06 <HAL_TIM_PeriodElapsedCallback+0x42>
    			// TODO: playReadyToDriveSound()
    			ready_to_drive = true;
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
    		} else {
    			ready_to_drive = false;
    		}
    	}
    }
}
 8000f04:	e002      	b.n	8000f0c <HAL_TIM_PeriodElapsedCallback+0x48>
    			ready_to_drive = false;
 8000f06:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40010000 	.word	0x40010000
 8000f18:	240003ac 	.word	0x240003ac
 8000f1c:	240003ab 	.word	0x240003ab
 8000f20:	24000384 	.word	0x24000384
 8000f24:	240003af 	.word	0x240003af

08000f28 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
	fdcan1_debug_cb++;
 8000f32:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	3301      	adds	r3, #1
 8000f38:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000f3a:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d015      	beq.n	8000f72 <HAL_FDCAN_RxFifo0Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 8000f46:	4b0d      	ldr	r3, [pc, #52]	@ (8000f7c <HAL_FDCAN_RxFifo0Callback+0x54>)
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8000f4a:	2140      	movs	r1, #64	@ 0x40
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f005 fabd 	bl	80064cc <HAL_FDCAN_GetRxMessage>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d005      	beq.n	8000f64 <HAL_FDCAN_RxFifo0Callback+0x3c>
		{
			fdcan_rx_error_count++;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	4a09      	ldr	r2, [pc, #36]	@ (8000f84 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8000f60:	6013      	str	r3, [r2, #0]
			return;
 8000f62:	e006      	b.n	8000f72 <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		fdcan_rx_count++;
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	4a07      	ldr	r2, [pc, #28]	@ (8000f88 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000f6c:	6013      	str	r3, [r2, #0]
		FDCAN1_Rx_Handler();
 8000f6e:	f7ff fd1f 	bl	80009b0 <FDCAN1_Rx_Handler>
	}
}
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	24000398 	.word	0x24000398
 8000f7c:	24000280 	.word	0x24000280
 8000f80:	24000258 	.word	0x24000258
 8000f84:	240003a4 	.word	0x240003a4
 8000f88:	240003a0 	.word	0x240003a0

08000f8c <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
	fdcan2_debug_cb++;
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <HAL_FDCAN_RxFifo1Callback+0x50>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	4a0f      	ldr	r2, [pc, #60]	@ (8000fdc <HAL_FDCAN_RxFifo1Callback+0x50>)
 8000f9e:	6013      	str	r3, [r2, #0]
	if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	f003 0310 	and.w	r3, r3, #16
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d015      	beq.n	8000fd6 <HAL_FDCAN_RxFifo1Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 8000faa:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <HAL_FDCAN_RxFifo1Callback+0x54>)
 8000fac:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe4 <HAL_FDCAN_RxFifo1Callback+0x58>)
 8000fae:	2141      	movs	r1, #65	@ 0x41
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f005 fa8b 	bl	80064cc <HAL_FDCAN_GetRxMessage>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d005      	beq.n	8000fc8 <HAL_FDCAN_RxFifo1Callback+0x3c>
		{
			fdcan_rx_error_count++;
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	4a09      	ldr	r2, [pc, #36]	@ (8000fe8 <HAL_FDCAN_RxFifo1Callback+0x5c>)
 8000fc4:	6013      	str	r3, [r2, #0]
			return;
 8000fc6:	e006      	b.n	8000fd6 <HAL_FDCAN_RxFifo1Callback+0x4a>
		}

		fdcan_rx_count++;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <HAL_FDCAN_RxFifo1Callback+0x60>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4a07      	ldr	r2, [pc, #28]	@ (8000fec <HAL_FDCAN_RxFifo1Callback+0x60>)
 8000fd0:	6013      	str	r3, [r2, #0]
		FDCAN2_Rx_Handler();
 8000fd2:	f7ff fd01 	bl	80009d8 <FDCAN2_Rx_Handler>
	}
}
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	2400039c 	.word	0x2400039c
 8000fe0:	240002b0 	.word	0x240002b0
 8000fe4:	24000288 	.word	0x24000288
 8000fe8:	240003a4 	.word	0x240003a4
 8000fec:	240003a0 	.word	0x240003a0

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b092      	sub	sp, #72	@ 0x48
 8000ff4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000ff6:	f000 f913 	bl	8001220 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffa:	f000 fbcb 	bl	8001794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffe:	f000 f8a1 	bl	8001144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001002:	f7ff fcf1 	bl	80009e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001006:	f7ff fad7 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 800100a:	f7ff f981 	bl	8000310 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 800100e:	f7ff fafb 	bl	8000608 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001012:	f7ff fb5f 	bl	80006d4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 8001016:	f000 fb15 	bl	8001644 <MX_TIM1_Init>
  MX_I2S2_Init();
 800101a:	f7ff fd81 	bl	8000b20 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	2220      	movs	r2, #32
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f00a fcea 	bl	800ba00 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 800102c:	2300      	movs	r3, #0
 800102e:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001038:	2301      	movs	r3, #1
 800103a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 800103c:	2300      	movs	r3, #0
 800103e:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8001040:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001044:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	4619      	mov	r1, r3
 8001050:	4838      	ldr	r0, [pc, #224]	@ (8001134 <main+0x144>)
 8001052:	f005 f911 	bl	8006278 <HAL_FDCAN_ConfigFilter>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <main+0x70>
  {
    /* Filter configuration Error */
    Error_Handler();
 800105c:	f000 f90c 	bl	8001278 <Error_Handler>
  }

  // Configure FDCAN1 Global Filter - Accept All to FIFO0
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8001060:	2300      	movs	r3, #0
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2300      	movs	r3, #0
 8001066:	2202      	movs	r2, #2
 8001068:	2100      	movs	r1, #0
 800106a:	4832      	ldr	r0, [pc, #200]	@ (8001134 <main+0x144>)
 800106c:	f005 f97a 	bl	8006364 <HAL_FDCAN_ConfigGlobalFilter>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <main+0x8a>
                                    FDCAN_ACCEPT_IN_RX_FIFO0,  // Accept non-matching standard IDs to FIFO0
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8001076:	f000 f8ff 	bl	8001278 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 800107a:	463b      	mov	r3, r7
 800107c:	2220      	movs	r2, #32
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f00a fcbd 	bl	800ba00 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8001086:	2300      	movs	r3, #0
 8001088:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8001092:	2302      	movs	r3, #2
 8001094:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 800109a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109e:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4823      	ldr	r0, [pc, #140]	@ (8001138 <main+0x148>)
 80010aa:	f005 f8e5 	bl	8006278 <HAL_FDCAN_ConfigFilter>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <main+0xc8>
  {
    /* Filter configuration Error */
    Error_Handler();
 80010b4:	f000 f8e0 	bl	8001278 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80010b8:	2300      	movs	r3, #0
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2300      	movs	r3, #0
 80010be:	2202      	movs	r2, #2
 80010c0:	2101      	movs	r1, #1
 80010c2:	481d      	ldr	r0, [pc, #116]	@ (8001138 <main+0x148>)
 80010c4:	f005 f94e 	bl	8006364 <HAL_FDCAN_ConfigGlobalFilter>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <main+0xe2>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 80010ce:	f000 f8d3 	bl	8001278 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80010d2:	4818      	ldr	r0, [pc, #96]	@ (8001134 <main+0x144>)
 80010d4:	f005 f973 	bl	80063be <HAL_FDCAN_Start>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <main+0xf2>
	  Error_Handler();
 80010de:	f000 f8cb 	bl	8001278 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 80010e2:	4815      	ldr	r0, [pc, #84]	@ (8001138 <main+0x148>)
 80010e4:	f005 f96b 	bl	80063be <HAL_FDCAN_Start>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <main+0x102>
	  Error_Handler();
 80010ee:	f000 f8c3 	bl	8001278 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80010f2:	2200      	movs	r2, #0
 80010f4:	2101      	movs	r1, #1
 80010f6:	480f      	ldr	r0, [pc, #60]	@ (8001134 <main+0x144>)
 80010f8:	f005 fb54 	bl	80067a4 <HAL_FDCAN_ActivateNotification>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <main+0x116>
	  /* Notification Error */
	  Error_Handler();
 8001102:	f000 f8b9 	bl	8001278 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8001106:	2200      	movs	r2, #0
 8001108:	2110      	movs	r1, #16
 800110a:	480b      	ldr	r0, [pc, #44]	@ (8001138 <main+0x148>)
 800110c:	f005 fb4a 	bl	80067a4 <HAL_FDCAN_ActivateNotification>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <main+0x12a>
  {
	  /* Notification Error */
	  Error_Handler();
 8001116:	f000 f8af 	bl	8001278 <Error_Handler>
  }

  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800111a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800111e:	2100      	movs	r1, #0
 8001120:	4806      	ldr	r0, [pc, #24]	@ (800113c <main+0x14c>)
 8001122:	f002 fbd9 	bl	80038d8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_VAL, 3);
 8001126:	2203      	movs	r2, #3
 8001128:	4905      	ldr	r1, [pc, #20]	@ (8001140 <main+0x150>)
 800112a:	4804      	ldr	r0, [pc, #16]	@ (800113c <main+0x14c>)
 800112c:	f001 f92e 	bl	800238c <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <main+0x140>
 8001134:	24000114 	.word	0x24000114
 8001138:	240001b4 	.word	0x240001b4
 800113c:	2400002c 	.word	0x2400002c
 8001140:	24000384 	.word	0x24000384

08001144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b09c      	sub	sp, #112	@ 0x70
 8001148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114e:	224c      	movs	r2, #76	@ 0x4c
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f00a fc54 	bl	800ba00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	2220      	movs	r2, #32
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f00a fc4e 	bl	800ba00 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001164:	2002      	movs	r0, #2
 8001166:	f006 fba3 	bl	80078b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800116a:	2300      	movs	r3, #0
 800116c:	603b      	str	r3, [r7, #0]
 800116e:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <SystemClock_Config+0xd8>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a2a      	ldr	r2, [pc, #168]	@ (800121c <SystemClock_Config+0xd8>)
 8001174:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b28      	ldr	r3, [pc, #160]	@ (800121c <SystemClock_Config+0xd8>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001186:	bf00      	nop
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <SystemClock_Config+0xd8>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001190:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001194:	d1f8      	bne.n	8001188 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001196:	2302      	movs	r3, #2
 8001198:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800119a:	2301      	movs	r3, #1
 800119c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800119e:	2340      	movs	r3, #64	@ 0x40
 80011a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a2:	2302      	movs	r3, #2
 80011a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a6:	2300      	movs	r3, #0
 80011a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011aa:	2304      	movs	r3, #4
 80011ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80011ae:	230c      	movs	r3, #12
 80011b0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80011b2:	2301      	movs	r3, #1
 80011b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011b6:	2302      	movs	r3, #2
 80011b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011ba:	2302      	movs	r3, #2
 80011bc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011be:	230c      	movs	r3, #12
 80011c0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011c2:	2300      	movs	r3, #0
 80011c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ce:	4618      	mov	r0, r3
 80011d0:	f006 fba8 	bl	8007924 <HAL_RCC_OscConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011da:	f000 f84d 	bl	8001278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011de:	233f      	movs	r3, #63	@ 0x3f
 80011e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e2:	2303      	movs	r3, #3
 80011e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011ee:	2340      	movs	r3, #64	@ 0x40
 80011f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011f2:	2340      	movs	r3, #64	@ 0x40
 80011f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80011fc:	2340      	movs	r3, #64	@ 0x40
 80011fe:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2102      	movs	r1, #2
 8001204:	4618      	mov	r0, r3
 8001206:	f006 ff67 	bl	80080d8 <HAL_RCC_ClockConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001210:	f000 f832 	bl	8001278 <Error_Handler>
  }
}
 8001214:	bf00      	nop
 8001216:	3770      	adds	r7, #112	@ 0x70
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	58024800 	.word	0x58024800

08001220 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001226:	463b      	mov	r3, r7
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001232:	f002 fcf7 	bl	8003c24 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001236:	2301      	movs	r3, #1
 8001238:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800123a:	2300      	movs	r3, #0
 800123c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001242:	231f      	movs	r3, #31
 8001244:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001246:	2387      	movs	r3, #135	@ 0x87
 8001248:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800124a:	2300      	movs	r3, #0
 800124c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800124e:	2300      	movs	r3, #0
 8001250:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001252:	2301      	movs	r3, #1
 8001254:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001256:	2301      	movs	r3, #1
 8001258:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800125e:	2300      	movs	r3, #0
 8001260:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001262:	463b      	mov	r3, r7
 8001264:	4618      	mov	r0, r3
 8001266:	f002 fd15 	bl	8003c94 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800126a:	2004      	movs	r0, #4
 800126c:	f002 fcf2 	bl	8003c54 <HAL_MPU_Enable>

}
 8001270:	bf00      	nop
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800127c:	b672      	cpsid	i
}
 800127e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <Error_Handler+0x8>

08001284 <sendTorqueRequest>:
	Inverter_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	Inverter_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
	Inverter_TxHeader.MessageMarker = 0;
}

void sendTorqueRequest(int requestedTorque_i) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	uint8_t msg0 = (uint8_t)(requestedTorque_i & 0xFF);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	73fb      	strb	r3, [r7, #15]
	uint8_t msg1 = (uint8_t)((requestedTorque_i >> 8) & 0xFF);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	121b      	asrs	r3, r3, #8
 8001294:	73bb      	strb	r3, [r7, #14]

	Inverter_TxHeader.Identifier = INVERTER_TORQUE_REQUEST_TX_ID;
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <sendTorqueRequest+0x5c>)
 8001298:	22c0      	movs	r2, #192	@ 0xc0
 800129a:	601a      	str	r2, [r3, #0]

	Inverter_TxData[0] = msg0;
 800129c:	4a11      	ldr	r2, [pc, #68]	@ (80012e4 <sendTorqueRequest+0x60>)
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	7013      	strb	r3, [r2, #0]
	Inverter_TxData[1] = msg1;
 80012a2:	4a10      	ldr	r2, [pc, #64]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	7053      	strb	r3, [r2, #1]
	Inverter_TxData[2] = 0;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	709a      	strb	r2, [r3, #2]
	Inverter_TxData[3] = 0;
 80012ae:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	70da      	strb	r2, [r3, #3]
	Inverter_TxData[4] = 1; // Forward
 80012b4:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	711a      	strb	r2, [r3, #4]
	Inverter_TxData[5] = 1; // Inverter On
 80012ba:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012bc:	2201      	movs	r2, #1
 80012be:	715a      	strb	r2, [r3, #5]
	Inverter_TxData[6] = 0; // Default Torque Limits
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	719a      	strb	r2, [r3, #6]
	Inverter_TxData[7] = 0; // Default Torque Limits
 80012c6:	4b07      	ldr	r3, [pc, #28]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	71da      	strb	r2, [r3, #7]

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &Inverter_TxHeader, Inverter_TxData) != HAL_OK) {
 80012cc:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <sendTorqueRequest+0x60>)
 80012ce:	4904      	ldr	r1, [pc, #16]	@ (80012e0 <sendTorqueRequest+0x5c>)
 80012d0:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <sendTorqueRequest+0x64>)
 80012d2:	f005 f89f 	bl	8006414 <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	240003b0 	.word	0x240003b0
 80012e4:	240003d4 	.word	0x240003d4
 80012e8:	24000114 	.word	0x24000114

080012ec <stopMotor>:

void stopMotor() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; ++i) {
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	e005      	b.n	8001304 <stopMotor+0x18>
		sendTorqueRequest(0);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f7ff ffc3 	bl	8001284 <sendTorqueRequest>
	for (int i = 0; i < 5; ++i) {
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	3301      	adds	r3, #1
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b04      	cmp	r3, #4
 8001308:	ddf6      	ble.n	80012f8 <stopMotor+0xc>
	}
}
 800130a:	bf00      	nop
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <configurePrechargeMessage>:
uint8_t PRCHG_TxData[1];
bool inverter_precharged;

// TODO: A struct to hold the "status" of precharge w/ a couple of booleans and uint8_t...

void configurePrechargeMessage() {
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
	PRCHG_TxHeader.Identifier = BMS_PRCHG_TX_ID;  /* VCU TX ID */
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <configurePrechargeMessage+0x50>)
 800131a:	f240 62ba 	movw	r2, #1722	@ 0x6ba
 800131e:	601a      	str	r2, [r3, #0]
	PRCHG_TxHeader.IdType = FDCAN_STANDARD_ID;
 8001320:	4b10      	ldr	r3, [pc, #64]	@ (8001364 <configurePrechargeMessage+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	605a      	str	r2, [r3, #4]
	PRCHG_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <configurePrechargeMessage+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
	PRCHG_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800132c:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <configurePrechargeMessage+0x50>)
 800132e:	2208      	movs	r2, #8
 8001330:	60da      	str	r2, [r3, #12]
	PRCHG_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <configurePrechargeMessage+0x50>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
	PRCHG_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001338:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <configurePrechargeMessage+0x50>)
 800133a:	2200      	movs	r2, #0
 800133c:	615a      	str	r2, [r3, #20]
	PRCHG_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <configurePrechargeMessage+0x50>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
	PRCHG_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8001344:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <configurePrechargeMessage+0x50>)
 8001346:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800134a:	61da      	str	r2, [r3, #28]
	PRCHG_TxHeader.MessageMarker = 0;
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <configurePrechargeMessage+0x50>)
 800134e:	2200      	movs	r2, #0
 8001350:	621a      	str	r2, [r3, #32]

	// TODO: Configure TxData accordingly!
	PRCHG_TxData[0] = 0x00;
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <configurePrechargeMessage+0x54>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	240003dc 	.word	0x240003dc
 8001368:	24000400 	.word	0x24000400

0800136c <sendPrechargeRequest>:

void sendPrechargeRequest() {
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	// TODO
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &PRCHG_TxHeader, PRCHG_TxData) != HAL_OK) {
 8001370:	4a03      	ldr	r2, [pc, #12]	@ (8001380 <sendPrechargeRequest+0x14>)
 8001372:	4904      	ldr	r1, [pc, #16]	@ (8001384 <sendPrechargeRequest+0x18>)
 8001374:	4804      	ldr	r0, [pc, #16]	@ (8001388 <sendPrechargeRequest+0x1c>)
 8001376:	f005 f84d 	bl	8006414 <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

	// OTHERWISE, SENT.... AWAIT RESPONSE..
	// 5 Second Timeout? Implement with a timer?
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	24000400 	.word	0x24000400
 8001384:	240003dc 	.word	0x240003dc
 8001388:	24000114 	.word	0x24000114

0800138c <processPrechargeResponse>:

void processPrechargeResponse() {
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
	inverter_precharged = true;
 8001390:	4b03      	ldr	r3, [pc, #12]	@ (80013a0 <processPrechargeResponse+0x14>)
 8001392:	2201      	movs	r2, #1
 8001394:	701a      	strb	r2, [r3, #0]
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	24000401 	.word	0x24000401

080013a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <HAL_MspInit+0x30>)
 80013ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013b0:	4a08      	ldr	r2, [pc, #32]	@ (80013d4 <HAL_MspInit+0x30>)
 80013b2:	f043 0302 	orr.w	r3, r3, #2
 80013b6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_MspInit+0x30>)
 80013bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	58024400 	.word	0x58024400

080013d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <NMI_Handler+0x4>

080013e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <HardFault_Handler+0x4>

080013e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <MemManage_Handler+0x4>

080013f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <BusFault_Handler+0x4>

080013f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <UsageFault_Handler+0x4>

08001400 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800142e:	f000 fa23 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800143c:	4802      	ldr	r0, [pc, #8]	@ (8001448 <DMA1_Stream0_IRQHandler+0x10>)
 800143e:	f003 fa2b 	bl	8004898 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2400009c 	.word	0x2400009c

0800144c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <DMA1_Stream1_IRQHandler+0x10>)
 8001452:	f003 fa21 	bl	8004898 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2400030c 	.word	0x2400030c

08001460 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
  fdcan1_irq_count++;  /* Increment to verify interrupt fires */
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <FDCAN1_IT0_IRQHandler+0x18>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	4a03      	ldr	r2, [pc, #12]	@ (8001478 <FDCAN1_IT0_IRQHandler+0x18>)
 800146c:	6013      	str	r3, [r2, #0]
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800146e:	4803      	ldr	r0, [pc, #12]	@ (800147c <FDCAN1_IT0_IRQHandler+0x1c>)
 8001470:	f005 fa12 	bl	8006898 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	24000404 	.word	0x24000404
 800147c:	24000114 	.word	0x24000114

08001480 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001484:	4802      	ldr	r0, [pc, #8]	@ (8001490 <FDCAN2_IT0_IRQHandler+0x10>)
 8001486:	f005 fa07 	bl	8006898 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	240001b4 	.word	0x240001b4

08001494 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMS_FAULT_Pin);
 8001498:	2080      	movs	r0, #128	@ 0x80
 800149a:	f006 f8bf 	bl	800761c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMD_FAULT_Pin);
 800149e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80014a2:	f006 f8bb 	bl	800761c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BSPD_FAULT_Pin);
 80014a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014aa:	f006 f8b7 	bl	800761c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014b8:	4802      	ldr	r0, [pc, #8]	@ (80014c4 <TIM1_UP_IRQHandler+0x10>)
 80014ba:	f009 fe76 	bl	800b1aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	24000408 	.word	0x24000408

080014c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PRCHG_BTN_Pin);
 80014cc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80014d0:	f006 f8a4 	bl	800761c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTD_BTN_Pin);
 80014d4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80014d8:	f006 f8a0 	bl	800761c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}

080014e0 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80014e4:	4802      	ldr	r0, [pc, #8]	@ (80014f0 <ADC3_IRQHandler+0x10>)
 80014e6:	f001 f82d 	bl	8002544 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2400002c 	.word	0x2400002c

080014f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014f8:	4b3e      	ldr	r3, [pc, #248]	@ (80015f4 <SystemInit+0x100>)
 80014fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014fe:	4a3d      	ldr	r2, [pc, #244]	@ (80015f4 <SystemInit+0x100>)
 8001500:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001504:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001508:	4b3b      	ldr	r3, [pc, #236]	@ (80015f8 <SystemInit+0x104>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	2b06      	cmp	r3, #6
 8001512:	d807      	bhi.n	8001524 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001514:	4b38      	ldr	r3, [pc, #224]	@ (80015f8 <SystemInit+0x104>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f023 030f 	bic.w	r3, r3, #15
 800151c:	4a36      	ldr	r2, [pc, #216]	@ (80015f8 <SystemInit+0x104>)
 800151e:	f043 0307 	orr.w	r3, r3, #7
 8001522:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001524:	4b35      	ldr	r3, [pc, #212]	@ (80015fc <SystemInit+0x108>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a34      	ldr	r2, [pc, #208]	@ (80015fc <SystemInit+0x108>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001530:	4b32      	ldr	r3, [pc, #200]	@ (80015fc <SystemInit+0x108>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001536:	4b31      	ldr	r3, [pc, #196]	@ (80015fc <SystemInit+0x108>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	4930      	ldr	r1, [pc, #192]	@ (80015fc <SystemInit+0x108>)
 800153c:	4b30      	ldr	r3, [pc, #192]	@ (8001600 <SystemInit+0x10c>)
 800153e:	4013      	ands	r3, r2
 8001540:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001542:	4b2d      	ldr	r3, [pc, #180]	@ (80015f8 <SystemInit+0x104>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	d007      	beq.n	800155e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <SystemInit+0x104>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f023 030f 	bic.w	r3, r3, #15
 8001556:	4a28      	ldr	r2, [pc, #160]	@ (80015f8 <SystemInit+0x104>)
 8001558:	f043 0307 	orr.w	r3, r3, #7
 800155c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800155e:	4b27      	ldr	r3, [pc, #156]	@ (80015fc <SystemInit+0x108>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001564:	4b25      	ldr	r3, [pc, #148]	@ (80015fc <SystemInit+0x108>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800156a:	4b24      	ldr	r3, [pc, #144]	@ (80015fc <SystemInit+0x108>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001570:	4b22      	ldr	r3, [pc, #136]	@ (80015fc <SystemInit+0x108>)
 8001572:	4a24      	ldr	r2, [pc, #144]	@ (8001604 <SystemInit+0x110>)
 8001574:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001576:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <SystemInit+0x108>)
 8001578:	4a23      	ldr	r2, [pc, #140]	@ (8001608 <SystemInit+0x114>)
 800157a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800157c:	4b1f      	ldr	r3, [pc, #124]	@ (80015fc <SystemInit+0x108>)
 800157e:	4a23      	ldr	r2, [pc, #140]	@ (800160c <SystemInit+0x118>)
 8001580:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001582:	4b1e      	ldr	r3, [pc, #120]	@ (80015fc <SystemInit+0x108>)
 8001584:	2200      	movs	r2, #0
 8001586:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <SystemInit+0x108>)
 800158a:	4a20      	ldr	r2, [pc, #128]	@ (800160c <SystemInit+0x118>)
 800158c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800158e:	4b1b      	ldr	r3, [pc, #108]	@ (80015fc <SystemInit+0x108>)
 8001590:	2200      	movs	r2, #0
 8001592:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001594:	4b19      	ldr	r3, [pc, #100]	@ (80015fc <SystemInit+0x108>)
 8001596:	4a1d      	ldr	r2, [pc, #116]	@ (800160c <SystemInit+0x118>)
 8001598:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <SystemInit+0x108>)
 800159c:	2200      	movs	r2, #0
 800159e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <SystemInit+0x108>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a15      	ldr	r2, [pc, #84]	@ (80015fc <SystemInit+0x108>)
 80015a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <SystemInit+0x108>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80015b2:	4b12      	ldr	r3, [pc, #72]	@ (80015fc <SystemInit+0x108>)
 80015b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80015b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d113      	bne.n	80015e8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80015c0:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <SystemInit+0x108>)
 80015c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80015c6:	4a0d      	ldr	r2, [pc, #52]	@ (80015fc <SystemInit+0x108>)
 80015c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <SystemInit+0x11c>)
 80015d2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80015d6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <SystemInit+0x108>)
 80015da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80015de:	4a07      	ldr	r2, [pc, #28]	@ (80015fc <SystemInit+0x108>)
 80015e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80015e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed00 	.word	0xe000ed00
 80015f8:	52002000 	.word	0x52002000
 80015fc:	58024400 	.word	0x58024400
 8001600:	eaf6ed7f 	.word	0xeaf6ed7f
 8001604:	02020200 	.word	0x02020200
 8001608:	01ff0000 	.word	0x01ff0000
 800160c:	01010280 	.word	0x01010280
 8001610:	52004000 	.word	0x52004000

08001614 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <ExitRun0Mode+0x2c>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	4a08      	ldr	r2, [pc, #32]	@ (8001640 <ExitRun0Mode+0x2c>)
 800161e:	f043 0302 	orr.w	r3, r3, #2
 8001622:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001624:	bf00      	nop
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <ExitRun0Mode+0x2c>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0f9      	beq.n	8001626 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001632:	bf00      	nop
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	58024800 	.word	0x58024800

08001644 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001662:	4b20      	ldr	r3, [pc, #128]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001664:	4a20      	ldr	r2, [pc, #128]	@ (80016e8 <MX_TIM1_Init+0xa4>)
 8001666:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3071;
 8001668:	4b1e      	ldr	r3, [pc, #120]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 800166a:	f640 32ff 	movw	r2, #3071	@ 0xbff
 800166e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62499;
 8001676:	4b1b      	ldr	r3, [pc, #108]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001678:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800167c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167e:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168a:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001690:	4814      	ldr	r0, [pc, #80]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 8001692:	f009 fc7d 	bl	800af90 <HAL_TIM_Base_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800169c:	f7ff fdec 	bl	8001278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4619      	mov	r1, r3
 80016ac:	480d      	ldr	r0, [pc, #52]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 80016ae:	f009 fe83 	bl	800b3b8 <HAL_TIM_ConfigClockSource>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80016b8:	f7ff fdde 	bl	8001278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_TIM1_Init+0xa0>)
 80016ce:	f00a f8dd 	bl	800b88c <HAL_TIMEx_MasterConfigSynchronization>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80016d8:	f7ff fdce 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	24000408 	.word	0x24000408
 80016e8:	40010000 	.word	0x40010000

080016ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001734 <HAL_TIM_Base_MspInit+0x48>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d116      	bne.n	800172c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_TIM_Base_MspInit+0x4c>)
 8001700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001704:	4a0c      	ldr	r2, [pc, #48]	@ (8001738 <HAL_TIM_Base_MspInit+0x4c>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_TIM_Base_MspInit+0x4c>)
 8001710:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 800171c:	2200      	movs	r2, #0
 800171e:	2101      	movs	r1, #1
 8001720:	2019      	movs	r0, #25
 8001722:	f002 fa4a 	bl	8003bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001726:	2019      	movs	r0, #25
 8001728:	f002 fa61 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40010000 	.word	0x40010000
 8001738:	58024400 	.word	0x58024400

0800173c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800173c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001778 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001740:	f7ff ff68 	bl	8001614 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001744:	f7ff fed6 	bl	80014f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001748:	480c      	ldr	r0, [pc, #48]	@ (800177c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800174a:	490d      	ldr	r1, [pc, #52]	@ (8001780 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800174c:	4a0d      	ldr	r2, [pc, #52]	@ (8001784 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001750:	e002      	b.n	8001758 <LoopCopyDataInit>

08001752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001756:	3304      	adds	r3, #4

08001758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800175c:	d3f9      	bcc.n	8001752 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175e:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001760:	4c0a      	ldr	r4, [pc, #40]	@ (800178c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001764:	e001      	b.n	800176a <LoopFillZerobss>

08001766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001768:	3204      	adds	r2, #4

0800176a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800176c:	d3fb      	bcc.n	8001766 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800176e:	f00a f94f 	bl	800ba10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001772:	f7ff fc3d 	bl	8000ff0 <main>
  bx  lr
 8001776:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001778:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800177c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001780:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001784:	0800bb08 	.word	0x0800bb08
  ldr r2, =_sbss
 8001788:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800178c:	24000458 	.word	0x24000458

08001790 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001790:	e7fe      	b.n	8001790 <ADC_IRQHandler>
	...

08001794 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800179a:	2003      	movs	r0, #3
 800179c:	f002 fa02 	bl	8003ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80017a0:	f006 fe50 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 80017a4:	4602      	mov	r2, r0
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_Init+0x68>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	0a1b      	lsrs	r3, r3, #8
 80017ac:	f003 030f 	and.w	r3, r3, #15
 80017b0:	4913      	ldr	r1, [pc, #76]	@ (8001800 <HAL_Init+0x6c>)
 80017b2:	5ccb      	ldrb	r3, [r1, r3]
 80017b4:	f003 031f 	and.w	r3, r3, #31
 80017b8:	fa22 f303 	lsr.w	r3, r2, r3
 80017bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80017be:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <HAL_Init+0x68>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001800 <HAL_Init+0x6c>)
 80017c8:	5cd3      	ldrb	r3, [r2, r3]
 80017ca:	f003 031f 	and.w	r3, r3, #31
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
 80017d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001804 <HAL_Init+0x70>)
 80017d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80017d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001808 <HAL_Init+0x74>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017de:	200f      	movs	r0, #15
 80017e0:	f000 f814 	bl	800180c <HAL_InitTick>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e002      	b.n	80017f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80017ee:	f7ff fdd9 	bl	80013a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	58024400 	.word	0x58024400
 8001800:	0800bad8 	.word	0x0800bad8
 8001804:	24000004 	.word	0x24000004
 8001808:	24000000 	.word	0x24000000

0800180c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001814:	4b15      	ldr	r3, [pc, #84]	@ (800186c <HAL_InitTick+0x60>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e021      	b.n	8001864 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001820:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <HAL_InitTick+0x64>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b11      	ldr	r3, [pc, #68]	@ (800186c <HAL_InitTick+0x60>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f002 f9e7 	bl	8003c0a <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001854:	f002 f9b1 	bl	8003bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <HAL_InitTick+0x68>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	2400000c 	.word	0x2400000c
 8001870:	24000000 	.word	0x24000000
 8001874:	24000008 	.word	0x24000008

08001878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_IncTick+0x20>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_IncTick+0x24>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a04      	ldr	r2, [pc, #16]	@ (800189c <HAL_IncTick+0x24>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	2400000c 	.word	0x2400000c
 800189c:	24000454 	.word	0x24000454

080018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b03      	ldr	r3, [pc, #12]	@ (80018b4 <HAL_GetTick+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	24000454 	.word	0x24000454

080018b8 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	401a      	ands	r2, r3
 80018cc:	4904      	ldr	r1, [pc, #16]	@ (80018e0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	58000400 	.word	0x58000400

080018e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	609a      	str	r2, [r3, #8]
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	431a      	orrs	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	609a      	str	r2, [r3, #8]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800194c:	b480      	push	{r7}
 800194e:	b087      	sub	sp, #28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a18      	ldr	r2, [pc, #96]	@ (80019bc <LL_ADC_SetChannelPreselection+0x70>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d027      	beq.n	80019ae <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001964:	2b00      	cmp	r3, #0
 8001966:	d107      	bne.n	8001978 <LL_ADC_SetChannelPreselection+0x2c>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	0e9b      	lsrs	r3, r3, #26
 800196c:	f003 031f 	and.w	r3, r3, #31
 8001970:	2201      	movs	r2, #1
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	e015      	b.n	80019a4 <LL_ADC_SetChannelPreselection+0x58>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	fa93 f3a3 	rbit	r3, r3
 8001982:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800198e:	2320      	movs	r3, #32
 8001990:	e003      	b.n	800199a <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fab3 f383 	clz	r3, r3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f003 031f 	and.w	r3, r3, #31
 800199e:	2201      	movs	r2, #1
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	69d2      	ldr	r2, [r2, #28]
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80019ae:	bf00      	nop
 80019b0:	371c      	adds	r7, #28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	58026000 	.word	0x58026000

080019c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
 80019cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	3360      	adds	r3, #96	@ 0x60
 80019d2:	461a      	mov	r2, r3
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4a10      	ldr	r2, [pc, #64]	@ (8001a20 <LL_ADC_SetOffset+0x60>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d10b      	bne.n	80019fc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80019fa:	e00b      	b.n	8001a14 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	430b      	orrs	r3, r1
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	601a      	str	r2, [r3, #0]
}
 8001a14:	bf00      	nop
 8001a16:	371c      	adds	r7, #28
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	58026000 	.word	0x58026000

08001a24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3360      	adds	r3, #96	@ 0x60
 8001a32:	461a      	mov	r2, r3
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	f003 031f 	and.w	r3, r3, #31
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a70:	431a      	orrs	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	611a      	str	r2, [r3, #16]
}
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b087      	sub	sp, #28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4a0c      	ldr	r2, [pc, #48]	@ (8001ac4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d00e      	beq.n	8001ab6 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3360      	adds	r3, #96	@ 0x60
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	601a      	str	r2, [r3, #0]
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	58026000 	.word	0x58026000

08001ac8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <LL_ADC_SetOffsetSaturation+0x40>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d10e      	bne.n	8001afa <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	3360      	adds	r3, #96	@ 0x60
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	431a      	orrs	r2, r3
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001afa:	bf00      	nop
 8001afc:	371c      	adds	r7, #28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	58026000 	.word	0x58026000

08001b0c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b087      	sub	sp, #28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b4c <LL_ADC_SetOffsetSign+0x40>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d10e      	bne.n	8001b3e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3360      	adds	r3, #96	@ 0x60
 8001b24:	461a      	mov	r2, r3
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001b3e:	bf00      	nop
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	58026000 	.word	0x58026000

08001b50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b087      	sub	sp, #28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3360      	adds	r3, #96	@ 0x60
 8001b60:	461a      	mov	r2, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba0 <LL_ADC_SetOffsetState+0x50>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d108      	bne.n	8001b84 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001b82:	e007      	b.n	8001b94 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	601a      	str	r2, [r3, #0]
}
 8001b94:	bf00      	nop
 8001b96:	371c      	adds	r7, #28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	58026000 	.word	0x58026000

08001ba4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d101      	bne.n	8001bbc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e000      	b.n	8001bbe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b087      	sub	sp, #28
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	3330      	adds	r3, #48	@ 0x30
 8001bda:	461a      	mov	r2, r3
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	4413      	add	r3, r2
 8001be8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	f003 031f 	and.w	r3, r3, #31
 8001bf4:	211f      	movs	r1, #31
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	401a      	ands	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	0e9b      	lsrs	r3, r3, #26
 8001c02:	f003 011f 	and.w	r1, r3, #31
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	f003 031f 	and.w	r3, r3, #31
 8001c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c10:	431a      	orrs	r2, r3
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c16:	bf00      	nop
 8001c18:	371c      	adds	r7, #28
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f023 0203 	bic.w	r2, r3, #3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	60da      	str	r2, [r3, #12]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	f043 0201 	orr.w	r2, r3, #1
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	60da      	str	r2, [r3, #12]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a08      	ldr	r2, [pc, #32]	@ (8001c98 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d107      	bne.n	8001c8a <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f023 0203 	bic.w	r2, r3, #3
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	431a      	orrs	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	60da      	str	r2, [r3, #12]
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	58026000 	.word	0x58026000

08001c9c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d101      	bne.n	8001cb4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e000      	b.n	8001cb6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b087      	sub	sp, #28
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	3314      	adds	r3, #20
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	0e5b      	lsrs	r3, r3, #25
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	4413      	add	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	0d1b      	lsrs	r3, r3, #20
 8001cea:	f003 031f 	and.w	r3, r3, #31
 8001cee:	2107      	movs	r1, #7
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	0d1b      	lsrs	r3, r3, #20
 8001cfc:	f003 031f 	and.w	r3, r3, #31
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	431a      	orrs	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d0c:	bf00      	nop
 8001d0e:	371c      	adds	r7, #28
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4a1a      	ldr	r2, [pc, #104]	@ (8001d90 <LL_ADC_SetChannelSingleDiff+0x78>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d115      	bne.n	8001d58 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f003 0318 	and.w	r3, r3, #24
 8001d42:	4914      	ldr	r1, [pc, #80]	@ (8001d94 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001d44:	40d9      	lsrs	r1, r3
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	400b      	ands	r3, r1
 8001d4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001d56:	e014      	b.n	8001d82 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f003 0318 	and.w	r3, r3, #24
 8001d6e:	4909      	ldr	r1, [pc, #36]	@ (8001d94 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001d70:	40d9      	lsrs	r1, r3
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	400b      	ands	r3, r1
 8001d76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001d82:	bf00      	nop
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	58026000 	.word	0x58026000
 8001d94:	000fffff 	.word	0x000fffff

08001d98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 031f 	and.w	r3, r3, #31
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	4b04      	ldr	r3, [pc, #16]	@ (8001df0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6093      	str	r3, [r2, #8]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	5fffffc0 	.word	0x5fffffc0

08001df4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e08:	d101      	bne.n	8001e0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e000      	b.n	8001e10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <LL_ADC_EnableInternalRegulator+0x24>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	6fffffc0 	.word	0x6fffffc0

08001e44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e58:	d101      	bne.n	8001e5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	4b05      	ldr	r3, [pc, #20]	@ (8001e90 <LL_ADC_Enable+0x24>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	f043 0201 	orr.w	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	7fffffc0 	.word	0x7fffffc0

08001e94 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <LL_ADC_Disable+0x24>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	f043 0202 	orr.w	r2, r3, #2
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	7fffffc0 	.word	0x7fffffc0

08001ebc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <LL_ADC_IsEnabled+0x18>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <LL_ADC_IsEnabled+0x1a>
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d101      	bne.n	8001efa <LL_ADC_IsDisableOngoing+0x18>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e000      	b.n	8001efc <LL_ADC_IsDisableOngoing+0x1a>
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <LL_ADC_REG_StartConversion+0x24>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	f043 0204 	orr.w	r2, r3, #4
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	7fffffc0 	.word	0x7fffffc0

08001f30 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d101      	bne.n	8001f48 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d101      	bne.n	8001f6e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e1ee      	b.n	8002374 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d109      	bne.n	8001fb8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7fe fa41 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff ff19 	bl	8001df4 <LL_ADC_IsDeepPowerDownEnabled>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff feff 	bl	8001dd0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff34 	bl	8001e44 <LL_ADC_IsInternalRegulatorEnabled>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d114      	bne.n	800200c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff18 	bl	8001e1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fec:	4b8e      	ldr	r3, [pc, #568]	@ (8002228 <HAL_ADC_Init+0x2ac>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	099b      	lsrs	r3, r3, #6
 8001ff2:	4a8e      	ldr	r2, [pc, #568]	@ (800222c <HAL_ADC_Init+0x2b0>)
 8001ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff8:	099b      	lsrs	r3, r3, #6
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ffe:	e002      	b.n	8002006 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	3b01      	subs	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f9      	bne.n	8002000 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff17 	bl	8001e44 <LL_ADC_IsInternalRegulatorEnabled>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10d      	bne.n	8002038 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002020:	f043 0210 	orr.w	r2, r3, #16
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800202c:	f043 0201 	orr.w	r2, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff77 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 8002042:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b00      	cmp	r3, #0
 800204e:	f040 8188 	bne.w	8002362 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	2b00      	cmp	r3, #0
 8002056:	f040 8184 	bne.w	8002362 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002062:	f043 0202 	orr.w	r2, r3, #2
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff ff24 	bl	8001ebc <LL_ADC_IsEnabled>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d136      	bne.n	80020e8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a6c      	ldr	r2, [pc, #432]	@ (8002230 <HAL_ADC_Init+0x2b4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d004      	beq.n	800208e <HAL_ADC_Init+0x112>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a6a      	ldr	r2, [pc, #424]	@ (8002234 <HAL_ADC_Init+0x2b8>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d10e      	bne.n	80020ac <HAL_ADC_Init+0x130>
 800208e:	4868      	ldr	r0, [pc, #416]	@ (8002230 <HAL_ADC_Init+0x2b4>)
 8002090:	f7ff ff14 	bl	8001ebc <LL_ADC_IsEnabled>
 8002094:	4604      	mov	r4, r0
 8002096:	4867      	ldr	r0, [pc, #412]	@ (8002234 <HAL_ADC_Init+0x2b8>)
 8002098:	f7ff ff10 	bl	8001ebc <LL_ADC_IsEnabled>
 800209c:	4603      	mov	r3, r0
 800209e:	4323      	orrs	r3, r4
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf0c      	ite	eq
 80020a4:	2301      	moveq	r3, #1
 80020a6:	2300      	movne	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e008      	b.n	80020be <HAL_ADC_Init+0x142>
 80020ac:	4862      	ldr	r0, [pc, #392]	@ (8002238 <HAL_ADC_Init+0x2bc>)
 80020ae:	f7ff ff05 	bl	8001ebc <LL_ADC_IsEnabled>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	bf0c      	ite	eq
 80020b8:	2301      	moveq	r3, #1
 80020ba:	2300      	movne	r3, #0
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d012      	beq.n	80020e8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a5a      	ldr	r2, [pc, #360]	@ (8002230 <HAL_ADC_Init+0x2b4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d004      	beq.n	80020d6 <HAL_ADC_Init+0x15a>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a58      	ldr	r2, [pc, #352]	@ (8002234 <HAL_ADC_Init+0x2b8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d101      	bne.n	80020da <HAL_ADC_Init+0x15e>
 80020d6:	4a59      	ldr	r2, [pc, #356]	@ (800223c <HAL_ADC_Init+0x2c0>)
 80020d8:	e000      	b.n	80020dc <HAL_ADC_Init+0x160>
 80020da:	4a59      	ldr	r2, [pc, #356]	@ (8002240 <HAL_ADC_Init+0x2c4>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	4619      	mov	r1, r3
 80020e2:	4610      	mov	r0, r2
 80020e4:	f7ff fbfe 	bl	80018e4 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a52      	ldr	r2, [pc, #328]	@ (8002238 <HAL_ADC_Init+0x2bc>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d129      	bne.n	8002146 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	7e5b      	ldrb	r3, [r3, #25]
 80020f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80020fc:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002102:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b08      	cmp	r3, #8
 800210a:	d013      	beq.n	8002134 <HAL_ADC_Init+0x1b8>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2b0c      	cmp	r3, #12
 8002112:	d00d      	beq.n	8002130 <HAL_ADC_Init+0x1b4>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b1c      	cmp	r3, #28
 800211a:	d007      	beq.n	800212c <HAL_ADC_Init+0x1b0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2b18      	cmp	r3, #24
 8002122:	d101      	bne.n	8002128 <HAL_ADC_Init+0x1ac>
 8002124:	2318      	movs	r3, #24
 8002126:	e006      	b.n	8002136 <HAL_ADC_Init+0x1ba>
 8002128:	2300      	movs	r3, #0
 800212a:	e004      	b.n	8002136 <HAL_ADC_Init+0x1ba>
 800212c:	2310      	movs	r3, #16
 800212e:	e002      	b.n	8002136 <HAL_ADC_Init+0x1ba>
 8002130:	2308      	movs	r3, #8
 8002132:	e000      	b.n	8002136 <HAL_ADC_Init+0x1ba>
 8002134:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002136:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800213e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
 8002144:	e00e      	b.n	8002164 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7e5b      	ldrb	r3, [r3, #25]
 800214a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002150:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002156:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800215e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002160:	4313      	orrs	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d106      	bne.n	800217c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	3b01      	subs	r3, #1
 8002174:	045b      	lsls	r3, r3, #17
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002180:	2b00      	cmp	r3, #0
 8002182:	d009      	beq.n	8002198 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002188:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002190:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a26      	ldr	r2, [pc, #152]	@ (8002238 <HAL_ADC_Init+0x2bc>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d115      	bne.n	80021ce <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	4b26      	ldr	r3, [pc, #152]	@ (8002244 <HAL_ADC_Init+0x2c8>)
 80021aa:	4013      	ands	r3, r2
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	69b9      	ldr	r1, [r7, #24]
 80021b2:	430b      	orrs	r3, r1
 80021b4:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	611a      	str	r2, [r3, #16]
 80021cc:	e009      	b.n	80021e2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <HAL_ADC_Init+0x2cc>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6812      	ldr	r2, [r2, #0]
 80021dc:	69b9      	ldr	r1, [r7, #24]
 80021de:	430b      	orrs	r3, r1
 80021e0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fea2 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 80021ec:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff feaf 	bl	8001f56 <LL_ADC_INJ_IsConversionOngoing>
 80021f8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f040 808e 	bne.w	800231e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2b00      	cmp	r3, #0
 8002206:	f040 808a 	bne.w	800231e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <HAL_ADC_Init+0x2bc>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d11b      	bne.n	800224c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	7e1b      	ldrb	r3, [r3, #24]
 8002218:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002220:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	e018      	b.n	800225a <HAL_ADC_Init+0x2de>
 8002228:	24000000 	.word	0x24000000
 800222c:	053e2d63 	.word	0x053e2d63
 8002230:	40022000 	.word	0x40022000
 8002234:	40022100 	.word	0x40022100
 8002238:	58026000 	.word	0x58026000
 800223c:	40022300 	.word	0x40022300
 8002240:	58026300 	.word	0x58026300
 8002244:	fff04007 	.word	0xfff04007
 8002248:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e1b      	ldrb	r3, [r3, #24]
 8002250:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	4b46      	ldr	r3, [pc, #280]	@ (800237c <HAL_ADC_Init+0x400>)
 8002262:	4013      	ands	r3, r2
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	69b9      	ldr	r1, [r7, #24]
 800226a:	430b      	orrs	r3, r1
 800226c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002274:	2b01      	cmp	r3, #1
 8002276:	d137      	bne.n	80022e8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a3f      	ldr	r2, [pc, #252]	@ (8002380 <HAL_ADC_Init+0x404>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d116      	bne.n	80022b6 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	4b3d      	ldr	r3, [pc, #244]	@ (8002384 <HAL_ADC_Init+0x408>)
 8002290:	4013      	ands	r3, r2
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800229a:	4311      	orrs	r1, r2
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022a0:	4311      	orrs	r1, r2
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80022a6:	430a      	orrs	r2, r1
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	611a      	str	r2, [r3, #16]
 80022b4:	e020      	b.n	80022f8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	691a      	ldr	r2, [r3, #16]
 80022bc:	4b32      	ldr	r3, [pc, #200]	@ (8002388 <HAL_ADC_Init+0x40c>)
 80022be:	4013      	ands	r3, r2
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022c4:	3a01      	subs	r2, #1
 80022c6:	0411      	lsls	r1, r2, #16
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80022cc:	4311      	orrs	r1, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022d2:	4311      	orrs	r1, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80022d8:	430a      	orrs	r2, r1
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0201 	orr.w	r2, r2, #1
 80022e4:	611a      	str	r2, [r3, #16]
 80022e6:	e007      	b.n	80022f8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	691a      	ldr	r2, [r3, #16]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0201 	bic.w	r2, r2, #1
 80022f6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a1b      	ldr	r2, [pc, #108]	@ (8002380 <HAL_ADC_Init+0x404>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d002      	beq.n	800231e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f001 f9bd 	bl	8003698 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d10c      	bne.n	8002340 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232c:	f023 010f 	bic.w	r1, r3, #15
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	1e5a      	subs	r2, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	631a      	str	r2, [r3, #48]	@ 0x30
 800233e:	e007      	b.n	8002350 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 020f 	bic.w	r2, r2, #15
 800234e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002354:	f023 0303 	bic.w	r3, r3, #3
 8002358:	f043 0201 	orr.w	r2, r3, #1
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002360:	e007      	b.n	8002372 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002366:	f043 0210 	orr.w	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002372:	7ffb      	ldrb	r3, [r7, #31]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3724      	adds	r7, #36	@ 0x24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd90      	pop	{r4, r7, pc}
 800237c:	ffffbffc 	.word	0xffffbffc
 8002380:	58026000 	.word	0x58026000
 8002384:	fc00f81f 	.word	0xfc00f81f
 8002388:	fc00f81e 	.word	0xfc00f81e

0800238c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a60      	ldr	r2, [pc, #384]	@ (8002520 <HAL_ADC_Start_DMA+0x194>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d004      	beq.n	80023ac <HAL_ADC_Start_DMA+0x20>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a5f      	ldr	r2, [pc, #380]	@ (8002524 <HAL_ADC_Start_DMA+0x198>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_Start_DMA+0x24>
 80023ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002528 <HAL_ADC_Start_DMA+0x19c>)
 80023ae:	e000      	b.n	80023b2 <HAL_ADC_Start_DMA+0x26>
 80023b0:	4b5e      	ldr	r3, [pc, #376]	@ (800252c <HAL_ADC_Start_DMA+0x1a0>)
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fcf0 	bl	8001d98 <LL_ADC_GetMultimode>
 80023b8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fdb6 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f040 80a2 	bne.w	8002510 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d101      	bne.n	80023da <HAL_ADC_Start_DMA+0x4e>
 80023d6:	2302      	movs	r3, #2
 80023d8:	e09d      	b.n	8002516 <HAL_ADC_Start_DMA+0x18a>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2201      	movs	r2, #1
 80023de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d003      	beq.n	80023f6 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	2b09      	cmp	r3, #9
 80023f2:	f040 8086 	bne.w	8002502 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f000 ffd0 	bl	800339c <ADC_Enable>
 80023fc:	4603      	mov	r3, r0
 80023fe:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002400:	7dfb      	ldrb	r3, [r7, #23]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d178      	bne.n	80024f8 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800240a:	4b49      	ldr	r3, [pc, #292]	@ (8002530 <HAL_ADC_Start_DMA+0x1a4>)
 800240c:	4013      	ands	r3, r2
 800240e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a42      	ldr	r2, [pc, #264]	@ (8002524 <HAL_ADC_Start_DMA+0x198>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d002      	beq.n	8002426 <HAL_ADC_Start_DMA+0x9a>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	e000      	b.n	8002428 <HAL_ADC_Start_DMA+0x9c>
 8002426:	4b3e      	ldr	r3, [pc, #248]	@ (8002520 <HAL_ADC_Start_DMA+0x194>)
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	4293      	cmp	r3, r2
 800242e:	d002      	beq.n	8002436 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d105      	bne.n	8002442 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d006      	beq.n	800245c <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002452:	f023 0206 	bic.w	r2, r3, #6
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	665a      	str	r2, [r3, #100]	@ 0x64
 800245a:	e002      	b.n	8002462 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	4a33      	ldr	r2, [pc, #204]	@ (8002534 <HAL_ADC_Start_DMA+0x1a8>)
 8002468:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246e:	4a32      	ldr	r2, [pc, #200]	@ (8002538 <HAL_ADC_Start_DMA+0x1ac>)
 8002470:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002476:	4a31      	ldr	r2, [pc, #196]	@ (800253c <HAL_ADC_Start_DMA+0x1b0>)
 8002478:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	221c      	movs	r2, #28
 8002480:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f042 0210 	orr.w	r2, r2, #16
 8002498:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a28      	ldr	r2, [pc, #160]	@ (8002540 <HAL_ADC_Start_DMA+0x1b4>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d10f      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4619      	mov	r1, r3
 80024b2:	4610      	mov	r0, r2
 80024b4:	f7ff fbd8 	bl	8001c68 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fbc3 	bl	8001c48 <LL_ADC_EnableDMAReq>
 80024c2:	e007      	b.n	80024d4 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024cc:	4619      	mov	r1, r3
 80024ce:	4610      	mov	r0, r2
 80024d0:	f7ff fba7 	bl	8001c22 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3340      	adds	r3, #64	@ 0x40
 80024de:	4619      	mov	r1, r3
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f001 ff6e 	bl	80043c4 <HAL_DMA_Start_IT>
 80024e8:	4603      	mov	r3, r0
 80024ea:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fd09 	bl	8001f08 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80024f6:	e00d      	b.n	8002514 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8002500:	e008      	b.n	8002514 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800250e:	e001      	b.n	8002514 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002510:	2302      	movs	r3, #2
 8002512:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002514:	7dfb      	ldrb	r3, [r7, #23]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40022000 	.word	0x40022000
 8002524:	40022100 	.word	0x40022100
 8002528:	40022300 	.word	0x40022300
 800252c:	58026300 	.word	0x58026300
 8002530:	fffff0fe 	.word	0xfffff0fe
 8002534:	0800356f 	.word	0x0800356f
 8002538:	08003647 	.word	0x08003647
 800253c:	08003663 	.word	0x08003663
 8002540:	58026000 	.word	0x58026000

08002544 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08a      	sub	sp, #40	@ 0x28
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a87      	ldr	r2, [pc, #540]	@ (8002784 <HAL_ADC_IRQHandler+0x240>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d004      	beq.n	8002574 <HAL_ADC_IRQHandler+0x30>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a86      	ldr	r2, [pc, #536]	@ (8002788 <HAL_ADC_IRQHandler+0x244>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d101      	bne.n	8002578 <HAL_ADC_IRQHandler+0x34>
 8002574:	4b85      	ldr	r3, [pc, #532]	@ (800278c <HAL_ADC_IRQHandler+0x248>)
 8002576:	e000      	b.n	800257a <HAL_ADC_IRQHandler+0x36>
 8002578:	4b85      	ldr	r3, [pc, #532]	@ (8002790 <HAL_ADC_IRQHandler+0x24c>)
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff fc0c 	bl	8001d98 <LL_ADC_GetMultimode>
 8002580:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d017      	beq.n	80025bc <HAL_ADC_IRQHandler+0x78>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d012      	beq.n	80025bc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d105      	bne.n	80025ae <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f001 fa1e 	bl	80039f0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2202      	movs	r2, #2
 80025ba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d004      	beq.n	80025d0 <HAL_ADC_IRQHandler+0x8c>
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10a      	bne.n	80025e6 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 8083 	beq.w	80026e2 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d07d      	beq.n	80026e2 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d105      	bne.n	80025fe <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff face 	bl	8001ba4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d062      	beq.n	80026d4 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a5d      	ldr	r2, [pc, #372]	@ (8002788 <HAL_ADC_IRQHandler+0x244>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d002      	beq.n	800261e <HAL_ADC_IRQHandler+0xda>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	e000      	b.n	8002620 <HAL_ADC_IRQHandler+0xdc>
 800261e:	4b59      	ldr	r3, [pc, #356]	@ (8002784 <HAL_ADC_IRQHandler+0x240>)
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	4293      	cmp	r3, r2
 8002626:	d008      	beq.n	800263a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b05      	cmp	r3, #5
 8002632:	d002      	beq.n	800263a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2b09      	cmp	r3, #9
 8002638:	d104      	bne.n	8002644 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	623b      	str	r3, [r7, #32]
 8002642:	e00c      	b.n	800265e <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a4f      	ldr	r2, [pc, #316]	@ (8002788 <HAL_ADC_IRQHandler+0x244>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d002      	beq.n	8002654 <HAL_ADC_IRQHandler+0x110>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	e000      	b.n	8002656 <HAL_ADC_IRQHandler+0x112>
 8002654:	4b4b      	ldr	r3, [pc, #300]	@ (8002784 <HAL_ADC_IRQHandler+0x240>)
 8002656:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d135      	bne.n	80026d4 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b08      	cmp	r3, #8
 8002674:	d12e      	bne.n	80026d4 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fc58 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d11a      	bne.n	80026bc <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 020c 	bic.w	r2, r2, #12
 8002694:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800269a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d112      	bne.n	80026d4 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026b2:	f043 0201 	orr.w	r2, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	661a      	str	r2, [r3, #96]	@ 0x60
 80026ba:	e00b      	b.n	80026d4 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c0:	f043 0210 	orr.w	r2, r3, #16
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026cc:	f043 0201 	orr.w	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7fe fb23 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	220c      	movs	r2, #12
 80026e0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d004      	beq.n	80026f6 <HAL_ADC_IRQHandler+0x1b2>
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f003 0320 	and.w	r3, r3, #32
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10b      	bne.n	800270e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80a0 	beq.w	8002842 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 809a 	beq.w	8002842 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002712:	f003 0310 	and.w	r3, r3, #16
 8002716:	2b00      	cmp	r3, #0
 8002718:	d105      	bne.n	8002726 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800271e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fab6 	bl	8001c9c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002730:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fa34 	bl	8001ba4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800273c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a11      	ldr	r2, [pc, #68]	@ (8002788 <HAL_ADC_IRQHandler+0x244>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d002      	beq.n	800274e <HAL_ADC_IRQHandler+0x20a>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	e000      	b.n	8002750 <HAL_ADC_IRQHandler+0x20c>
 800274e:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <HAL_ADC_IRQHandler+0x240>)
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	4293      	cmp	r3, r2
 8002756:	d008      	beq.n	800276a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d005      	beq.n	800276a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b06      	cmp	r3, #6
 8002762:	d002      	beq.n	800276a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2b07      	cmp	r3, #7
 8002768:	d104      	bne.n	8002774 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	623b      	str	r3, [r7, #32]
 8002772:	e014      	b.n	800279e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a03      	ldr	r2, [pc, #12]	@ (8002788 <HAL_ADC_IRQHandler+0x244>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d00a      	beq.n	8002794 <HAL_ADC_IRQHandler+0x250>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	e008      	b.n	8002796 <HAL_ADC_IRQHandler+0x252>
 8002784:	40022000 	.word	0x40022000
 8002788:	40022100 	.word	0x40022100
 800278c:	40022300 	.word	0x40022300
 8002790:	58026300 	.word	0x58026300
 8002794:	4b84      	ldr	r3, [pc, #528]	@ (80029a8 <HAL_ADC_IRQHandler+0x464>)
 8002796:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d047      	beq.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80027a4:	6a3b      	ldr	r3, [r7, #32]
 80027a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <HAL_ADC_IRQHandler+0x27a>
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d03f      	beq.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d13a      	bne.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c8:	2b40      	cmp	r3, #64	@ 0x40
 80027ca:	d133      	bne.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80027cc:	6a3b      	ldr	r3, [r7, #32]
 80027ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d12e      	bne.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff fbbb 	bl	8001f56 <LL_ADC_INJ_IsConversionOngoing>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d11a      	bne.n	800281c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027f4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280a:	2b00      	cmp	r3, #0
 800280c:	d112      	bne.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002812:	f043 0201 	orr.w	r2, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	661a      	str	r2, [r3, #96]	@ 0x60
 800281a:	e00b      	b.n	8002834 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002820:	f043 0210 	orr.w	r2, r3, #16
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800282c:	f043 0201 	orr.w	r2, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f001 f8b3 	bl	80039a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2260      	movs	r2, #96	@ 0x60
 8002840:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002848:	2b00      	cmp	r3, #0
 800284a:	d011      	beq.n	8002870 <HAL_ADC_IRQHandler+0x32c>
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00c      	beq.n	8002870 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f8b2 	bl	80029cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2280      	movs	r2, #128	@ 0x80
 800286e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002876:	2b00      	cmp	r3, #0
 8002878:	d012      	beq.n	80028a0 <HAL_ADC_IRQHandler+0x35c>
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00d      	beq.n	80028a0 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002888:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f001 f899 	bl	80039c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800289e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d012      	beq.n	80028d0 <HAL_ADC_IRQHandler+0x38c>
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00d      	beq.n	80028d0 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f001 f88b 	bl	80039dc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028ce:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f003 0310 	and.w	r3, r3, #16
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d043      	beq.n	8002962 <HAL_ADC_IRQHandler+0x41e>
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	f003 0310 	and.w	r3, r3, #16
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d03e      	beq.n	8002962 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d102      	bne.n	80028f2 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80028ec:	2301      	movs	r3, #1
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f0:	e021      	b.n	8002936 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d015      	beq.n	8002924 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a2a      	ldr	r2, [pc, #168]	@ (80029a8 <HAL_ADC_IRQHandler+0x464>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d004      	beq.n	800290c <HAL_ADC_IRQHandler+0x3c8>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a29      	ldr	r2, [pc, #164]	@ (80029ac <HAL_ADC_IRQHandler+0x468>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d101      	bne.n	8002910 <HAL_ADC_IRQHandler+0x3cc>
 800290c:	4b28      	ldr	r3, [pc, #160]	@ (80029b0 <HAL_ADC_IRQHandler+0x46c>)
 800290e:	e000      	b.n	8002912 <HAL_ADC_IRQHandler+0x3ce>
 8002910:	4b28      	ldr	r3, [pc, #160]	@ (80029b4 <HAL_ADC_IRQHandler+0x470>)
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fa4e 	bl	8001db4 <LL_ADC_GetMultiDMATransfer>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00b      	beq.n	8002936 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800291e:	2301      	movs	r3, #1
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
 8002922:	e008      	b.n	8002936 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002932:	2301      	movs	r3, #1
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	2b01      	cmp	r3, #1
 800293a:	d10e      	bne.n	800295a <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002940:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800294c:	f043 0202 	orr.w	r2, r3, #2
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f843 	bl	80029e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2210      	movs	r2, #16
 8002960:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002968:	2b00      	cmp	r3, #0
 800296a:	d018      	beq.n	800299e <HAL_ADC_IRQHandler+0x45a>
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002972:	2b00      	cmp	r3, #0
 8002974:	d013      	beq.n	800299e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800297a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002986:	f043 0208 	orr.w	r2, r3, #8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002996:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f001 f80b 	bl	80039b4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800299e:	bf00      	nop
 80029a0:	3728      	adds	r7, #40	@ 0x28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40022000 	.word	0x40022000
 80029ac:	40022100 	.word	0x40022100
 80029b0:	40022300 	.word	0x40022300
 80029b4:	58026300 	.word	0x58026300

080029b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b0a5      	sub	sp, #148	@ 0x94
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a0e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	4aa4      	ldr	r2, [pc, #656]	@ (8002ca8 <HAL_ADC_ConfigChannel+0x2b4>)
 8002a16:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d102      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x34>
 8002a22:	2302      	movs	r3, #2
 8002a24:	f000 bca2 	b.w	800336c <HAL_ADC_ConfigChannel+0x978>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fa7b 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f040 8486 	bne.w	800334e <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	db31      	blt.n	8002aae <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a97      	ldr	r2, [pc, #604]	@ (8002cac <HAL_ADC_ConfigChannel+0x2b8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d02c      	beq.n	8002aae <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d108      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x7e>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	0e9b      	lsrs	r3, r3, #26
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	e016      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0xac>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002a80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a82:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002a84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002a8a:	2320      	movs	r3, #32
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8002a8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	69d1      	ldr	r1, [r2, #28]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6818      	ldr	r0, [r3, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	6859      	ldr	r1, [r3, #4]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	461a      	mov	r2, r3
 8002abc:	f7ff f885 	bl	8001bca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fa33 	bl	8001f30 <LL_ADC_REG_IsConversionOngoing>
 8002aca:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff fa3f 	bl	8001f56 <LL_ADC_INJ_IsConversionOngoing>
 8002ad8:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002adc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f040 824a 	bne.w	8002f7a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f040 8245 	bne.w	8002f7a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6818      	ldr	r0, [r3, #0]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6819      	ldr	r1, [r3, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	461a      	mov	r2, r3
 8002afe:	f7ff f8e0 	bl	8001cc2 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a69      	ldr	r2, [pc, #420]	@ (8002cac <HAL_ADC_ConfigChannel+0x2b8>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d10d      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695a      	ldr	r2, [r3, #20]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	08db      	lsrs	r3, r3, #3
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b26:	e032      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b28:	4b61      	ldr	r3, [pc, #388]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x2bc>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002b30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b34:	d10b      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x15a>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	695a      	ldr	r2, [r3, #20]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	089b      	lsrs	r3, r3, #2
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	e01d      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x196>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f003 0310 	and.w	r3, r3, #16
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10b      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x180>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	089b      	lsrs	r3, r3, #2
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	e00a      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x196>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	695a      	ldr	r2, [r3, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	089b      	lsrs	r3, r3, #2
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d048      	beq.n	8002c28 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	6919      	ldr	r1, [r3, #16]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ba6:	f7fe ff0b 	bl	80019c0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a3f      	ldr	r2, [pc, #252]	@ (8002cac <HAL_ADC_ConfigChannel+0x2b8>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d119      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6818      	ldr	r0, [r3, #0]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	6919      	ldr	r1, [r3, #16]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	f7fe ffa3 	bl	8001b0c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6818      	ldr	r0, [r3, #0]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	6919      	ldr	r1, [r3, #16]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d102      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x1ea>
 8002bd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bdc:	e000      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x1ec>
 8002bde:	2300      	movs	r3, #0
 8002be0:	461a      	mov	r2, r3
 8002be2:	f7fe ff71 	bl	8001ac8 <LL_ADC_SetOffsetSaturation>
 8002be6:	e1c8      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6818      	ldr	r0, [r3, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	6919      	ldr	r1, [r3, #16]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d102      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x20c>
 8002bfa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002bfe:	e000      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x20e>
 8002c00:	2300      	movs	r3, #0
 8002c02:	461a      	mov	r2, r3
 8002c04:	f7fe ff3e 	bl	8001a84 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6818      	ldr	r0, [r3, #0]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	6919      	ldr	r1, [r3, #16]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	7e1b      	ldrb	r3, [r3, #24]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d102      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x22a>
 8002c18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c1c:	e000      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x22c>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	461a      	mov	r2, r3
 8002c22:	f7fe ff15 	bl	8001a50 <LL_ADC_SetDataRightShift>
 8002c26:	e1a8      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002cac <HAL_ADC_ConfigChannel+0x2b8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	f040 815b 	bne.w	8002eea <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe fef2 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10a      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x26c>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fe fee7 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002c56:	4603      	mov	r3, r0
 8002c58:	0e9b      	lsrs	r3, r3, #26
 8002c5a:	f003 021f 	and.w	r2, r3, #31
 8002c5e:	e017      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x29c>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2100      	movs	r1, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe fedc 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c72:	fa93 f3a3 	rbit	r3, r3
 8002c76:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002c78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002c7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002c82:	2320      	movs	r3, #32
 8002c84:	e003      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c88:	fab3 f383 	clz	r3, r3
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x2c0>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	f003 031f 	and.w	r3, r3, #31
 8002ca6:	e017      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x2e4>
 8002ca8:	47ff0000 	.word	0x47ff0000
 8002cac:	58026000 	.word	0x58026000
 8002cb0:	5c001000 	.word	0x5c001000
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cbc:	fa93 f3a3 	rbit	r3, r3
 8002cc0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cc4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002cc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002ccc:	2320      	movs	r3, #32
 8002cce:	e003      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002cd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d106      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe ff33 	bl	8001b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe fe97 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10a      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x322>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2101      	movs	r1, #1
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe fe8c 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	0e9b      	lsrs	r3, r3, #26
 8002d10:	f003 021f 	and.w	r2, r3, #31
 8002d14:	e017      	b.n	8002d46 <HAL_ADC_ConfigChannel+0x352>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe fe81 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002d22:	4603      	mov	r3, r0
 8002d24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d28:	fa93 f3a3 	rbit	r3, r3
 8002d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d30:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002d32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002d38:	2320      	movs	r3, #32
 8002d3a:	e003      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3e:	fab3 f383 	clz	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	461a      	mov	r2, r3
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d105      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x36a>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	0e9b      	lsrs	r3, r3, #26
 8002d58:	f003 031f 	and.w	r3, r3, #31
 8002d5c:	e011      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x38e>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d66:	fa93 f3a3 	rbit	r3, r3
 8002d6a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002d76:	2320      	movs	r3, #32
 8002d78:	e003      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d7c:	fab3 f383 	clz	r3, r3
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d106      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe fede 	bl	8001b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2102      	movs	r1, #2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fe fe42 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10a      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x3cc>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2102      	movs	r1, #2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe fe37 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002db6:	4603      	mov	r3, r0
 8002db8:	0e9b      	lsrs	r3, r3, #26
 8002dba:	f003 021f 	and.w	r2, r3, #31
 8002dbe:	e017      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x3fc>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2102      	movs	r1, #2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe fe2c 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd2:	fa93 f3a3 	rbit	r3, r3
 8002dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002de2:	2320      	movs	r3, #32
 8002de4:	e003      	b.n	8002dee <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002de8:	fab3 f383 	clz	r3, r3
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d105      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x414>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	0e9b      	lsrs	r3, r3, #26
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	e011      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x438>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e10:	fa93 f3a3 	rbit	r3, r3
 8002e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e18:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002e20:	2320      	movs	r3, #32
 8002e22:	e003      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e26:	fab3 f383 	clz	r3, r3
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d106      	bne.n	8002e3e <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2200      	movs	r2, #0
 8002e36:	2102      	movs	r1, #2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe fe89 	bl	8001b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2103      	movs	r1, #3
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fe fded 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10a      	bne.n	8002e6a <HAL_ADC_ConfigChannel+0x476>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2103      	movs	r1, #3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe fde2 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002e60:	4603      	mov	r3, r0
 8002e62:	0e9b      	lsrs	r3, r3, #26
 8002e64:	f003 021f 	and.w	r2, r3, #31
 8002e68:	e017      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x4a6>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2103      	movs	r1, #3
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fe fdd7 	bl	8001a24 <LL_ADC_GetOffsetChannel>
 8002e76:	4603      	mov	r3, r0
 8002e78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	6a3b      	ldr	r3, [r7, #32]
 8002e7c:	fa93 f3a3 	rbit	r3, r3
 8002e80:	61fb      	str	r3, [r7, #28]
  return result;
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002e8c:	2320      	movs	r3, #32
 8002e8e:	e003      	b.n	8002e98 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	fab3 f383 	clz	r3, r3
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x4be>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	0e9b      	lsrs	r3, r3, #26
 8002eac:	f003 031f 	and.w	r3, r3, #31
 8002eb0:	e011      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x4e2>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	613b      	str	r3, [r7, #16]
  return result;
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002eca:	2320      	movs	r3, #32
 8002ecc:	e003      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d14f      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2103      	movs	r1, #3
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fe fe34 	bl	8001b50 <LL_ADC_SetOffsetState>
 8002ee8:	e047      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	069b      	lsls	r3, r3, #26
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d107      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f0c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	069b      	lsls	r3, r3, #26
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d107      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f30:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	069b      	lsls	r3, r3, #26
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d107      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f54:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	069b      	lsls	r3, r3, #26
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d107      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f78:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe ff9c 	bl	8001ebc <LL_ADC_IsEnabled>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f040 81ea 	bne.w	8003360 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f7fe febd 	bl	8001d18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	4a7a      	ldr	r2, [pc, #488]	@ (800318c <HAL_ADC_ConfigChannel+0x798>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	f040 80e0 	bne.w	800316a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4977      	ldr	r1, [pc, #476]	@ (8003190 <HAL_ADC_ConfigChannel+0x79c>)
 8002fb4:	428b      	cmp	r3, r1
 8002fb6:	d147      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x654>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4975      	ldr	r1, [pc, #468]	@ (8003194 <HAL_ADC_ConfigChannel+0x7a0>)
 8002fbe:	428b      	cmp	r3, r1
 8002fc0:	d040      	beq.n	8003044 <HAL_ADC_ConfigChannel+0x650>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4974      	ldr	r1, [pc, #464]	@ (8003198 <HAL_ADC_ConfigChannel+0x7a4>)
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d039      	beq.n	8003040 <HAL_ADC_ConfigChannel+0x64c>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4972      	ldr	r1, [pc, #456]	@ (800319c <HAL_ADC_ConfigChannel+0x7a8>)
 8002fd2:	428b      	cmp	r3, r1
 8002fd4:	d032      	beq.n	800303c <HAL_ADC_ConfigChannel+0x648>
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4971      	ldr	r1, [pc, #452]	@ (80031a0 <HAL_ADC_ConfigChannel+0x7ac>)
 8002fdc:	428b      	cmp	r3, r1
 8002fde:	d02b      	beq.n	8003038 <HAL_ADC_ConfigChannel+0x644>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	496f      	ldr	r1, [pc, #444]	@ (80031a4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002fe6:	428b      	cmp	r3, r1
 8002fe8:	d024      	beq.n	8003034 <HAL_ADC_ConfigChannel+0x640>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	496e      	ldr	r1, [pc, #440]	@ (80031a8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ff0:	428b      	cmp	r3, r1
 8002ff2:	d01d      	beq.n	8003030 <HAL_ADC_ConfigChannel+0x63c>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	496c      	ldr	r1, [pc, #432]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 8002ffa:	428b      	cmp	r3, r1
 8002ffc:	d016      	beq.n	800302c <HAL_ADC_ConfigChannel+0x638>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	496b      	ldr	r1, [pc, #428]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7bc>)
 8003004:	428b      	cmp	r3, r1
 8003006:	d00f      	beq.n	8003028 <HAL_ADC_ConfigChannel+0x634>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4969      	ldr	r1, [pc, #420]	@ (80031b4 <HAL_ADC_ConfigChannel+0x7c0>)
 800300e:	428b      	cmp	r3, r1
 8003010:	d008      	beq.n	8003024 <HAL_ADC_ConfigChannel+0x630>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4968      	ldr	r1, [pc, #416]	@ (80031b8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003018:	428b      	cmp	r3, r1
 800301a:	d101      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x62c>
 800301c:	4b67      	ldr	r3, [pc, #412]	@ (80031bc <HAL_ADC_ConfigChannel+0x7c8>)
 800301e:	e0a0      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003020:	2300      	movs	r3, #0
 8003022:	e09e      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003024:	4b66      	ldr	r3, [pc, #408]	@ (80031c0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003026:	e09c      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003028:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_ADC_ConfigChannel+0x7d0>)
 800302a:	e09a      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 800302c:	4b60      	ldr	r3, [pc, #384]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7bc>)
 800302e:	e098      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003030:	4b5e      	ldr	r3, [pc, #376]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 8003032:	e096      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003034:	4b64      	ldr	r3, [pc, #400]	@ (80031c8 <HAL_ADC_ConfigChannel+0x7d4>)
 8003036:	e094      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003038:	4b64      	ldr	r3, [pc, #400]	@ (80031cc <HAL_ADC_ConfigChannel+0x7d8>)
 800303a:	e092      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 800303c:	4b64      	ldr	r3, [pc, #400]	@ (80031d0 <HAL_ADC_ConfigChannel+0x7dc>)
 800303e:	e090      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003040:	4b64      	ldr	r3, [pc, #400]	@ (80031d4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003042:	e08e      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003044:	2301      	movs	r3, #1
 8003046:	e08c      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4962      	ldr	r1, [pc, #392]	@ (80031d8 <HAL_ADC_ConfigChannel+0x7e4>)
 800304e:	428b      	cmp	r3, r1
 8003050:	d140      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x6e0>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	494f      	ldr	r1, [pc, #316]	@ (8003194 <HAL_ADC_ConfigChannel+0x7a0>)
 8003058:	428b      	cmp	r3, r1
 800305a:	d039      	beq.n	80030d0 <HAL_ADC_ConfigChannel+0x6dc>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	494d      	ldr	r1, [pc, #308]	@ (8003198 <HAL_ADC_ConfigChannel+0x7a4>)
 8003062:	428b      	cmp	r3, r1
 8003064:	d032      	beq.n	80030cc <HAL_ADC_ConfigChannel+0x6d8>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	494c      	ldr	r1, [pc, #304]	@ (800319c <HAL_ADC_ConfigChannel+0x7a8>)
 800306c:	428b      	cmp	r3, r1
 800306e:	d02b      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x6d4>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	494a      	ldr	r1, [pc, #296]	@ (80031a0 <HAL_ADC_ConfigChannel+0x7ac>)
 8003076:	428b      	cmp	r3, r1
 8003078:	d024      	beq.n	80030c4 <HAL_ADC_ConfigChannel+0x6d0>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4949      	ldr	r1, [pc, #292]	@ (80031a4 <HAL_ADC_ConfigChannel+0x7b0>)
 8003080:	428b      	cmp	r3, r1
 8003082:	d01d      	beq.n	80030c0 <HAL_ADC_ConfigChannel+0x6cc>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4947      	ldr	r1, [pc, #284]	@ (80031a8 <HAL_ADC_ConfigChannel+0x7b4>)
 800308a:	428b      	cmp	r3, r1
 800308c:	d016      	beq.n	80030bc <HAL_ADC_ConfigChannel+0x6c8>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4946      	ldr	r1, [pc, #280]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 8003094:	428b      	cmp	r3, r1
 8003096:	d00f      	beq.n	80030b8 <HAL_ADC_ConfigChannel+0x6c4>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4944      	ldr	r1, [pc, #272]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7bc>)
 800309e:	428b      	cmp	r3, r1
 80030a0:	d008      	beq.n	80030b4 <HAL_ADC_ConfigChannel+0x6c0>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4944      	ldr	r1, [pc, #272]	@ (80031b8 <HAL_ADC_ConfigChannel+0x7c4>)
 80030a8:	428b      	cmp	r3, r1
 80030aa:	d101      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x6bc>
 80030ac:	4b43      	ldr	r3, [pc, #268]	@ (80031bc <HAL_ADC_ConfigChannel+0x7c8>)
 80030ae:	e058      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030b0:	2300      	movs	r3, #0
 80030b2:	e056      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030b4:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_ADC_ConfigChannel+0x7d0>)
 80030b6:	e054      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030b8:	4b3d      	ldr	r3, [pc, #244]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7bc>)
 80030ba:	e052      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030bc:	4b3b      	ldr	r3, [pc, #236]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 80030be:	e050      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030c0:	4b41      	ldr	r3, [pc, #260]	@ (80031c8 <HAL_ADC_ConfigChannel+0x7d4>)
 80030c2:	e04e      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030c4:	4b41      	ldr	r3, [pc, #260]	@ (80031cc <HAL_ADC_ConfigChannel+0x7d8>)
 80030c6:	e04c      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030c8:	4b41      	ldr	r3, [pc, #260]	@ (80031d0 <HAL_ADC_ConfigChannel+0x7dc>)
 80030ca:	e04a      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030cc:	4b41      	ldr	r3, [pc, #260]	@ (80031d4 <HAL_ADC_ConfigChannel+0x7e0>)
 80030ce:	e048      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030d0:	2301      	movs	r3, #1
 80030d2:	e046      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4940      	ldr	r1, [pc, #256]	@ (80031dc <HAL_ADC_ConfigChannel+0x7e8>)
 80030da:	428b      	cmp	r3, r1
 80030dc:	d140      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x76c>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	492c      	ldr	r1, [pc, #176]	@ (8003194 <HAL_ADC_ConfigChannel+0x7a0>)
 80030e4:	428b      	cmp	r3, r1
 80030e6:	d039      	beq.n	800315c <HAL_ADC_ConfigChannel+0x768>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	492a      	ldr	r1, [pc, #168]	@ (8003198 <HAL_ADC_ConfigChannel+0x7a4>)
 80030ee:	428b      	cmp	r3, r1
 80030f0:	d032      	beq.n	8003158 <HAL_ADC_ConfigChannel+0x764>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4929      	ldr	r1, [pc, #164]	@ (800319c <HAL_ADC_ConfigChannel+0x7a8>)
 80030f8:	428b      	cmp	r3, r1
 80030fa:	d02b      	beq.n	8003154 <HAL_ADC_ConfigChannel+0x760>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4927      	ldr	r1, [pc, #156]	@ (80031a0 <HAL_ADC_ConfigChannel+0x7ac>)
 8003102:	428b      	cmp	r3, r1
 8003104:	d024      	beq.n	8003150 <HAL_ADC_ConfigChannel+0x75c>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4926      	ldr	r1, [pc, #152]	@ (80031a4 <HAL_ADC_ConfigChannel+0x7b0>)
 800310c:	428b      	cmp	r3, r1
 800310e:	d01d      	beq.n	800314c <HAL_ADC_ConfigChannel+0x758>
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4924      	ldr	r1, [pc, #144]	@ (80031a8 <HAL_ADC_ConfigChannel+0x7b4>)
 8003116:	428b      	cmp	r3, r1
 8003118:	d016      	beq.n	8003148 <HAL_ADC_ConfigChannel+0x754>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4923      	ldr	r1, [pc, #140]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 8003120:	428b      	cmp	r3, r1
 8003122:	d00f      	beq.n	8003144 <HAL_ADC_ConfigChannel+0x750>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4926      	ldr	r1, [pc, #152]	@ (80031c4 <HAL_ADC_ConfigChannel+0x7d0>)
 800312a:	428b      	cmp	r3, r1
 800312c:	d008      	beq.n	8003140 <HAL_ADC_ConfigChannel+0x74c>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	492b      	ldr	r1, [pc, #172]	@ (80031e0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003134:	428b      	cmp	r3, r1
 8003136:	d101      	bne.n	800313c <HAL_ADC_ConfigChannel+0x748>
 8003138:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <HAL_ADC_ConfigChannel+0x7f0>)
 800313a:	e012      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 800313c:	2300      	movs	r3, #0
 800313e:	e010      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003140:	4b27      	ldr	r3, [pc, #156]	@ (80031e0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003142:	e00e      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003144:	4b1a      	ldr	r3, [pc, #104]	@ (80031b0 <HAL_ADC_ConfigChannel+0x7bc>)
 8003146:	e00c      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003148:	4b18      	ldr	r3, [pc, #96]	@ (80031ac <HAL_ADC_ConfigChannel+0x7b8>)
 800314a:	e00a      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 800314c:	4b1e      	ldr	r3, [pc, #120]	@ (80031c8 <HAL_ADC_ConfigChannel+0x7d4>)
 800314e:	e008      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003150:	4b1e      	ldr	r3, [pc, #120]	@ (80031cc <HAL_ADC_ConfigChannel+0x7d8>)
 8003152:	e006      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003154:	4b1e      	ldr	r3, [pc, #120]	@ (80031d0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003156:	e004      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003158:	4b1e      	ldr	r3, [pc, #120]	@ (80031d4 <HAL_ADC_ConfigChannel+0x7e0>)
 800315a:	e002      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_ADC_ConfigChannel+0x76e>
 8003160:	2300      	movs	r3, #0
 8003162:	4619      	mov	r1, r3
 8003164:	4610      	mov	r0, r2
 8003166:	f7fe fbf1 	bl	800194c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f280 80f6 	bge.w	8003360 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <HAL_ADC_ConfigChannel+0x79c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_ADC_ConfigChannel+0x794>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a15      	ldr	r2, [pc, #84]	@ (80031d8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d131      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x7f8>
 8003188:	4b17      	ldr	r3, [pc, #92]	@ (80031e8 <HAL_ADC_ConfigChannel+0x7f4>)
 800318a:	e030      	b.n	80031ee <HAL_ADC_ConfigChannel+0x7fa>
 800318c:	47ff0000 	.word	0x47ff0000
 8003190:	40022000 	.word	0x40022000
 8003194:	04300002 	.word	0x04300002
 8003198:	08600004 	.word	0x08600004
 800319c:	0c900008 	.word	0x0c900008
 80031a0:	10c00010 	.word	0x10c00010
 80031a4:	14f00020 	.word	0x14f00020
 80031a8:	2a000400 	.word	0x2a000400
 80031ac:	2e300800 	.word	0x2e300800
 80031b0:	32601000 	.word	0x32601000
 80031b4:	43210000 	.word	0x43210000
 80031b8:	4b840000 	.word	0x4b840000
 80031bc:	4fb80000 	.word	0x4fb80000
 80031c0:	47520000 	.word	0x47520000
 80031c4:	36902000 	.word	0x36902000
 80031c8:	25b00200 	.word	0x25b00200
 80031cc:	21800100 	.word	0x21800100
 80031d0:	1d500080 	.word	0x1d500080
 80031d4:	19200040 	.word	0x19200040
 80031d8:	40022100 	.word	0x40022100
 80031dc:	58026000 	.word	0x58026000
 80031e0:	3ac04000 	.word	0x3ac04000
 80031e4:	3ef08000 	.word	0x3ef08000
 80031e8:	40022300 	.word	0x40022300
 80031ec:	4b61      	ldr	r3, [pc, #388]	@ (8003374 <HAL_ADC_ConfigChannel+0x980>)
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fe fb9e 	bl	8001930 <LL_ADC_GetCommonPathInternalCh>
 80031f4:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a5f      	ldr	r2, [pc, #380]	@ (8003378 <HAL_ADC_ConfigChannel+0x984>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d004      	beq.n	800320a <HAL_ADC_ConfigChannel+0x816>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a5d      	ldr	r2, [pc, #372]	@ (800337c <HAL_ADC_ConfigChannel+0x988>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10e      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x834>
 800320a:	485b      	ldr	r0, [pc, #364]	@ (8003378 <HAL_ADC_ConfigChannel+0x984>)
 800320c:	f7fe fe56 	bl	8001ebc <LL_ADC_IsEnabled>
 8003210:	4604      	mov	r4, r0
 8003212:	485a      	ldr	r0, [pc, #360]	@ (800337c <HAL_ADC_ConfigChannel+0x988>)
 8003214:	f7fe fe52 	bl	8001ebc <LL_ADC_IsEnabled>
 8003218:	4603      	mov	r3, r0
 800321a:	4323      	orrs	r3, r4
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf0c      	ite	eq
 8003220:	2301      	moveq	r3, #1
 8003222:	2300      	movne	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	e008      	b.n	800323a <HAL_ADC_ConfigChannel+0x846>
 8003228:	4855      	ldr	r0, [pc, #340]	@ (8003380 <HAL_ADC_ConfigChannel+0x98c>)
 800322a:	f7fe fe47 	bl	8001ebc <LL_ADC_IsEnabled>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d07d      	beq.n	800333a <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a50      	ldr	r2, [pc, #320]	@ (8003384 <HAL_ADC_ConfigChannel+0x990>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d130      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x8b6>
 8003248:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800324a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d12b      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4a      	ldr	r2, [pc, #296]	@ (8003380 <HAL_ADC_ConfigChannel+0x98c>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f040 8081 	bne.w	8003360 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a45      	ldr	r2, [pc, #276]	@ (8003378 <HAL_ADC_ConfigChannel+0x984>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d004      	beq.n	8003272 <HAL_ADC_ConfigChannel+0x87e>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a43      	ldr	r2, [pc, #268]	@ (800337c <HAL_ADC_ConfigChannel+0x988>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x882>
 8003272:	4a45      	ldr	r2, [pc, #276]	@ (8003388 <HAL_ADC_ConfigChannel+0x994>)
 8003274:	e000      	b.n	8003278 <HAL_ADC_ConfigChannel+0x884>
 8003276:	4a3f      	ldr	r2, [pc, #252]	@ (8003374 <HAL_ADC_ConfigChannel+0x980>)
 8003278:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800327a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800327e:	4619      	mov	r1, r3
 8003280:	4610      	mov	r0, r2
 8003282:	f7fe fb42 	bl	800190a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003286:	4b41      	ldr	r3, [pc, #260]	@ (800338c <HAL_ADC_ConfigChannel+0x998>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	099b      	lsrs	r3, r3, #6
 800328c:	4a40      	ldr	r2, [pc, #256]	@ (8003390 <HAL_ADC_ConfigChannel+0x99c>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	099b      	lsrs	r3, r3, #6
 8003294:	3301      	adds	r3, #1
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800329a:	e002      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	3b01      	subs	r3, #1
 80032a0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1f9      	bne.n	800329c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032a8:	e05a      	b.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a39      	ldr	r2, [pc, #228]	@ (8003394 <HAL_ADC_ConfigChannel+0x9a0>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d11e      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x8fe>
 80032b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d119      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003380 <HAL_ADC_ConfigChannel+0x98c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d14b      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003378 <HAL_ADC_ConfigChannel+0x984>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d004      	beq.n	80032dc <HAL_ADC_ConfigChannel+0x8e8>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a29      	ldr	r2, [pc, #164]	@ (800337c <HAL_ADC_ConfigChannel+0x988>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d101      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x8ec>
 80032dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003388 <HAL_ADC_ConfigChannel+0x994>)
 80032de:	e000      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x8ee>
 80032e0:	4a24      	ldr	r2, [pc, #144]	@ (8003374 <HAL_ADC_ConfigChannel+0x980>)
 80032e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032e8:	4619      	mov	r1, r3
 80032ea:	4610      	mov	r0, r2
 80032ec:	f7fe fb0d 	bl	800190a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032f0:	e036      	b.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a28      	ldr	r2, [pc, #160]	@ (8003398 <HAL_ADC_ConfigChannel+0x9a4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d131      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
 80032fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d12c      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a1d      	ldr	r2, [pc, #116]	@ (8003380 <HAL_ADC_ConfigChannel+0x98c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d127      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a18      	ldr	r2, [pc, #96]	@ (8003378 <HAL_ADC_ConfigChannel+0x984>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d004      	beq.n	8003324 <HAL_ADC_ConfigChannel+0x930>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a17      	ldr	r2, [pc, #92]	@ (800337c <HAL_ADC_ConfigChannel+0x988>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d101      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x934>
 8003324:	4a18      	ldr	r2, [pc, #96]	@ (8003388 <HAL_ADC_ConfigChannel+0x994>)
 8003326:	e000      	b.n	800332a <HAL_ADC_ConfigChannel+0x936>
 8003328:	4a12      	ldr	r2, [pc, #72]	@ (8003374 <HAL_ADC_ConfigChannel+0x980>)
 800332a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800332c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003330:	4619      	mov	r1, r3
 8003332:	4610      	mov	r0, r2
 8003334:	f7fe fae9 	bl	800190a <LL_ADC_SetCommonPathInternalCh>
 8003338:	e012      	b.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800333e:	f043 0220 	orr.w	r2, r3, #32
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800334c:	e008      	b.n	8003360 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003352:	f043 0220 	orr.w	r2, r3, #32
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003368:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800336c:	4618      	mov	r0, r3
 800336e:	3794      	adds	r7, #148	@ 0x94
 8003370:	46bd      	mov	sp, r7
 8003372:	bd90      	pop	{r4, r7, pc}
 8003374:	58026300 	.word	0x58026300
 8003378:	40022000 	.word	0x40022000
 800337c:	40022100 	.word	0x40022100
 8003380:	58026000 	.word	0x58026000
 8003384:	c7520000 	.word	0xc7520000
 8003388:	40022300 	.word	0x40022300
 800338c:	24000000 	.word	0x24000000
 8003390:	053e2d63 	.word	0x053e2d63
 8003394:	c3210000 	.word	0xc3210000
 8003398:	cb840000 	.word	0xcb840000

0800339c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fe fd87 	bl	8001ebc <LL_ADC_IsEnabled>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d16e      	bne.n	8003492 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689a      	ldr	r2, [r3, #8]
 80033ba:	4b38      	ldr	r3, [pc, #224]	@ (800349c <ADC_Enable+0x100>)
 80033bc:	4013      	ands	r3, r2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00d      	beq.n	80033de <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033c6:	f043 0210 	orr.w	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e05a      	b.n	8003494 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7fe fd42 	bl	8001e6c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80033e8:	f7fe fa5a 	bl	80018a0 <HAL_GetTick>
 80033ec:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a2b      	ldr	r2, [pc, #172]	@ (80034a0 <ADC_Enable+0x104>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d004      	beq.n	8003402 <ADC_Enable+0x66>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a29      	ldr	r2, [pc, #164]	@ (80034a4 <ADC_Enable+0x108>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <ADC_Enable+0x6a>
 8003402:	4b29      	ldr	r3, [pc, #164]	@ (80034a8 <ADC_Enable+0x10c>)
 8003404:	e000      	b.n	8003408 <ADC_Enable+0x6c>
 8003406:	4b29      	ldr	r3, [pc, #164]	@ (80034ac <ADC_Enable+0x110>)
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe fcc5 	bl	8001d98 <LL_ADC_GetMultimode>
 800340e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a23      	ldr	r2, [pc, #140]	@ (80034a4 <ADC_Enable+0x108>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d002      	beq.n	8003420 <ADC_Enable+0x84>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	e000      	b.n	8003422 <ADC_Enable+0x86>
 8003420:	4b1f      	ldr	r3, [pc, #124]	@ (80034a0 <ADC_Enable+0x104>)
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6812      	ldr	r2, [r2, #0]
 8003426:	4293      	cmp	r3, r2
 8003428:	d02c      	beq.n	8003484 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d130      	bne.n	8003492 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003430:	e028      	b.n	8003484 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fd40 	bl	8001ebc <LL_ADC_IsEnabled>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d104      	bne.n	800344c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7fe fd10 	bl	8001e6c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800344c:	f7fe fa28 	bl	80018a0 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d914      	bls.n	8003484 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b01      	cmp	r3, #1
 8003466:	d00d      	beq.n	8003484 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800346c:	f043 0210 	orr.w	r2, r3, #16
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003478:	f043 0201 	orr.w	r2, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e007      	b.n	8003494 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b01      	cmp	r3, #1
 8003490:	d1cf      	bne.n	8003432 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	8000003f 	.word	0x8000003f
 80034a0:	40022000 	.word	0x40022000
 80034a4:	40022100 	.word	0x40022100
 80034a8:	40022300 	.word	0x40022300
 80034ac:	58026300 	.word	0x58026300

080034b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fe fd10 	bl	8001ee2 <LL_ADC_IsDisableOngoing>
 80034c2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe fcf7 	bl	8001ebc <LL_ADC_IsEnabled>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d047      	beq.n	8003564 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d144      	bne.n	8003564 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 030d 	and.w	r3, r3, #13
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d10c      	bne.n	8003502 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fe fcd1 	bl	8001e94 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2203      	movs	r2, #3
 80034f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034fa:	f7fe f9d1 	bl	80018a0 <HAL_GetTick>
 80034fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003500:	e029      	b.n	8003556 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003506:	f043 0210 	orr.w	r2, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003512:	f043 0201 	orr.w	r2, r3, #1
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e023      	b.n	8003566 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800351e:	f7fe f9bf 	bl	80018a0 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d914      	bls.n	8003556 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00d      	beq.n	8003556 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800353e:	f043 0210 	orr.w	r2, r3, #16
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800354a:	f043 0201 	orr.w	r2, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e007      	b.n	8003566 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1dc      	bne.n	800351e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b084      	sub	sp, #16
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003580:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003584:	2b00      	cmp	r3, #0
 8003586:	d14b      	bne.n	8003620 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800358c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0308 	and.w	r3, r3, #8
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d021      	beq.n	80035e6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fafc 	bl	8001ba4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d032      	beq.n	8003618 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d12b      	bne.n	8003618 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d11f      	bne.n	8003618 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035dc:	f043 0201 	orr.w	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	661a      	str	r2, [r3, #96]	@ 0x60
 80035e4:	e018      	b.n	8003618 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0303 	and.w	r3, r3, #3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d111      	bne.n	8003618 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003604:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d105      	bne.n	8003618 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003610:	f043 0201 	orr.w	r2, r3, #1
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7fd fb81 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800361e:	e00e      	b.n	800363e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003624:	f003 0310 	and.w	r3, r3, #16
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f7ff f9d7 	bl	80029e0 <HAL_ADC_ErrorCallback>
}
 8003632:	e004      	b.n	800363e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	4798      	blx	r3
}
 800363e:	bf00      	nop
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003652:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7ff f9af 	bl	80029b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b084      	sub	sp, #16
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800366e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003674:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003680:	f043 0204 	orr.w	r2, r3, #4
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f7ff f9a9 	bl	80029e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800368e:	bf00      	nop
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a6c      	ldr	r2, [pc, #432]	@ (8003858 <ADC_ConfigureBoostMode+0x1c0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d004      	beq.n	80036b4 <ADC_ConfigureBoostMode+0x1c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a6b      	ldr	r2, [pc, #428]	@ (800385c <ADC_ConfigureBoostMode+0x1c4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d109      	bne.n	80036c8 <ADC_ConfigureBoostMode+0x30>
 80036b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003860 <ADC_ConfigureBoostMode+0x1c8>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	bf14      	ite	ne
 80036c0:	2301      	movne	r3, #1
 80036c2:	2300      	moveq	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	e008      	b.n	80036da <ADC_ConfigureBoostMode+0x42>
 80036c8:	4b66      	ldr	r3, [pc, #408]	@ (8003864 <ADC_ConfigureBoostMode+0x1cc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf14      	ite	ne
 80036d4:	2301      	movne	r3, #1
 80036d6:	2300      	moveq	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01c      	beq.n	8003718 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80036de:	f005 f82b 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 80036e2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036ec:	d010      	beq.n	8003710 <ADC_ConfigureBoostMode+0x78>
 80036ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036f2:	d873      	bhi.n	80037dc <ADC_ConfigureBoostMode+0x144>
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f8:	d002      	beq.n	8003700 <ADC_ConfigureBoostMode+0x68>
 80036fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036fe:	d16d      	bne.n	80037dc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	0c1b      	lsrs	r3, r3, #16
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	fbb2 f3f3 	udiv	r3, r2, r3
 800370c:	60fb      	str	r3, [r7, #12]
        break;
 800370e:	e068      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	089b      	lsrs	r3, r3, #2
 8003714:	60fb      	str	r3, [r7, #12]
        break;
 8003716:	e064      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003718:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800371c:	f04f 0100 	mov.w	r1, #0
 8003720:	f006 f9f0 	bl	8009b04 <HAL_RCCEx_GetPeriphCLKFreq>
 8003724:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800372e:	d051      	beq.n	80037d4 <ADC_ConfigureBoostMode+0x13c>
 8003730:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003734:	d854      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 8003736:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800373a:	d047      	beq.n	80037cc <ADC_ConfigureBoostMode+0x134>
 800373c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003740:	d84e      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 8003742:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003746:	d03d      	beq.n	80037c4 <ADC_ConfigureBoostMode+0x12c>
 8003748:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800374c:	d848      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 800374e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003752:	d033      	beq.n	80037bc <ADC_ConfigureBoostMode+0x124>
 8003754:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003758:	d842      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 800375a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800375e:	d029      	beq.n	80037b4 <ADC_ConfigureBoostMode+0x11c>
 8003760:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003764:	d83c      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 8003766:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800376a:	d01a      	beq.n	80037a2 <ADC_ConfigureBoostMode+0x10a>
 800376c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003770:	d836      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 8003772:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003776:	d014      	beq.n	80037a2 <ADC_ConfigureBoostMode+0x10a>
 8003778:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800377c:	d830      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 800377e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003782:	d00e      	beq.n	80037a2 <ADC_ConfigureBoostMode+0x10a>
 8003784:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003788:	d82a      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 800378a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800378e:	d008      	beq.n	80037a2 <ADC_ConfigureBoostMode+0x10a>
 8003790:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003794:	d824      	bhi.n	80037e0 <ADC_ConfigureBoostMode+0x148>
 8003796:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800379a:	d002      	beq.n	80037a2 <ADC_ConfigureBoostMode+0x10a>
 800379c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80037a0:	d11e      	bne.n	80037e0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	0c9b      	lsrs	r3, r3, #18
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b0:	60fb      	str	r3, [r7, #12]
        break;
 80037b2:	e016      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	091b      	lsrs	r3, r3, #4
 80037b8:	60fb      	str	r3, [r7, #12]
        break;
 80037ba:	e012      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	095b      	lsrs	r3, r3, #5
 80037c0:	60fb      	str	r3, [r7, #12]
        break;
 80037c2:	e00e      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	60fb      	str	r3, [r7, #12]
        break;
 80037ca:	e00a      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	09db      	lsrs	r3, r3, #7
 80037d0:	60fb      	str	r3, [r7, #12]
        break;
 80037d2:	e006      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	0a1b      	lsrs	r3, r3, #8
 80037d8:	60fb      	str	r3, [r7, #12]
        break;
 80037da:	e002      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80037dc:	bf00      	nop
 80037de:	e000      	b.n	80037e2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80037e0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	085b      	lsrs	r3, r3, #1
 80037e6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003868 <ADC_ConfigureBoostMode+0x1d0>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d808      	bhi.n	8003802 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80037fe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003800:	e025      	b.n	800384e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	4a19      	ldr	r2, [pc, #100]	@ (800386c <ADC_ConfigureBoostMode+0x1d4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d80a      	bhi.n	8003820 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800381c:	609a      	str	r2, [r3, #8]
}
 800381e:	e016      	b.n	800384e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4a13      	ldr	r2, [pc, #76]	@ (8003870 <ADC_ConfigureBoostMode+0x1d8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d80a      	bhi.n	800383e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800383a:	609a      	str	r2, [r3, #8]
}
 800383c:	e007      	b.n	800384e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800384c:	609a      	str	r2, [r3, #8]
}
 800384e:	bf00      	nop
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40022000 	.word	0x40022000
 800385c:	40022100 	.word	0x40022100
 8003860:	40022300 	.word	0x40022300
 8003864:	58026300 	.word	0x58026300
 8003868:	005f5e10 	.word	0x005f5e10
 800386c:	00bebc20 	.word	0x00bebc20
 8003870:	017d7840 	.word	0x017d7840

08003874 <LL_ADC_StartCalibration>:
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	4b09      	ldr	r3, [pc, #36]	@ (80038ac <LL_ADC_StartCalibration+0x38>)
 8003886:	4013      	ands	r3, r2
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003894:	430a      	orrs	r2, r1
 8003896:	4313      	orrs	r3, r2
 8003898:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	609a      	str	r2, [r3, #8]
}
 80038a0:	bf00      	nop
 80038a2:	3714      	adds	r7, #20
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	3ffeffc0 	.word	0x3ffeffc0

080038b0 <LL_ADC_IsCalibrationOnGoing>:
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80038c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80038c4:	d101      	bne.n	80038ca <LL_ADC_IsCalibrationOnGoing+0x1a>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_ADCEx_Calibration_Start+0x1e>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e04c      	b.n	8003990 <HAL_ADCEx_Calibration_Start+0xb8>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f7ff fdd6 	bl	80034b0 <ADC_Disable>
 8003904:	4603      	mov	r3, r0
 8003906:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003908:	7dfb      	ldrb	r3, [r7, #23]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d135      	bne.n	800397a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003912:	4b21      	ldr	r3, [pc, #132]	@ (8003998 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003914:	4013      	ands	r3, r2
 8003916:	f043 0202 	orr.w	r2, r3, #2
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ffa4 	bl	8003874 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800392c:	e014      	b.n	8003958 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	3301      	adds	r3, #1
 8003932:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	4a19      	ldr	r2, [pc, #100]	@ (800399c <HAL_ADCEx_Calibration_Start+0xc4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d30d      	bcc.n	8003958 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003940:	f023 0312 	bic.w	r3, r3, #18
 8003944:	f043 0210 	orr.w	r2, r3, #16
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e01b      	b.n	8003990 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ffa7 	bl	80038b0 <LL_ADC_IsCalibrationOnGoing>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1e2      	bne.n	800392e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800396c:	f023 0303 	bic.w	r3, r3, #3
 8003970:	f043 0201 	orr.w	r2, r3, #1
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	661a      	str	r2, [r3, #96]	@ 0x60
 8003978:	e005      	b.n	8003986 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800397e:	f043 0210 	orr.w	r2, r3, #16
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800398e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	ffffeefd 	.word	0xffffeefd
 800399c:	25c3f800 	.word	0x25c3f800

080039a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a14:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <__NVIC_SetPriorityGrouping+0x40>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a20:	4013      	ands	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a2c:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <__NVIC_SetPriorityGrouping+0x44>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a32:	4a04      	ldr	r2, [pc, #16]	@ (8003a44 <__NVIC_SetPriorityGrouping+0x40>)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	60d3      	str	r3, [r2, #12]
}
 8003a38:	bf00      	nop
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	e000ed00 	.word	0xe000ed00
 8003a48:	05fa0000 	.word	0x05fa0000

08003a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a50:	4b04      	ldr	r3, [pc, #16]	@ (8003a64 <__NVIC_GetPriorityGrouping+0x18>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	0a1b      	lsrs	r3, r3, #8
 8003a56:	f003 0307 	and.w	r3, r3, #7
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	4603      	mov	r3, r0
 8003a70:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	db0b      	blt.n	8003a92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	f003 021f 	and.w	r2, r3, #31
 8003a80:	4907      	ldr	r1, [pc, #28]	@ (8003aa0 <__NVIC_EnableIRQ+0x38>)
 8003a82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a86:	095b      	lsrs	r3, r3, #5
 8003a88:	2001      	movs	r0, #1
 8003a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	e000e100 	.word	0xe000e100

08003aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	4603      	mov	r3, r0
 8003aac:	6039      	str	r1, [r7, #0]
 8003aae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ab0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	db0a      	blt.n	8003ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	490c      	ldr	r1, [pc, #48]	@ (8003af0 <__NVIC_SetPriority+0x4c>)
 8003abe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ac2:	0112      	lsls	r2, r2, #4
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003acc:	e00a      	b.n	8003ae4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	b2da      	uxtb	r2, r3
 8003ad2:	4908      	ldr	r1, [pc, #32]	@ (8003af4 <__NVIC_SetPriority+0x50>)
 8003ad4:	88fb      	ldrh	r3, [r7, #6]
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	3b04      	subs	r3, #4
 8003adc:	0112      	lsls	r2, r2, #4
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	761a      	strb	r2, [r3, #24]
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	e000e100 	.word	0xe000e100
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b089      	sub	sp, #36	@ 0x24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	f1c3 0307 	rsb	r3, r3, #7
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	bf28      	it	cs
 8003b16:	2304      	movcs	r3, #4
 8003b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	2b06      	cmp	r3, #6
 8003b20:	d902      	bls.n	8003b28 <NVIC_EncodePriority+0x30>
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	3b03      	subs	r3, #3
 8003b26:	e000      	b.n	8003b2a <NVIC_EncodePriority+0x32>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	43da      	mvns	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	fa01 f303 	lsl.w	r3, r1, r3
 8003b4a:	43d9      	mvns	r1, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b50:	4313      	orrs	r3, r2
         );
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3724      	adds	r7, #36	@ 0x24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
	...

08003b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b70:	d301      	bcc.n	8003b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b72:	2301      	movs	r3, #1
 8003b74:	e00f      	b.n	8003b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba0 <SysTick_Config+0x40>)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b7e:	210f      	movs	r1, #15
 8003b80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b84:	f7ff ff8e 	bl	8003aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b88:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <SysTick_Config+0x40>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <SysTick_Config+0x40>)
 8003b90:	2207      	movs	r2, #7
 8003b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	e000e010 	.word	0xe000e010

08003ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff ff29 	bl	8003a04 <__NVIC_SetPriorityGrouping>
}
 8003bb2:	bf00      	nop
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b086      	sub	sp, #24
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bc8:	f7ff ff40 	bl	8003a4c <__NVIC_GetPriorityGrouping>
 8003bcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	68b9      	ldr	r1, [r7, #8]
 8003bd2:	6978      	ldr	r0, [r7, #20]
 8003bd4:	f7ff ff90 	bl	8003af8 <NVIC_EncodePriority>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bde:	4611      	mov	r1, r2
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff ff5f 	bl	8003aa4 <__NVIC_SetPriority>
}
 8003be6:	bf00      	nop
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7ff ff33 	bl	8003a68 <__NVIC_EnableIRQ>
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7ff ffa4 	bl	8003b60 <SysTick_Config>
 8003c18:	4603      	mov	r3, r0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003c28:	f3bf 8f5f 	dmb	sy
}
 8003c2c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003c2e:	4b07      	ldr	r3, [pc, #28]	@ (8003c4c <HAL_MPU_Disable+0x28>)
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	4a06      	ldr	r2, [pc, #24]	@ (8003c4c <HAL_MPU_Disable+0x28>)
 8003c34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c38:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003c3a:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <HAL_MPU_Disable+0x2c>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	605a      	str	r2, [r3, #4]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	e000ed00 	.word	0xe000ed00
 8003c50:	e000ed90 	.word	0xe000ed90

08003c54 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c8c <HAL_MPU_Enable+0x38>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003c66:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <HAL_MPU_Enable+0x3c>)
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	4a09      	ldr	r2, [pc, #36]	@ (8003c90 <HAL_MPU_Enable+0x3c>)
 8003c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c70:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003c72:	f3bf 8f4f 	dsb	sy
}
 8003c76:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003c78:	f3bf 8f6f 	isb	sy
}
 8003c7c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003c7e:	bf00      	nop
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	e000ed90 	.word	0xe000ed90
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	785a      	ldrb	r2, [r3, #1]
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <HAL_MPU_ConfigRegion+0x7c>)
 8003ca2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <HAL_MPU_ConfigRegion+0x7c>)
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	4a19      	ldr	r2, [pc, #100]	@ (8003d10 <HAL_MPU_ConfigRegion+0x7c>)
 8003caa:	f023 0301 	bic.w	r3, r3, #1
 8003cae:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003cb0:	4a17      	ldr	r2, [pc, #92]	@ (8003d10 <HAL_MPU_ConfigRegion+0x7c>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	7b1b      	ldrb	r3, [r3, #12]
 8003cbc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	7adb      	ldrb	r3, [r3, #11]
 8003cc2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003cc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	7a9b      	ldrb	r3, [r3, #10]
 8003cca:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003ccc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	7b5b      	ldrb	r3, [r3, #13]
 8003cd2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003cd4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	7b9b      	ldrb	r3, [r3, #14]
 8003cda:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003cdc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	7bdb      	ldrb	r3, [r3, #15]
 8003ce2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003ce4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	7a5b      	ldrb	r3, [r3, #9]
 8003cea:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003cec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	7a1b      	ldrb	r3, [r3, #8]
 8003cf2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003cf4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	7812      	ldrb	r2, [r2, #0]
 8003cfa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003cfc:	4a04      	ldr	r2, [pc, #16]	@ (8003d10 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003cfe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d00:	6113      	str	r3, [r2, #16]
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	e000ed90 	.word	0xe000ed90

08003d14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003d1c:	f7fd fdc0 	bl	80018a0 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e312      	b.n	8004352 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a66      	ldr	r2, [pc, #408]	@ (8003ecc <HAL_DMA_Init+0x1b8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d04a      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a65      	ldr	r2, [pc, #404]	@ (8003ed0 <HAL_DMA_Init+0x1bc>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d045      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a63      	ldr	r2, [pc, #396]	@ (8003ed4 <HAL_DMA_Init+0x1c0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d040      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a62      	ldr	r2, [pc, #392]	@ (8003ed8 <HAL_DMA_Init+0x1c4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d03b      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a60      	ldr	r2, [pc, #384]	@ (8003edc <HAL_DMA_Init+0x1c8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d036      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a5f      	ldr	r2, [pc, #380]	@ (8003ee0 <HAL_DMA_Init+0x1cc>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d031      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ee4 <HAL_DMA_Init+0x1d0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d02c      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a5c      	ldr	r2, [pc, #368]	@ (8003ee8 <HAL_DMA_Init+0x1d4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d027      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a5a      	ldr	r2, [pc, #360]	@ (8003eec <HAL_DMA_Init+0x1d8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d022      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a59      	ldr	r2, [pc, #356]	@ (8003ef0 <HAL_DMA_Init+0x1dc>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d01d      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a57      	ldr	r2, [pc, #348]	@ (8003ef4 <HAL_DMA_Init+0x1e0>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d018      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a56      	ldr	r2, [pc, #344]	@ (8003ef8 <HAL_DMA_Init+0x1e4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d013      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a54      	ldr	r2, [pc, #336]	@ (8003efc <HAL_DMA_Init+0x1e8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00e      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a53      	ldr	r2, [pc, #332]	@ (8003f00 <HAL_DMA_Init+0x1ec>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d009      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a51      	ldr	r2, [pc, #324]	@ (8003f04 <HAL_DMA_Init+0x1f0>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d004      	beq.n	8003dcc <HAL_DMA_Init+0xb8>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a50      	ldr	r2, [pc, #320]	@ (8003f08 <HAL_DMA_Init+0x1f4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d101      	bne.n	8003dd0 <HAL_DMA_Init+0xbc>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <HAL_DMA_Init+0xbe>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 813c 	beq.w	8004050 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a37      	ldr	r2, [pc, #220]	@ (8003ecc <HAL_DMA_Init+0x1b8>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d04a      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a36      	ldr	r2, [pc, #216]	@ (8003ed0 <HAL_DMA_Init+0x1bc>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d045      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a34      	ldr	r2, [pc, #208]	@ (8003ed4 <HAL_DMA_Init+0x1c0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d040      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a33      	ldr	r2, [pc, #204]	@ (8003ed8 <HAL_DMA_Init+0x1c4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d03b      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a31      	ldr	r2, [pc, #196]	@ (8003edc <HAL_DMA_Init+0x1c8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d036      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a30      	ldr	r2, [pc, #192]	@ (8003ee0 <HAL_DMA_Init+0x1cc>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d031      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a2e      	ldr	r2, [pc, #184]	@ (8003ee4 <HAL_DMA_Init+0x1d0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d02c      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a2d      	ldr	r2, [pc, #180]	@ (8003ee8 <HAL_DMA_Init+0x1d4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d027      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8003eec <HAL_DMA_Init+0x1d8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d022      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a2a      	ldr	r2, [pc, #168]	@ (8003ef0 <HAL_DMA_Init+0x1dc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d01d      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a28      	ldr	r2, [pc, #160]	@ (8003ef4 <HAL_DMA_Init+0x1e0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d018      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a27      	ldr	r2, [pc, #156]	@ (8003ef8 <HAL_DMA_Init+0x1e4>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d013      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a25      	ldr	r2, [pc, #148]	@ (8003efc <HAL_DMA_Init+0x1e8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00e      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a24      	ldr	r2, [pc, #144]	@ (8003f00 <HAL_DMA_Init+0x1ec>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d009      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a22      	ldr	r2, [pc, #136]	@ (8003f04 <HAL_DMA_Init+0x1f0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d004      	beq.n	8003e88 <HAL_DMA_Init+0x174>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a21      	ldr	r2, [pc, #132]	@ (8003f08 <HAL_DMA_Init+0x1f4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d108      	bne.n	8003e9a <HAL_DMA_Init+0x186>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	e007      	b.n	8003eaa <HAL_DMA_Init+0x196>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0201 	bic.w	r2, r2, #1
 8003ea8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003eaa:	e02f      	b.n	8003f0c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eac:	f7fd fcf8 	bl	80018a0 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b05      	cmp	r3, #5
 8003eb8:	d928      	bls.n	8003f0c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e242      	b.n	8004352 <HAL_DMA_Init+0x63e>
 8003ecc:	40020010 	.word	0x40020010
 8003ed0:	40020028 	.word	0x40020028
 8003ed4:	40020040 	.word	0x40020040
 8003ed8:	40020058 	.word	0x40020058
 8003edc:	40020070 	.word	0x40020070
 8003ee0:	40020088 	.word	0x40020088
 8003ee4:	400200a0 	.word	0x400200a0
 8003ee8:	400200b8 	.word	0x400200b8
 8003eec:	40020410 	.word	0x40020410
 8003ef0:	40020428 	.word	0x40020428
 8003ef4:	40020440 	.word	0x40020440
 8003ef8:	40020458 	.word	0x40020458
 8003efc:	40020470 	.word	0x40020470
 8003f00:	40020488 	.word	0x40020488
 8003f04:	400204a0 	.word	0x400204a0
 8003f08:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1c8      	bne.n	8003eac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	4b83      	ldr	r3, [pc, #524]	@ (8004134 <HAL_DMA_Init+0x420>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003f32:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f4a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d107      	bne.n	8003f70 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	2b28      	cmp	r3, #40	@ 0x28
 8003f76:	d903      	bls.n	8003f80 <HAL_DMA_Init+0x26c>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f7e:	d91f      	bls.n	8003fc0 <HAL_DMA_Init+0x2ac>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f86:	d903      	bls.n	8003f90 <HAL_DMA_Init+0x27c>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	2b42      	cmp	r3, #66	@ 0x42
 8003f8e:	d917      	bls.n	8003fc0 <HAL_DMA_Init+0x2ac>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b46      	cmp	r3, #70	@ 0x46
 8003f96:	d903      	bls.n	8003fa0 <HAL_DMA_Init+0x28c>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b48      	cmp	r3, #72	@ 0x48
 8003f9e:	d90f      	bls.n	8003fc0 <HAL_DMA_Init+0x2ac>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b4e      	cmp	r3, #78	@ 0x4e
 8003fa6:	d903      	bls.n	8003fb0 <HAL_DMA_Init+0x29c>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b52      	cmp	r3, #82	@ 0x52
 8003fae:	d907      	bls.n	8003fc0 <HAL_DMA_Init+0x2ac>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2b73      	cmp	r3, #115	@ 0x73
 8003fb6:	d905      	bls.n	8003fc4 <HAL_DMA_Init+0x2b0>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b77      	cmp	r3, #119	@ 0x77
 8003fbe:	d801      	bhi.n	8003fc4 <HAL_DMA_Init+0x2b0>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_DMA_Init+0x2b2>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fd0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f023 0307 	bic.w	r3, r3, #7
 8003fe8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d117      	bne.n	800402c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	4313      	orrs	r3, r2
 8004004:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00e      	beq.n	800402c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f001 fdca 	bl	8005ba8 <DMA_CheckFifoParam>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d008      	beq.n	800402c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2240      	movs	r2, #64	@ 0x40
 800401e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e192      	b.n	8004352 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f001 fd05 	bl	8005a44 <DMA_CalcBaseAndBitshift>
 800403a:	4603      	mov	r3, r0
 800403c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004042:	f003 031f 	and.w	r3, r3, #31
 8004046:	223f      	movs	r2, #63	@ 0x3f
 8004048:	409a      	lsls	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	609a      	str	r2, [r3, #8]
 800404e:	e0c8      	b.n	80041e2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a38      	ldr	r2, [pc, #224]	@ (8004138 <HAL_DMA_Init+0x424>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d022      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a37      	ldr	r2, [pc, #220]	@ (800413c <HAL_DMA_Init+0x428>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d01d      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a35      	ldr	r2, [pc, #212]	@ (8004140 <HAL_DMA_Init+0x42c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d018      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a34      	ldr	r2, [pc, #208]	@ (8004144 <HAL_DMA_Init+0x430>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d013      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a32      	ldr	r2, [pc, #200]	@ (8004148 <HAL_DMA_Init+0x434>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d00e      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a31      	ldr	r2, [pc, #196]	@ (800414c <HAL_DMA_Init+0x438>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d009      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a2f      	ldr	r2, [pc, #188]	@ (8004150 <HAL_DMA_Init+0x43c>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d004      	beq.n	80040a0 <HAL_DMA_Init+0x38c>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a2e      	ldr	r2, [pc, #184]	@ (8004154 <HAL_DMA_Init+0x440>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d101      	bne.n	80040a4 <HAL_DMA_Init+0x390>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <HAL_DMA_Init+0x392>
 80040a4:	2300      	movs	r3, #0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f000 8092 	beq.w	80041d0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a21      	ldr	r2, [pc, #132]	@ (8004138 <HAL_DMA_Init+0x424>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d021      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a20      	ldr	r2, [pc, #128]	@ (800413c <HAL_DMA_Init+0x428>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d01c      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004140 <HAL_DMA_Init+0x42c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d017      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004144 <HAL_DMA_Init+0x430>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d012      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004148 <HAL_DMA_Init+0x434>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00d      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a1a      	ldr	r2, [pc, #104]	@ (800414c <HAL_DMA_Init+0x438>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d008      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a18      	ldr	r2, [pc, #96]	@ (8004150 <HAL_DMA_Init+0x43c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d003      	beq.n	80040fa <HAL_DMA_Init+0x3e6>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a17      	ldr	r2, [pc, #92]	@ (8004154 <HAL_DMA_Init+0x440>)
 80040f8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	4b10      	ldr	r3, [pc, #64]	@ (8004158 <HAL_DMA_Init+0x444>)
 8004116:	4013      	ands	r3, r2
 8004118:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b40      	cmp	r3, #64	@ 0x40
 8004120:	d01c      	beq.n	800415c <HAL_DMA_Init+0x448>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2b80      	cmp	r3, #128	@ 0x80
 8004128:	d102      	bne.n	8004130 <HAL_DMA_Init+0x41c>
 800412a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800412e:	e016      	b.n	800415e <HAL_DMA_Init+0x44a>
 8004130:	2300      	movs	r3, #0
 8004132:	e014      	b.n	800415e <HAL_DMA_Init+0x44a>
 8004134:	fe10803f 	.word	0xfe10803f
 8004138:	58025408 	.word	0x58025408
 800413c:	5802541c 	.word	0x5802541c
 8004140:	58025430 	.word	0x58025430
 8004144:	58025444 	.word	0x58025444
 8004148:	58025458 	.word	0x58025458
 800414c:	5802546c 	.word	0x5802546c
 8004150:	58025480 	.word	0x58025480
 8004154:	58025494 	.word	0x58025494
 8004158:	fffe000f 	.word	0xfffe000f
 800415c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	68d2      	ldr	r2, [r2, #12]
 8004162:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004164:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800416c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004174:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800417c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004184:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800418c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	461a      	mov	r2, r3
 80041a2:	4b6e      	ldr	r3, [pc, #440]	@ (800435c <HAL_DMA_Init+0x648>)
 80041a4:	4413      	add	r3, r2
 80041a6:	4a6e      	ldr	r2, [pc, #440]	@ (8004360 <HAL_DMA_Init+0x64c>)
 80041a8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ac:	091b      	lsrs	r3, r3, #4
 80041ae:	009a      	lsls	r2, r3, #2
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f001 fc45 	bl	8005a44 <DMA_CalcBaseAndBitshift>
 80041ba:	4603      	mov	r3, r0
 80041bc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c2:	f003 031f 	and.w	r3, r3, #31
 80041c6:	2201      	movs	r2, #1
 80041c8:	409a      	lsls	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	605a      	str	r2, [r3, #4]
 80041ce:	e008      	b.n	80041e2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2240      	movs	r2, #64	@ 0x40
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2203      	movs	r2, #3
 80041da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e0b7      	b.n	8004352 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a5f      	ldr	r2, [pc, #380]	@ (8004364 <HAL_DMA_Init+0x650>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d072      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a5d      	ldr	r2, [pc, #372]	@ (8004368 <HAL_DMA_Init+0x654>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d06d      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a5c      	ldr	r2, [pc, #368]	@ (800436c <HAL_DMA_Init+0x658>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d068      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a5a      	ldr	r2, [pc, #360]	@ (8004370 <HAL_DMA_Init+0x65c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d063      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a59      	ldr	r2, [pc, #356]	@ (8004374 <HAL_DMA_Init+0x660>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d05e      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a57      	ldr	r2, [pc, #348]	@ (8004378 <HAL_DMA_Init+0x664>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d059      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a56      	ldr	r2, [pc, #344]	@ (800437c <HAL_DMA_Init+0x668>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d054      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a54      	ldr	r2, [pc, #336]	@ (8004380 <HAL_DMA_Init+0x66c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d04f      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a53      	ldr	r2, [pc, #332]	@ (8004384 <HAL_DMA_Init+0x670>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d04a      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a51      	ldr	r2, [pc, #324]	@ (8004388 <HAL_DMA_Init+0x674>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d045      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a50      	ldr	r2, [pc, #320]	@ (800438c <HAL_DMA_Init+0x678>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d040      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a4e      	ldr	r2, [pc, #312]	@ (8004390 <HAL_DMA_Init+0x67c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d03b      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a4d      	ldr	r2, [pc, #308]	@ (8004394 <HAL_DMA_Init+0x680>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d036      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a4b      	ldr	r2, [pc, #300]	@ (8004398 <HAL_DMA_Init+0x684>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d031      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a4a      	ldr	r2, [pc, #296]	@ (800439c <HAL_DMA_Init+0x688>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d02c      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a48      	ldr	r2, [pc, #288]	@ (80043a0 <HAL_DMA_Init+0x68c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d027      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a47      	ldr	r2, [pc, #284]	@ (80043a4 <HAL_DMA_Init+0x690>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d022      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a45      	ldr	r2, [pc, #276]	@ (80043a8 <HAL_DMA_Init+0x694>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01d      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a44      	ldr	r2, [pc, #272]	@ (80043ac <HAL_DMA_Init+0x698>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d018      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a42      	ldr	r2, [pc, #264]	@ (80043b0 <HAL_DMA_Init+0x69c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a41      	ldr	r2, [pc, #260]	@ (80043b4 <HAL_DMA_Init+0x6a0>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a3f      	ldr	r2, [pc, #252]	@ (80043b8 <HAL_DMA_Init+0x6a4>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a3e      	ldr	r2, [pc, #248]	@ (80043bc <HAL_DMA_Init+0x6a8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_DMA_Init+0x5be>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a3c      	ldr	r2, [pc, #240]	@ (80043c0 <HAL_DMA_Init+0x6ac>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <HAL_DMA_Init+0x5c2>
 80042d2:	2301      	movs	r3, #1
 80042d4:	e000      	b.n	80042d8 <HAL_DMA_Init+0x5c4>
 80042d6:	2300      	movs	r3, #0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d032      	beq.n	8004342 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f001 fcdf 	bl	8005ca0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b80      	cmp	r3, #128	@ 0x80
 80042e8:	d102      	bne.n	80042f0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004304:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d010      	beq.n	8004330 <HAL_DMA_Init+0x61c>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b08      	cmp	r3, #8
 8004314:	d80c      	bhi.n	8004330 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f001 fd5c 	bl	8005dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800432c:	605a      	str	r2, [r3, #4]
 800432e:	e008      	b.n	8004342 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	a7fdabf8 	.word	0xa7fdabf8
 8004360:	cccccccd 	.word	0xcccccccd
 8004364:	40020010 	.word	0x40020010
 8004368:	40020028 	.word	0x40020028
 800436c:	40020040 	.word	0x40020040
 8004370:	40020058 	.word	0x40020058
 8004374:	40020070 	.word	0x40020070
 8004378:	40020088 	.word	0x40020088
 800437c:	400200a0 	.word	0x400200a0
 8004380:	400200b8 	.word	0x400200b8
 8004384:	40020410 	.word	0x40020410
 8004388:	40020428 	.word	0x40020428
 800438c:	40020440 	.word	0x40020440
 8004390:	40020458 	.word	0x40020458
 8004394:	40020470 	.word	0x40020470
 8004398:	40020488 	.word	0x40020488
 800439c:	400204a0 	.word	0x400204a0
 80043a0:	400204b8 	.word	0x400204b8
 80043a4:	58025408 	.word	0x58025408
 80043a8:	5802541c 	.word	0x5802541c
 80043ac:	58025430 	.word	0x58025430
 80043b0:	58025444 	.word	0x58025444
 80043b4:	58025458 	.word	0x58025458
 80043b8:	5802546c 	.word	0x5802546c
 80043bc:	58025480 	.word	0x58025480
 80043c0:	58025494 	.word	0x58025494

080043c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e226      	b.n	800482e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <HAL_DMA_Start_IT+0x2a>
 80043ea:	2302      	movs	r3, #2
 80043ec:	e21f      	b.n	800482e <HAL_DMA_Start_IT+0x46a>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b01      	cmp	r3, #1
 8004400:	f040 820a 	bne.w	8004818 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a68      	ldr	r2, [pc, #416]	@ (80045b8 <HAL_DMA_Start_IT+0x1f4>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d04a      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a66      	ldr	r2, [pc, #408]	@ (80045bc <HAL_DMA_Start_IT+0x1f8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d045      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a65      	ldr	r2, [pc, #404]	@ (80045c0 <HAL_DMA_Start_IT+0x1fc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d040      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a63      	ldr	r2, [pc, #396]	@ (80045c4 <HAL_DMA_Start_IT+0x200>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d03b      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a62      	ldr	r2, [pc, #392]	@ (80045c8 <HAL_DMA_Start_IT+0x204>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d036      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a60      	ldr	r2, [pc, #384]	@ (80045cc <HAL_DMA_Start_IT+0x208>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d031      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a5f      	ldr	r2, [pc, #380]	@ (80045d0 <HAL_DMA_Start_IT+0x20c>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d02c      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a5d      	ldr	r2, [pc, #372]	@ (80045d4 <HAL_DMA_Start_IT+0x210>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d027      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a5c      	ldr	r2, [pc, #368]	@ (80045d8 <HAL_DMA_Start_IT+0x214>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d022      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a5a      	ldr	r2, [pc, #360]	@ (80045dc <HAL_DMA_Start_IT+0x218>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d01d      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a59      	ldr	r2, [pc, #356]	@ (80045e0 <HAL_DMA_Start_IT+0x21c>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d018      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a57      	ldr	r2, [pc, #348]	@ (80045e4 <HAL_DMA_Start_IT+0x220>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d013      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a56      	ldr	r2, [pc, #344]	@ (80045e8 <HAL_DMA_Start_IT+0x224>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d00e      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a54      	ldr	r2, [pc, #336]	@ (80045ec <HAL_DMA_Start_IT+0x228>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d009      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a53      	ldr	r2, [pc, #332]	@ (80045f0 <HAL_DMA_Start_IT+0x22c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d004      	beq.n	80044b2 <HAL_DMA_Start_IT+0xee>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a51      	ldr	r2, [pc, #324]	@ (80045f4 <HAL_DMA_Start_IT+0x230>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d108      	bne.n	80044c4 <HAL_DMA_Start_IT+0x100>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0201 	bic.w	r2, r2, #1
 80044c0:	601a      	str	r2, [r3, #0]
 80044c2:	e007      	b.n	80044d4 <HAL_DMA_Start_IT+0x110>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 0201 	bic.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f001 f906 	bl	80056ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a34      	ldr	r2, [pc, #208]	@ (80045b8 <HAL_DMA_Start_IT+0x1f4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d04a      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a33      	ldr	r2, [pc, #204]	@ (80045bc <HAL_DMA_Start_IT+0x1f8>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d045      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a31      	ldr	r2, [pc, #196]	@ (80045c0 <HAL_DMA_Start_IT+0x1fc>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d040      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a30      	ldr	r2, [pc, #192]	@ (80045c4 <HAL_DMA_Start_IT+0x200>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d03b      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a2e      	ldr	r2, [pc, #184]	@ (80045c8 <HAL_DMA_Start_IT+0x204>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d036      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a2d      	ldr	r2, [pc, #180]	@ (80045cc <HAL_DMA_Start_IT+0x208>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d031      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a2b      	ldr	r2, [pc, #172]	@ (80045d0 <HAL_DMA_Start_IT+0x20c>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d02c      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2a      	ldr	r2, [pc, #168]	@ (80045d4 <HAL_DMA_Start_IT+0x210>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d027      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a28      	ldr	r2, [pc, #160]	@ (80045d8 <HAL_DMA_Start_IT+0x214>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d022      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a27      	ldr	r2, [pc, #156]	@ (80045dc <HAL_DMA_Start_IT+0x218>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d01d      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a25      	ldr	r2, [pc, #148]	@ (80045e0 <HAL_DMA_Start_IT+0x21c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d018      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a24      	ldr	r2, [pc, #144]	@ (80045e4 <HAL_DMA_Start_IT+0x220>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d013      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a22      	ldr	r2, [pc, #136]	@ (80045e8 <HAL_DMA_Start_IT+0x224>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00e      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a21      	ldr	r2, [pc, #132]	@ (80045ec <HAL_DMA_Start_IT+0x228>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d009      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1f      	ldr	r2, [pc, #124]	@ (80045f0 <HAL_DMA_Start_IT+0x22c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <HAL_DMA_Start_IT+0x1bc>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a1e      	ldr	r2, [pc, #120]	@ (80045f4 <HAL_DMA_Start_IT+0x230>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d101      	bne.n	8004584 <HAL_DMA_Start_IT+0x1c0>
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <HAL_DMA_Start_IT+0x1c2>
 8004584:	2300      	movs	r3, #0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d036      	beq.n	80045f8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f023 021e 	bic.w	r2, r3, #30
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0216 	orr.w	r2, r2, #22
 800459c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d03e      	beq.n	8004624 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0208 	orr.w	r2, r2, #8
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	e035      	b.n	8004624 <HAL_DMA_Start_IT+0x260>
 80045b8:	40020010 	.word	0x40020010
 80045bc:	40020028 	.word	0x40020028
 80045c0:	40020040 	.word	0x40020040
 80045c4:	40020058 	.word	0x40020058
 80045c8:	40020070 	.word	0x40020070
 80045cc:	40020088 	.word	0x40020088
 80045d0:	400200a0 	.word	0x400200a0
 80045d4:	400200b8 	.word	0x400200b8
 80045d8:	40020410 	.word	0x40020410
 80045dc:	40020428 	.word	0x40020428
 80045e0:	40020440 	.word	0x40020440
 80045e4:	40020458 	.word	0x40020458
 80045e8:	40020470 	.word	0x40020470
 80045ec:	40020488 	.word	0x40020488
 80045f0:	400204a0 	.word	0x400204a0
 80045f4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 020e 	bic.w	r2, r3, #14
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 020a 	orr.w	r2, r2, #10
 800460a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0204 	orr.w	r2, r2, #4
 8004622:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a83      	ldr	r2, [pc, #524]	@ (8004838 <HAL_DMA_Start_IT+0x474>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d072      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a82      	ldr	r2, [pc, #520]	@ (800483c <HAL_DMA_Start_IT+0x478>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d06d      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a80      	ldr	r2, [pc, #512]	@ (8004840 <HAL_DMA_Start_IT+0x47c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d068      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a7f      	ldr	r2, [pc, #508]	@ (8004844 <HAL_DMA_Start_IT+0x480>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d063      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a7d      	ldr	r2, [pc, #500]	@ (8004848 <HAL_DMA_Start_IT+0x484>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d05e      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a7c      	ldr	r2, [pc, #496]	@ (800484c <HAL_DMA_Start_IT+0x488>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d059      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a7a      	ldr	r2, [pc, #488]	@ (8004850 <HAL_DMA_Start_IT+0x48c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d054      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a79      	ldr	r2, [pc, #484]	@ (8004854 <HAL_DMA_Start_IT+0x490>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d04f      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a77      	ldr	r2, [pc, #476]	@ (8004858 <HAL_DMA_Start_IT+0x494>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d04a      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a76      	ldr	r2, [pc, #472]	@ (800485c <HAL_DMA_Start_IT+0x498>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d045      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a74      	ldr	r2, [pc, #464]	@ (8004860 <HAL_DMA_Start_IT+0x49c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d040      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a73      	ldr	r2, [pc, #460]	@ (8004864 <HAL_DMA_Start_IT+0x4a0>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d03b      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a71      	ldr	r2, [pc, #452]	@ (8004868 <HAL_DMA_Start_IT+0x4a4>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d036      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a70      	ldr	r2, [pc, #448]	@ (800486c <HAL_DMA_Start_IT+0x4a8>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d031      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004870 <HAL_DMA_Start_IT+0x4ac>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d02c      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a6d      	ldr	r2, [pc, #436]	@ (8004874 <HAL_DMA_Start_IT+0x4b0>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d027      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a6b      	ldr	r2, [pc, #428]	@ (8004878 <HAL_DMA_Start_IT+0x4b4>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d022      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a6a      	ldr	r2, [pc, #424]	@ (800487c <HAL_DMA_Start_IT+0x4b8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d01d      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a68      	ldr	r2, [pc, #416]	@ (8004880 <HAL_DMA_Start_IT+0x4bc>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d018      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a67      	ldr	r2, [pc, #412]	@ (8004884 <HAL_DMA_Start_IT+0x4c0>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d013      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a65      	ldr	r2, [pc, #404]	@ (8004888 <HAL_DMA_Start_IT+0x4c4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d00e      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a64      	ldr	r2, [pc, #400]	@ (800488c <HAL_DMA_Start_IT+0x4c8>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d009      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a62      	ldr	r2, [pc, #392]	@ (8004890 <HAL_DMA_Start_IT+0x4cc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d004      	beq.n	8004714 <HAL_DMA_Start_IT+0x350>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a61      	ldr	r2, [pc, #388]	@ (8004894 <HAL_DMA_Start_IT+0x4d0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d101      	bne.n	8004718 <HAL_DMA_Start_IT+0x354>
 8004714:	2301      	movs	r3, #1
 8004716:	e000      	b.n	800471a <HAL_DMA_Start_IT+0x356>
 8004718:	2300      	movs	r3, #0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d01a      	beq.n	8004754 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d007      	beq.n	800473c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004736:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800473a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800474e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004752:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a37      	ldr	r2, [pc, #220]	@ (8004838 <HAL_DMA_Start_IT+0x474>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d04a      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a36      	ldr	r2, [pc, #216]	@ (800483c <HAL_DMA_Start_IT+0x478>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d045      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a34      	ldr	r2, [pc, #208]	@ (8004840 <HAL_DMA_Start_IT+0x47c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d040      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a33      	ldr	r2, [pc, #204]	@ (8004844 <HAL_DMA_Start_IT+0x480>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d03b      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a31      	ldr	r2, [pc, #196]	@ (8004848 <HAL_DMA_Start_IT+0x484>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d036      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a30      	ldr	r2, [pc, #192]	@ (800484c <HAL_DMA_Start_IT+0x488>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d031      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a2e      	ldr	r2, [pc, #184]	@ (8004850 <HAL_DMA_Start_IT+0x48c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d02c      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a2d      	ldr	r2, [pc, #180]	@ (8004854 <HAL_DMA_Start_IT+0x490>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d027      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004858 <HAL_DMA_Start_IT+0x494>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d022      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a2a      	ldr	r2, [pc, #168]	@ (800485c <HAL_DMA_Start_IT+0x498>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d01d      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a28      	ldr	r2, [pc, #160]	@ (8004860 <HAL_DMA_Start_IT+0x49c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d018      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a27      	ldr	r2, [pc, #156]	@ (8004864 <HAL_DMA_Start_IT+0x4a0>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d013      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a25      	ldr	r2, [pc, #148]	@ (8004868 <HAL_DMA_Start_IT+0x4a4>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d00e      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a24      	ldr	r2, [pc, #144]	@ (800486c <HAL_DMA_Start_IT+0x4a8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d009      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a22      	ldr	r2, [pc, #136]	@ (8004870 <HAL_DMA_Start_IT+0x4ac>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d004      	beq.n	80047f4 <HAL_DMA_Start_IT+0x430>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a21      	ldr	r2, [pc, #132]	@ (8004874 <HAL_DMA_Start_IT+0x4b0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d108      	bne.n	8004806 <HAL_DMA_Start_IT+0x442>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0201 	orr.w	r2, r2, #1
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e012      	b.n	800482c <HAL_DMA_Start_IT+0x468>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0201 	orr.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	e009      	b.n	800482c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800481e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800482c:	7dfb      	ldrb	r3, [r7, #23]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40020010 	.word	0x40020010
 800483c:	40020028 	.word	0x40020028
 8004840:	40020040 	.word	0x40020040
 8004844:	40020058 	.word	0x40020058
 8004848:	40020070 	.word	0x40020070
 800484c:	40020088 	.word	0x40020088
 8004850:	400200a0 	.word	0x400200a0
 8004854:	400200b8 	.word	0x400200b8
 8004858:	40020410 	.word	0x40020410
 800485c:	40020428 	.word	0x40020428
 8004860:	40020440 	.word	0x40020440
 8004864:	40020458 	.word	0x40020458
 8004868:	40020470 	.word	0x40020470
 800486c:	40020488 	.word	0x40020488
 8004870:	400204a0 	.word	0x400204a0
 8004874:	400204b8 	.word	0x400204b8
 8004878:	58025408 	.word	0x58025408
 800487c:	5802541c 	.word	0x5802541c
 8004880:	58025430 	.word	0x58025430
 8004884:	58025444 	.word	0x58025444
 8004888:	58025458 	.word	0x58025458
 800488c:	5802546c 	.word	0x5802546c
 8004890:	58025480 	.word	0x58025480
 8004894:	58025494 	.word	0x58025494

08004898 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08a      	sub	sp, #40	@ 0x28
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048a4:	4b67      	ldr	r3, [pc, #412]	@ (8004a44 <HAL_DMA_IRQHandler+0x1ac>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a67      	ldr	r2, [pc, #412]	@ (8004a48 <HAL_DMA_IRQHandler+0x1b0>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	0a9b      	lsrs	r3, r3, #10
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048bc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a5f      	ldr	r2, [pc, #380]	@ (8004a4c <HAL_DMA_IRQHandler+0x1b4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d04a      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a5d      	ldr	r2, [pc, #372]	@ (8004a50 <HAL_DMA_IRQHandler+0x1b8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d045      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a5c      	ldr	r2, [pc, #368]	@ (8004a54 <HAL_DMA_IRQHandler+0x1bc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d040      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a5a      	ldr	r2, [pc, #360]	@ (8004a58 <HAL_DMA_IRQHandler+0x1c0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d03b      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a59      	ldr	r2, [pc, #356]	@ (8004a5c <HAL_DMA_IRQHandler+0x1c4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d036      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a57      	ldr	r2, [pc, #348]	@ (8004a60 <HAL_DMA_IRQHandler+0x1c8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d031      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a56      	ldr	r2, [pc, #344]	@ (8004a64 <HAL_DMA_IRQHandler+0x1cc>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d02c      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a54      	ldr	r2, [pc, #336]	@ (8004a68 <HAL_DMA_IRQHandler+0x1d0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d027      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a53      	ldr	r2, [pc, #332]	@ (8004a6c <HAL_DMA_IRQHandler+0x1d4>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d022      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a51      	ldr	r2, [pc, #324]	@ (8004a70 <HAL_DMA_IRQHandler+0x1d8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d01d      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a50      	ldr	r2, [pc, #320]	@ (8004a74 <HAL_DMA_IRQHandler+0x1dc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d018      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a4e      	ldr	r2, [pc, #312]	@ (8004a78 <HAL_DMA_IRQHandler+0x1e0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d013      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a4d      	ldr	r2, [pc, #308]	@ (8004a7c <HAL_DMA_IRQHandler+0x1e4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d00e      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a4b      	ldr	r2, [pc, #300]	@ (8004a80 <HAL_DMA_IRQHandler+0x1e8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d009      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a4a      	ldr	r2, [pc, #296]	@ (8004a84 <HAL_DMA_IRQHandler+0x1ec>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d004      	beq.n	800496a <HAL_DMA_IRQHandler+0xd2>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a48      	ldr	r2, [pc, #288]	@ (8004a88 <HAL_DMA_IRQHandler+0x1f0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d101      	bne.n	800496e <HAL_DMA_IRQHandler+0xd6>
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <HAL_DMA_IRQHandler+0xd8>
 800496e:	2300      	movs	r3, #0
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 842b 	beq.w	80051cc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497a:	f003 031f 	and.w	r3, r3, #31
 800497e:	2208      	movs	r2, #8
 8004980:	409a      	lsls	r2, r3
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	2b00      	cmp	r3, #0
 8004988:	f000 80a2 	beq.w	8004ad0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a2e      	ldr	r2, [pc, #184]	@ (8004a4c <HAL_DMA_IRQHandler+0x1b4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d04a      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a2d      	ldr	r2, [pc, #180]	@ (8004a50 <HAL_DMA_IRQHandler+0x1b8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d045      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004a54 <HAL_DMA_IRQHandler+0x1bc>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d040      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004a58 <HAL_DMA_IRQHandler+0x1c0>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d03b      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a28      	ldr	r2, [pc, #160]	@ (8004a5c <HAL_DMA_IRQHandler+0x1c4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d036      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a27      	ldr	r2, [pc, #156]	@ (8004a60 <HAL_DMA_IRQHandler+0x1c8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d031      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a25      	ldr	r2, [pc, #148]	@ (8004a64 <HAL_DMA_IRQHandler+0x1cc>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d02c      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a24      	ldr	r2, [pc, #144]	@ (8004a68 <HAL_DMA_IRQHandler+0x1d0>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d027      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a22      	ldr	r2, [pc, #136]	@ (8004a6c <HAL_DMA_IRQHandler+0x1d4>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d022      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a21      	ldr	r2, [pc, #132]	@ (8004a70 <HAL_DMA_IRQHandler+0x1d8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d01d      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a74 <HAL_DMA_IRQHandler+0x1dc>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d018      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004a78 <HAL_DMA_IRQHandler+0x1e0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d013      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1c      	ldr	r2, [pc, #112]	@ (8004a7c <HAL_DMA_IRQHandler+0x1e4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00e      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a1b      	ldr	r2, [pc, #108]	@ (8004a80 <HAL_DMA_IRQHandler+0x1e8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d009      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a19      	ldr	r2, [pc, #100]	@ (8004a84 <HAL_DMA_IRQHandler+0x1ec>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d004      	beq.n	8004a2c <HAL_DMA_IRQHandler+0x194>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a18      	ldr	r2, [pc, #96]	@ (8004a88 <HAL_DMA_IRQHandler+0x1f0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d12f      	bne.n	8004a8c <HAL_DMA_IRQHandler+0x1f4>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0304 	and.w	r3, r3, #4
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	bf14      	ite	ne
 8004a3a:	2301      	movne	r3, #1
 8004a3c:	2300      	moveq	r3, #0
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	e02e      	b.n	8004aa0 <HAL_DMA_IRQHandler+0x208>
 8004a42:	bf00      	nop
 8004a44:	24000000 	.word	0x24000000
 8004a48:	1b4e81b5 	.word	0x1b4e81b5
 8004a4c:	40020010 	.word	0x40020010
 8004a50:	40020028 	.word	0x40020028
 8004a54:	40020040 	.word	0x40020040
 8004a58:	40020058 	.word	0x40020058
 8004a5c:	40020070 	.word	0x40020070
 8004a60:	40020088 	.word	0x40020088
 8004a64:	400200a0 	.word	0x400200a0
 8004a68:	400200b8 	.word	0x400200b8
 8004a6c:	40020410 	.word	0x40020410
 8004a70:	40020428 	.word	0x40020428
 8004a74:	40020440 	.word	0x40020440
 8004a78:	40020458 	.word	0x40020458
 8004a7c:	40020470 	.word	0x40020470
 8004a80:	40020488 	.word	0x40020488
 8004a84:	400204a0 	.word	0x400204a0
 8004a88:	400204b8 	.word	0x400204b8
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bf14      	ite	ne
 8004a9a:	2301      	movne	r3, #1
 8004a9c:	2300      	moveq	r3, #0
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d015      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0204 	bic.w	r2, r2, #4
 8004ab2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab8:	f003 031f 	and.w	r3, r3, #31
 8004abc:	2208      	movs	r2, #8
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac8:	f043 0201 	orr.w	r2, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ad4:	f003 031f 	and.w	r3, r3, #31
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	fa22 f303 	lsr.w	r3, r2, r3
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d06e      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a69      	ldr	r2, [pc, #420]	@ (8004c90 <HAL_DMA_IRQHandler+0x3f8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d04a      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a67      	ldr	r2, [pc, #412]	@ (8004c94 <HAL_DMA_IRQHandler+0x3fc>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d045      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a66      	ldr	r2, [pc, #408]	@ (8004c98 <HAL_DMA_IRQHandler+0x400>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d040      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a64      	ldr	r2, [pc, #400]	@ (8004c9c <HAL_DMA_IRQHandler+0x404>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d03b      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a63      	ldr	r2, [pc, #396]	@ (8004ca0 <HAL_DMA_IRQHandler+0x408>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d036      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a61      	ldr	r2, [pc, #388]	@ (8004ca4 <HAL_DMA_IRQHandler+0x40c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d031      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a60      	ldr	r2, [pc, #384]	@ (8004ca8 <HAL_DMA_IRQHandler+0x410>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d02c      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a5e      	ldr	r2, [pc, #376]	@ (8004cac <HAL_DMA_IRQHandler+0x414>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d027      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a5d      	ldr	r2, [pc, #372]	@ (8004cb0 <HAL_DMA_IRQHandler+0x418>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d022      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a5b      	ldr	r2, [pc, #364]	@ (8004cb4 <HAL_DMA_IRQHandler+0x41c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d01d      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a5a      	ldr	r2, [pc, #360]	@ (8004cb8 <HAL_DMA_IRQHandler+0x420>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d018      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a58      	ldr	r2, [pc, #352]	@ (8004cbc <HAL_DMA_IRQHandler+0x424>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d013      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a57      	ldr	r2, [pc, #348]	@ (8004cc0 <HAL_DMA_IRQHandler+0x428>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00e      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a55      	ldr	r2, [pc, #340]	@ (8004cc4 <HAL_DMA_IRQHandler+0x42c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d009      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a54      	ldr	r2, [pc, #336]	@ (8004cc8 <HAL_DMA_IRQHandler+0x430>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d004      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x2ee>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a52      	ldr	r2, [pc, #328]	@ (8004ccc <HAL_DMA_IRQHandler+0x434>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d10a      	bne.n	8004b9c <HAL_DMA_IRQHandler+0x304>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	e003      	b.n	8004ba4 <HAL_DMA_IRQHandler+0x30c>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00d      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bbc:	f043 0202 	orr.w	r2, r3, #2
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc8:	f003 031f 	and.w	r3, r3, #31
 8004bcc:	2204      	movs	r2, #4
 8004bce:	409a      	lsls	r2, r3
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 808f 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a2c      	ldr	r2, [pc, #176]	@ (8004c90 <HAL_DMA_IRQHandler+0x3f8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d04a      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a2a      	ldr	r2, [pc, #168]	@ (8004c94 <HAL_DMA_IRQHandler+0x3fc>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d045      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a29      	ldr	r2, [pc, #164]	@ (8004c98 <HAL_DMA_IRQHandler+0x400>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d040      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a27      	ldr	r2, [pc, #156]	@ (8004c9c <HAL_DMA_IRQHandler+0x404>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d03b      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a26      	ldr	r2, [pc, #152]	@ (8004ca0 <HAL_DMA_IRQHandler+0x408>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d036      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a24      	ldr	r2, [pc, #144]	@ (8004ca4 <HAL_DMA_IRQHandler+0x40c>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d031      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a23      	ldr	r2, [pc, #140]	@ (8004ca8 <HAL_DMA_IRQHandler+0x410>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d02c      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a21      	ldr	r2, [pc, #132]	@ (8004cac <HAL_DMA_IRQHandler+0x414>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d027      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a20      	ldr	r2, [pc, #128]	@ (8004cb0 <HAL_DMA_IRQHandler+0x418>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d022      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb4 <HAL_DMA_IRQHandler+0x41c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d01d      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a1d      	ldr	r2, [pc, #116]	@ (8004cb8 <HAL_DMA_IRQHandler+0x420>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d018      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cbc <HAL_DMA_IRQHandler+0x424>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d013      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc0 <HAL_DMA_IRQHandler+0x428>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00e      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a18      	ldr	r2, [pc, #96]	@ (8004cc4 <HAL_DMA_IRQHandler+0x42c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d009      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a17      	ldr	r2, [pc, #92]	@ (8004cc8 <HAL_DMA_IRQHandler+0x430>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d004      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x3e2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a15      	ldr	r2, [pc, #84]	@ (8004ccc <HAL_DMA_IRQHandler+0x434>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d12a      	bne.n	8004cd0 <HAL_DMA_IRQHandler+0x438>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	bf14      	ite	ne
 8004c88:	2301      	movne	r3, #1
 8004c8a:	2300      	moveq	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	e023      	b.n	8004cd8 <HAL_DMA_IRQHandler+0x440>
 8004c90:	40020010 	.word	0x40020010
 8004c94:	40020028 	.word	0x40020028
 8004c98:	40020040 	.word	0x40020040
 8004c9c:	40020058 	.word	0x40020058
 8004ca0:	40020070 	.word	0x40020070
 8004ca4:	40020088 	.word	0x40020088
 8004ca8:	400200a0 	.word	0x400200a0
 8004cac:	400200b8 	.word	0x400200b8
 8004cb0:	40020410 	.word	0x40020410
 8004cb4:	40020428 	.word	0x40020428
 8004cb8:	40020440 	.word	0x40020440
 8004cbc:	40020458 	.word	0x40020458
 8004cc0:	40020470 	.word	0x40020470
 8004cc4:	40020488 	.word	0x40020488
 8004cc8:	400204a0 	.word	0x400204a0
 8004ccc:	400204b8 	.word	0x400204b8
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00d      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce0:	f003 031f 	and.w	r3, r3, #31
 8004ce4:	2204      	movs	r2, #4
 8004ce6:	409a      	lsls	r2, r3
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf0:	f043 0204 	orr.w	r2, r3, #4
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cfc:	f003 031f 	and.w	r3, r3, #31
 8004d00:	2210      	movs	r2, #16
 8004d02:	409a      	lsls	r2, r3
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	4013      	ands	r3, r2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80a6 	beq.w	8004e5a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a85      	ldr	r2, [pc, #532]	@ (8004f28 <HAL_DMA_IRQHandler+0x690>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d04a      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a83      	ldr	r2, [pc, #524]	@ (8004f2c <HAL_DMA_IRQHandler+0x694>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d045      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a82      	ldr	r2, [pc, #520]	@ (8004f30 <HAL_DMA_IRQHandler+0x698>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d040      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a80      	ldr	r2, [pc, #512]	@ (8004f34 <HAL_DMA_IRQHandler+0x69c>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d03b      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a7f      	ldr	r2, [pc, #508]	@ (8004f38 <HAL_DMA_IRQHandler+0x6a0>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d036      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a7d      	ldr	r2, [pc, #500]	@ (8004f3c <HAL_DMA_IRQHandler+0x6a4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d031      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a7c      	ldr	r2, [pc, #496]	@ (8004f40 <HAL_DMA_IRQHandler+0x6a8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d02c      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a7a      	ldr	r2, [pc, #488]	@ (8004f44 <HAL_DMA_IRQHandler+0x6ac>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d027      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a79      	ldr	r2, [pc, #484]	@ (8004f48 <HAL_DMA_IRQHandler+0x6b0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d022      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a77      	ldr	r2, [pc, #476]	@ (8004f4c <HAL_DMA_IRQHandler+0x6b4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d01d      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a76      	ldr	r2, [pc, #472]	@ (8004f50 <HAL_DMA_IRQHandler+0x6b8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d018      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a74      	ldr	r2, [pc, #464]	@ (8004f54 <HAL_DMA_IRQHandler+0x6bc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a73      	ldr	r2, [pc, #460]	@ (8004f58 <HAL_DMA_IRQHandler+0x6c0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d00e      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a71      	ldr	r2, [pc, #452]	@ (8004f5c <HAL_DMA_IRQHandler+0x6c4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d009      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a70      	ldr	r2, [pc, #448]	@ (8004f60 <HAL_DMA_IRQHandler+0x6c8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d004      	beq.n	8004dae <HAL_DMA_IRQHandler+0x516>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a6e      	ldr	r2, [pc, #440]	@ (8004f64 <HAL_DMA_IRQHandler+0x6cc>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d10a      	bne.n	8004dc4 <HAL_DMA_IRQHandler+0x52c>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	bf14      	ite	ne
 8004dbc:	2301      	movne	r3, #1
 8004dbe:	2300      	moveq	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	e009      	b.n	8004dd8 <HAL_DMA_IRQHandler+0x540>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0304 	and.w	r3, r3, #4
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	bf14      	ite	ne
 8004dd2:	2301      	movne	r3, #1
 8004dd4:	2300      	moveq	r3, #0
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d03e      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	2210      	movs	r2, #16
 8004de6:	409a      	lsls	r2, r3
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d018      	beq.n	8004e2c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d108      	bne.n	8004e1a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d024      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	4798      	blx	r3
 8004e18:	e01f      	b.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d01b      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	4798      	blx	r3
 8004e2a:	e016      	b.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d107      	bne.n	8004e4a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0208 	bic.w	r2, r2, #8
 8004e48:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e5e:	f003 031f 	and.w	r3, r3, #31
 8004e62:	2220      	movs	r2, #32
 8004e64:	409a      	lsls	r2, r3
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f000 8110 	beq.w	8005090 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a2c      	ldr	r2, [pc, #176]	@ (8004f28 <HAL_DMA_IRQHandler+0x690>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d04a      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8004f2c <HAL_DMA_IRQHandler+0x694>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d045      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a29      	ldr	r2, [pc, #164]	@ (8004f30 <HAL_DMA_IRQHandler+0x698>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d040      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a28      	ldr	r2, [pc, #160]	@ (8004f34 <HAL_DMA_IRQHandler+0x69c>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d03b      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a26      	ldr	r2, [pc, #152]	@ (8004f38 <HAL_DMA_IRQHandler+0x6a0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d036      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a25      	ldr	r2, [pc, #148]	@ (8004f3c <HAL_DMA_IRQHandler+0x6a4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d031      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a23      	ldr	r2, [pc, #140]	@ (8004f40 <HAL_DMA_IRQHandler+0x6a8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d02c      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a22      	ldr	r2, [pc, #136]	@ (8004f44 <HAL_DMA_IRQHandler+0x6ac>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d027      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a20      	ldr	r2, [pc, #128]	@ (8004f48 <HAL_DMA_IRQHandler+0x6b0>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d022      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1f      	ldr	r2, [pc, #124]	@ (8004f4c <HAL_DMA_IRQHandler+0x6b4>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d01d      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f50 <HAL_DMA_IRQHandler+0x6b8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d018      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f54 <HAL_DMA_IRQHandler+0x6bc>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d013      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a1a      	ldr	r2, [pc, #104]	@ (8004f58 <HAL_DMA_IRQHandler+0x6c0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00e      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a19      	ldr	r2, [pc, #100]	@ (8004f5c <HAL_DMA_IRQHandler+0x6c4>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d009      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a17      	ldr	r2, [pc, #92]	@ (8004f60 <HAL_DMA_IRQHandler+0x6c8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <HAL_DMA_IRQHandler+0x678>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a16      	ldr	r2, [pc, #88]	@ (8004f64 <HAL_DMA_IRQHandler+0x6cc>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d12b      	bne.n	8004f68 <HAL_DMA_IRQHandler+0x6d0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0310 	and.w	r3, r3, #16
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bf14      	ite	ne
 8004f1e:	2301      	movne	r3, #1
 8004f20:	2300      	moveq	r3, #0
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	e02a      	b.n	8004f7c <HAL_DMA_IRQHandler+0x6e4>
 8004f26:	bf00      	nop
 8004f28:	40020010 	.word	0x40020010
 8004f2c:	40020028 	.word	0x40020028
 8004f30:	40020040 	.word	0x40020040
 8004f34:	40020058 	.word	0x40020058
 8004f38:	40020070 	.word	0x40020070
 8004f3c:	40020088 	.word	0x40020088
 8004f40:	400200a0 	.word	0x400200a0
 8004f44:	400200b8 	.word	0x400200b8
 8004f48:	40020410 	.word	0x40020410
 8004f4c:	40020428 	.word	0x40020428
 8004f50:	40020440 	.word	0x40020440
 8004f54:	40020458 	.word	0x40020458
 8004f58:	40020470 	.word	0x40020470
 8004f5c:	40020488 	.word	0x40020488
 8004f60:	400204a0 	.word	0x400204a0
 8004f64:	400204b8 	.word	0x400204b8
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	bf14      	ite	ne
 8004f76:	2301      	movne	r3, #1
 8004f78:	2300      	moveq	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 8087 	beq.w	8005090 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f86:	f003 031f 	and.w	r3, r3, #31
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	409a      	lsls	r2, r3
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d139      	bne.n	8005012 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0216 	bic.w	r2, r2, #22
 8004fac:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695a      	ldr	r2, [r3, #20]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fbc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <HAL_DMA_IRQHandler+0x736>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0208 	bic.w	r2, r2, #8
 8004fdc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fe2:	f003 031f 	and.w	r3, r3, #31
 8004fe6:	223f      	movs	r2, #63	@ 0x3f
 8004fe8:	409a      	lsls	r2, r3
 8004fea:	6a3b      	ldr	r3, [r7, #32]
 8004fec:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 834a 	beq.w	800569c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	4798      	blx	r3
          }
          return;
 8005010:	e344      	b.n	800569c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d018      	beq.n	8005052 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d108      	bne.n	8005040 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005032:	2b00      	cmp	r3, #0
 8005034:	d02c      	beq.n	8005090 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	4798      	blx	r3
 800503e:	e027      	b.n	8005090 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005044:	2b00      	cmp	r3, #0
 8005046:	d023      	beq.n	8005090 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	4798      	blx	r3
 8005050:	e01e      	b.n	8005090 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10f      	bne.n	8005080 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 0210 	bic.w	r2, r2, #16
 800506e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 8306 	beq.w	80056a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 8088 	beq.w	80051b8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2204      	movs	r2, #4
 80050ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a7a      	ldr	r2, [pc, #488]	@ (80052a0 <HAL_DMA_IRQHandler+0xa08>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d04a      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a79      	ldr	r2, [pc, #484]	@ (80052a4 <HAL_DMA_IRQHandler+0xa0c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d045      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a77      	ldr	r2, [pc, #476]	@ (80052a8 <HAL_DMA_IRQHandler+0xa10>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d040      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a76      	ldr	r2, [pc, #472]	@ (80052ac <HAL_DMA_IRQHandler+0xa14>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d03b      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a74      	ldr	r2, [pc, #464]	@ (80052b0 <HAL_DMA_IRQHandler+0xa18>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d036      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a73      	ldr	r2, [pc, #460]	@ (80052b4 <HAL_DMA_IRQHandler+0xa1c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d031      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a71      	ldr	r2, [pc, #452]	@ (80052b8 <HAL_DMA_IRQHandler+0xa20>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d02c      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a70      	ldr	r2, [pc, #448]	@ (80052bc <HAL_DMA_IRQHandler+0xa24>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d027      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a6e      	ldr	r2, [pc, #440]	@ (80052c0 <HAL_DMA_IRQHandler+0xa28>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d022      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a6d      	ldr	r2, [pc, #436]	@ (80052c4 <HAL_DMA_IRQHandler+0xa2c>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d01d      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a6b      	ldr	r2, [pc, #428]	@ (80052c8 <HAL_DMA_IRQHandler+0xa30>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d018      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a6a      	ldr	r2, [pc, #424]	@ (80052cc <HAL_DMA_IRQHandler+0xa34>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d013      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a68      	ldr	r2, [pc, #416]	@ (80052d0 <HAL_DMA_IRQHandler+0xa38>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d00e      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a67      	ldr	r2, [pc, #412]	@ (80052d4 <HAL_DMA_IRQHandler+0xa3c>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d009      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a65      	ldr	r2, [pc, #404]	@ (80052d8 <HAL_DMA_IRQHandler+0xa40>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d004      	beq.n	8005150 <HAL_DMA_IRQHandler+0x8b8>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a64      	ldr	r2, [pc, #400]	@ (80052dc <HAL_DMA_IRQHandler+0xa44>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d108      	bne.n	8005162 <HAL_DMA_IRQHandler+0x8ca>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f022 0201 	bic.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	e007      	b.n	8005172 <HAL_DMA_IRQHandler+0x8da>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0201 	bic.w	r2, r2, #1
 8005170:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	3301      	adds	r3, #1
 8005176:	60fb      	str	r3, [r7, #12]
 8005178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517a:	429a      	cmp	r2, r3
 800517c:	d307      	bcc.n	800518e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1f2      	bne.n	8005172 <HAL_DMA_IRQHandler+0x8da>
 800518c:	e000      	b.n	8005190 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800518e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d004      	beq.n	80051a8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2203      	movs	r2, #3
 80051a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80051a6:	e003      	b.n	80051b0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 8272 	beq.w	80056a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	4798      	blx	r3
 80051ca:	e26c      	b.n	80056a6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a43      	ldr	r2, [pc, #268]	@ (80052e0 <HAL_DMA_IRQHandler+0xa48>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d022      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a42      	ldr	r2, [pc, #264]	@ (80052e4 <HAL_DMA_IRQHandler+0xa4c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d01d      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a40      	ldr	r2, [pc, #256]	@ (80052e8 <HAL_DMA_IRQHandler+0xa50>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d018      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a3f      	ldr	r2, [pc, #252]	@ (80052ec <HAL_DMA_IRQHandler+0xa54>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d013      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a3d      	ldr	r2, [pc, #244]	@ (80052f0 <HAL_DMA_IRQHandler+0xa58>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00e      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a3c      	ldr	r2, [pc, #240]	@ (80052f4 <HAL_DMA_IRQHandler+0xa5c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d009      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a3a      	ldr	r2, [pc, #232]	@ (80052f8 <HAL_DMA_IRQHandler+0xa60>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d004      	beq.n	800521c <HAL_DMA_IRQHandler+0x984>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a39      	ldr	r2, [pc, #228]	@ (80052fc <HAL_DMA_IRQHandler+0xa64>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d101      	bne.n	8005220 <HAL_DMA_IRQHandler+0x988>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <HAL_DMA_IRQHandler+0x98a>
 8005220:	2300      	movs	r3, #0
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 823f 	beq.w	80056a6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005234:	f003 031f 	and.w	r3, r3, #31
 8005238:	2204      	movs	r2, #4
 800523a:	409a      	lsls	r2, r3
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	4013      	ands	r3, r2
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80cd 	beq.w	80053e0 <HAL_DMA_IRQHandler+0xb48>
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 80c7 	beq.w	80053e0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005256:	f003 031f 	and.w	r3, r3, #31
 800525a:	2204      	movs	r2, #4
 800525c:	409a      	lsls	r2, r3
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d049      	beq.n	8005300 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d109      	bne.n	800528a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 8210 	beq.w	80056a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005288:	e20a      	b.n	80056a0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	f000 8206 	beq.w	80056a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800529c:	e200      	b.n	80056a0 <HAL_DMA_IRQHandler+0xe08>
 800529e:	bf00      	nop
 80052a0:	40020010 	.word	0x40020010
 80052a4:	40020028 	.word	0x40020028
 80052a8:	40020040 	.word	0x40020040
 80052ac:	40020058 	.word	0x40020058
 80052b0:	40020070 	.word	0x40020070
 80052b4:	40020088 	.word	0x40020088
 80052b8:	400200a0 	.word	0x400200a0
 80052bc:	400200b8 	.word	0x400200b8
 80052c0:	40020410 	.word	0x40020410
 80052c4:	40020428 	.word	0x40020428
 80052c8:	40020440 	.word	0x40020440
 80052cc:	40020458 	.word	0x40020458
 80052d0:	40020470 	.word	0x40020470
 80052d4:	40020488 	.word	0x40020488
 80052d8:	400204a0 	.word	0x400204a0
 80052dc:	400204b8 	.word	0x400204b8
 80052e0:	58025408 	.word	0x58025408
 80052e4:	5802541c 	.word	0x5802541c
 80052e8:	58025430 	.word	0x58025430
 80052ec:	58025444 	.word	0x58025444
 80052f0:	58025458 	.word	0x58025458
 80052f4:	5802546c 	.word	0x5802546c
 80052f8:	58025480 	.word	0x58025480
 80052fc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b00      	cmp	r3, #0
 8005308:	d160      	bne.n	80053cc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a7f      	ldr	r2, [pc, #508]	@ (800550c <HAL_DMA_IRQHandler+0xc74>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d04a      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a7d      	ldr	r2, [pc, #500]	@ (8005510 <HAL_DMA_IRQHandler+0xc78>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d045      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a7c      	ldr	r2, [pc, #496]	@ (8005514 <HAL_DMA_IRQHandler+0xc7c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d040      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a7a      	ldr	r2, [pc, #488]	@ (8005518 <HAL_DMA_IRQHandler+0xc80>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d03b      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a79      	ldr	r2, [pc, #484]	@ (800551c <HAL_DMA_IRQHandler+0xc84>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d036      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a77      	ldr	r2, [pc, #476]	@ (8005520 <HAL_DMA_IRQHandler+0xc88>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d031      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a76      	ldr	r2, [pc, #472]	@ (8005524 <HAL_DMA_IRQHandler+0xc8c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d02c      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a74      	ldr	r2, [pc, #464]	@ (8005528 <HAL_DMA_IRQHandler+0xc90>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d027      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a73      	ldr	r2, [pc, #460]	@ (800552c <HAL_DMA_IRQHandler+0xc94>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d022      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a71      	ldr	r2, [pc, #452]	@ (8005530 <HAL_DMA_IRQHandler+0xc98>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d01d      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a70      	ldr	r2, [pc, #448]	@ (8005534 <HAL_DMA_IRQHandler+0xc9c>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d018      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a6e      	ldr	r2, [pc, #440]	@ (8005538 <HAL_DMA_IRQHandler+0xca0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d013      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a6d      	ldr	r2, [pc, #436]	@ (800553c <HAL_DMA_IRQHandler+0xca4>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00e      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a6b      	ldr	r2, [pc, #428]	@ (8005540 <HAL_DMA_IRQHandler+0xca8>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d009      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a6a      	ldr	r2, [pc, #424]	@ (8005544 <HAL_DMA_IRQHandler+0xcac>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d004      	beq.n	80053aa <HAL_DMA_IRQHandler+0xb12>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a68      	ldr	r2, [pc, #416]	@ (8005548 <HAL_DMA_IRQHandler+0xcb0>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d108      	bne.n	80053bc <HAL_DMA_IRQHandler+0xb24>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0208 	bic.w	r2, r2, #8
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	e007      	b.n	80053cc <HAL_DMA_IRQHandler+0xb34>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f022 0204 	bic.w	r2, r2, #4
 80053ca:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 8165 	beq.w	80056a0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053de:	e15f      	b.n	80056a0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e4:	f003 031f 	and.w	r3, r3, #31
 80053e8:	2202      	movs	r2, #2
 80053ea:	409a      	lsls	r2, r3
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	4013      	ands	r3, r2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80c5 	beq.w	8005580 <HAL_DMA_IRQHandler+0xce8>
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 80bf 	beq.w	8005580 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005406:	f003 031f 	and.w	r3, r3, #31
 800540a:	2202      	movs	r2, #2
 800540c:	409a      	lsls	r2, r3
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d018      	beq.n	800544e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d109      	bne.n	800543a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 813a 	beq.w	80056a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005438:	e134      	b.n	80056a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8130 	beq.w	80056a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800544c:	e12a      	b.n	80056a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	f040 8089 	bne.w	800556c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a2b      	ldr	r2, [pc, #172]	@ (800550c <HAL_DMA_IRQHandler+0xc74>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d04a      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a29      	ldr	r2, [pc, #164]	@ (8005510 <HAL_DMA_IRQHandler+0xc78>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d045      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a28      	ldr	r2, [pc, #160]	@ (8005514 <HAL_DMA_IRQHandler+0xc7c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d040      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <HAL_DMA_IRQHandler+0xc80>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d03b      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a25      	ldr	r2, [pc, #148]	@ (800551c <HAL_DMA_IRQHandler+0xc84>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d036      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a23      	ldr	r2, [pc, #140]	@ (8005520 <HAL_DMA_IRQHandler+0xc88>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d031      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a22      	ldr	r2, [pc, #136]	@ (8005524 <HAL_DMA_IRQHandler+0xc8c>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d02c      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a20      	ldr	r2, [pc, #128]	@ (8005528 <HAL_DMA_IRQHandler+0xc90>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d027      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a1f      	ldr	r2, [pc, #124]	@ (800552c <HAL_DMA_IRQHandler+0xc94>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d022      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005530 <HAL_DMA_IRQHandler+0xc98>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d01d      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005534 <HAL_DMA_IRQHandler+0xc9c>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d018      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005538 <HAL_DMA_IRQHandler+0xca0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a19      	ldr	r2, [pc, #100]	@ (800553c <HAL_DMA_IRQHandler+0xca4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00e      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a17      	ldr	r2, [pc, #92]	@ (8005540 <HAL_DMA_IRQHandler+0xca8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d009      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a16      	ldr	r2, [pc, #88]	@ (8005544 <HAL_DMA_IRQHandler+0xcac>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d004      	beq.n	80054fa <HAL_DMA_IRQHandler+0xc62>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a14      	ldr	r2, [pc, #80]	@ (8005548 <HAL_DMA_IRQHandler+0xcb0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d128      	bne.n	800554c <HAL_DMA_IRQHandler+0xcb4>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f022 0214 	bic.w	r2, r2, #20
 8005508:	601a      	str	r2, [r3, #0]
 800550a:	e027      	b.n	800555c <HAL_DMA_IRQHandler+0xcc4>
 800550c:	40020010 	.word	0x40020010
 8005510:	40020028 	.word	0x40020028
 8005514:	40020040 	.word	0x40020040
 8005518:	40020058 	.word	0x40020058
 800551c:	40020070 	.word	0x40020070
 8005520:	40020088 	.word	0x40020088
 8005524:	400200a0 	.word	0x400200a0
 8005528:	400200b8 	.word	0x400200b8
 800552c:	40020410 	.word	0x40020410
 8005530:	40020428 	.word	0x40020428
 8005534:	40020440 	.word	0x40020440
 8005538:	40020458 	.word	0x40020458
 800553c:	40020470 	.word	0x40020470
 8005540:	40020488 	.word	0x40020488
 8005544:	400204a0 	.word	0x400204a0
 8005548:	400204b8 	.word	0x400204b8
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f022 020a 	bic.w	r2, r2, #10
 800555a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8097 	beq.w	80056a4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800557e:	e091      	b.n	80056a4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005584:	f003 031f 	and.w	r3, r3, #31
 8005588:	2208      	movs	r2, #8
 800558a:	409a      	lsls	r2, r3
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	4013      	ands	r3, r2
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8088 	beq.w	80056a6 <HAL_DMA_IRQHandler+0xe0e>
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f003 0308 	and.w	r3, r3, #8
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 8082 	beq.w	80056a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a41      	ldr	r2, [pc, #260]	@ (80056ac <HAL_DMA_IRQHandler+0xe14>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d04a      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a3f      	ldr	r2, [pc, #252]	@ (80056b0 <HAL_DMA_IRQHandler+0xe18>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d045      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a3e      	ldr	r2, [pc, #248]	@ (80056b4 <HAL_DMA_IRQHandler+0xe1c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d040      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a3c      	ldr	r2, [pc, #240]	@ (80056b8 <HAL_DMA_IRQHandler+0xe20>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d03b      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a3b      	ldr	r2, [pc, #236]	@ (80056bc <HAL_DMA_IRQHandler+0xe24>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d036      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a39      	ldr	r2, [pc, #228]	@ (80056c0 <HAL_DMA_IRQHandler+0xe28>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d031      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a38      	ldr	r2, [pc, #224]	@ (80056c4 <HAL_DMA_IRQHandler+0xe2c>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d02c      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a36      	ldr	r2, [pc, #216]	@ (80056c8 <HAL_DMA_IRQHandler+0xe30>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d027      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a35      	ldr	r2, [pc, #212]	@ (80056cc <HAL_DMA_IRQHandler+0xe34>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d022      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a33      	ldr	r2, [pc, #204]	@ (80056d0 <HAL_DMA_IRQHandler+0xe38>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d01d      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a32      	ldr	r2, [pc, #200]	@ (80056d4 <HAL_DMA_IRQHandler+0xe3c>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d018      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a30      	ldr	r2, [pc, #192]	@ (80056d8 <HAL_DMA_IRQHandler+0xe40>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d013      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a2f      	ldr	r2, [pc, #188]	@ (80056dc <HAL_DMA_IRQHandler+0xe44>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d00e      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a2d      	ldr	r2, [pc, #180]	@ (80056e0 <HAL_DMA_IRQHandler+0xe48>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d009      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a2c      	ldr	r2, [pc, #176]	@ (80056e4 <HAL_DMA_IRQHandler+0xe4c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d004      	beq.n	8005642 <HAL_DMA_IRQHandler+0xdaa>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a2a      	ldr	r2, [pc, #168]	@ (80056e8 <HAL_DMA_IRQHandler+0xe50>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d108      	bne.n	8005654 <HAL_DMA_IRQHandler+0xdbc>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 021c 	bic.w	r2, r2, #28
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e007      	b.n	8005664 <HAL_DMA_IRQHandler+0xdcc>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 020e 	bic.w	r2, r2, #14
 8005662:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005668:	f003 031f 	and.w	r3, r3, #31
 800566c:	2201      	movs	r2, #1
 800566e:	409a      	lsls	r2, r3
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800568e:	2b00      	cmp	r3, #0
 8005690:	d009      	beq.n	80056a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	4798      	blx	r3
 800569a:	e004      	b.n	80056a6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800569c:	bf00      	nop
 800569e:	e002      	b.n	80056a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056a0:	bf00      	nop
 80056a2:	e000      	b.n	80056a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056a4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80056a6:	3728      	adds	r7, #40	@ 0x28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40020010 	.word	0x40020010
 80056b0:	40020028 	.word	0x40020028
 80056b4:	40020040 	.word	0x40020040
 80056b8:	40020058 	.word	0x40020058
 80056bc:	40020070 	.word	0x40020070
 80056c0:	40020088 	.word	0x40020088
 80056c4:	400200a0 	.word	0x400200a0
 80056c8:	400200b8 	.word	0x400200b8
 80056cc:	40020410 	.word	0x40020410
 80056d0:	40020428 	.word	0x40020428
 80056d4:	40020440 	.word	0x40020440
 80056d8:	40020458 	.word	0x40020458
 80056dc:	40020470 	.word	0x40020470
 80056e0:	40020488 	.word	0x40020488
 80056e4:	400204a0 	.word	0x400204a0
 80056e8:	400204b8 	.word	0x400204b8

080056ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005704:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a7f      	ldr	r2, [pc, #508]	@ (8005908 <DMA_SetConfig+0x21c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d072      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a7d      	ldr	r2, [pc, #500]	@ (800590c <DMA_SetConfig+0x220>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d06d      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a7c      	ldr	r2, [pc, #496]	@ (8005910 <DMA_SetConfig+0x224>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d068      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a7a      	ldr	r2, [pc, #488]	@ (8005914 <DMA_SetConfig+0x228>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d063      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a79      	ldr	r2, [pc, #484]	@ (8005918 <DMA_SetConfig+0x22c>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d05e      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a77      	ldr	r2, [pc, #476]	@ (800591c <DMA_SetConfig+0x230>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d059      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a76      	ldr	r2, [pc, #472]	@ (8005920 <DMA_SetConfig+0x234>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d054      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a74      	ldr	r2, [pc, #464]	@ (8005924 <DMA_SetConfig+0x238>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d04f      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a73      	ldr	r2, [pc, #460]	@ (8005928 <DMA_SetConfig+0x23c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d04a      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a71      	ldr	r2, [pc, #452]	@ (800592c <DMA_SetConfig+0x240>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d045      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a70      	ldr	r2, [pc, #448]	@ (8005930 <DMA_SetConfig+0x244>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d040      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a6e      	ldr	r2, [pc, #440]	@ (8005934 <DMA_SetConfig+0x248>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d03b      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a6d      	ldr	r2, [pc, #436]	@ (8005938 <DMA_SetConfig+0x24c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d036      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a6b      	ldr	r2, [pc, #428]	@ (800593c <DMA_SetConfig+0x250>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d031      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a6a      	ldr	r2, [pc, #424]	@ (8005940 <DMA_SetConfig+0x254>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d02c      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a68      	ldr	r2, [pc, #416]	@ (8005944 <DMA_SetConfig+0x258>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d027      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a67      	ldr	r2, [pc, #412]	@ (8005948 <DMA_SetConfig+0x25c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d022      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a65      	ldr	r2, [pc, #404]	@ (800594c <DMA_SetConfig+0x260>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d01d      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a64      	ldr	r2, [pc, #400]	@ (8005950 <DMA_SetConfig+0x264>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d018      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a62      	ldr	r2, [pc, #392]	@ (8005954 <DMA_SetConfig+0x268>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d013      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a61      	ldr	r2, [pc, #388]	@ (8005958 <DMA_SetConfig+0x26c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00e      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a5f      	ldr	r2, [pc, #380]	@ (800595c <DMA_SetConfig+0x270>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d009      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005960 <DMA_SetConfig+0x274>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d004      	beq.n	80057f6 <DMA_SetConfig+0x10a>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a5c      	ldr	r2, [pc, #368]	@ (8005964 <DMA_SetConfig+0x278>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d101      	bne.n	80057fa <DMA_SetConfig+0x10e>
 80057f6:	2301      	movs	r3, #1
 80057f8:	e000      	b.n	80057fc <DMA_SetConfig+0x110>
 80057fa:	2300      	movs	r3, #0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00d      	beq.n	800581c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005808:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800580e:	2b00      	cmp	r3, #0
 8005810:	d004      	beq.n	800581c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800581a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a39      	ldr	r2, [pc, #228]	@ (8005908 <DMA_SetConfig+0x21c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d04a      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a38      	ldr	r2, [pc, #224]	@ (800590c <DMA_SetConfig+0x220>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d045      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a36      	ldr	r2, [pc, #216]	@ (8005910 <DMA_SetConfig+0x224>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d040      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a35      	ldr	r2, [pc, #212]	@ (8005914 <DMA_SetConfig+0x228>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d03b      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a33      	ldr	r2, [pc, #204]	@ (8005918 <DMA_SetConfig+0x22c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d036      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a32      	ldr	r2, [pc, #200]	@ (800591c <DMA_SetConfig+0x230>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d031      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a30      	ldr	r2, [pc, #192]	@ (8005920 <DMA_SetConfig+0x234>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d02c      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a2f      	ldr	r2, [pc, #188]	@ (8005924 <DMA_SetConfig+0x238>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d027      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a2d      	ldr	r2, [pc, #180]	@ (8005928 <DMA_SetConfig+0x23c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d022      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a2c      	ldr	r2, [pc, #176]	@ (800592c <DMA_SetConfig+0x240>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d01d      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a2a      	ldr	r2, [pc, #168]	@ (8005930 <DMA_SetConfig+0x244>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d018      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a29      	ldr	r2, [pc, #164]	@ (8005934 <DMA_SetConfig+0x248>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d013      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a27      	ldr	r2, [pc, #156]	@ (8005938 <DMA_SetConfig+0x24c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00e      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a26      	ldr	r2, [pc, #152]	@ (800593c <DMA_SetConfig+0x250>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d009      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a24      	ldr	r2, [pc, #144]	@ (8005940 <DMA_SetConfig+0x254>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d004      	beq.n	80058bc <DMA_SetConfig+0x1d0>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a23      	ldr	r2, [pc, #140]	@ (8005944 <DMA_SetConfig+0x258>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d101      	bne.n	80058c0 <DMA_SetConfig+0x1d4>
 80058bc:	2301      	movs	r3, #1
 80058be:	e000      	b.n	80058c2 <DMA_SetConfig+0x1d6>
 80058c0:	2300      	movs	r3, #0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d059      	beq.n	800597a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ca:	f003 031f 	and.w	r3, r3, #31
 80058ce:	223f      	movs	r2, #63	@ 0x3f
 80058d0:	409a      	lsls	r2, r3
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80058e4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	683a      	ldr	r2, [r7, #0]
 80058ec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	2b40      	cmp	r3, #64	@ 0x40
 80058f4:	d138      	bne.n	8005968 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005906:	e086      	b.n	8005a16 <DMA_SetConfig+0x32a>
 8005908:	40020010 	.word	0x40020010
 800590c:	40020028 	.word	0x40020028
 8005910:	40020040 	.word	0x40020040
 8005914:	40020058 	.word	0x40020058
 8005918:	40020070 	.word	0x40020070
 800591c:	40020088 	.word	0x40020088
 8005920:	400200a0 	.word	0x400200a0
 8005924:	400200b8 	.word	0x400200b8
 8005928:	40020410 	.word	0x40020410
 800592c:	40020428 	.word	0x40020428
 8005930:	40020440 	.word	0x40020440
 8005934:	40020458 	.word	0x40020458
 8005938:	40020470 	.word	0x40020470
 800593c:	40020488 	.word	0x40020488
 8005940:	400204a0 	.word	0x400204a0
 8005944:	400204b8 	.word	0x400204b8
 8005948:	58025408 	.word	0x58025408
 800594c:	5802541c 	.word	0x5802541c
 8005950:	58025430 	.word	0x58025430
 8005954:	58025444 	.word	0x58025444
 8005958:	58025458 	.word	0x58025458
 800595c:	5802546c 	.word	0x5802546c
 8005960:	58025480 	.word	0x58025480
 8005964:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	60da      	str	r2, [r3, #12]
}
 8005978:	e04d      	b.n	8005a16 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a29      	ldr	r2, [pc, #164]	@ (8005a24 <DMA_SetConfig+0x338>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d022      	beq.n	80059ca <DMA_SetConfig+0x2de>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a27      	ldr	r2, [pc, #156]	@ (8005a28 <DMA_SetConfig+0x33c>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d01d      	beq.n	80059ca <DMA_SetConfig+0x2de>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a26      	ldr	r2, [pc, #152]	@ (8005a2c <DMA_SetConfig+0x340>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d018      	beq.n	80059ca <DMA_SetConfig+0x2de>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a24      	ldr	r2, [pc, #144]	@ (8005a30 <DMA_SetConfig+0x344>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d013      	beq.n	80059ca <DMA_SetConfig+0x2de>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a23      	ldr	r2, [pc, #140]	@ (8005a34 <DMA_SetConfig+0x348>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d00e      	beq.n	80059ca <DMA_SetConfig+0x2de>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a21      	ldr	r2, [pc, #132]	@ (8005a38 <DMA_SetConfig+0x34c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d009      	beq.n	80059ca <DMA_SetConfig+0x2de>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a20      	ldr	r2, [pc, #128]	@ (8005a3c <DMA_SetConfig+0x350>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d004      	beq.n	80059ca <DMA_SetConfig+0x2de>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005a40 <DMA_SetConfig+0x354>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d101      	bne.n	80059ce <DMA_SetConfig+0x2e2>
 80059ca:	2301      	movs	r3, #1
 80059cc:	e000      	b.n	80059d0 <DMA_SetConfig+0x2e4>
 80059ce:	2300      	movs	r3, #0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d020      	beq.n	8005a16 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d8:	f003 031f 	and.w	r3, r3, #31
 80059dc:	2201      	movs	r2, #1
 80059de:	409a      	lsls	r2, r3
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	683a      	ldr	r2, [r7, #0]
 80059ea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	2b40      	cmp	r3, #64	@ 0x40
 80059f2:	d108      	bne.n	8005a06 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	60da      	str	r2, [r3, #12]
}
 8005a04:	e007      	b.n	8005a16 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	60da      	str	r2, [r3, #12]
}
 8005a16:	bf00      	nop
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	58025408 	.word	0x58025408
 8005a28:	5802541c 	.word	0x5802541c
 8005a2c:	58025430 	.word	0x58025430
 8005a30:	58025444 	.word	0x58025444
 8005a34:	58025458 	.word	0x58025458
 8005a38:	5802546c 	.word	0x5802546c
 8005a3c:	58025480 	.word	0x58025480
 8005a40:	58025494 	.word	0x58025494

08005a44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a42      	ldr	r2, [pc, #264]	@ (8005b5c <DMA_CalcBaseAndBitshift+0x118>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d04a      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a41      	ldr	r2, [pc, #260]	@ (8005b60 <DMA_CalcBaseAndBitshift+0x11c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d045      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a3f      	ldr	r2, [pc, #252]	@ (8005b64 <DMA_CalcBaseAndBitshift+0x120>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d040      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a3e      	ldr	r2, [pc, #248]	@ (8005b68 <DMA_CalcBaseAndBitshift+0x124>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d03b      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a3c      	ldr	r2, [pc, #240]	@ (8005b6c <DMA_CalcBaseAndBitshift+0x128>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d036      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a3b      	ldr	r2, [pc, #236]	@ (8005b70 <DMA_CalcBaseAndBitshift+0x12c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d031      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a39      	ldr	r2, [pc, #228]	@ (8005b74 <DMA_CalcBaseAndBitshift+0x130>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d02c      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a38      	ldr	r2, [pc, #224]	@ (8005b78 <DMA_CalcBaseAndBitshift+0x134>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d027      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a36      	ldr	r2, [pc, #216]	@ (8005b7c <DMA_CalcBaseAndBitshift+0x138>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d022      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a35      	ldr	r2, [pc, #212]	@ (8005b80 <DMA_CalcBaseAndBitshift+0x13c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d01d      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a33      	ldr	r2, [pc, #204]	@ (8005b84 <DMA_CalcBaseAndBitshift+0x140>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d018      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a32      	ldr	r2, [pc, #200]	@ (8005b88 <DMA_CalcBaseAndBitshift+0x144>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d013      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a30      	ldr	r2, [pc, #192]	@ (8005b8c <DMA_CalcBaseAndBitshift+0x148>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00e      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8005b90 <DMA_CalcBaseAndBitshift+0x14c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d009      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a2d      	ldr	r2, [pc, #180]	@ (8005b94 <DMA_CalcBaseAndBitshift+0x150>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d004      	beq.n	8005aec <DMA_CalcBaseAndBitshift+0xa8>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b98 <DMA_CalcBaseAndBitshift+0x154>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d101      	bne.n	8005af0 <DMA_CalcBaseAndBitshift+0xac>
 8005aec:	2301      	movs	r3, #1
 8005aee:	e000      	b.n	8005af2 <DMA_CalcBaseAndBitshift+0xae>
 8005af0:	2300      	movs	r3, #0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d024      	beq.n	8005b40 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	3b10      	subs	r3, #16
 8005afe:	4a27      	ldr	r2, [pc, #156]	@ (8005b9c <DMA_CalcBaseAndBitshift+0x158>)
 8005b00:	fba2 2303 	umull	r2, r3, r2, r3
 8005b04:	091b      	lsrs	r3, r3, #4
 8005b06:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f003 0307 	and.w	r3, r3, #7
 8005b0e:	4a24      	ldr	r2, [pc, #144]	@ (8005ba0 <DMA_CalcBaseAndBitshift+0x15c>)
 8005b10:	5cd3      	ldrb	r3, [r2, r3]
 8005b12:	461a      	mov	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2b03      	cmp	r3, #3
 8005b1c:	d908      	bls.n	8005b30 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b26:	4013      	ands	r3, r2
 8005b28:	1d1a      	adds	r2, r3, #4
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b2e:	e00d      	b.n	8005b4c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	461a      	mov	r2, r3
 8005b36:	4b1b      	ldr	r3, [pc, #108]	@ (8005ba4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b3e:	e005      	b.n	8005b4c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3714      	adds	r7, #20
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	40020010 	.word	0x40020010
 8005b60:	40020028 	.word	0x40020028
 8005b64:	40020040 	.word	0x40020040
 8005b68:	40020058 	.word	0x40020058
 8005b6c:	40020070 	.word	0x40020070
 8005b70:	40020088 	.word	0x40020088
 8005b74:	400200a0 	.word	0x400200a0
 8005b78:	400200b8 	.word	0x400200b8
 8005b7c:	40020410 	.word	0x40020410
 8005b80:	40020428 	.word	0x40020428
 8005b84:	40020440 	.word	0x40020440
 8005b88:	40020458 	.word	0x40020458
 8005b8c:	40020470 	.word	0x40020470
 8005b90:	40020488 	.word	0x40020488
 8005b94:	400204a0 	.word	0x400204a0
 8005b98:	400204b8 	.word	0x400204b8
 8005b9c:	aaaaaaab 	.word	0xaaaaaaab
 8005ba0:	0800bae8 	.word	0x0800bae8
 8005ba4:	fffffc00 	.word	0xfffffc00

08005ba8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d120      	bne.n	8005bfe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc0:	2b03      	cmp	r3, #3
 8005bc2:	d858      	bhi.n	8005c76 <DMA_CheckFifoParam+0xce>
 8005bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bcc <DMA_CheckFifoParam+0x24>)
 8005bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bca:	bf00      	nop
 8005bcc:	08005bdd 	.word	0x08005bdd
 8005bd0:	08005bef 	.word	0x08005bef
 8005bd4:	08005bdd 	.word	0x08005bdd
 8005bd8:	08005c77 	.word	0x08005c77
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d048      	beq.n	8005c7a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bec:	e045      	b.n	8005c7a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005bf6:	d142      	bne.n	8005c7e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005bfc:	e03f      	b.n	8005c7e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c06:	d123      	bne.n	8005c50 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d838      	bhi.n	8005c82 <DMA_CheckFifoParam+0xda>
 8005c10:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <DMA_CheckFifoParam+0x70>)
 8005c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c16:	bf00      	nop
 8005c18:	08005c29 	.word	0x08005c29
 8005c1c:	08005c2f 	.word	0x08005c2f
 8005c20:	08005c29 	.word	0x08005c29
 8005c24:	08005c41 	.word	0x08005c41
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
        break;
 8005c2c:	e030      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d025      	beq.n	8005c86 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c3e:	e022      	b.n	8005c86 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c44:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c48:	d11f      	bne.n	8005c8a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c4e:	e01c      	b.n	8005c8a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d902      	bls.n	8005c5e <DMA_CheckFifoParam+0xb6>
 8005c58:	2b03      	cmp	r3, #3
 8005c5a:	d003      	beq.n	8005c64 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005c5c:	e018      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	73fb      	strb	r3, [r7, #15]
        break;
 8005c62:	e015      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00e      	beq.n	8005c8e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
    break;
 8005c74:	e00b      	b.n	8005c8e <DMA_CheckFifoParam+0xe6>
        break;
 8005c76:	bf00      	nop
 8005c78:	e00a      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        break;
 8005c7a:	bf00      	nop
 8005c7c:	e008      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        break;
 8005c7e:	bf00      	nop
 8005c80:	e006      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        break;
 8005c82:	bf00      	nop
 8005c84:	e004      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        break;
 8005c86:	bf00      	nop
 8005c88:	e002      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
        break;
 8005c8a:	bf00      	nop
 8005c8c:	e000      	b.n	8005c90 <DMA_CheckFifoParam+0xe8>
    break;
 8005c8e:	bf00      	nop
    }
  }

  return status;
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop

08005ca0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a38      	ldr	r2, [pc, #224]	@ (8005d94 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d022      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a36      	ldr	r2, [pc, #216]	@ (8005d98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d01d      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a35      	ldr	r2, [pc, #212]	@ (8005d9c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d018      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a33      	ldr	r2, [pc, #204]	@ (8005da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a32      	ldr	r2, [pc, #200]	@ (8005da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00e      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a30      	ldr	r2, [pc, #192]	@ (8005da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d009      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a2f      	ldr	r2, [pc, #188]	@ (8005dac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d004      	beq.n	8005cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8005db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d101      	bne.n	8005d02 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005d02:	2300      	movs	r3, #0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01a      	beq.n	8005d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	3b08      	subs	r3, #8
 8005d10:	4a28      	ldr	r2, [pc, #160]	@ (8005db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005d12:	fba2 2303 	umull	r2, r3, r2, r3
 8005d16:	091b      	lsrs	r3, r3, #4
 8005d18:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4b26      	ldr	r3, [pc, #152]	@ (8005db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d1e:	4413      	add	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	461a      	mov	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a24      	ldr	r2, [pc, #144]	@ (8005dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d2c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f003 031f 	and.w	r3, r3, #31
 8005d34:	2201      	movs	r2, #1
 8005d36:	409a      	lsls	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d3c:	e024      	b.n	8005d88 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	3b10      	subs	r3, #16
 8005d46:	4a1e      	ldr	r2, [pc, #120]	@ (8005dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d48:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d806      	bhi.n	8005d66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d902      	bls.n	8005d66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3308      	adds	r3, #8
 8005d64:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	4b18      	ldr	r3, [pc, #96]	@ (8005dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	461a      	mov	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a16      	ldr	r2, [pc, #88]	@ (8005dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005d78:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f003 031f 	and.w	r3, r3, #31
 8005d80:	2201      	movs	r2, #1
 8005d82:	409a      	lsls	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d88:	bf00      	nop
 8005d8a:	3714      	adds	r7, #20
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	58025408 	.word	0x58025408
 8005d98:	5802541c 	.word	0x5802541c
 8005d9c:	58025430 	.word	0x58025430
 8005da0:	58025444 	.word	0x58025444
 8005da4:	58025458 	.word	0x58025458
 8005da8:	5802546c 	.word	0x5802546c
 8005dac:	58025480 	.word	0x58025480
 8005db0:	58025494 	.word	0x58025494
 8005db4:	cccccccd 	.word	0xcccccccd
 8005db8:	16009600 	.word	0x16009600
 8005dbc:	58025880 	.word	0x58025880
 8005dc0:	aaaaaaab 	.word	0xaaaaaaab
 8005dc4:	400204b8 	.word	0x400204b8
 8005dc8:	4002040f 	.word	0x4002040f
 8005dcc:	10008200 	.word	0x10008200
 8005dd0:	40020880 	.word	0x40020880

08005dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d04a      	beq.n	8005e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d847      	bhi.n	8005e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a25      	ldr	r2, [pc, #148]	@ (8005e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d022      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a24      	ldr	r2, [pc, #144]	@ (8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d01d      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a22      	ldr	r2, [pc, #136]	@ (8005e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d018      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a21      	ldr	r2, [pc, #132]	@ (8005e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d013      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8005e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00e      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d009      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1c      	ldr	r2, [pc, #112]	@ (8005ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d101      	bne.n	8005e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e000      	b.n	8005e46 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e44:	2300      	movs	r3, #0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	4b17      	ldr	r3, [pc, #92]	@ (8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e4e:	4413      	add	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	461a      	mov	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a15      	ldr	r2, [pc, #84]	@ (8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005e5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8005e5e:	e009      	b.n	8005e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	4b14      	ldr	r3, [pc, #80]	@ (8005eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005e64:	4413      	add	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	461a      	mov	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a11      	ldr	r2, [pc, #68]	@ (8005eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005e72:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	2201      	movs	r2, #1
 8005e7a:	409a      	lsls	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005e80:	bf00      	nop
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	58025408 	.word	0x58025408
 8005e90:	5802541c 	.word	0x5802541c
 8005e94:	58025430 	.word	0x58025430
 8005e98:	58025444 	.word	0x58025444
 8005e9c:	58025458 	.word	0x58025458
 8005ea0:	5802546c 	.word	0x5802546c
 8005ea4:	58025480 	.word	0x58025480
 8005ea8:	58025494 	.word	0x58025494
 8005eac:	1600963f 	.word	0x1600963f
 8005eb0:	58025940 	.word	0x58025940
 8005eb4:	1000823f 	.word	0x1000823f
 8005eb8:	40020940 	.word	0x40020940

08005ebc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b098      	sub	sp, #96	@ 0x60
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005ec4:	4a84      	ldr	r2, [pc, #528]	@ (80060d8 <HAL_FDCAN_Init+0x21c>)
 8005ec6:	f107 030c 	add.w	r3, r7, #12
 8005eca:	4611      	mov	r1, r2
 8005ecc:	224c      	movs	r2, #76	@ 0x4c
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f005 fdc2 	bl	800ba58 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e1c6      	b.n	800626c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a7e      	ldr	r2, [pc, #504]	@ (80060dc <HAL_FDCAN_Init+0x220>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d106      	bne.n	8005ef6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fa fc48 	bl	80007a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	699a      	ldr	r2, [r3, #24]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0210 	bic.w	r2, r2, #16
 8005f1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f20:	f7fb fcbe 	bl	80018a0 <HAL_GetTick>
 8005f24:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f26:	e014      	b.n	8005f52 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f28:	f7fb fcba 	bl	80018a0 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b0a      	cmp	r3, #10
 8005f34:	d90d      	bls.n	8005f52 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f3c:	f043 0201 	orr.w	r2, r3, #1
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2203      	movs	r2, #3
 8005f4a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e18c      	b.n	800626c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	f003 0308 	and.w	r3, r3, #8
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d0e3      	beq.n	8005f28 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0201 	orr.w	r2, r2, #1
 8005f6e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f70:	f7fb fc96 	bl	80018a0 <HAL_GetTick>
 8005f74:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005f76:	e014      	b.n	8005fa2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f78:	f7fb fc92 	bl	80018a0 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b0a      	cmp	r3, #10
 8005f84:	d90d      	bls.n	8005fa2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f8c:	f043 0201 	orr.w	r2, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2203      	movs	r2, #3
 8005f9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e164      	b.n	800626c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0e3      	beq.n	8005f78 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0202 	orr.w	r2, r2, #2
 8005fbe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	7c1b      	ldrb	r3, [r3, #16]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d108      	bne.n	8005fda <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	699a      	ldr	r2, [r3, #24]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fd6:	619a      	str	r2, [r3, #24]
 8005fd8:	e007      	b.n	8005fea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	699a      	ldr	r2, [r3, #24]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fe8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	7c5b      	ldrb	r3, [r3, #17]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d108      	bne.n	8006004 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699a      	ldr	r2, [r3, #24]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006000:	619a      	str	r2, [r3, #24]
 8006002:	e007      	b.n	8006014 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006012:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	7c9b      	ldrb	r3, [r3, #18]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d108      	bne.n	800602e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699a      	ldr	r2, [r3, #24]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800602a:	619a      	str	r2, [r3, #24]
 800602c:	e007      	b.n	800603e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	699a      	ldr	r2, [r3, #24]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800603c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006062:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	691a      	ldr	r2, [r3, #16]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0210 	bic.w	r2, r2, #16
 8006072:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d108      	bne.n	800608e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0204 	orr.w	r2, r2, #4
 800608a:	619a      	str	r2, [r3, #24]
 800608c:	e030      	b.n	80060f0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d02c      	beq.n	80060f0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d020      	beq.n	80060e0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	699a      	ldr	r2, [r3, #24]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	691a      	ldr	r2, [r3, #16]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f042 0210 	orr.w	r2, r2, #16
 80060bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	2b03      	cmp	r3, #3
 80060c4:	d114      	bne.n	80060f0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	699a      	ldr	r2, [r3, #24]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0220 	orr.w	r2, r2, #32
 80060d4:	619a      	str	r2, [r3, #24]
 80060d6:	e00b      	b.n	80060f0 <HAL_FDCAN_Init+0x234>
 80060d8:	0800ba8c 	.word	0x0800ba8c
 80060dc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	699a      	ldr	r2, [r3, #24]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f042 0220 	orr.w	r2, r2, #32
 80060ee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	3b01      	subs	r3, #1
 80060f6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	3b01      	subs	r3, #1
 80060fe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006100:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006108:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	3b01      	subs	r3, #1
 8006112:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006118:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800611a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006124:	d115      	bne.n	8006152 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	3b01      	subs	r3, #1
 8006132:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006134:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613a:	3b01      	subs	r3, #1
 800613c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800613e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006146:	3b01      	subs	r3, #1
 8006148:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800614e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006150:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00a      	beq.n	8006170 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006178:	4413      	add	r3, r2
 800617a:	2b00      	cmp	r3, #0
 800617c:	d011      	beq.n	80061a2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006186:	f023 0107 	bic.w	r1, r3, #7
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	3360      	adds	r3, #96	@ 0x60
 8006192:	443b      	add	r3, r7
 8006194:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	430a      	orrs	r2, r1
 800619e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d011      	beq.n	80061ce <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061b2:	f023 0107 	bic.w	r1, r3, #7
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	3360      	adds	r3, #96	@ 0x60
 80061be:	443b      	add	r3, r7
 80061c0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d012      	beq.n	80061fc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061de:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	3360      	adds	r3, #96	@ 0x60
 80061ea:	443b      	add	r3, r7
 80061ec:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80061f0:	011a      	lsls	r2, r3, #4
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006200:	2b00      	cmp	r3, #0
 8006202:	d012      	beq.n	800622a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800620c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	3360      	adds	r3, #96	@ 0x60
 8006218:	443b      	add	r3, r7
 800621a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800621e:	021a      	lsls	r2, r3, #8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a11      	ldr	r2, [pc, #68]	@ (8006274 <HAL_FDCAN_Init+0x3b8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d107      	bne.n	8006244 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f022 0203 	bic.w	r2, r2, #3
 8006242:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fe19 	bl	8006e94 <FDCAN_CalcultateRamBlockAddresses>
 8006262:	4603      	mov	r3, r0
 8006264:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8006268:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800626c:	4618      	mov	r0, r3
 800626e:	3760      	adds	r7, #96	@ 0x60
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	4000a000 	.word	0x4000a000

08006278 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8006278:	b480      	push	{r7}
 800627a:	b087      	sub	sp, #28
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006288:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d002      	beq.n	8006296 <HAL_FDCAN_ConfigFilter+0x1e>
 8006290:	7bfb      	ldrb	r3, [r7, #15]
 8006292:	2b02      	cmp	r3, #2
 8006294:	d157      	bne.n	8006346 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d12b      	bne.n	80062f6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	2b07      	cmp	r3, #7
 80062a4:	d10d      	bne.n	80062c2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80062b2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80062b8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80062ba:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80062be:	617b      	str	r3, [r7, #20]
 80062c0:	e00e      	b.n	80062e0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80062ce:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80062d6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80062dc:	4313      	orrs	r3, r2
 80062de:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	601a      	str	r2, [r3, #0]
 80062f4:	e025      	b.n	8006342 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	075a      	lsls	r2, r3, #29
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	2b07      	cmp	r3, #7
 800630a:	d103      	bne.n	8006314 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	613b      	str	r3, [r7, #16]
 8006312:	e006      	b.n	8006322 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	079a      	lsls	r2, r3, #30
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	4313      	orrs	r3, r2
 8006320:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	00db      	lsls	r3, r3, #3
 800632c:	4413      	add	r3, r2
 800632e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	3304      	adds	r3, #4
 800633a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	693a      	ldr	r2, [r7, #16]
 8006340:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	e008      	b.n	8006358 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800634c:	f043 0202 	orr.w	r2, r3, #2
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
  }
}
 8006358:	4618      	mov	r0, r3
 800635a:	371c      	adds	r7, #28
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b01      	cmp	r3, #1
 800637c:	d110      	bne.n	80063a0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006386:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800638c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006398:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800639c:	2300      	movs	r3, #0
 800639e:	e008      	b.n	80063b2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063a6:	f043 0204 	orr.w	r2, r3, #4
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
  }
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d111      	bne.n	80063f6 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2202      	movs	r2, #2
 80063d6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	699a      	ldr	r2, [r3, #24]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0201 	bic.w	r2, r2, #1
 80063e8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80063f2:	2300      	movs	r3, #0
 80063f4:	e008      	b.n	8006408 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063fc:	f043 0204 	orr.w	r2, r3, #4
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
  }
}
 8006408:	4618      	mov	r0, r3
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b02      	cmp	r3, #2
 800642a:	d141      	bne.n	80064b0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006434:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8006438:	2b00      	cmp	r3, #0
 800643a:	d109      	bne.n	8006450 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006442:	f043 0220 	orr.w	r2, r3, #32
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e038      	b.n	80064c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006458:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d009      	beq.n	8006474 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006466:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e026      	b.n	80064c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800647c:	0c1b      	lsrs	r3, r3, #16
 800647e:	f003 031f 	and.w	r3, r3, #31
 8006482:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 fe88 	bl	80071a0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2101      	movs	r1, #1
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	fa01 f202 	lsl.w	r2, r1, r2
 800649c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80064a0:	2201      	movs	r2, #1
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	409a      	lsls	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	e008      	b.n	80064c2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064b6:	f043 0208 	orr.w	r2, r3, #8
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
  }
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
	...

080064cc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b08b      	sub	sp, #44	@ 0x2c
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
 80064d8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80064e4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80064e6:	7efb      	ldrb	r3, [r7, #27]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	f040 8149 	bne.w	8006780 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	2b40      	cmp	r3, #64	@ 0x40
 80064f2:	d14c      	bne.n	800658e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064fc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d109      	bne.n	8006518 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e13c      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006524:	2b00      	cmp	r3, #0
 8006526:	d109      	bne.n	800653c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800652e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e12a      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006544:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800654c:	d10a      	bne.n	8006564 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006556:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800655a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800655e:	d101      	bne.n	8006564 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006560:	2301      	movs	r3, #1
 8006562:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800656c:	0a1b      	lsrs	r3, r3, #8
 800656e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006572:	69fa      	ldr	r2, [r7, #28]
 8006574:	4413      	add	r3, r2
 8006576:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006580:	69f9      	ldr	r1, [r7, #28]
 8006582:	fb01 f303 	mul.w	r3, r1, r3
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4413      	add	r3, r2
 800658a:	627b      	str	r3, [r7, #36]	@ 0x24
 800658c:	e068      	b.n	8006660 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b41      	cmp	r3, #65	@ 0x41
 8006592:	d14c      	bne.n	800662e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800659c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d109      	bne.n	80065b8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065aa:	f043 0220 	orr.w	r2, r3, #32
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e0ec      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d109      	bne.n	80065dc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e0da      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065ec:	d10a      	bne.n	8006604 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80065f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065fe:	d101      	bne.n	8006604 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006600:	2301      	movs	r3, #1
 8006602:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800660c:	0a1b      	lsrs	r3, r3, #8
 800660e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	4413      	add	r3, r2
 8006616:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006620:	69f9      	ldr	r1, [r7, #28]
 8006622:	fb01 f303 	mul.w	r3, r1, r3
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	627b      	str	r3, [r7, #36]	@ 0x24
 800662c:	e018      	b.n	8006660 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	429a      	cmp	r2, r3
 8006636:	d309      	bcc.n	800664c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800663e:	f043 0220 	orr.w	r2, r3, #32
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e0a2      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006654:	68b9      	ldr	r1, [r7, #8]
 8006656:	fb01 f303 	mul.w	r3, r1, r3
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	4413      	add	r3, r2
 800665e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d107      	bne.n	8006684 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	0c9b      	lsrs	r3, r3, #18
 800667a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	e005      	b.n	8006690 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800669c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	3304      	adds	r3, #4
 80066ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80066b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	0c1b      	lsrs	r3, r3, #16
 80066be:	f003 020f 	and.w	r2, r3, #15
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80066d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80066de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	0e1b      	lsrs	r3, r3, #24
 80066e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80066ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	0fda      	lsrs	r2, r3, #31
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80066f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f8:	3304      	adds	r3, #4
 80066fa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80066fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fe:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006700:	2300      	movs	r3, #0
 8006702:	623b      	str	r3, [r7, #32]
 8006704:	e00a      	b.n	800671c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	441a      	add	r2, r3
 800670c:	6839      	ldr	r1, [r7, #0]
 800670e:	6a3b      	ldr	r3, [r7, #32]
 8006710:	440b      	add	r3, r1
 8006712:	7812      	ldrb	r2, [r2, #0]
 8006714:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	3301      	adds	r3, #1
 800671a:	623b      	str	r3, [r7, #32]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	4a1f      	ldr	r2, [pc, #124]	@ (80067a0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8006722:	5cd3      	ldrb	r3, [r2, r3]
 8006724:	461a      	mov	r2, r3
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	4293      	cmp	r3, r2
 800672a:	d3ec      	bcc.n	8006706 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b40      	cmp	r3, #64	@ 0x40
 8006730:	d105      	bne.n	800673e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69fa      	ldr	r2, [r7, #28]
 8006738:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800673c:	e01e      	b.n	800677c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	2b41      	cmp	r3, #65	@ 0x41
 8006742:	d105      	bne.n	8006750 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	69fa      	ldr	r2, [r7, #28]
 800674a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800674e:	e015      	b.n	800677c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	2b1f      	cmp	r3, #31
 8006754:	d808      	bhi.n	8006768 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2101      	movs	r1, #1
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	fa01 f202 	lsl.w	r2, r1, r2
 8006762:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006766:	e009      	b.n	800677c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	f003 021f 	and.w	r2, r3, #31
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2101      	movs	r1, #1
 8006774:	fa01 f202 	lsl.w	r2, r1, r2
 8006778:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	e008      	b.n	8006792 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006786:	f043 0208 	orr.w	r2, r3, #8
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
  }
}
 8006792:	4618      	mov	r0, r3
 8006794:	372c      	adds	r7, #44	@ 0x2c
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	0800baf0 	.word	0x0800baf0

080067a4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80067b6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80067b8:	7dfb      	ldrb	r3, [r7, #23]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d002      	beq.n	80067c4 <HAL_FDCAN_ActivateNotification+0x20>
 80067be:	7dfb      	ldrb	r3, [r7, #23]
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d155      	bne.n	8006870 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	4013      	ands	r3, r2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d108      	bne.n	80067e4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f042 0201 	orr.w	r2, r2, #1
 80067e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80067e2:	e014      	b.n	800680e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	4013      	ands	r3, r2
 80067ee:	68ba      	ldr	r2, [r7, #8]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d108      	bne.n	8006806 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0202 	orr.w	r2, r2, #2
 8006802:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006804:	e003      	b.n	800680e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2203      	movs	r2, #3
 800680c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006814:	2b00      	cmp	r3, #0
 8006816:	d009      	beq.n	800682c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	430a      	orrs	r2, r1
 8006828:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006832:	2b00      	cmp	r3, #0
 8006834:	d009      	beq.n	800684a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	430a      	orrs	r2, r1
 8006846:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	4b0f      	ldr	r3, [pc, #60]	@ (8006890 <HAL_FDCAN_ActivateNotification+0xec>)
 8006854:	4013      	ands	r3, r2
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	430b      	orrs	r3, r1
 800685c:	6553      	str	r3, [r2, #84]	@ 0x54
 800685e:	4b0d      	ldr	r3, [pc, #52]	@ (8006894 <HAL_FDCAN_ActivateNotification+0xf0>)
 8006860:	695a      	ldr	r2, [r3, #20]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	0f9b      	lsrs	r3, r3, #30
 8006866:	490b      	ldr	r1, [pc, #44]	@ (8006894 <HAL_FDCAN_ActivateNotification+0xf0>)
 8006868:	4313      	orrs	r3, r2
 800686a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	e008      	b.n	8006882 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006876:	f043 0202 	orr.w	r2, r3, #2
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
  }
}
 8006882:	4618      	mov	r0, r3
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	3fcfffff 	.word	0x3fcfffff
 8006894:	4000a800 	.word	0x4000a800

08006898 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b096      	sub	sp, #88	@ 0x58
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80068a0:	4b9a      	ldr	r3, [pc, #616]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	079b      	lsls	r3, r3, #30
 80068a6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80068a8:	4b98      	ldr	r3, [pc, #608]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	079b      	lsls	r3, r3, #30
 80068ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80068b0:	4013      	ands	r3, r2
 80068b2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ba:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80068be:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80068c8:	4013      	ands	r3, r2
 80068ca:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068e0:	4013      	ands	r3, r2
 80068e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068f8:	4013      	ands	r3, r2
 80068fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006902:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8006906:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800690e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006910:	4013      	ands	r3, r2
 8006912:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800691a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800691e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006926:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006928:	4013      	ands	r3, r2
 800692a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800693a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800693c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800693e:	0a1b      	lsrs	r3, r3, #8
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	2b00      	cmp	r3, #0
 8006946:	d010      	beq.n	800696a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694a:	0a1b      	lsrs	r3, r3, #8
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00a      	beq.n	800696a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800695c:	651a      	str	r2, [r3, #80]	@ 0x50
 800695e:	4b6b      	ldr	r3, [pc, #428]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006960:	2200      	movs	r2, #0
 8006962:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 fa49 	bl	8006dfc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800696a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800696c:	0a9b      	lsrs	r3, r3, #10
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	d01d      	beq.n	80069b2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	0a9b      	lsrs	r3, r3, #10
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d017      	beq.n	80069b2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006994:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006996:	4013      	ands	r3, r2
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80069a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80069a4:	4b59      	ldr	r3, [pc, #356]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 80069a6:	2200      	movs	r2, #0
 80069a8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80069aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 f9fc 	bl	8006daa <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80069b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00d      	beq.n	80069d4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069be:	4b54      	ldr	r3, [pc, #336]	@ (8006b10 <HAL_FDCAN_IRQHandler+0x278>)
 80069c0:	400b      	ands	r3, r1
 80069c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80069c4:	4a51      	ldr	r2, [pc, #324]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 80069c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069c8:	0f9b      	lsrs	r3, r3, #30
 80069ca:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80069cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f9c0 	bl	8006d54 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80069d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00d      	beq.n	80069f6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069e0:	4b4b      	ldr	r3, [pc, #300]	@ (8006b10 <HAL_FDCAN_IRQHandler+0x278>)
 80069e2:	400b      	ands	r3, r1
 80069e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80069e6:	4a49      	ldr	r2, [pc, #292]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 80069e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069ea:	0f9b      	lsrs	r3, r3, #30
 80069ec:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80069ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 f9ba 	bl	8006d6a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80069f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d00d      	beq.n	8006a18 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006a02:	4b43      	ldr	r3, [pc, #268]	@ (8006b10 <HAL_FDCAN_IRQHandler+0x278>)
 8006a04:	400b      	ands	r3, r1
 8006a06:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a08:	4a40      	ldr	r2, [pc, #256]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a0c:	0f9b      	lsrs	r3, r3, #30
 8006a0e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006a10:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fa fa88 	bl	8000f28 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006a18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00d      	beq.n	8006a3a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006a24:	4b3a      	ldr	r3, [pc, #232]	@ (8006b10 <HAL_FDCAN_IRQHandler+0x278>)
 8006a26:	400b      	ands	r3, r1
 8006a28:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a2a:	4a38      	ldr	r2, [pc, #224]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a2e:	0f9b      	lsrs	r3, r3, #30
 8006a30:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006a32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7fa faa9 	bl	8000f8c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a3c:	0adb      	lsrs	r3, r3, #11
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d010      	beq.n	8006a68 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a48:	0adb      	lsrs	r3, r3, #11
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00a      	beq.n	8006a68 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a5a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f98c 	bl	8006d80 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8006a68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a6a:	0a5b      	lsrs	r3, r3, #9
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d01d      	beq.n	8006ab0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a76:	0a5b      	lsrs	r3, r3, #9
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d017      	beq.n	8006ab0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a88:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a94:	4013      	ands	r3, r2
 8006a96:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006aa0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006aa8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 f972 	bl	8006d94 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab2:	0cdb      	lsrs	r3, r3, #19
 8006ab4:	f003 0301 	and.w	r3, r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d010      	beq.n	8006ade <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abe:	0cdb      	lsrs	r3, r3, #19
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00a      	beq.n	8006ade <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006ad0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f971 	bl	8006dc0 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ae0:	0c1b      	lsrs	r3, r3, #16
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d016      	beq.n	8006b18 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aec:	0c1b      	lsrs	r3, r3, #16
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d010      	beq.n	8006b18 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006afe:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b00:	4b02      	ldr	r3, [pc, #8]	@ (8006b0c <HAL_FDCAN_IRQHandler+0x274>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	e004      	b.n	8006b14 <HAL_FDCAN_IRQHandler+0x27c>
 8006b0a:	bf00      	nop
 8006b0c:	4000a800 	.word	0x4000a800
 8006b10:	3fcfffff 	.word	0x3fcfffff
 8006b14:	f000 f95e 	bl	8006dd4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b1a:	0c9b      	lsrs	r3, r3, #18
 8006b1c:	f003 0301 	and.w	r3, r3, #1
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d010      	beq.n	8006b46 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b26:	0c9b      	lsrs	r3, r3, #18
 8006b28:	f003 0301 	and.w	r3, r3, #1
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00a      	beq.n	8006b46 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006b38:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b3a:	4b83      	ldr	r3, [pc, #524]	@ (8006d48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f951 	bl	8006de8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b48:	0c5b      	lsrs	r3, r3, #17
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d015      	beq.n	8006b7e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b54:	0c5b      	lsrs	r3, r3, #17
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00f      	beq.n	8006b7e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006b66:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b68:	4b77      	ldr	r3, [pc, #476]	@ (8006d48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006b7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00d      	beq.n	8006ba0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b8a:	4b70      	ldr	r3, [pc, #448]	@ (8006d4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8006b8c:	400b      	ands	r3, r1
 8006b8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b90:	4a6d      	ldr	r2, [pc, #436]	@ (8006d48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b94:	0f9b      	lsrs	r3, r3, #30
 8006b96:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006b98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f942 	bl	8006e24 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d011      	beq.n	8006bca <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006bac:	4b67      	ldr	r3, [pc, #412]	@ (8006d4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8006bae:	400b      	ands	r3, r1
 8006bb0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006bb2:	4a65      	ldr	r2, [pc, #404]	@ (8006d48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006bb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bb6:	0f9b      	lsrs	r3, r3, #30
 8006bb8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a60      	ldr	r2, [pc, #384]	@ (8006d50 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	f040 80ac 	bne.w	8006d2e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 0303 	and.w	r3, r3, #3
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f000 80a4 	beq.w	8006d2e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	6a1b      	ldr	r3, [r3, #32]
 8006bec:	f003 030f 	and.w	r3, r3, #15
 8006bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	6a1b      	ldr	r3, [r3, #32]
 8006c04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c08:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c12:	4013      	ands	r3, r2
 8006c14:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	6a1b      	ldr	r3, [r3, #32]
 8006c1c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006c20:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006c38:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	6a3a      	ldr	r2, [r7, #32]
 8006c42:	4013      	ands	r3, r2
 8006c44:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006c50:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c58:	69fa      	ldr	r2, [r7, #28]
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c64:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	6a1b      	ldr	r3, [r3, #32]
 8006c6c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8006c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d007      	beq.n	8006c84 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c7a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8006c7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 f8db 	bl	8006e3a <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8006c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d007      	beq.n	8006c9a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c90:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8006c92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 f8db 	bl	8006e50 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	099b      	lsrs	r3, r3, #6
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d01a      	beq.n	8006cdc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	099b      	lsrs	r3, r3, #6
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d014      	beq.n	8006cdc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb8:	0c1b      	lsrs	r3, r3, #16
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cc8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	2240      	movs	r2, #64	@ 0x40
 8006cd0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	6939      	ldr	r1, [r7, #16]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f8c5 	bl	8006e66 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d007      	beq.n	8006cf2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006cea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f8c6 	bl	8006e7e <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00b      	beq.n	8006d10 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	6a3a      	ldr	r2, [r7, #32]
 8006cfe:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00b      	beq.n	8006d2e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	69fa      	ldr	r2, [r7, #28]
 8006d1c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	431a      	orrs	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 f869 	bl	8006e10 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006d3e:	bf00      	nop
 8006d40:	3758      	adds	r7, #88	@ 0x58
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	4000a800 	.word	0x4000a800
 8006d4c:	3fcfffff 	.word	0x3fcfffff
 8006d50:	4000a000 	.word	0x4000a000

08006d54 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8006d5e:	bf00      	nop
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
 8006d72:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006d9e:	bf00      	nop
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b083      	sub	sp, #12
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
 8006db2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b085      	sub	sp, #20
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	60f8      	str	r0, [r7, #12]
 8006e6e:	60b9      	str	r1, [r7, #8]
 8006e70:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8006e72:	bf00      	nop
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8006e7e:	b480      	push	{r7}
 8006e80:	b083      	sub	sp, #12
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
 8006e86:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006eaa:	4ba7      	ldr	r3, [pc, #668]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006eac:	4013      	ands	r3, r2
 8006eae:	68ba      	ldr	r2, [r7, #8]
 8006eb0:	0091      	lsls	r1, r2, #2
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	6812      	ldr	r2, [r2, #0]
 8006eb6:	430b      	orrs	r3, r1
 8006eb8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ec4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ecc:	041a      	lsls	r2, r3, #16
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	430a      	orrs	r2, r1
 8006ed4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	4413      	add	r3, r2
 8006ee0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006eea:	4b97      	ldr	r3, [pc, #604]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006eec:	4013      	ands	r3, r2
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	0091      	lsls	r1, r2, #2
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	6812      	ldr	r2, [r2, #0]
 8006ef6:	430b      	orrs	r3, r1
 8006ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f04:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f0c:	041a      	lsls	r2, r3, #16
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1c:	005b      	lsls	r3, r3, #1
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	4413      	add	r3, r2
 8006f22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006f2c:	4b86      	ldr	r3, [pc, #536]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f2e:	4013      	ands	r3, r2
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	0091      	lsls	r1, r2, #2
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	6812      	ldr	r2, [r2, #0]
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006f46:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	041a      	lsls	r2, r3, #16
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006f62:	fb02 f303 	mul.w	r3, r2, r3
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	4413      	add	r3, r2
 8006f6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006f74:	4b74      	ldr	r3, [pc, #464]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f76:	4013      	ands	r3, r2
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	0091      	lsls	r1, r2, #2
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	6812      	ldr	r2, [r2, #0]
 8006f80:	430b      	orrs	r3, r1
 8006f82:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006f8e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f96:	041a      	lsls	r2, r3, #16
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	430a      	orrs	r2, r1
 8006f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006faa:	fb02 f303 	mul.w	r3, r2, r3
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8006fbc:	4b62      	ldr	r3, [pc, #392]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	0091      	lsls	r1, r2, #2
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	6812      	ldr	r2, [r2, #0]
 8006fc8:	430b      	orrs	r3, r1
 8006fca:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006fd6:	fb02 f303 	mul.w	r3, r2, r3
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	4413      	add	r3, r2
 8006fde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8006fe8:	4b57      	ldr	r3, [pc, #348]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006fea:	4013      	ands	r3, r2
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	0091      	lsls	r1, r2, #2
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	6812      	ldr	r2, [r2, #0]
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007002:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800700a:	041a      	lsls	r2, r3, #16
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	4413      	add	r3, r2
 8007020:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800702a:	4b47      	ldr	r3, [pc, #284]	@ (8007148 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800702c:	4013      	ands	r3, r2
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	0091      	lsls	r1, r2, #2
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6812      	ldr	r2, [r2, #0]
 8007036:	430b      	orrs	r3, r1
 8007038:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007044:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800704c:	041a      	lsls	r2, r3, #16
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	430a      	orrs	r2, r1
 8007054:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007060:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007068:	061a      	lsls	r2, r3, #24
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007078:	4b34      	ldr	r3, [pc, #208]	@ (800714c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800707a:	4413      	add	r3, r2
 800707c:	009a      	lsls	r2, r3, #2
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	441a      	add	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	441a      	add	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070aa:	6879      	ldr	r1, [r7, #4]
 80070ac:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80070ae:	fb01 f303 	mul.w	r3, r1, r3
 80070b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80070b4:	441a      	add	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070c2:	6879      	ldr	r1, [r7, #4]
 80070c4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80070c6:	fb01 f303 	mul.w	r3, r1, r3
 80070ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80070cc:	441a      	add	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070da:	6879      	ldr	r1, [r7, #4]
 80070dc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80070de:	fb01 f303 	mul.w	r3, r1, r3
 80070e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80070e4:	441a      	add	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f6:	00db      	lsls	r3, r3, #3
 80070f8:	441a      	add	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800710e:	fb01 f303 	mul.w	r3, r1, r3
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	441a      	add	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007126:	6879      	ldr	r1, [r7, #4]
 8007128:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800712a:	fb01 f303 	mul.w	r3, r1, r3
 800712e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007130:	441a      	add	r2, r3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713e:	4a04      	ldr	r2, [pc, #16]	@ (8007150 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d915      	bls.n	8007170 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007144:	e006      	b.n	8007154 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007146:	bf00      	nop
 8007148:	ffff0003 	.word	0xffff0003
 800714c:	10002b00 	.word	0x10002b00
 8007150:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800715a:	f043 0220 	orr.w	r2, r3, #32
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2203      	movs	r2, #3
 8007168:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e010      	b.n	8007192 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007174:	60fb      	str	r3, [r7, #12]
 8007176:	e005      	b.n	8007184 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	3304      	adds	r3, #4
 8007182:	60fb      	str	r3, [r7, #12]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	429a      	cmp	r2, r3
 800718e:	d3f3      	bcc.n	8007178 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop

080071a0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b089      	sub	sp, #36	@ 0x24
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10a      	bne.n	80071cc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80071be:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80071c6:	4313      	orrs	r3, r2
 80071c8:	61fb      	str	r3, [r7, #28]
 80071ca:	e00a      	b.n	80071e2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80071d4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80071da:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80071dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071e0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80071ec:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80071f2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80071f8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007200:	4313      	orrs	r3, r2
 8007202:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800720e:	6839      	ldr	r1, [r7, #0]
 8007210:	fb01 f303 	mul.w	r3, r1, r3
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	4413      	add	r3, r2
 8007218:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	69fa      	ldr	r2, [r7, #28]
 800721e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	3304      	adds	r3, #4
 8007224:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	693a      	ldr	r2, [r7, #16]
 800722a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	3304      	adds	r3, #4
 8007230:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007232:	2300      	movs	r3, #0
 8007234:	617b      	str	r3, [r7, #20]
 8007236:	e020      	b.n	800727a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	3303      	adds	r3, #3
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	4413      	add	r3, r2
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	3302      	adds	r3, #2
 8007248:	6879      	ldr	r1, [r7, #4]
 800724a:	440b      	add	r3, r1
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007250:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	3301      	adds	r3, #1
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	440b      	add	r3, r1
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800725e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007260:	6879      	ldr	r1, [r7, #4]
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	440a      	add	r2, r1
 8007266:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007268:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	3304      	adds	r3, #4
 8007272:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	3304      	adds	r3, #4
 8007278:	617b      	str	r3, [r7, #20]
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	4a06      	ldr	r2, [pc, #24]	@ (8007298 <FDCAN_CopyMessageToRAM+0xf8>)
 8007280:	5cd3      	ldrb	r3, [r2, r3]
 8007282:	461a      	mov	r2, r3
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	4293      	cmp	r3, r2
 8007288:	d3d6      	bcc.n	8007238 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800728a:	bf00      	nop
 800728c:	bf00      	nop
 800728e:	3724      	adds	r7, #36	@ 0x24
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr
 8007298:	0800baf0 	.word	0x0800baf0

0800729c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800729c:	b480      	push	{r7}
 800729e:	b089      	sub	sp, #36	@ 0x24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80072a6:	2300      	movs	r3, #0
 80072a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80072aa:	4b86      	ldr	r3, [pc, #536]	@ (80074c4 <HAL_GPIO_Init+0x228>)
 80072ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80072ae:	e18c      	b.n	80075ca <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	2101      	movs	r1, #1
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	fa01 f303 	lsl.w	r3, r1, r3
 80072bc:	4013      	ands	r3, r2
 80072be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 817e 	beq.w	80075c4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f003 0303 	and.w	r3, r3, #3
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d005      	beq.n	80072e0 <HAL_GPIO_Init+0x44>
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f003 0303 	and.w	r3, r3, #3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d130      	bne.n	8007342 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	005b      	lsls	r3, r3, #1
 80072ea:	2203      	movs	r2, #3
 80072ec:	fa02 f303 	lsl.w	r3, r2, r3
 80072f0:	43db      	mvns	r3, r3
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	4013      	ands	r3, r2
 80072f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	68da      	ldr	r2, [r3, #12]
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	4313      	orrs	r3, r2
 8007308:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007316:	2201      	movs	r2, #1
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	fa02 f303 	lsl.w	r3, r2, r3
 800731e:	43db      	mvns	r3, r3
 8007320:	69ba      	ldr	r2, [r7, #24]
 8007322:	4013      	ands	r3, r2
 8007324:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	091b      	lsrs	r3, r3, #4
 800732c:	f003 0201 	and.w	r2, r3, #1
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	fa02 f303 	lsl.w	r3, r2, r3
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	4313      	orrs	r3, r2
 800733a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	69ba      	ldr	r2, [r7, #24]
 8007340:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f003 0303 	and.w	r3, r3, #3
 800734a:	2b03      	cmp	r3, #3
 800734c:	d017      	beq.n	800737e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	005b      	lsls	r3, r3, #1
 8007358:	2203      	movs	r2, #3
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	43db      	mvns	r3, r3
 8007360:	69ba      	ldr	r2, [r7, #24]
 8007362:	4013      	ands	r3, r2
 8007364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	689a      	ldr	r2, [r3, #8]
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	005b      	lsls	r3, r3, #1
 800736e:	fa02 f303 	lsl.w	r3, r2, r3
 8007372:	69ba      	ldr	r2, [r7, #24]
 8007374:	4313      	orrs	r3, r2
 8007376:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	2b02      	cmp	r3, #2
 8007388:	d123      	bne.n	80073d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	08da      	lsrs	r2, r3, #3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	3208      	adds	r2, #8
 8007392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007396:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	220f      	movs	r2, #15
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43db      	mvns	r3, r3
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	4013      	ands	r3, r2
 80073ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	691a      	ldr	r2, [r3, #16]
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	f003 0307 	and.w	r3, r3, #7
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	fa02 f303 	lsl.w	r3, r2, r3
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	08da      	lsrs	r2, r3, #3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3208      	adds	r2, #8
 80073cc:	69b9      	ldr	r1, [r7, #24]
 80073ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	2203      	movs	r2, #3
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	43db      	mvns	r3, r3
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	4013      	ands	r3, r2
 80073e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f003 0203 	and.w	r2, r3, #3
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	005b      	lsls	r3, r3, #1
 80073f6:	fa02 f303 	lsl.w	r3, r2, r3
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	69ba      	ldr	r2, [r7, #24]
 8007404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80d8 	beq.w	80075c4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007414:	4b2c      	ldr	r3, [pc, #176]	@ (80074c8 <HAL_GPIO_Init+0x22c>)
 8007416:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800741a:	4a2b      	ldr	r2, [pc, #172]	@ (80074c8 <HAL_GPIO_Init+0x22c>)
 800741c:	f043 0302 	orr.w	r3, r3, #2
 8007420:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007424:	4b28      	ldr	r3, [pc, #160]	@ (80074c8 <HAL_GPIO_Init+0x22c>)
 8007426:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800742a:	f003 0302 	and.w	r3, r3, #2
 800742e:	60fb      	str	r3, [r7, #12]
 8007430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007432:	4a26      	ldr	r2, [pc, #152]	@ (80074cc <HAL_GPIO_Init+0x230>)
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	089b      	lsrs	r3, r3, #2
 8007438:	3302      	adds	r3, #2
 800743a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800743e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	f003 0303 	and.w	r3, r3, #3
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	220f      	movs	r2, #15
 800744a:	fa02 f303 	lsl.w	r3, r2, r3
 800744e:	43db      	mvns	r3, r3
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	4013      	ands	r3, r2
 8007454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a1d      	ldr	r2, [pc, #116]	@ (80074d0 <HAL_GPIO_Init+0x234>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d04a      	beq.n	80074f4 <HAL_GPIO_Init+0x258>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a1c      	ldr	r2, [pc, #112]	@ (80074d4 <HAL_GPIO_Init+0x238>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d02b      	beq.n	80074be <HAL_GPIO_Init+0x222>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a1b      	ldr	r2, [pc, #108]	@ (80074d8 <HAL_GPIO_Init+0x23c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d025      	beq.n	80074ba <HAL_GPIO_Init+0x21e>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a1a      	ldr	r2, [pc, #104]	@ (80074dc <HAL_GPIO_Init+0x240>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d01f      	beq.n	80074b6 <HAL_GPIO_Init+0x21a>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a19      	ldr	r2, [pc, #100]	@ (80074e0 <HAL_GPIO_Init+0x244>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d019      	beq.n	80074b2 <HAL_GPIO_Init+0x216>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a18      	ldr	r2, [pc, #96]	@ (80074e4 <HAL_GPIO_Init+0x248>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d013      	beq.n	80074ae <HAL_GPIO_Init+0x212>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a17      	ldr	r2, [pc, #92]	@ (80074e8 <HAL_GPIO_Init+0x24c>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00d      	beq.n	80074aa <HAL_GPIO_Init+0x20e>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a16      	ldr	r2, [pc, #88]	@ (80074ec <HAL_GPIO_Init+0x250>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d007      	beq.n	80074a6 <HAL_GPIO_Init+0x20a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a15      	ldr	r2, [pc, #84]	@ (80074f0 <HAL_GPIO_Init+0x254>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d101      	bne.n	80074a2 <HAL_GPIO_Init+0x206>
 800749e:	2309      	movs	r3, #9
 80074a0:	e029      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074a2:	230a      	movs	r3, #10
 80074a4:	e027      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074a6:	2307      	movs	r3, #7
 80074a8:	e025      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074aa:	2306      	movs	r3, #6
 80074ac:	e023      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074ae:	2305      	movs	r3, #5
 80074b0:	e021      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074b2:	2304      	movs	r3, #4
 80074b4:	e01f      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074b6:	2303      	movs	r3, #3
 80074b8:	e01d      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074ba:	2302      	movs	r3, #2
 80074bc:	e01b      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074be:	2301      	movs	r3, #1
 80074c0:	e019      	b.n	80074f6 <HAL_GPIO_Init+0x25a>
 80074c2:	bf00      	nop
 80074c4:	58000080 	.word	0x58000080
 80074c8:	58024400 	.word	0x58024400
 80074cc:	58000400 	.word	0x58000400
 80074d0:	58020000 	.word	0x58020000
 80074d4:	58020400 	.word	0x58020400
 80074d8:	58020800 	.word	0x58020800
 80074dc:	58020c00 	.word	0x58020c00
 80074e0:	58021000 	.word	0x58021000
 80074e4:	58021400 	.word	0x58021400
 80074e8:	58021800 	.word	0x58021800
 80074ec:	58021c00 	.word	0x58021c00
 80074f0:	58022400 	.word	0x58022400
 80074f4:	2300      	movs	r3, #0
 80074f6:	69fa      	ldr	r2, [r7, #28]
 80074f8:	f002 0203 	and.w	r2, r2, #3
 80074fc:	0092      	lsls	r2, r2, #2
 80074fe:	4093      	lsls	r3, r2
 8007500:	69ba      	ldr	r2, [r7, #24]
 8007502:	4313      	orrs	r3, r2
 8007504:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007506:	4938      	ldr	r1, [pc, #224]	@ (80075e8 <HAL_GPIO_Init+0x34c>)
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	089b      	lsrs	r3, r3, #2
 800750c:	3302      	adds	r3, #2
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	43db      	mvns	r3, r3
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	4013      	ands	r3, r2
 8007524:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007532:	69ba      	ldr	r2, [r7, #24]
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800753a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007542:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	43db      	mvns	r3, r3
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	4013      	ands	r3, r2
 8007552:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800755c:	2b00      	cmp	r3, #0
 800755e:	d003      	beq.n	8007568 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	4313      	orrs	r3, r2
 8007566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007568:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	43db      	mvns	r3, r3
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	4013      	ands	r3, r2
 800757e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d003      	beq.n	8007594 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	69ba      	ldr	r2, [r7, #24]
 8007598:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	43db      	mvns	r3, r3
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	4013      	ands	r3, r2
 80075a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d003      	beq.n	80075be <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80075b6:	69ba      	ldr	r2, [r7, #24]
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	3301      	adds	r3, #1
 80075c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	fa22 f303 	lsr.w	r3, r2, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f47f ae6b 	bne.w	80072b0 <HAL_GPIO_Init+0x14>
  }
}
 80075da:	bf00      	nop
 80075dc:	bf00      	nop
 80075de:	3724      	adds	r7, #36	@ 0x24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	58000400 	.word	0x58000400

080075ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	460b      	mov	r3, r1
 80075f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	691a      	ldr	r2, [r3, #16]
 80075fc:	887b      	ldrh	r3, [r7, #2]
 80075fe:	4013      	ands	r3, r2
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007604:	2301      	movs	r3, #1
 8007606:	73fb      	strb	r3, [r7, #15]
 8007608:	e001      	b.n	800760e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800760a:	2300      	movs	r3, #0
 800760c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800760e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	4603      	mov	r3, r0
 8007624:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007626:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800762a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800762e:	88fb      	ldrh	r3, [r7, #6]
 8007630:	4013      	ands	r3, r2
 8007632:	2b00      	cmp	r3, #0
 8007634:	d008      	beq.n	8007648 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007636:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800763a:	88fb      	ldrh	r3, [r7, #6]
 800763c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007640:	88fb      	ldrh	r3, [r7, #6]
 8007642:	4618      	mov	r0, r3
 8007644:	f7f9 fbbc 	bl	8000dc0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007648:	bf00      	nop
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b088      	sub	sp, #32
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e11a      	b.n	8007898 <HAL_I2S_Init+0x248>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7f9 fa84 	bl	8000b84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b01      	cmp	r3, #1
 8007690:	d107      	bne.n	80076a2 <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 0201 	bic.w	r2, r2, #1
 80076a0:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2200      	movs	r2, #0
 80076a8:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d008      	beq.n	80076c4 <HAL_I2S_Init+0x74>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	2b06      	cmp	r3, #6
 80076b8:	d004      	beq.n	80076c4 <HAL_I2S_Init+0x74>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	2b0a      	cmp	r3, #10
 80076c0:	f040 8094 	bne.w	80077ec <HAL_I2S_Init+0x19c>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	695b      	ldr	r3, [r3, #20]
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d067      	beq.n	800779c <HAL_I2S_Init+0x14c>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d002      	beq.n	80076da <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80076d4:	2302      	movs	r3, #2
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	e001      	b.n	80076de <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80076da:	2301      	movs	r3, #1
 80076dc:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	2b30      	cmp	r3, #48	@ 0x30
 80076e4:	d003      	beq.n	80076ee <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80076ea:	2bb0      	cmp	r3, #176	@ 0xb0
 80076ec:	d102      	bne.n	80076f4 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 80076ee:	2301      	movs	r3, #1
 80076f0:	60bb      	str	r3, [r7, #8]
 80076f2:	e001      	b.n	80076f8 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 80076f4:	2300      	movs	r3, #0
 80076f6:	60bb      	str	r3, [r7, #8]
      }

      /* Get the source clock value: based on System Clock value */
#if defined (SPI_SPI6I2S_SUPPORT)
      if (hi2s->Instance == SPI6)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a68      	ldr	r2, [pc, #416]	@ (80078a0 <HAL_I2S_Init+0x250>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d107      	bne.n	8007712 <HAL_I2S_Init+0xc2>
      {
        /* SPI6 source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI6);
 8007702:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8007706:	f04f 0100 	mov.w	r1, #0
 800770a:	f002 f9fb 	bl	8009b04 <HAL_RCCEx_GetPeriphCLKFreq>
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	e006      	b.n	8007720 <HAL_I2S_Init+0xd0>
      }
      else
      {
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8007712:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007716:	f04f 0100 	mov.w	r1, #0
 800771a:	f002 f9f3 	bl	8009b04 <HAL_RCCEx_GetPeriphCLKFreq>
 800771e:	60f8      	str	r0, [r7, #12]
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007728:	d113      	bne.n	8007752 <HAL_I2S_Init+0x102>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800772a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	fa22 f303 	lsr.w	r3, r2, r3
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	fbb2 f2f3 	udiv	r2, r2, r3
 800773a:	4613      	mov	r3, r2
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	4413      	add	r3, r2
 8007740:	005b      	lsls	r3, r3, #1
 8007742:	461a      	mov	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	fbb2 f3f3 	udiv	r3, r2, r3
 800774c:	3305      	adds	r3, #5
 800774e:	613b      	str	r3, [r7, #16]
 8007750:	e014      	b.n	800777c <HAL_I2S_Init+0x12c>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8007752:	2220      	movs	r2, #32
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	fa22 f303 	lsr.w	r3, r2, r3
 800775a:	697a      	ldr	r2, [r7, #20]
 800775c:	fb02 f303 	mul.w	r3, r2, r3
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	fbb2 f2f3 	udiv	r2, r2, r3
 8007766:	4613      	mov	r3, r2
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4413      	add	r3, r2
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	461a      	mov	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	695b      	ldr	r3, [r3, #20]
 8007774:	fbb2 f3f3 	udiv	r3, r2, r3
 8007778:	3305      	adds	r3, #5
 800777a:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	4a49      	ldr	r2, [pc, #292]	@ (80078a4 <HAL_I2S_Init+0x254>)
 8007780:	fba2 2303 	umull	r2, r3, r2, r3
 8007784:	08db      	lsrs	r3, r3, #3
 8007786:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	1ad3      	subs	r3, r2, r3
 8007796:	085b      	lsrs	r3, r3, #1
 8007798:	61fb      	str	r3, [r7, #28]
 800779a:	e003      	b.n	80077a4 <HAL_I2S_Init+0x154>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800779c:	2302      	movs	r3, #2
 800779e:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 80077a0:	2300      	movs	r3, #0
 80077a2:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d102      	bne.n	80077b0 <HAL_I2S_Init+0x160>
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d002      	beq.n	80077b6 <HAL_I2S_Init+0x166>
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	2bff      	cmp	r3, #255	@ 0xff
 80077b4:	d907      	bls.n	80077c6 <HAL_I2S_Init+0x176>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077ba:	f043 0210 	orr.w	r2, r3, #16
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e068      	b.n	8007898 <HAL_I2S_Init+0x248>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <HAL_I2S_Init+0x180>
    {
      i2sodd = 1UL;
 80077cc:	2301      	movs	r3, #1
 80077ce:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077d6:	4b34      	ldr	r3, [pc, #208]	@ (80078a8 <HAL_I2S_Init+0x258>)
 80077d8:	4013      	ands	r3, r2
 80077da:	69fa      	ldr	r2, [r7, #28]
 80077dc:	0411      	lsls	r1, r2, #16
 80077de:	69ba      	ldr	r2, [r7, #24]
 80077e0:	0612      	lsls	r2, r2, #24
 80077e2:	4311      	orrs	r1, r2
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	6812      	ldr	r2, [r2, #0]
 80077e8:	430b      	orrs	r3, r1
 80077ea:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077f2:	4b2e      	ldr	r3, [pc, #184]	@ (80078ac <HAL_I2S_Init+0x25c>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	6851      	ldr	r1, [r2, #4]
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6892      	ldr	r2, [r2, #8]
 80077fe:	4311      	orrs	r1, r2
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	68d2      	ldr	r2, [r2, #12]
 8007804:	4311      	orrs	r1, r2
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	6992      	ldr	r2, [r2, #24]
 800780a:	4311      	orrs	r1, r2
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	6a12      	ldr	r2, [r2, #32]
 8007810:	4311      	orrs	r1, r2
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007816:	4311      	orrs	r1, r2
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	6912      	ldr	r2, [r2, #16]
 800781c:	430a      	orrs	r2, r1
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0201 	orr.w	r2, r2, #1
 8007828:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8007832:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007842:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	69da      	ldr	r2, [r3, #28]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	430a      	orrs	r2, r1
 8007858:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	2b04      	cmp	r3, #4
 8007860:	d007      	beq.n	8007872 <HAL_I2S_Init+0x222>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	2b06      	cmp	r3, #6
 8007868:	d003      	beq.n	8007872 <HAL_I2S_Init+0x222>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b0a      	cmp	r3, #10
 8007870:	d10a      	bne.n	8007888 <HAL_I2S_Init+0x238>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	430a      	orrs	r2, r1
 8007886:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3720      	adds	r7, #32
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	58001400 	.word	0x58001400
 80078a4:	cccccccd 	.word	0xcccccccd
 80078a8:	fe00ffff 	.word	0xfe00ffff
 80078ac:	fdff9040 	.word	0xfdff9040

080078b0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80078b8:	4b19      	ldr	r3, [pc, #100]	@ (8007920 <HAL_PWREx_ConfigSupply+0x70>)
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	f003 0304 	and.w	r3, r3, #4
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	d00a      	beq.n	80078da <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80078c4:	4b16      	ldr	r3, [pc, #88]	@ (8007920 <HAL_PWREx_ConfigSupply+0x70>)
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f003 0307 	and.w	r3, r3, #7
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d001      	beq.n	80078d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e01f      	b.n	8007916 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80078d6:	2300      	movs	r3, #0
 80078d8:	e01d      	b.n	8007916 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80078da:	4b11      	ldr	r3, [pc, #68]	@ (8007920 <HAL_PWREx_ConfigSupply+0x70>)
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	f023 0207 	bic.w	r2, r3, #7
 80078e2:	490f      	ldr	r1, [pc, #60]	@ (8007920 <HAL_PWREx_ConfigSupply+0x70>)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80078ea:	f7f9 ffd9 	bl	80018a0 <HAL_GetTick>
 80078ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80078f0:	e009      	b.n	8007906 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80078f2:	f7f9 ffd5 	bl	80018a0 <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007900:	d901      	bls.n	8007906 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	e007      	b.n	8007916 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007906:	4b06      	ldr	r3, [pc, #24]	@ (8007920 <HAL_PWREx_ConfigSupply+0x70>)
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800790e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007912:	d1ee      	bne.n	80078f2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	58024800 	.word	0x58024800

08007924 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08c      	sub	sp, #48	@ 0x30
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d101      	bne.n	8007936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e3c8      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 8087 	beq.w	8007a52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007944:	4b88      	ldr	r3, [pc, #544]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800794c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800794e:	4b86      	ldr	r3, [pc, #536]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007952:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007956:	2b10      	cmp	r3, #16
 8007958:	d007      	beq.n	800796a <HAL_RCC_OscConfig+0x46>
 800795a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795c:	2b18      	cmp	r3, #24
 800795e:	d110      	bne.n	8007982 <HAL_RCC_OscConfig+0x5e>
 8007960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007962:	f003 0303 	and.w	r3, r3, #3
 8007966:	2b02      	cmp	r3, #2
 8007968:	d10b      	bne.n	8007982 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800796a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d06c      	beq.n	8007a50 <HAL_RCC_OscConfig+0x12c>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d168      	bne.n	8007a50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e3a2      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800798a:	d106      	bne.n	800799a <HAL_RCC_OscConfig+0x76>
 800798c:	4b76      	ldr	r3, [pc, #472]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a75      	ldr	r2, [pc, #468]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007996:	6013      	str	r3, [r2, #0]
 8007998:	e02e      	b.n	80079f8 <HAL_RCC_OscConfig+0xd4>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10c      	bne.n	80079bc <HAL_RCC_OscConfig+0x98>
 80079a2:	4b71      	ldr	r3, [pc, #452]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a70      	ldr	r2, [pc, #448]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079ac:	6013      	str	r3, [r2, #0]
 80079ae:	4b6e      	ldr	r3, [pc, #440]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a6d      	ldr	r2, [pc, #436]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079b8:	6013      	str	r3, [r2, #0]
 80079ba:	e01d      	b.n	80079f8 <HAL_RCC_OscConfig+0xd4>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80079c4:	d10c      	bne.n	80079e0 <HAL_RCC_OscConfig+0xbc>
 80079c6:	4b68      	ldr	r3, [pc, #416]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a67      	ldr	r2, [pc, #412]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	4b65      	ldr	r3, [pc, #404]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a64      	ldr	r2, [pc, #400]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079dc:	6013      	str	r3, [r2, #0]
 80079de:	e00b      	b.n	80079f8 <HAL_RCC_OscConfig+0xd4>
 80079e0:	4b61      	ldr	r3, [pc, #388]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a60      	ldr	r2, [pc, #384]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	4b5e      	ldr	r3, [pc, #376]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a5d      	ldr	r2, [pc, #372]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 80079f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d013      	beq.n	8007a28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a00:	f7f9 ff4e 	bl	80018a0 <HAL_GetTick>
 8007a04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a06:	e008      	b.n	8007a1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a08:	f7f9 ff4a 	bl	80018a0 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	2b64      	cmp	r3, #100	@ 0x64
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e356      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a1a:	4b53      	ldr	r3, [pc, #332]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d0f0      	beq.n	8007a08 <HAL_RCC_OscConfig+0xe4>
 8007a26:	e014      	b.n	8007a52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a28:	f7f9 ff3a 	bl	80018a0 <HAL_GetTick>
 8007a2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007a2e:	e008      	b.n	8007a42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a30:	f7f9 ff36 	bl	80018a0 <HAL_GetTick>
 8007a34:	4602      	mov	r2, r0
 8007a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	2b64      	cmp	r3, #100	@ 0x64
 8007a3c:	d901      	bls.n	8007a42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e342      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007a42:	4b49      	ldr	r3, [pc, #292]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1f0      	bne.n	8007a30 <HAL_RCC_OscConfig+0x10c>
 8007a4e:	e000      	b.n	8007a52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 0302 	and.w	r3, r3, #2
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f000 808c 	beq.w	8007b78 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a60:	4b41      	ldr	r3, [pc, #260]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a68:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d007      	beq.n	8007a86 <HAL_RCC_OscConfig+0x162>
 8007a76:	6a3b      	ldr	r3, [r7, #32]
 8007a78:	2b18      	cmp	r3, #24
 8007a7a:	d137      	bne.n	8007aec <HAL_RCC_OscConfig+0x1c8>
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	f003 0303 	and.w	r3, r3, #3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d132      	bne.n	8007aec <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a86:	4b38      	ldr	r3, [pc, #224]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0304 	and.w	r3, r3, #4
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <HAL_RCC_OscConfig+0x17a>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d101      	bne.n	8007a9e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e314      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a9e:	4b32      	ldr	r3, [pc, #200]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f023 0219 	bic.w	r2, r3, #25
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	492f      	ldr	r1, [pc, #188]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ab0:	f7f9 fef6 	bl	80018a0 <HAL_GetTick>
 8007ab4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007ab6:	e008      	b.n	8007aca <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ab8:	f7f9 fef2 	bl	80018a0 <HAL_GetTick>
 8007abc:	4602      	mov	r2, r0
 8007abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d901      	bls.n	8007aca <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e2fe      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007aca:	4b27      	ldr	r3, [pc, #156]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0304 	and.w	r3, r3, #4
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d0f0      	beq.n	8007ab8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ad6:	4b24      	ldr	r3, [pc, #144]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	061b      	lsls	r3, r3, #24
 8007ae4:	4920      	ldr	r1, [pc, #128]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007aea:	e045      	b.n	8007b78 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d026      	beq.n	8007b42 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007af4:	4b1c      	ldr	r3, [pc, #112]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f023 0219 	bic.w	r2, r3, #25
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	4919      	ldr	r1, [pc, #100]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b02:	4313      	orrs	r3, r2
 8007b04:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b06:	f7f9 fecb 	bl	80018a0 <HAL_GetTick>
 8007b0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b0c:	e008      	b.n	8007b20 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b0e:	f7f9 fec7 	bl	80018a0 <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d901      	bls.n	8007b20 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	e2d3      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b20:	4b11      	ldr	r3, [pc, #68]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0304 	and.w	r3, r3, #4
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d0f0      	beq.n	8007b0e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	061b      	lsls	r3, r3, #24
 8007b3a:	490b      	ldr	r1, [pc, #44]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	604b      	str	r3, [r1, #4]
 8007b40:	e01a      	b.n	8007b78 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b42:	4b09      	ldr	r3, [pc, #36]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a08      	ldr	r2, [pc, #32]	@ (8007b68 <HAL_RCC_OscConfig+0x244>)
 8007b48:	f023 0301 	bic.w	r3, r3, #1
 8007b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b4e:	f7f9 fea7 	bl	80018a0 <HAL_GetTick>
 8007b52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b54:	e00a      	b.n	8007b6c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b56:	f7f9 fea3 	bl	80018a0 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d903      	bls.n	8007b6c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e2af      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
 8007b68:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b6c:	4b96      	ldr	r3, [pc, #600]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0304 	and.w	r3, r3, #4
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1ee      	bne.n	8007b56 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0310 	and.w	r3, r3, #16
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d06a      	beq.n	8007c5a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b84:	4b90      	ldr	r3, [pc, #576]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007b86:	691b      	ldr	r3, [r3, #16]
 8007b88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b8c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b8e:	4b8e      	ldr	r3, [pc, #568]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b92:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	2b08      	cmp	r3, #8
 8007b98:	d007      	beq.n	8007baa <HAL_RCC_OscConfig+0x286>
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	2b18      	cmp	r3, #24
 8007b9e:	d11b      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x2b4>
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	f003 0303 	and.w	r3, r3, #3
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d116      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007baa:	4b87      	ldr	r3, [pc, #540]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d005      	beq.n	8007bc2 <HAL_RCC_OscConfig+0x29e>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	69db      	ldr	r3, [r3, #28]
 8007bba:	2b80      	cmp	r3, #128	@ 0x80
 8007bbc:	d001      	beq.n	8007bc2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e282      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007bc2:	4b81      	ldr	r3, [pc, #516]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	061b      	lsls	r3, r3, #24
 8007bd0:	497d      	ldr	r1, [pc, #500]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007bd6:	e040      	b.n	8007c5a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	69db      	ldr	r3, [r3, #28]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d023      	beq.n	8007c28 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007be0:	4b79      	ldr	r3, [pc, #484]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a78      	ldr	r2, [pc, #480]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bec:	f7f9 fe58 	bl	80018a0 <HAL_GetTick>
 8007bf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007bf2:	e008      	b.n	8007c06 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007bf4:	f7f9 fe54 	bl	80018a0 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d901      	bls.n	8007c06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e260      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007c06:	4b70      	ldr	r3, [pc, #448]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d0f0      	beq.n	8007bf4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c12:	4b6d      	ldr	r3, [pc, #436]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	061b      	lsls	r3, r3, #24
 8007c20:	4969      	ldr	r1, [pc, #420]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60cb      	str	r3, [r1, #12]
 8007c26:	e018      	b.n	8007c5a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007c28:	4b67      	ldr	r3, [pc, #412]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a66      	ldr	r2, [pc, #408]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c34:	f7f9 fe34 	bl	80018a0 <HAL_GetTick>
 8007c38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c3a:	e008      	b.n	8007c4e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007c3c:	f7f9 fe30 	bl	80018a0 <HAL_GetTick>
 8007c40:	4602      	mov	r2, r0
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	d901      	bls.n	8007c4e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e23c      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007c4e:	4b5e      	ldr	r3, [pc, #376]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1f0      	bne.n	8007c3c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 0308 	and.w	r3, r3, #8
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d036      	beq.n	8007cd4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d019      	beq.n	8007ca2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c6e:	4b56      	ldr	r3, [pc, #344]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c72:	4a55      	ldr	r2, [pc, #340]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c74:	f043 0301 	orr.w	r3, r3, #1
 8007c78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c7a:	f7f9 fe11 	bl	80018a0 <HAL_GetTick>
 8007c7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c80:	e008      	b.n	8007c94 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c82:	f7f9 fe0d 	bl	80018a0 <HAL_GetTick>
 8007c86:	4602      	mov	r2, r0
 8007c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8a:	1ad3      	subs	r3, r2, r3
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d901      	bls.n	8007c94 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e219      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c94:	4b4c      	ldr	r3, [pc, #304]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d0f0      	beq.n	8007c82 <HAL_RCC_OscConfig+0x35e>
 8007ca0:	e018      	b.n	8007cd4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ca2:	4b49      	ldr	r3, [pc, #292]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ca6:	4a48      	ldr	r2, [pc, #288]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007ca8:	f023 0301 	bic.w	r3, r3, #1
 8007cac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cae:	f7f9 fdf7 	bl	80018a0 <HAL_GetTick>
 8007cb2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007cb4:	e008      	b.n	8007cc8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cb6:	f7f9 fdf3 	bl	80018a0 <HAL_GetTick>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cbe:	1ad3      	subs	r3, r2, r3
 8007cc0:	2b02      	cmp	r3, #2
 8007cc2:	d901      	bls.n	8007cc8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e1ff      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007cc8:	4b3f      	ldr	r3, [pc, #252]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ccc:	f003 0302 	and.w	r3, r3, #2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1f0      	bne.n	8007cb6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d036      	beq.n	8007d4e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	699b      	ldr	r3, [r3, #24]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d019      	beq.n	8007d1c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ce8:	4b37      	ldr	r3, [pc, #220]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a36      	ldr	r2, [pc, #216]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007cee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007cf2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007cf4:	f7f9 fdd4 	bl	80018a0 <HAL_GetTick>
 8007cf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007cfa:	e008      	b.n	8007d0e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007cfc:	f7f9 fdd0 	bl	80018a0 <HAL_GetTick>
 8007d00:	4602      	mov	r2, r0
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e1dc      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0f0      	beq.n	8007cfc <HAL_RCC_OscConfig+0x3d8>
 8007d1a:	e018      	b.n	8007d4e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a29      	ldr	r2, [pc, #164]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d26:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007d28:	f7f9 fdba 	bl	80018a0 <HAL_GetTick>
 8007d2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d2e:	e008      	b.n	8007d42 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d30:	f7f9 fdb6 	bl	80018a0 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e1c2      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007d42:	4b21      	ldr	r3, [pc, #132]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1f0      	bne.n	8007d30 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0304 	and.w	r3, r3, #4
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f000 8086 	beq.w	8007e68 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8007dcc <HAL_RCC_OscConfig+0x4a8>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a1a      	ldr	r2, [pc, #104]	@ (8007dcc <HAL_RCC_OscConfig+0x4a8>)
 8007d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d68:	f7f9 fd9a 	bl	80018a0 <HAL_GetTick>
 8007d6c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d6e:	e008      	b.n	8007d82 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d70:	f7f9 fd96 	bl	80018a0 <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b64      	cmp	r3, #100	@ 0x64
 8007d7c:	d901      	bls.n	8007d82 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e1a2      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d82:	4b12      	ldr	r3, [pc, #72]	@ (8007dcc <HAL_RCC_OscConfig+0x4a8>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d0f0      	beq.n	8007d70 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d106      	bne.n	8007da4 <HAL_RCC_OscConfig+0x480>
 8007d96:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d9a:	4a0b      	ldr	r2, [pc, #44]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007d9c:	f043 0301 	orr.w	r3, r3, #1
 8007da0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007da2:	e032      	b.n	8007e0a <HAL_RCC_OscConfig+0x4e6>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d111      	bne.n	8007dd0 <HAL_RCC_OscConfig+0x4ac>
 8007dac:	4b06      	ldr	r3, [pc, #24]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007db0:	4a05      	ldr	r2, [pc, #20]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007db2:	f023 0301 	bic.w	r3, r3, #1
 8007db6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007db8:	4b03      	ldr	r3, [pc, #12]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dbc:	4a02      	ldr	r2, [pc, #8]	@ (8007dc8 <HAL_RCC_OscConfig+0x4a4>)
 8007dbe:	f023 0304 	bic.w	r3, r3, #4
 8007dc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007dc4:	e021      	b.n	8007e0a <HAL_RCC_OscConfig+0x4e6>
 8007dc6:	bf00      	nop
 8007dc8:	58024400 	.word	0x58024400
 8007dcc:	58024800 	.word	0x58024800
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	2b05      	cmp	r3, #5
 8007dd6:	d10c      	bne.n	8007df2 <HAL_RCC_OscConfig+0x4ce>
 8007dd8:	4b83      	ldr	r3, [pc, #524]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ddc:	4a82      	ldr	r2, [pc, #520]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007dde:	f043 0304 	orr.w	r3, r3, #4
 8007de2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007de4:	4b80      	ldr	r3, [pc, #512]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007de8:	4a7f      	ldr	r2, [pc, #508]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007dea:	f043 0301 	orr.w	r3, r3, #1
 8007dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8007df0:	e00b      	b.n	8007e0a <HAL_RCC_OscConfig+0x4e6>
 8007df2:	4b7d      	ldr	r3, [pc, #500]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007df6:	4a7c      	ldr	r2, [pc, #496]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007df8:	f023 0301 	bic.w	r3, r3, #1
 8007dfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007dfe:	4b7a      	ldr	r3, [pc, #488]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e02:	4a79      	ldr	r2, [pc, #484]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e04:	f023 0304 	bic.w	r3, r3, #4
 8007e08:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d015      	beq.n	8007e3e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e12:	f7f9 fd45 	bl	80018a0 <HAL_GetTick>
 8007e16:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e18:	e00a      	b.n	8007e30 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e1a:	f7f9 fd41 	bl	80018a0 <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d901      	bls.n	8007e30 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e14b      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e30:	4b6d      	ldr	r3, [pc, #436]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e34:	f003 0302 	and.w	r3, r3, #2
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d0ee      	beq.n	8007e1a <HAL_RCC_OscConfig+0x4f6>
 8007e3c:	e014      	b.n	8007e68 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e3e:	f7f9 fd2f 	bl	80018a0 <HAL_GetTick>
 8007e42:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e44:	e00a      	b.n	8007e5c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e46:	f7f9 fd2b 	bl	80018a0 <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d901      	bls.n	8007e5c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	e135      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007e5c:	4b62      	ldr	r3, [pc, #392]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e60:	f003 0302 	and.w	r3, r3, #2
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1ee      	bne.n	8007e46 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 812a 	beq.w	80080c6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007e72:	4b5d      	ldr	r3, [pc, #372]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e7a:	2b18      	cmp	r3, #24
 8007e7c:	f000 80ba 	beq.w	8007ff4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	f040 8095 	bne.w	8007fb4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e8a:	4b57      	ldr	r3, [pc, #348]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a56      	ldr	r2, [pc, #344]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e96:	f7f9 fd03 	bl	80018a0 <HAL_GetTick>
 8007e9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e9c:	e008      	b.n	8007eb0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e9e:	f7f9 fcff 	bl	80018a0 <HAL_GetTick>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea6:	1ad3      	subs	r3, r2, r3
 8007ea8:	2b02      	cmp	r3, #2
 8007eaa:	d901      	bls.n	8007eb0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e10b      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1f0      	bne.n	8007e9e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007ebe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8007fec <HAL_RCC_OscConfig+0x6c8>)
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007ecc:	0112      	lsls	r2, r2, #4
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	4945      	ldr	r1, [pc, #276]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eda:	3b01      	subs	r3, #1
 8007edc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	025b      	lsls	r3, r3, #9
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	431a      	orrs	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	041b      	lsls	r3, r3, #16
 8007ef4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007efe:	3b01      	subs	r3, #1
 8007f00:	061b      	lsls	r3, r3, #24
 8007f02:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007f06:	4938      	ldr	r1, [pc, #224]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007f0c:	4b36      	ldr	r3, [pc, #216]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f10:	4a35      	ldr	r2, [pc, #212]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f12:	f023 0301 	bic.w	r3, r3, #1
 8007f16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007f18:	4b33      	ldr	r3, [pc, #204]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f1c:	4b34      	ldr	r3, [pc, #208]	@ (8007ff0 <HAL_RCC_OscConfig+0x6cc>)
 8007f1e:	4013      	ands	r3, r2
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007f24:	00d2      	lsls	r2, r2, #3
 8007f26:	4930      	ldr	r1, [pc, #192]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f30:	f023 020c 	bic.w	r2, r3, #12
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f38:	492b      	ldr	r1, [pc, #172]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f42:	f023 0202 	bic.w	r2, r3, #2
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	4927      	ldr	r1, [pc, #156]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007f50:	4b25      	ldr	r3, [pc, #148]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f54:	4a24      	ldr	r2, [pc, #144]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f5c:	4b22      	ldr	r3, [pc, #136]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f60:	4a21      	ldr	r2, [pc, #132]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007f68:	4b1f      	ldr	r3, [pc, #124]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6c:	4a1e      	ldr	r2, [pc, #120]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007f74:	4b1c      	ldr	r3, [pc, #112]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f78:	4a1b      	ldr	r2, [pc, #108]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f7a:	f043 0301 	orr.w	r3, r3, #1
 8007f7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f80:	4b19      	ldr	r3, [pc, #100]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a18      	ldr	r2, [pc, #96]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f8c:	f7f9 fc88 	bl	80018a0 <HAL_GetTick>
 8007f90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f92:	e008      	b.n	8007fa6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f94:	f7f9 fc84 	bl	80018a0 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e090      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007fa6:	4b10      	ldr	r3, [pc, #64]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d0f0      	beq.n	8007f94 <HAL_RCC_OscConfig+0x670>
 8007fb2:	e088      	b.n	80080c6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fc0:	f7f9 fc6e 	bl	80018a0 <HAL_GetTick>
 8007fc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007fc6:	e008      	b.n	8007fda <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fc8:	f7f9 fc6a 	bl	80018a0 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d901      	bls.n	8007fda <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e076      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007fda:	4b03      	ldr	r3, [pc, #12]	@ (8007fe8 <HAL_RCC_OscConfig+0x6c4>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1f0      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x6a4>
 8007fe6:	e06e      	b.n	80080c6 <HAL_RCC_OscConfig+0x7a2>
 8007fe8:	58024400 	.word	0x58024400
 8007fec:	fffffc0c 	.word	0xfffffc0c
 8007ff0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007ff4:	4b36      	ldr	r3, [pc, #216]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 8007ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007ffa:	4b35      	ldr	r3, [pc, #212]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008004:	2b01      	cmp	r3, #1
 8008006:	d031      	beq.n	800806c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	f003 0203 	and.w	r2, r3, #3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008012:	429a      	cmp	r2, r3
 8008014:	d12a      	bne.n	800806c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	091b      	lsrs	r3, r3, #4
 800801a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008022:	429a      	cmp	r2, r3
 8008024:	d122      	bne.n	800806c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008030:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008032:	429a      	cmp	r2, r3
 8008034:	d11a      	bne.n	800806c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	0a5b      	lsrs	r3, r3, #9
 800803a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008042:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008044:	429a      	cmp	r2, r3
 8008046:	d111      	bne.n	800806c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	0c1b      	lsrs	r3, r3, #16
 800804c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008054:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008056:	429a      	cmp	r2, r3
 8008058:	d108      	bne.n	800806c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	0e1b      	lsrs	r3, r3, #24
 800805e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008066:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008068:	429a      	cmp	r2, r3
 800806a:	d001      	beq.n	8008070 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e02b      	b.n	80080c8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008070:	4b17      	ldr	r3, [pc, #92]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 8008072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008074:	08db      	lsrs	r3, r3, #3
 8008076:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800807a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	429a      	cmp	r2, r3
 8008084:	d01f      	beq.n	80080c6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008086:	4b12      	ldr	r3, [pc, #72]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 8008088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808a:	4a11      	ldr	r2, [pc, #68]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 800808c:	f023 0301 	bic.w	r3, r3, #1
 8008090:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008092:	f7f9 fc05 	bl	80018a0 <HAL_GetTick>
 8008096:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008098:	bf00      	nop
 800809a:	f7f9 fc01 	bl	80018a0 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d0f9      	beq.n	800809a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80080a6:	4b0a      	ldr	r3, [pc, #40]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 80080a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080aa:	4b0a      	ldr	r3, [pc, #40]	@ (80080d4 <HAL_RCC_OscConfig+0x7b0>)
 80080ac:	4013      	ands	r3, r2
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80080b2:	00d2      	lsls	r2, r2, #3
 80080b4:	4906      	ldr	r1, [pc, #24]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80080ba:	4b05      	ldr	r3, [pc, #20]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 80080bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080be:	4a04      	ldr	r2, [pc, #16]	@ (80080d0 <HAL_RCC_OscConfig+0x7ac>)
 80080c0:	f043 0301 	orr.w	r3, r3, #1
 80080c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3730      	adds	r7, #48	@ 0x30
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	58024400 	.word	0x58024400
 80080d4:	ffff0007 	.word	0xffff0007

080080d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e19c      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80080ec:	4b8a      	ldr	r3, [pc, #552]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 030f 	and.w	r3, r3, #15
 80080f4:	683a      	ldr	r2, [r7, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d910      	bls.n	800811c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080fa:	4b87      	ldr	r3, [pc, #540]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f023 020f 	bic.w	r2, r3, #15
 8008102:	4985      	ldr	r1, [pc, #532]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	4313      	orrs	r3, r2
 8008108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800810a:	4b83      	ldr	r3, [pc, #524]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 030f 	and.w	r3, r3, #15
 8008112:	683a      	ldr	r2, [r7, #0]
 8008114:	429a      	cmp	r2, r3
 8008116:	d001      	beq.n	800811c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e184      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0304 	and.w	r3, r3, #4
 8008124:	2b00      	cmp	r3, #0
 8008126:	d010      	beq.n	800814a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	691a      	ldr	r2, [r3, #16]
 800812c:	4b7b      	ldr	r3, [pc, #492]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008134:	429a      	cmp	r2, r3
 8008136:	d908      	bls.n	800814a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008138:	4b78      	ldr	r3, [pc, #480]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	4975      	ldr	r1, [pc, #468]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008146:	4313      	orrs	r3, r2
 8008148:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 0308 	and.w	r3, r3, #8
 8008152:	2b00      	cmp	r3, #0
 8008154:	d010      	beq.n	8008178 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	695a      	ldr	r2, [r3, #20]
 800815a:	4b70      	ldr	r3, [pc, #448]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800815c:	69db      	ldr	r3, [r3, #28]
 800815e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008162:	429a      	cmp	r2, r3
 8008164:	d908      	bls.n	8008178 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008166:	4b6d      	ldr	r3, [pc, #436]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008168:	69db      	ldr	r3, [r3, #28]
 800816a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	695b      	ldr	r3, [r3, #20]
 8008172:	496a      	ldr	r1, [pc, #424]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008174:	4313      	orrs	r3, r2
 8008176:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0310 	and.w	r3, r3, #16
 8008180:	2b00      	cmp	r3, #0
 8008182:	d010      	beq.n	80081a6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	699a      	ldr	r2, [r3, #24]
 8008188:	4b64      	ldr	r3, [pc, #400]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800818a:	69db      	ldr	r3, [r3, #28]
 800818c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008190:	429a      	cmp	r2, r3
 8008192:	d908      	bls.n	80081a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008194:	4b61      	ldr	r3, [pc, #388]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008196:	69db      	ldr	r3, [r3, #28]
 8008198:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	495e      	ldr	r1, [pc, #376]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d010      	beq.n	80081d4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	69da      	ldr	r2, [r3, #28]
 80081b6:	4b59      	ldr	r3, [pc, #356]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80081be:	429a      	cmp	r2, r3
 80081c0:	d908      	bls.n	80081d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80081c2:	4b56      	ldr	r3, [pc, #344]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	69db      	ldr	r3, [r3, #28]
 80081ce:	4953      	ldr	r1, [pc, #332]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0302 	and.w	r3, r3, #2
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d010      	beq.n	8008202 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	68da      	ldr	r2, [r3, #12]
 80081e4:	4b4d      	ldr	r3, [pc, #308]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081e6:	699b      	ldr	r3, [r3, #24]
 80081e8:	f003 030f 	and.w	r3, r3, #15
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d908      	bls.n	8008202 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081f0:	4b4a      	ldr	r3, [pc, #296]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	f023 020f 	bic.w	r2, r3, #15
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	4947      	ldr	r1, [pc, #284]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b00      	cmp	r3, #0
 800820c:	d055      	beq.n	80082ba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800820e:	4b43      	ldr	r3, [pc, #268]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	4940      	ldr	r1, [pc, #256]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800821c:	4313      	orrs	r3, r2
 800821e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	2b02      	cmp	r3, #2
 8008226:	d107      	bne.n	8008238 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008228:	4b3c      	ldr	r3, [pc, #240]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d121      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e0f6      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	2b03      	cmp	r3, #3
 800823e:	d107      	bne.n	8008250 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008240:	4b36      	ldr	r3, [pc, #216]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d115      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e0ea      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d107      	bne.n	8008268 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008258:	4b30      	ldr	r3, [pc, #192]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008260:	2b00      	cmp	r3, #0
 8008262:	d109      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e0de      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008268:	4b2c      	ldr	r3, [pc, #176]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f003 0304 	and.w	r3, r3, #4
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e0d6      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008278:	4b28      	ldr	r3, [pc, #160]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	f023 0207 	bic.w	r2, r3, #7
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	4925      	ldr	r1, [pc, #148]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 8008286:	4313      	orrs	r3, r2
 8008288:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800828a:	f7f9 fb09 	bl	80018a0 <HAL_GetTick>
 800828e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008290:	e00a      	b.n	80082a8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008292:	f7f9 fb05 	bl	80018a0 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d901      	bls.n	80082a8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e0be      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082a8:	4b1c      	ldr	r3, [pc, #112]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d1eb      	bne.n	8008292 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0302 	and.w	r3, r3, #2
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d010      	beq.n	80082e8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	68da      	ldr	r2, [r3, #12]
 80082ca:	4b14      	ldr	r3, [pc, #80]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f003 030f 	and.w	r3, r3, #15
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d208      	bcs.n	80082e8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082d6:	4b11      	ldr	r3, [pc, #68]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f023 020f 	bic.w	r2, r3, #15
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	490e      	ldr	r1, [pc, #56]	@ (800831c <HAL_RCC_ClockConfig+0x244>)
 80082e4:	4313      	orrs	r3, r2
 80082e6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80082e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	683a      	ldr	r2, [r7, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d214      	bcs.n	8008320 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f6:	4b08      	ldr	r3, [pc, #32]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f023 020f 	bic.w	r2, r3, #15
 80082fe:	4906      	ldr	r1, [pc, #24]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	4313      	orrs	r3, r2
 8008304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008306:	4b04      	ldr	r3, [pc, #16]	@ (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 030f 	and.w	r3, r3, #15
 800830e:	683a      	ldr	r2, [r7, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d005      	beq.n	8008320 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e086      	b.n	8008426 <HAL_RCC_ClockConfig+0x34e>
 8008318:	52002000 	.word	0x52002000
 800831c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d010      	beq.n	800834e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	691a      	ldr	r2, [r3, #16]
 8008330:	4b3f      	ldr	r3, [pc, #252]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008338:	429a      	cmp	r2, r3
 800833a:	d208      	bcs.n	800834e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800833c:	4b3c      	ldr	r3, [pc, #240]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	4939      	ldr	r1, [pc, #228]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 800834a:	4313      	orrs	r3, r2
 800834c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0308 	and.w	r3, r3, #8
 8008356:	2b00      	cmp	r3, #0
 8008358:	d010      	beq.n	800837c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	695a      	ldr	r2, [r3, #20]
 800835e:	4b34      	ldr	r3, [pc, #208]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008360:	69db      	ldr	r3, [r3, #28]
 8008362:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008366:	429a      	cmp	r2, r3
 8008368:	d208      	bcs.n	800837c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800836a:	4b31      	ldr	r3, [pc, #196]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	492e      	ldr	r1, [pc, #184]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 8008378:	4313      	orrs	r3, r2
 800837a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0310 	and.w	r3, r3, #16
 8008384:	2b00      	cmp	r3, #0
 8008386:	d010      	beq.n	80083aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	699a      	ldr	r2, [r3, #24]
 800838c:	4b28      	ldr	r3, [pc, #160]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008394:	429a      	cmp	r2, r3
 8008396:	d208      	bcs.n	80083aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008398:	4b25      	ldr	r3, [pc, #148]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 800839a:	69db      	ldr	r3, [r3, #28]
 800839c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	699b      	ldr	r3, [r3, #24]
 80083a4:	4922      	ldr	r1, [pc, #136]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d010      	beq.n	80083d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	69da      	ldr	r2, [r3, #28]
 80083ba:	4b1d      	ldr	r3, [pc, #116]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d208      	bcs.n	80083d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80083c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	69db      	ldr	r3, [r3, #28]
 80083d2:	4917      	ldr	r1, [pc, #92]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80083d8:	f000 f834 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 80083dc:	4602      	mov	r2, r0
 80083de:	4b14      	ldr	r3, [pc, #80]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	0a1b      	lsrs	r3, r3, #8
 80083e4:	f003 030f 	and.w	r3, r3, #15
 80083e8:	4912      	ldr	r1, [pc, #72]	@ (8008434 <HAL_RCC_ClockConfig+0x35c>)
 80083ea:	5ccb      	ldrb	r3, [r1, r3]
 80083ec:	f003 031f 	and.w	r3, r3, #31
 80083f0:	fa22 f303 	lsr.w	r3, r2, r3
 80083f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083f6:	4b0e      	ldr	r3, [pc, #56]	@ (8008430 <HAL_RCC_ClockConfig+0x358>)
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	f003 030f 	and.w	r3, r3, #15
 80083fe:	4a0d      	ldr	r2, [pc, #52]	@ (8008434 <HAL_RCC_ClockConfig+0x35c>)
 8008400:	5cd3      	ldrb	r3, [r2, r3]
 8008402:	f003 031f 	and.w	r3, r3, #31
 8008406:	693a      	ldr	r2, [r7, #16]
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
 800840c:	4a0a      	ldr	r2, [pc, #40]	@ (8008438 <HAL_RCC_ClockConfig+0x360>)
 800840e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008410:	4a0a      	ldr	r2, [pc, #40]	@ (800843c <HAL_RCC_ClockConfig+0x364>)
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008416:	4b0a      	ldr	r3, [pc, #40]	@ (8008440 <HAL_RCC_ClockConfig+0x368>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4618      	mov	r0, r3
 800841c:	f7f9 f9f6 	bl	800180c <HAL_InitTick>
 8008420:	4603      	mov	r3, r0
 8008422:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008424:	7bfb      	ldrb	r3, [r7, #15]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3718      	adds	r7, #24
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	58024400 	.word	0x58024400
 8008434:	0800bad8 	.word	0x0800bad8
 8008438:	24000004 	.word	0x24000004
 800843c:	24000000 	.word	0x24000000
 8008440:	24000008 	.word	0x24000008

08008444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008444:	b480      	push	{r7}
 8008446:	b089      	sub	sp, #36	@ 0x24
 8008448:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800844a:	4bb3      	ldr	r3, [pc, #716]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008452:	2b18      	cmp	r3, #24
 8008454:	f200 8155 	bhi.w	8008702 <HAL_RCC_GetSysClockFreq+0x2be>
 8008458:	a201      	add	r2, pc, #4	@ (adr r2, 8008460 <HAL_RCC_GetSysClockFreq+0x1c>)
 800845a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845e:	bf00      	nop
 8008460:	080084c5 	.word	0x080084c5
 8008464:	08008703 	.word	0x08008703
 8008468:	08008703 	.word	0x08008703
 800846c:	08008703 	.word	0x08008703
 8008470:	08008703 	.word	0x08008703
 8008474:	08008703 	.word	0x08008703
 8008478:	08008703 	.word	0x08008703
 800847c:	08008703 	.word	0x08008703
 8008480:	080084eb 	.word	0x080084eb
 8008484:	08008703 	.word	0x08008703
 8008488:	08008703 	.word	0x08008703
 800848c:	08008703 	.word	0x08008703
 8008490:	08008703 	.word	0x08008703
 8008494:	08008703 	.word	0x08008703
 8008498:	08008703 	.word	0x08008703
 800849c:	08008703 	.word	0x08008703
 80084a0:	080084f1 	.word	0x080084f1
 80084a4:	08008703 	.word	0x08008703
 80084a8:	08008703 	.word	0x08008703
 80084ac:	08008703 	.word	0x08008703
 80084b0:	08008703 	.word	0x08008703
 80084b4:	08008703 	.word	0x08008703
 80084b8:	08008703 	.word	0x08008703
 80084bc:	08008703 	.word	0x08008703
 80084c0:	080084f7 	.word	0x080084f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084c4:	4b94      	ldr	r3, [pc, #592]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 0320 	and.w	r3, r3, #32
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d009      	beq.n	80084e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084d0:	4b91      	ldr	r3, [pc, #580]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	08db      	lsrs	r3, r3, #3
 80084d6:	f003 0303 	and.w	r3, r3, #3
 80084da:	4a90      	ldr	r2, [pc, #576]	@ (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084dc:	fa22 f303 	lsr.w	r3, r2, r3
 80084e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80084e2:	e111      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80084e4:	4b8d      	ldr	r3, [pc, #564]	@ (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80084e6:	61bb      	str	r3, [r7, #24]
      break;
 80084e8:	e10e      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80084ea:	4b8d      	ldr	r3, [pc, #564]	@ (8008720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80084ec:	61bb      	str	r3, [r7, #24]
      break;
 80084ee:	e10b      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80084f0:	4b8c      	ldr	r3, [pc, #560]	@ (8008724 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80084f2:	61bb      	str	r3, [r7, #24]
      break;
 80084f4:	e108      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80084f6:	4b88      	ldr	r3, [pc, #544]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084fa:	f003 0303 	and.w	r3, r3, #3
 80084fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008500:	4b85      	ldr	r3, [pc, #532]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008504:	091b      	lsrs	r3, r3, #4
 8008506:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800850a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800850c:	4b82      	ldr	r3, [pc, #520]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800850e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008516:	4b80      	ldr	r3, [pc, #512]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800851a:	08db      	lsrs	r3, r3, #3
 800851c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	fb02 f303 	mul.w	r3, r2, r3
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800852e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80e1 	beq.w	80086fc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b02      	cmp	r3, #2
 800853e:	f000 8083 	beq.w	8008648 <HAL_RCC_GetSysClockFreq+0x204>
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b02      	cmp	r3, #2
 8008546:	f200 80a1 	bhi.w	800868c <HAL_RCC_GetSysClockFreq+0x248>
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d003      	beq.n	8008558 <HAL_RCC_GetSysClockFreq+0x114>
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d056      	beq.n	8008604 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008556:	e099      	b.n	800868c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008558:	4b6f      	ldr	r3, [pc, #444]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d02d      	beq.n	80085c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008564:	4b6c      	ldr	r3, [pc, #432]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	08db      	lsrs	r3, r3, #3
 800856a:	f003 0303 	and.w	r3, r3, #3
 800856e:	4a6b      	ldr	r2, [pc, #428]	@ (800871c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008570:	fa22 f303 	lsr.w	r3, r2, r3
 8008574:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	ee07 3a90 	vmov	s15, r3
 800857c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	ee07 3a90 	vmov	s15, r3
 8008586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800858a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800858e:	4b62      	ldr	r3, [pc, #392]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008596:	ee07 3a90 	vmov	s15, r3
 800859a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800859e:	ed97 6a02 	vldr	s12, [r7, #8]
 80085a2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80085be:	e087      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	ee07 3a90 	vmov	s15, r3
 80085c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085ca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800872c <HAL_RCC_GetSysClockFreq+0x2e8>
 80085ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085d2:	4b51      	ldr	r3, [pc, #324]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085da:	ee07 3a90 	vmov	s15, r3
 80085de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80085e6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80085ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008602:	e065      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	ee07 3a90 	vmov	s15, r3
 800860a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800860e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008730 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008616:	4b40      	ldr	r3, [pc, #256]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800861a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800861e:	ee07 3a90 	vmov	s15, r3
 8008622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008626:	ed97 6a02 	vldr	s12, [r7, #8]
 800862a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 800862e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008636:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800863a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800863e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008642:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008646:	e043      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	ee07 3a90 	vmov	s15, r3
 800864e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008652:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008734 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800865a:	4b2f      	ldr	r3, [pc, #188]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800865c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800865e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008662:	ee07 3a90 	vmov	s15, r3
 8008666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800866a:	ed97 6a02 	vldr	s12, [r7, #8]
 800866e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800867a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800867e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008686:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800868a:	e021      	b.n	80086d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	ee07 3a90 	vmov	s15, r3
 8008692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008696:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008730 <HAL_RCC_GetSysClockFreq+0x2ec>
 800869a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800869e:	4b1e      	ldr	r3, [pc, #120]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086a6:	ee07 3a90 	vmov	s15, r3
 80086aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80086b2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80086b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80086ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80086d0:	4b11      	ldr	r3, [pc, #68]	@ (8008718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d4:	0a5b      	lsrs	r3, r3, #9
 80086d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086da:	3301      	adds	r3, #1
 80086dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	ee07 3a90 	vmov	s15, r3
 80086e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80086e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80086ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086f4:	ee17 3a90 	vmov	r3, s15
 80086f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80086fa:	e005      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	61bb      	str	r3, [r7, #24]
      break;
 8008700:	e002      	b.n	8008708 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008702:	4b07      	ldr	r3, [pc, #28]	@ (8008720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008704:	61bb      	str	r3, [r7, #24]
      break;
 8008706:	bf00      	nop
  }

  return sysclockfreq;
 8008708:	69bb      	ldr	r3, [r7, #24]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3724      	adds	r7, #36	@ 0x24
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	58024400 	.word	0x58024400
 800871c:	03d09000 	.word	0x03d09000
 8008720:	003d0900 	.word	0x003d0900
 8008724:	00f42400 	.word	0x00f42400
 8008728:	46000000 	.word	0x46000000
 800872c:	4c742400 	.word	0x4c742400
 8008730:	4a742400 	.word	0x4a742400
 8008734:	4b742400 	.word	0x4b742400

08008738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800873e:	f7ff fe81 	bl	8008444 <HAL_RCC_GetSysClockFreq>
 8008742:	4602      	mov	r2, r0
 8008744:	4b10      	ldr	r3, [pc, #64]	@ (8008788 <HAL_RCC_GetHCLKFreq+0x50>)
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	0a1b      	lsrs	r3, r3, #8
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	490f      	ldr	r1, [pc, #60]	@ (800878c <HAL_RCC_GetHCLKFreq+0x54>)
 8008750:	5ccb      	ldrb	r3, [r1, r3]
 8008752:	f003 031f 	and.w	r3, r3, #31
 8008756:	fa22 f303 	lsr.w	r3, r2, r3
 800875a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800875c:	4b0a      	ldr	r3, [pc, #40]	@ (8008788 <HAL_RCC_GetHCLKFreq+0x50>)
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	f003 030f 	and.w	r3, r3, #15
 8008764:	4a09      	ldr	r2, [pc, #36]	@ (800878c <HAL_RCC_GetHCLKFreq+0x54>)
 8008766:	5cd3      	ldrb	r3, [r2, r3]
 8008768:	f003 031f 	and.w	r3, r3, #31
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	fa22 f303 	lsr.w	r3, r2, r3
 8008772:	4a07      	ldr	r2, [pc, #28]	@ (8008790 <HAL_RCC_GetHCLKFreq+0x58>)
 8008774:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008776:	4a07      	ldr	r2, [pc, #28]	@ (8008794 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800877c:	4b04      	ldr	r3, [pc, #16]	@ (8008790 <HAL_RCC_GetHCLKFreq+0x58>)
 800877e:	681b      	ldr	r3, [r3, #0]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	58024400 	.word	0x58024400
 800878c:	0800bad8 	.word	0x0800bad8
 8008790:	24000004 	.word	0x24000004
 8008794:	24000000 	.word	0x24000000

08008798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800879c:	f7ff ffcc 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 80087a0:	4602      	mov	r2, r0
 80087a2:	4b06      	ldr	r3, [pc, #24]	@ (80087bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	091b      	lsrs	r3, r3, #4
 80087a8:	f003 0307 	and.w	r3, r3, #7
 80087ac:	4904      	ldr	r1, [pc, #16]	@ (80087c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80087ae:	5ccb      	ldrb	r3, [r1, r3]
 80087b0:	f003 031f 	and.w	r3, r3, #31
 80087b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	58024400 	.word	0x58024400
 80087c0:	0800bad8 	.word	0x0800bad8

080087c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087c8:	b0c6      	sub	sp, #280	@ 0x118
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80087d0:	2300      	movs	r3, #0
 80087d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80087d6:	2300      	movs	r3, #0
 80087d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80087dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80087e8:	2500      	movs	r5, #0
 80087ea:	ea54 0305 	orrs.w	r3, r4, r5
 80087ee:	d049      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80087f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80087fa:	d02f      	beq.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80087fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008800:	d828      	bhi.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008802:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008806:	d01a      	beq.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008808:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800880c:	d822      	bhi.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800880e:	2b00      	cmp	r3, #0
 8008810:	d003      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008816:	d007      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008818:	e01c      	b.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800881a:	4bab      	ldr	r3, [pc, #684]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800881c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881e:	4aaa      	ldr	r2, [pc, #680]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008826:	e01a      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800882c:	3308      	adds	r3, #8
 800882e:	2102      	movs	r1, #2
 8008830:	4618      	mov	r0, r3
 8008832:	f002 fa49 	bl	800acc8 <RCCEx_PLL2_Config>
 8008836:	4603      	mov	r3, r0
 8008838:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800883c:	e00f      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800883e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008842:	3328      	adds	r3, #40	@ 0x28
 8008844:	2102      	movs	r1, #2
 8008846:	4618      	mov	r0, r3
 8008848:	f002 faf0 	bl	800ae2c <RCCEx_PLL3_Config>
 800884c:	4603      	mov	r3, r0
 800884e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008852:	e004      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800885a:	e000      	b.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800885c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800885e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10a      	bne.n	800887c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008866:	4b98      	ldr	r3, [pc, #608]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800886a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800886e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008874:	4a94      	ldr	r2, [pc, #592]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008876:	430b      	orrs	r3, r1
 8008878:	6513      	str	r3, [r2, #80]	@ 0x50
 800887a:	e003      	b.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800887c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008880:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008890:	f04f 0900 	mov.w	r9, #0
 8008894:	ea58 0309 	orrs.w	r3, r8, r9
 8008898:	d047      	beq.n	800892a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800889a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800889e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088a0:	2b04      	cmp	r3, #4
 80088a2:	d82a      	bhi.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 80088a4:	a201      	add	r2, pc, #4	@ (adr r2, 80088ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80088a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088aa:	bf00      	nop
 80088ac:	080088c1 	.word	0x080088c1
 80088b0:	080088cf 	.word	0x080088cf
 80088b4:	080088e5 	.word	0x080088e5
 80088b8:	08008903 	.word	0x08008903
 80088bc:	08008903 	.word	0x08008903
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088c0:	4b81      	ldr	r3, [pc, #516]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c4:	4a80      	ldr	r2, [pc, #512]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088cc:	e01a      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d2:	3308      	adds	r3, #8
 80088d4:	2100      	movs	r1, #0
 80088d6:	4618      	mov	r0, r3
 80088d8:	f002 f9f6 	bl	800acc8 <RCCEx_PLL2_Config>
 80088dc:	4603      	mov	r3, r0
 80088de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088e2:	e00f      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80088e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088e8:	3328      	adds	r3, #40	@ 0x28
 80088ea:	2100      	movs	r1, #0
 80088ec:	4618      	mov	r0, r3
 80088ee:	f002 fa9d 	bl	800ae2c <RCCEx_PLL3_Config>
 80088f2:	4603      	mov	r3, r0
 80088f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088f8:	e004      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
 80088fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008900:	e000      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008902:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008904:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10a      	bne.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800890c:	4b6e      	ldr	r3, [pc, #440]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800890e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008910:	f023 0107 	bic.w	r1, r3, #7
 8008914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800891a:	4a6b      	ldr	r2, [pc, #428]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800891c:	430b      	orrs	r3, r1
 800891e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008920:	e003      	b.n	800892a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008922:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008926:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800892a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008932:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8008936:	f04f 0b00 	mov.w	fp, #0
 800893a:	ea5a 030b 	orrs.w	r3, sl, fp
 800893e:	d05b      	beq.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008944:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008948:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800894c:	d03b      	beq.n	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800894e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008952:	d834      	bhi.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008954:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008958:	d037      	beq.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 800895a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800895e:	d82e      	bhi.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008960:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008964:	d033      	beq.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8008966:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800896a:	d828      	bhi.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800896c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008970:	d01a      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8008972:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008976:	d822      	bhi.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800897c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008980:	d007      	beq.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8008982:	e01c      	b.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008984:	4b50      	ldr	r3, [pc, #320]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008988:	4a4f      	ldr	r2, [pc, #316]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800898a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800898e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008990:	e01e      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008996:	3308      	adds	r3, #8
 8008998:	2100      	movs	r1, #0
 800899a:	4618      	mov	r0, r3
 800899c:	f002 f994 	bl	800acc8 <RCCEx_PLL2_Config>
 80089a0:	4603      	mov	r3, r0
 80089a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80089a6:	e013      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ac:	3328      	adds	r3, #40	@ 0x28
 80089ae:	2100      	movs	r1, #0
 80089b0:	4618      	mov	r0, r3
 80089b2:	f002 fa3b 	bl	800ae2c <RCCEx_PLL3_Config>
 80089b6:	4603      	mov	r3, r0
 80089b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089bc:	e008      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80089c4:	e004      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80089c6:	bf00      	nop
 80089c8:	e002      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80089ca:	bf00      	nop
 80089cc:	e000      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80089ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d10b      	bne.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80089d8:	4b3b      	ldr	r3, [pc, #236]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089dc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80089e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80089e8:	4a37      	ldr	r2, [pc, #220]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089ea:	430b      	orrs	r3, r1
 80089ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80089ee:	e003      	b.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80089f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a00:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008a04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008a08:	2300      	movs	r3, #0
 8008a0a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a0e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008a12:	460b      	mov	r3, r1
 8008a14:	4313      	orrs	r3, r2
 8008a16:	d05d      	beq.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008a20:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008a24:	d03b      	beq.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008a26:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008a2a:	d834      	bhi.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008a30:	d037      	beq.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8008a32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008a36:	d82e      	bhi.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a38:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008a3c:	d033      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8008a3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008a42:	d828      	bhi.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a48:	d01a      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008a4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a4e:	d822      	bhi.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d003      	beq.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008a54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a58:	d007      	beq.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008a5a:	e01c      	b.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a60:	4a19      	ldr	r2, [pc, #100]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008a68:	e01e      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a6e:	3308      	adds	r3, #8
 8008a70:	2100      	movs	r1, #0
 8008a72:	4618      	mov	r0, r3
 8008a74:	f002 f928 	bl	800acc8 <RCCEx_PLL2_Config>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008a7e:	e013      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a84:	3328      	adds	r3, #40	@ 0x28
 8008a86:	2100      	movs	r1, #0
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f002 f9cf 	bl	800ae2c <RCCEx_PLL3_Config>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008a94:	e008      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a9c:	e004      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008a9e:	bf00      	nop
 8008aa0:	e002      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008aa2:	bf00      	nop
 8008aa4:	e000      	b.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8008aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008aa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10d      	bne.n	8008acc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008ab0:	4b05      	ldr	r3, [pc, #20]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ab4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008abc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ac0:	4a01      	ldr	r2, [pc, #4]	@ (8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008ac2:	430b      	orrs	r3, r1
 8008ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ac6:	e005      	b.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008ac8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008acc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ad0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008adc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008ae0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008aea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008aee:	460b      	mov	r3, r1
 8008af0:	4313      	orrs	r3, r2
 8008af2:	d03a      	beq.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8008af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008afa:	2b30      	cmp	r3, #48	@ 0x30
 8008afc:	d01f      	beq.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8008afe:	2b30      	cmp	r3, #48	@ 0x30
 8008b00:	d819      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008b02:	2b20      	cmp	r3, #32
 8008b04:	d00c      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008b06:	2b20      	cmp	r3, #32
 8008b08:	d815      	bhi.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d019      	beq.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008b0e:	2b10      	cmp	r3, #16
 8008b10:	d111      	bne.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b12:	4baa      	ldr	r3, [pc, #680]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b16:	4aa9      	ldr	r2, [pc, #676]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008b1e:	e011      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b24:	3308      	adds	r3, #8
 8008b26:	2102      	movs	r1, #2
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f002 f8cd 	bl	800acc8 <RCCEx_PLL2_Config>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008b34:	e006      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b3c:	e002      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008b3e:	bf00      	nop
 8008b40:	e000      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d10a      	bne.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008b4c:	4b9b      	ldr	r3, [pc, #620]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b50:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b5a:	4a98      	ldr	r2, [pc, #608]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b5c:	430b      	orrs	r3, r1
 8008b5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b60:	e003      	b.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b72:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008b76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b80:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008b84:	460b      	mov	r3, r1
 8008b86:	4313      	orrs	r3, r2
 8008b88:	d051      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b94:	d035      	beq.n	8008c02 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8008b96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b9a:	d82e      	bhi.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008b9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008ba0:	d031      	beq.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8008ba2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008ba6:	d828      	bhi.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bac:	d01a      	beq.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008bae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bb2:	d822      	bhi.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d003      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8008bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bbc:	d007      	beq.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008bbe:	e01c      	b.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bc0:	4b7e      	ldr	r3, [pc, #504]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc4:	4a7d      	ldr	r2, [pc, #500]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008bc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008bcc:	e01c      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bd2:	3308      	adds	r3, #8
 8008bd4:	2100      	movs	r1, #0
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f002 f876 	bl	800acc8 <RCCEx_PLL2_Config>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008be2:	e011      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be8:	3328      	adds	r3, #40	@ 0x28
 8008bea:	2100      	movs	r1, #0
 8008bec:	4618      	mov	r0, r3
 8008bee:	f002 f91d 	bl	800ae2c <RCCEx_PLL3_Config>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008bf8:	e006      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c00:	e002      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008c02:	bf00      	nop
 8008c04:	e000      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008c06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d10a      	bne.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008c10:	4b6a      	ldr	r3, [pc, #424]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c14:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c1e:	4a67      	ldr	r2, [pc, #412]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008c20:	430b      	orrs	r3, r1
 8008c22:	6513      	str	r3, [r2, #80]	@ 0x50
 8008c24:	e003      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008c3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c3e:	2300      	movs	r3, #0
 8008c40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c44:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008c48:	460b      	mov	r3, r1
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	d053      	beq.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008c4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c58:	d033      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008c5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c5e:	d82c      	bhi.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008c60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008c64:	d02f      	beq.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008c66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008c6a:	d826      	bhi.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008c6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c70:	d02b      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008c72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c76:	d820      	bhi.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008c78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c7c:	d012      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8008c7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c82:	d81a      	bhi.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d022      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c8c:	d115      	bne.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c92:	3308      	adds	r3, #8
 8008c94:	2101      	movs	r1, #1
 8008c96:	4618      	mov	r0, r3
 8008c98:	f002 f816 	bl	800acc8 <RCCEx_PLL2_Config>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008ca2:	e015      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ca8:	3328      	adds	r3, #40	@ 0x28
 8008caa:	2101      	movs	r1, #1
 8008cac:	4618      	mov	r0, r3
 8008cae:	f002 f8bd 	bl	800ae2c <RCCEx_PLL3_Config>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008cb8:	e00a      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008cc0:	e006      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cc2:	bf00      	nop
 8008cc4:	e004      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cc6:	bf00      	nop
 8008cc8:	e002      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cca:	bf00      	nop
 8008ccc:	e000      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008cce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10a      	bne.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008cd8:	4b38      	ldr	r3, [pc, #224]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cdc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ce6:	4a35      	ldr	r2, [pc, #212]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ce8:	430b      	orrs	r3, r1
 8008cea:	6513      	str	r3, [r2, #80]	@ 0x50
 8008cec:	e003      	b.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cf2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008cf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008d02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008d06:	2300      	movs	r3, #0
 8008d08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008d0c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008d10:	460b      	mov	r3, r1
 8008d12:	4313      	orrs	r3, r2
 8008d14:	d058      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d22:	d033      	beq.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d28:	d82c      	bhi.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d2e:	d02f      	beq.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d34:	d826      	bhi.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d3a:	d02b      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008d3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d40:	d820      	bhi.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d46:	d012      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d4c:	d81a      	bhi.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d022      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008d52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d56:	d115      	bne.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	2101      	movs	r1, #1
 8008d60:	4618      	mov	r0, r3
 8008d62:	f001 ffb1 	bl	800acc8 <RCCEx_PLL2_Config>
 8008d66:	4603      	mov	r3, r0
 8008d68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008d6c:	e015      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d72:	3328      	adds	r3, #40	@ 0x28
 8008d74:	2101      	movs	r1, #1
 8008d76:	4618      	mov	r0, r3
 8008d78:	f002 f858 	bl	800ae2c <RCCEx_PLL3_Config>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008d82:	e00a      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d8a:	e006      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008d8c:	bf00      	nop
 8008d8e:	e004      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008d90:	bf00      	nop
 8008d92:	e002      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008d94:	bf00      	nop
 8008d96:	e000      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10e      	bne.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008da2:	4b06      	ldr	r3, [pc, #24]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008da6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008db2:	4a02      	ldr	r2, [pc, #8]	@ (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008db4:	430b      	orrs	r3, r1
 8008db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8008db8:	e006      	b.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008dba:	bf00      	nop
 8008dbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dc0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008dc4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dd8:	2300      	movs	r3, #0
 8008dda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008dde:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008de2:	460b      	mov	r3, r1
 8008de4:	4313      	orrs	r3, r2
 8008de6:	d037      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008df2:	d00e      	beq.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008df8:	d816      	bhi.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d018      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8008dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e02:	d111      	bne.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e04:	4bc4      	ldr	r3, [pc, #784]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e08:	4ac3      	ldr	r2, [pc, #780]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008e10:	e00f      	b.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e16:	3308      	adds	r3, #8
 8008e18:	2101      	movs	r1, #1
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f001 ff54 	bl	800acc8 <RCCEx_PLL2_Config>
 8008e20:	4603      	mov	r3, r0
 8008e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008e26:	e004      	b.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e2e:	e000      	b.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008e30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d10a      	bne.n	8008e50 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008e3a:	4bb7      	ldr	r3, [pc, #732]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e3e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e48:	4ab3      	ldr	r2, [pc, #716]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e4a:	430b      	orrs	r3, r1
 8008e4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e4e:	e003      	b.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008e58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e60:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008e64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e68:	2300      	movs	r3, #0
 8008e6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008e6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008e72:	460b      	mov	r3, r1
 8008e74:	4313      	orrs	r3, r2
 8008e76:	d039      	beq.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e7e:	2b03      	cmp	r3, #3
 8008e80:	d81c      	bhi.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008e82:	a201      	add	r2, pc, #4	@ (adr r2, 8008e88 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e88:	08008ec5 	.word	0x08008ec5
 8008e8c:	08008e99 	.word	0x08008e99
 8008e90:	08008ea7 	.word	0x08008ea7
 8008e94:	08008ec5 	.word	0x08008ec5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e98:	4b9f      	ldr	r3, [pc, #636]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9c:	4a9e      	ldr	r2, [pc, #632]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008ea4:	e00f      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eaa:	3308      	adds	r3, #8
 8008eac:	2102      	movs	r1, #2
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f001 ff0a 	bl	800acc8 <RCCEx_PLL2_Config>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008eba:	e004      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ec2:	e000      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008ec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ec6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10a      	bne.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008ece:	4b92      	ldr	r3, [pc, #584]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ed2:	f023 0103 	bic.w	r1, r3, #3
 8008ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008edc:	4a8e      	ldr	r2, [pc, #568]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ede:	430b      	orrs	r3, r1
 8008ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ee2:	e003      	b.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ee4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ee8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008ef8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008efc:	2300      	movs	r3, #0
 8008efe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f06:	460b      	mov	r3, r1
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	f000 8099 	beq.w	8009040 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f0e:	4b83      	ldr	r3, [pc, #524]	@ (800911c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a82      	ldr	r2, [pc, #520]	@ (800911c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f1a:	f7f8 fcc1 	bl	80018a0 <HAL_GetTick>
 8008f1e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f22:	e00b      	b.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f24:	f7f8 fcbc 	bl	80018a0 <HAL_GetTick>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	2b64      	cmp	r3, #100	@ 0x64
 8008f32:	d903      	bls.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008f3a:	e005      	b.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f3c:	4b77      	ldr	r3, [pc, #476]	@ (800911c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d0ed      	beq.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008f48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d173      	bne.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008f50:	4b71      	ldr	r3, [pc, #452]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f5c:	4053      	eors	r3, r2
 8008f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d015      	beq.n	8008f92 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008f66:	4b6c      	ldr	r3, [pc, #432]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008f72:	4b69      	ldr	r3, [pc, #420]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f76:	4a68      	ldr	r2, [pc, #416]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f7c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008f7e:	4b66      	ldr	r3, [pc, #408]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f82:	4a65      	ldr	r2, [pc, #404]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f88:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008f8a:	4a63      	ldr	r2, [pc, #396]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f90:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f9e:	d118      	bne.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa0:	f7f8 fc7e 	bl	80018a0 <HAL_GetTick>
 8008fa4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008fa8:	e00d      	b.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008faa:	f7f8 fc79 	bl	80018a0 <HAL_GetTick>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008fb4:	1ad2      	subs	r2, r2, r3
 8008fb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d903      	bls.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008fc4:	e005      	b.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008fc6:	4b54      	ldr	r3, [pc, #336]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fca:	f003 0302 	and.w	r3, r3, #2
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d0eb      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008fd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d129      	bne.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008fe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008fea:	d10e      	bne.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8008fec:	4b4a      	ldr	r3, [pc, #296]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ff8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008ffc:	091a      	lsrs	r2, r3, #4
 8008ffe:	4b48      	ldr	r3, [pc, #288]	@ (8009120 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009000:	4013      	ands	r3, r2
 8009002:	4a45      	ldr	r2, [pc, #276]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009004:	430b      	orrs	r3, r1
 8009006:	6113      	str	r3, [r2, #16]
 8009008:	e005      	b.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800900a:	4b43      	ldr	r3, [pc, #268]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	4a42      	ldr	r2, [pc, #264]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009010:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009014:	6113      	str	r3, [r2, #16]
 8009016:	4b40      	ldr	r3, [pc, #256]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009018:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800901a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800901e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009022:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009026:	4a3c      	ldr	r2, [pc, #240]	@ (8009118 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009028:	430b      	orrs	r3, r1
 800902a:	6713      	str	r3, [r2, #112]	@ 0x70
 800902c:	e008      	b.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800902e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009032:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8009036:	e003      	b.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009038:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800903c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009048:	f002 0301 	and.w	r3, r2, #1
 800904c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009050:	2300      	movs	r3, #0
 8009052:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009056:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800905a:	460b      	mov	r3, r1
 800905c:	4313      	orrs	r3, r2
 800905e:	f000 808f 	beq.w	8009180 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009066:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009068:	2b28      	cmp	r3, #40	@ 0x28
 800906a:	d871      	bhi.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800906c:	a201      	add	r2, pc, #4	@ (adr r2, 8009074 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	08009159 	.word	0x08009159
 8009078:	08009151 	.word	0x08009151
 800907c:	08009151 	.word	0x08009151
 8009080:	08009151 	.word	0x08009151
 8009084:	08009151 	.word	0x08009151
 8009088:	08009151 	.word	0x08009151
 800908c:	08009151 	.word	0x08009151
 8009090:	08009151 	.word	0x08009151
 8009094:	08009125 	.word	0x08009125
 8009098:	08009151 	.word	0x08009151
 800909c:	08009151 	.word	0x08009151
 80090a0:	08009151 	.word	0x08009151
 80090a4:	08009151 	.word	0x08009151
 80090a8:	08009151 	.word	0x08009151
 80090ac:	08009151 	.word	0x08009151
 80090b0:	08009151 	.word	0x08009151
 80090b4:	0800913b 	.word	0x0800913b
 80090b8:	08009151 	.word	0x08009151
 80090bc:	08009151 	.word	0x08009151
 80090c0:	08009151 	.word	0x08009151
 80090c4:	08009151 	.word	0x08009151
 80090c8:	08009151 	.word	0x08009151
 80090cc:	08009151 	.word	0x08009151
 80090d0:	08009151 	.word	0x08009151
 80090d4:	08009159 	.word	0x08009159
 80090d8:	08009151 	.word	0x08009151
 80090dc:	08009151 	.word	0x08009151
 80090e0:	08009151 	.word	0x08009151
 80090e4:	08009151 	.word	0x08009151
 80090e8:	08009151 	.word	0x08009151
 80090ec:	08009151 	.word	0x08009151
 80090f0:	08009151 	.word	0x08009151
 80090f4:	08009159 	.word	0x08009159
 80090f8:	08009151 	.word	0x08009151
 80090fc:	08009151 	.word	0x08009151
 8009100:	08009151 	.word	0x08009151
 8009104:	08009151 	.word	0x08009151
 8009108:	08009151 	.word	0x08009151
 800910c:	08009151 	.word	0x08009151
 8009110:	08009151 	.word	0x08009151
 8009114:	08009159 	.word	0x08009159
 8009118:	58024400 	.word	0x58024400
 800911c:	58024800 	.word	0x58024800
 8009120:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009128:	3308      	adds	r3, #8
 800912a:	2101      	movs	r1, #1
 800912c:	4618      	mov	r0, r3
 800912e:	f001 fdcb 	bl	800acc8 <RCCEx_PLL2_Config>
 8009132:	4603      	mov	r3, r0
 8009134:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009138:	e00f      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800913a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800913e:	3328      	adds	r3, #40	@ 0x28
 8009140:	2101      	movs	r1, #1
 8009142:	4618      	mov	r0, r3
 8009144:	f001 fe72 	bl	800ae2c <RCCEx_PLL3_Config>
 8009148:	4603      	mov	r3, r0
 800914a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800914e:	e004      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009156:	e000      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800915a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10a      	bne.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009162:	4bbf      	ldr	r3, [pc, #764]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009166:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800916a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800916e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009170:	4abb      	ldr	r2, [pc, #748]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009172:	430b      	orrs	r3, r1
 8009174:	6553      	str	r3, [r2, #84]	@ 0x54
 8009176:	e003      	b.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009178:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800917c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009188:	f002 0302 	and.w	r3, r2, #2
 800918c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009190:	2300      	movs	r3, #0
 8009192:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009196:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800919a:	460b      	mov	r3, r1
 800919c:	4313      	orrs	r3, r2
 800919e:	d041      	beq.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80091a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091a6:	2b05      	cmp	r3, #5
 80091a8:	d824      	bhi.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80091aa:	a201      	add	r2, pc, #4	@ (adr r2, 80091b0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80091ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b0:	080091fd 	.word	0x080091fd
 80091b4:	080091c9 	.word	0x080091c9
 80091b8:	080091df 	.word	0x080091df
 80091bc:	080091fd 	.word	0x080091fd
 80091c0:	080091fd 	.word	0x080091fd
 80091c4:	080091fd 	.word	0x080091fd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091cc:	3308      	adds	r3, #8
 80091ce:	2101      	movs	r1, #1
 80091d0:	4618      	mov	r0, r3
 80091d2:	f001 fd79 	bl	800acc8 <RCCEx_PLL2_Config>
 80091d6:	4603      	mov	r3, r0
 80091d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80091dc:	e00f      	b.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091e2:	3328      	adds	r3, #40	@ 0x28
 80091e4:	2101      	movs	r1, #1
 80091e6:	4618      	mov	r0, r3
 80091e8:	f001 fe20 	bl	800ae2c <RCCEx_PLL3_Config>
 80091ec:	4603      	mov	r3, r0
 80091ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80091f2:	e004      	b.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80091fa:	e000      	b.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80091fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10a      	bne.n	800921c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009206:	4b96      	ldr	r3, [pc, #600]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800920a:	f023 0107 	bic.w	r1, r3, #7
 800920e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009214:	4a92      	ldr	r2, [pc, #584]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009216:	430b      	orrs	r3, r1
 8009218:	6553      	str	r3, [r2, #84]	@ 0x54
 800921a:	e003      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800921c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009220:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922c:	f002 0304 	and.w	r3, r2, #4
 8009230:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009234:	2300      	movs	r3, #0
 8009236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800923a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800923e:	460b      	mov	r3, r1
 8009240:	4313      	orrs	r3, r2
 8009242:	d044      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800924c:	2b05      	cmp	r3, #5
 800924e:	d825      	bhi.n	800929c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009250:	a201      	add	r2, pc, #4	@ (adr r2, 8009258 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8009252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009256:	bf00      	nop
 8009258:	080092a5 	.word	0x080092a5
 800925c:	08009271 	.word	0x08009271
 8009260:	08009287 	.word	0x08009287
 8009264:	080092a5 	.word	0x080092a5
 8009268:	080092a5 	.word	0x080092a5
 800926c:	080092a5 	.word	0x080092a5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009274:	3308      	adds	r3, #8
 8009276:	2101      	movs	r1, #1
 8009278:	4618      	mov	r0, r3
 800927a:	f001 fd25 	bl	800acc8 <RCCEx_PLL2_Config>
 800927e:	4603      	mov	r3, r0
 8009280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009284:	e00f      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009286:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800928a:	3328      	adds	r3, #40	@ 0x28
 800928c:	2101      	movs	r1, #1
 800928e:	4618      	mov	r0, r3
 8009290:	f001 fdcc 	bl	800ae2c <RCCEx_PLL3_Config>
 8009294:	4603      	mov	r3, r0
 8009296:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800929a:	e004      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800929c:	2301      	movs	r3, #1
 800929e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80092a2:	e000      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80092a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d10b      	bne.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092ae:	4b6c      	ldr	r3, [pc, #432]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092b2:	f023 0107 	bic.w	r1, r3, #7
 80092b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092be:	4a68      	ldr	r2, [pc, #416]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80092c0:	430b      	orrs	r3, r1
 80092c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80092c4:	e003      	b.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80092ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80092ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d6:	f002 0320 	and.w	r3, r2, #32
 80092da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092de:	2300      	movs	r3, #0
 80092e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80092e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80092e8:	460b      	mov	r3, r1
 80092ea:	4313      	orrs	r3, r2
 80092ec:	d055      	beq.n	800939a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80092ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092fa:	d033      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80092fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009300:	d82c      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009306:	d02f      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800930c:	d826      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800930e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009312:	d02b      	beq.n	800936c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8009314:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009318:	d820      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800931a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800931e:	d012      	beq.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009324:	d81a      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009326:	2b00      	cmp	r3, #0
 8009328:	d022      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800932a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800932e:	d115      	bne.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009334:	3308      	adds	r3, #8
 8009336:	2100      	movs	r1, #0
 8009338:	4618      	mov	r0, r3
 800933a:	f001 fcc5 	bl	800acc8 <RCCEx_PLL2_Config>
 800933e:	4603      	mov	r3, r0
 8009340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009344:	e015      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800934a:	3328      	adds	r3, #40	@ 0x28
 800934c:	2102      	movs	r1, #2
 800934e:	4618      	mov	r0, r3
 8009350:	f001 fd6c 	bl	800ae2c <RCCEx_PLL3_Config>
 8009354:	4603      	mov	r3, r0
 8009356:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800935a:	e00a      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009362:	e006      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009364:	bf00      	nop
 8009366:	e004      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009368:	bf00      	nop
 800936a:	e002      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800936c:	bf00      	nop
 800936e:	e000      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009372:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009376:	2b00      	cmp	r3, #0
 8009378:	d10b      	bne.n	8009392 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800937a:	4b39      	ldr	r3, [pc, #228]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800937c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800937e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800938a:	4a35      	ldr	r2, [pc, #212]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800938c:	430b      	orrs	r3, r1
 800938e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009390:	e003      	b.n	800939a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009392:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009396:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800939a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800939e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80093a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093aa:	2300      	movs	r3, #0
 80093ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80093b4:	460b      	mov	r3, r1
 80093b6:	4313      	orrs	r3, r2
 80093b8:	d058      	beq.n	800946c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80093ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80093c6:	d033      	beq.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80093c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80093cc:	d82c      	bhi.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80093ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093d2:	d02f      	beq.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80093d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093d8:	d826      	bhi.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80093da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093de:	d02b      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80093e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093e4:	d820      	bhi.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80093e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093ea:	d012      	beq.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80093ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093f0:	d81a      	bhi.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d022      	beq.n	800943c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80093f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093fa:	d115      	bne.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009400:	3308      	adds	r3, #8
 8009402:	2100      	movs	r1, #0
 8009404:	4618      	mov	r0, r3
 8009406:	f001 fc5f 	bl	800acc8 <RCCEx_PLL2_Config>
 800940a:	4603      	mov	r3, r0
 800940c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009410:	e015      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009416:	3328      	adds	r3, #40	@ 0x28
 8009418:	2102      	movs	r1, #2
 800941a:	4618      	mov	r0, r3
 800941c:	f001 fd06 	bl	800ae2c <RCCEx_PLL3_Config>
 8009420:	4603      	mov	r3, r0
 8009422:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009426:	e00a      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800942e:	e006      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009430:	bf00      	nop
 8009432:	e004      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009434:	bf00      	nop
 8009436:	e002      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009438:	bf00      	nop
 800943a:	e000      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800943c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800943e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009442:	2b00      	cmp	r3, #0
 8009444:	d10e      	bne.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009446:	4b06      	ldr	r3, [pc, #24]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800944a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800944e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009452:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009456:	4a02      	ldr	r2, [pc, #8]	@ (8009460 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009458:	430b      	orrs	r3, r1
 800945a:	6593      	str	r3, [r2, #88]	@ 0x58
 800945c:	e006      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800945e:	bf00      	nop
 8009460:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009464:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009468:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800946c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009474:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009478:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800947c:	2300      	movs	r3, #0
 800947e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009482:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009486:	460b      	mov	r3, r1
 8009488:	4313      	orrs	r3, r2
 800948a:	d055      	beq.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800948c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009490:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009494:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009498:	d033      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800949a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800949e:	d82c      	bhi.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094a4:	d02f      	beq.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80094a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094aa:	d826      	bhi.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80094b0:	d02b      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80094b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80094b6:	d820      	bhi.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094bc:	d012      	beq.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80094be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094c2:	d81a      	bhi.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d022      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80094c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094cc:	d115      	bne.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094d2:	3308      	adds	r3, #8
 80094d4:	2100      	movs	r1, #0
 80094d6:	4618      	mov	r0, r3
 80094d8:	f001 fbf6 	bl	800acc8 <RCCEx_PLL2_Config>
 80094dc:	4603      	mov	r3, r0
 80094de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80094e2:	e015      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094e8:	3328      	adds	r3, #40	@ 0x28
 80094ea:	2102      	movs	r1, #2
 80094ec:	4618      	mov	r0, r3
 80094ee:	f001 fc9d 	bl	800ae2c <RCCEx_PLL3_Config>
 80094f2:	4603      	mov	r3, r0
 80094f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80094f8:	e00a      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009500:	e006      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009502:	bf00      	nop
 8009504:	e004      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009506:	bf00      	nop
 8009508:	e002      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800950a:	bf00      	nop
 800950c:	e000      	b.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800950e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009510:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10b      	bne.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009518:	4ba0      	ldr	r3, [pc, #640]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800951a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009524:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009528:	4a9c      	ldr	r2, [pc, #624]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800952a:	430b      	orrs	r3, r1
 800952c:	6593      	str	r3, [r2, #88]	@ 0x58
 800952e:	e003      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009530:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009534:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8009538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800953c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009540:	f002 0308 	and.w	r3, r2, #8
 8009544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009548:	2300      	movs	r3, #0
 800954a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800954e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009552:	460b      	mov	r3, r1
 8009554:	4313      	orrs	r3, r2
 8009556:	d01e      	beq.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8009558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800955c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009560:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009564:	d10c      	bne.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800956a:	3328      	adds	r3, #40	@ 0x28
 800956c:	2102      	movs	r1, #2
 800956e:	4618      	mov	r0, r3
 8009570:	f001 fc5c 	bl	800ae2c <RCCEx_PLL3_Config>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d002      	beq.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8009580:	4b86      	ldr	r3, [pc, #536]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009584:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800958c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009590:	4a82      	ldr	r2, [pc, #520]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009592:	430b      	orrs	r3, r1
 8009594:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009596:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800959a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959e:	f002 0310 	and.w	r3, r2, #16
 80095a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095a6:	2300      	movs	r3, #0
 80095a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80095b0:	460b      	mov	r3, r1
 80095b2:	4313      	orrs	r3, r2
 80095b4:	d01e      	beq.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80095b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095c2:	d10c      	bne.n	80095de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80095c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095c8:	3328      	adds	r3, #40	@ 0x28
 80095ca:	2102      	movs	r1, #2
 80095cc:	4618      	mov	r0, r3
 80095ce:	f001 fc2d 	bl	800ae2c <RCCEx_PLL3_Config>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80095d8:	2301      	movs	r3, #1
 80095da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80095de:	4b6f      	ldr	r3, [pc, #444]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80095e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095ee:	4a6b      	ldr	r2, [pc, #428]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095f0:	430b      	orrs	r3, r1
 80095f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80095f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009600:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009602:	2300      	movs	r3, #0
 8009604:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009606:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800960a:	460b      	mov	r3, r1
 800960c:	4313      	orrs	r3, r2
 800960e:	d03e      	beq.n	800968e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009614:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009618:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800961c:	d022      	beq.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800961e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009622:	d81b      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8009624:	2b00      	cmp	r3, #0
 8009626:	d003      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800962c:	d00b      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800962e:	e015      	b.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009634:	3308      	adds	r3, #8
 8009636:	2100      	movs	r1, #0
 8009638:	4618      	mov	r0, r3
 800963a:	f001 fb45 	bl	800acc8 <RCCEx_PLL2_Config>
 800963e:	4603      	mov	r3, r0
 8009640:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009644:	e00f      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800964a:	3328      	adds	r3, #40	@ 0x28
 800964c:	2102      	movs	r1, #2
 800964e:	4618      	mov	r0, r3
 8009650:	f001 fbec 	bl	800ae2c <RCCEx_PLL3_Config>
 8009654:	4603      	mov	r3, r0
 8009656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800965a:	e004      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800965c:	2301      	movs	r3, #1
 800965e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009662:	e000      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8009664:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009666:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10b      	bne.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800966e:	4b4b      	ldr	r3, [pc, #300]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009672:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800967a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800967e:	4a47      	ldr	r2, [pc, #284]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009680:	430b      	orrs	r3, r1
 8009682:	6593      	str	r3, [r2, #88]	@ 0x58
 8009684:	e003      	b.n	800968e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009686:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800968a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800968e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009696:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800969a:	673b      	str	r3, [r7, #112]	@ 0x70
 800969c:	2300      	movs	r3, #0
 800969e:	677b      	str	r3, [r7, #116]	@ 0x74
 80096a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80096a4:	460b      	mov	r3, r1
 80096a6:	4313      	orrs	r3, r2
 80096a8:	d03b      	beq.n	8009722 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80096aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80096b6:	d01f      	beq.n	80096f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80096b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80096bc:	d818      	bhi.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80096be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096c2:	d003      	beq.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80096c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80096c8:	d007      	beq.n	80096da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80096ca:	e011      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096cc:	4b33      	ldr	r3, [pc, #204]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d0:	4a32      	ldr	r2, [pc, #200]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80096d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80096d8:	e00f      	b.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80096da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096de:	3328      	adds	r3, #40	@ 0x28
 80096e0:	2101      	movs	r1, #1
 80096e2:	4618      	mov	r0, r3
 80096e4:	f001 fba2 	bl	800ae2c <RCCEx_PLL3_Config>
 80096e8:	4603      	mov	r3, r0
 80096ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80096ee:	e004      	b.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80096f6:	e000      	b.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80096f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10b      	bne.n	800971a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009702:	4b26      	ldr	r3, [pc, #152]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009706:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800970a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800970e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009712:	4a22      	ldr	r2, [pc, #136]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009714:	430b      	orrs	r3, r1
 8009716:	6553      	str	r3, [r2, #84]	@ 0x54
 8009718:	e003      	b.n	8009722 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800971a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800971e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800972e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009730:	2300      	movs	r3, #0
 8009732:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009734:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009738:	460b      	mov	r3, r1
 800973a:	4313      	orrs	r3, r2
 800973c:	d034      	beq.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800973e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009744:	2b00      	cmp	r3, #0
 8009746:	d003      	beq.n	8009750 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8009748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800974c:	d007      	beq.n	800975e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800974e:	e011      	b.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009750:	4b12      	ldr	r3, [pc, #72]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009754:	4a11      	ldr	r2, [pc, #68]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800975a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800975c:	e00e      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800975e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009762:	3308      	adds	r3, #8
 8009764:	2102      	movs	r1, #2
 8009766:	4618      	mov	r0, r3
 8009768:	f001 faae 	bl	800acc8 <RCCEx_PLL2_Config>
 800976c:	4603      	mov	r3, r0
 800976e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009772:	e003      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800977a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800977c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10d      	bne.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009784:	4b05      	ldr	r3, [pc, #20]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009788:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800978c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009792:	4a02      	ldr	r2, [pc, #8]	@ (800979c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009794:	430b      	orrs	r3, r1
 8009796:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009798:	e006      	b.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800979a:	bf00      	nop
 800979c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80097a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80097b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80097b6:	2300      	movs	r3, #0
 80097b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80097ba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80097be:	460b      	mov	r3, r1
 80097c0:	4313      	orrs	r3, r2
 80097c2:	d00c      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80097c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c8:	3328      	adds	r3, #40	@ 0x28
 80097ca:	2102      	movs	r1, #2
 80097cc:	4618      	mov	r0, r3
 80097ce:	f001 fb2d 	bl	800ae2c <RCCEx_PLL3_Config>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d002      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80097de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80097ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097ec:	2300      	movs	r3, #0
 80097ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097f0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80097f4:	460b      	mov	r3, r1
 80097f6:	4313      	orrs	r3, r2
 80097f8:	d036      	beq.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80097fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009800:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009804:	d018      	beq.n	8009838 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8009806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800980a:	d811      	bhi.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800980c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009810:	d014      	beq.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8009812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009816:	d80b      	bhi.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009818:	2b00      	cmp	r3, #0
 800981a:	d011      	beq.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800981c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009820:	d106      	bne.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009822:	4bb7      	ldr	r3, [pc, #732]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009826:	4ab6      	ldr	r2, [pc, #728]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800982c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800982e:	e008      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009836:	e004      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009838:	bf00      	nop
 800983a:	e002      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800983c:	bf00      	nop
 800983e:	e000      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009842:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10a      	bne.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800984a:	4bad      	ldr	r3, [pc, #692]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800984c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800984e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009852:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009856:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009858:	4aa9      	ldr	r2, [pc, #676]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800985a:	430b      	orrs	r3, r1
 800985c:	6553      	str	r3, [r2, #84]	@ 0x54
 800985e:	e003      	b.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009864:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800986c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009870:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009874:	653b      	str	r3, [r7, #80]	@ 0x50
 8009876:	2300      	movs	r3, #0
 8009878:	657b      	str	r3, [r7, #84]	@ 0x54
 800987a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800987e:	460b      	mov	r3, r1
 8009880:	4313      	orrs	r3, r2
 8009882:	d009      	beq.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009884:	4b9e      	ldr	r3, [pc, #632]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009888:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800988c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009892:	4a9b      	ldr	r2, [pc, #620]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009894:	430b      	orrs	r3, r1
 8009896:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800989c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80098a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098a6:	2300      	movs	r3, #0
 80098a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80098ae:	460b      	mov	r3, r1
 80098b0:	4313      	orrs	r3, r2
 80098b2:	d009      	beq.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80098b4:	4b92      	ldr	r3, [pc, #584]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80098bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098c2:	4a8f      	ldr	r2, [pc, #572]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098c4:	430b      	orrs	r3, r1
 80098c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80098c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80098d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80098d6:	2300      	movs	r3, #0
 80098d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80098da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80098de:	460b      	mov	r3, r1
 80098e0:	4313      	orrs	r3, r2
 80098e2:	d00e      	beq.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80098e4:	4b86      	ldr	r3, [pc, #536]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	4a85      	ldr	r2, [pc, #532]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80098ee:	6113      	str	r3, [r2, #16]
 80098f0:	4b83      	ldr	r3, [pc, #524]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098f2:	6919      	ldr	r1, [r3, #16]
 80098f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80098fc:	4a80      	ldr	r2, [pc, #512]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80098fe:	430b      	orrs	r3, r1
 8009900:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800990e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009910:	2300      	movs	r3, #0
 8009912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009914:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009918:	460b      	mov	r3, r1
 800991a:	4313      	orrs	r3, r2
 800991c:	d009      	beq.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800991e:	4b78      	ldr	r3, [pc, #480]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009922:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800992a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800992c:	4a74      	ldr	r2, [pc, #464]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800992e:	430b      	orrs	r3, r1
 8009930:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800993e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009940:	2300      	movs	r3, #0
 8009942:	637b      	str	r3, [r7, #52]	@ 0x34
 8009944:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009948:	460b      	mov	r3, r1
 800994a:	4313      	orrs	r3, r2
 800994c:	d00a      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800994e:	4b6c      	ldr	r3, [pc, #432]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009952:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800995a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800995e:	4a68      	ldr	r2, [pc, #416]	@ (8009b00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009960:	430b      	orrs	r3, r1
 8009962:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	2100      	movs	r1, #0
 800996e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009970:	f003 0301 	and.w	r3, r3, #1
 8009974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009976:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800997a:	460b      	mov	r3, r1
 800997c:	4313      	orrs	r3, r2
 800997e:	d011      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009984:	3308      	adds	r3, #8
 8009986:	2100      	movs	r1, #0
 8009988:	4618      	mov	r0, r3
 800998a:	f001 f99d 	bl	800acc8 <RCCEx_PLL2_Config>
 800998e:	4603      	mov	r3, r0
 8009990:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009998:	2b00      	cmp	r3, #0
 800999a:	d003      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800999c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80099a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	2100      	movs	r1, #0
 80099ae:	6239      	str	r1, [r7, #32]
 80099b0:	f003 0302 	and.w	r3, r3, #2
 80099b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80099b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80099ba:	460b      	mov	r3, r1
 80099bc:	4313      	orrs	r3, r2
 80099be:	d011      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099c4:	3308      	adds	r3, #8
 80099c6:	2101      	movs	r1, #1
 80099c8:	4618      	mov	r0, r3
 80099ca:	f001 f97d 	bl	800acc8 <RCCEx_PLL2_Config>
 80099ce:	4603      	mov	r3, r0
 80099d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80099d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d003      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80099e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ec:	2100      	movs	r1, #0
 80099ee:	61b9      	str	r1, [r7, #24]
 80099f0:	f003 0304 	and.w	r3, r3, #4
 80099f4:	61fb      	str	r3, [r7, #28]
 80099f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80099fa:	460b      	mov	r3, r1
 80099fc:	4313      	orrs	r3, r2
 80099fe:	d011      	beq.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009a00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a04:	3308      	adds	r3, #8
 8009a06:	2102      	movs	r1, #2
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f001 f95d 	bl	800acc8 <RCCEx_PLL2_Config>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d003      	beq.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	6139      	str	r1, [r7, #16]
 8009a30:	f003 0308 	and.w	r3, r3, #8
 8009a34:	617b      	str	r3, [r7, #20]
 8009a36:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	d011      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a44:	3328      	adds	r3, #40	@ 0x28
 8009a46:	2100      	movs	r1, #0
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f001 f9ef 	bl	800ae2c <RCCEx_PLL3_Config>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009a54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d003      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	60b9      	str	r1, [r7, #8]
 8009a70:	f003 0310 	and.w	r3, r3, #16
 8009a74:	60fb      	str	r3, [r7, #12]
 8009a76:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	d011      	beq.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a84:	3328      	adds	r3, #40	@ 0x28
 8009a86:	2101      	movs	r1, #1
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f001 f9cf 	bl	800ae2c <RCCEx_PLL3_Config>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009a94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d003      	beq.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009aa0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009aa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	2100      	movs	r1, #0
 8009aae:	6039      	str	r1, [r7, #0]
 8009ab0:	f003 0320 	and.w	r3, r3, #32
 8009ab4:	607b      	str	r3, [r7, #4]
 8009ab6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009aba:	460b      	mov	r3, r1
 8009abc:	4313      	orrs	r3, r2
 8009abe:	d011      	beq.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ac4:	3328      	adds	r3, #40	@ 0x28
 8009ac6:	2102      	movs	r1, #2
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f001 f9af 	bl	800ae2c <RCCEx_PLL3_Config>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009ad4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d003      	beq.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009adc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ae0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8009ae4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d101      	bne.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8009aec:	2300      	movs	r3, #0
 8009aee:	e000      	b.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8009af8:	46bd      	mov	sp, r7
 8009afa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009afe:	bf00      	nop
 8009b00:	58024400 	.word	0x58024400

08009b04 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b090      	sub	sp, #64	@ 0x40
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009b0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b12:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009b16:	430b      	orrs	r3, r1
 8009b18:	f040 8094 	bne.w	8009c44 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009b1c:	4b9b      	ldr	r3, [pc, #620]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b20:	f003 0307 	and.w	r3, r3, #7
 8009b24:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	2b04      	cmp	r3, #4
 8009b2a:	f200 8087 	bhi.w	8009c3c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b34 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b34:	08009b49 	.word	0x08009b49
 8009b38:	08009b71 	.word	0x08009b71
 8009b3c:	08009b99 	.word	0x08009b99
 8009b40:	08009c35 	.word	0x08009c35
 8009b44:	08009bc1 	.word	0x08009bc1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009b48:	4b90      	ldr	r3, [pc, #576]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b54:	d108      	bne.n	8009b68 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f000 ff62 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b64:	f000 bc93 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b6c:	f000 bc8f 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b70:	4b86      	ldr	r3, [pc, #536]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b7c:	d108      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b7e:	f107 0318 	add.w	r3, r7, #24
 8009b82:	4618      	mov	r0, r3
 8009b84:	f000 fca6 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b8c:	f000 bc7f 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b94:	f000 bc7b 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009b98:	4b7c      	ldr	r3, [pc, #496]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ba0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ba4:	d108      	bne.n	8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ba6:	f107 030c 	add.w	r3, r7, #12
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 fde6 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bb4:	f000 bc6b 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bbc:	f000 bc67 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009bc0:	4b72      	ldr	r3, [pc, #456]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009bc8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bca:	4b70      	ldr	r3, [pc, #448]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f003 0304 	and.w	r3, r3, #4
 8009bd2:	2b04      	cmp	r3, #4
 8009bd4:	d10c      	bne.n	8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d109      	bne.n	8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	08db      	lsrs	r3, r3, #3
 8009be2:	f003 0303 	and.w	r3, r3, #3
 8009be6:	4a6a      	ldr	r2, [pc, #424]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009be8:	fa22 f303 	lsr.w	r3, r2, r3
 8009bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bee:	e01f      	b.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009bf0:	4b66      	ldr	r3, [pc, #408]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bfc:	d106      	bne.n	8009c0c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c04:	d102      	bne.n	8009c0c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009c06:	4b63      	ldr	r3, [pc, #396]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c0a:	e011      	b.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009c0c:	4b5f      	ldr	r3, [pc, #380]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c18:	d106      	bne.n	8009c28 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c20:	d102      	bne.n	8009c28 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009c22:	4b5d      	ldr	r3, [pc, #372]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c26:	e003      	b.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009c2c:	f000 bc2f 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009c30:	f000 bc2d 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009c34:	4b59      	ldr	r3, [pc, #356]	@ (8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c38:	f000 bc29 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c40:	f000 bc25 	b.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009c44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c48:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009c4c:	430b      	orrs	r3, r1
 8009c4e:	f040 80a7 	bne.w	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009c52:	4b4e      	ldr	r3, [pc, #312]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c56:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009c5a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c62:	d054      	beq.n	8009d0e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8009c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c6a:	f200 808b 	bhi.w	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c70:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009c74:	f000 8083 	beq.w	8009d7e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8009c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009c7e:	f200 8081 	bhi.w	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c88:	d02f      	beq.n	8009cea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c90:	d878      	bhi.n	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d004      	beq.n	8009ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c9e:	d012      	beq.n	8009cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8009ca0:	e070      	b.n	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009cae:	d107      	bne.n	8009cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009cb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f000 feb5 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cbe:	e3e6      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cc4:	e3e3      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009cc6:	4b31      	ldr	r3, [pc, #196]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009cd2:	d107      	bne.n	8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cd4:	f107 0318 	add.w	r3, r7, #24
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f000 fbfb 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ce2:	e3d4      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ce8:	e3d1      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cea:	4b28      	ldr	r3, [pc, #160]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009cf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009cf6:	d107      	bne.n	8009d08 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cf8:	f107 030c 	add.w	r3, r7, #12
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f000 fd3d 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d06:	e3c2      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d0c:	e3bf      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d18:	4b1c      	ldr	r3, [pc, #112]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 0304 	and.w	r3, r3, #4
 8009d20:	2b04      	cmp	r3, #4
 8009d22:	d10c      	bne.n	8009d3e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8009d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d109      	bne.n	8009d3e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d2a:	4b18      	ldr	r3, [pc, #96]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	08db      	lsrs	r3, r3, #3
 8009d30:	f003 0303 	and.w	r3, r3, #3
 8009d34:	4a16      	ldr	r2, [pc, #88]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8009d36:	fa22 f303 	lsr.w	r3, r2, r3
 8009d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d3c:	e01e      	b.n	8009d7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d3e:	4b13      	ldr	r3, [pc, #76]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d4a:	d106      	bne.n	8009d5a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8009d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d52:	d102      	bne.n	8009d5a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d54:	4b0f      	ldr	r3, [pc, #60]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d58:	e010      	b.n	8009d7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d66:	d106      	bne.n	8009d76 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d6e:	d102      	bne.n	8009d76 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d70:	4b09      	ldr	r3, [pc, #36]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d74:	e002      	b.n	8009d7c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009d76:	2300      	movs	r3, #0
 8009d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009d7a:	e388      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009d7c:	e387      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009d7e:	4b07      	ldr	r3, [pc, #28]	@ (8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d82:	e384      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009d84:	2300      	movs	r3, #0
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d88:	e381      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009d8a:	bf00      	nop
 8009d8c:	58024400 	.word	0x58024400
 8009d90:	03d09000 	.word	0x03d09000
 8009d94:	003d0900 	.word	0x003d0900
 8009d98:	00f42400 	.word	0x00f42400
 8009d9c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009da4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009da8:	430b      	orrs	r3, r1
 8009daa:	f040 809c 	bne.w	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009dae:	4b9e      	ldr	r3, [pc, #632]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009db2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009db6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009dbe:	d054      	beq.n	8009e6a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009dc6:	f200 808b 	bhi.w	8009ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009dd0:	f000 8083 	beq.w	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8009dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009dda:	f200 8081 	bhi.w	8009ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009de4:	d02f      	beq.n	8009e46 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8009de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009dec:	d878      	bhi.n	8009ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8009dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d004      	beq.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8009df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009dfa:	d012      	beq.n	8009e22 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8009dfc:	e070      	b.n	8009ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009dfe:	4b8a      	ldr	r3, [pc, #552]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e0a:	d107      	bne.n	8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e10:	4618      	mov	r0, r3
 8009e12:	f000 fe07 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e1a:	e338      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e20:	e335      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e22:	4b81      	ldr	r3, [pc, #516]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e2e:	d107      	bne.n	8009e40 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e30:	f107 0318 	add.w	r3, r7, #24
 8009e34:	4618      	mov	r0, r3
 8009e36:	f000 fb4d 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e3e:	e326      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e40:	2300      	movs	r3, #0
 8009e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e44:	e323      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e46:	4b78      	ldr	r3, [pc, #480]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e52:	d107      	bne.n	8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e54:	f107 030c 	add.w	r3, r7, #12
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f000 fc8f 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e62:	e314      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009e64:	2300      	movs	r3, #0
 8009e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e68:	e311      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e6a:	4b6f      	ldr	r3, [pc, #444]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009e72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e74:	4b6c      	ldr	r3, [pc, #432]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f003 0304 	and.w	r3, r3, #4
 8009e7c:	2b04      	cmp	r3, #4
 8009e7e:	d10c      	bne.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d109      	bne.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e86:	4b68      	ldr	r3, [pc, #416]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	08db      	lsrs	r3, r3, #3
 8009e8c:	f003 0303 	and.w	r3, r3, #3
 8009e90:	4a66      	ldr	r2, [pc, #408]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009e92:	fa22 f303 	lsr.w	r3, r2, r3
 8009e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e98:	e01e      	b.n	8009ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e9a:	4b63      	ldr	r3, [pc, #396]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ea6:	d106      	bne.n	8009eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8009ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009eae:	d102      	bne.n	8009eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009eb0:	4b5f      	ldr	r3, [pc, #380]	@ (800a030 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009eb4:	e010      	b.n	8009ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009eb6:	4b5c      	ldr	r3, [pc, #368]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ec2:	d106      	bne.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009eca:	d102      	bne.n	8009ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009ecc:	4b59      	ldr	r3, [pc, #356]	@ (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ed0:	e002      	b.n	8009ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ed6:	e2da      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009ed8:	e2d9      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009eda:	4b57      	ldr	r3, [pc, #348]	@ (800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ede:	e2d6      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ee4:	e2d3      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009ee6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009eea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009eee:	430b      	orrs	r3, r1
 8009ef0:	f040 80a7 	bne.w	800a042 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009ef4:	4b4c      	ldr	r3, [pc, #304]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ef8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009efc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f04:	d055      	beq.n	8009fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8009f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f0c:	f200 8096 	bhi.w	800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f16:	f000 8084 	beq.w	800a022 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8009f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f20:	f200 808c 	bhi.w	800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f2a:	d030      	beq.n	8009f8e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f32:	f200 8083 	bhi.w	800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8009f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d004      	beq.n	8009f46 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8009f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f42:	d012      	beq.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8009f44:	e07a      	b.n	800a03c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f46:	4b38      	ldr	r3, [pc, #224]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f52:	d107      	bne.n	8009f64 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f000 fd63 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f62:	e294      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009f64:	2300      	movs	r3, #0
 8009f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f68:	e291      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009f6a:	4b2f      	ldr	r3, [pc, #188]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f76:	d107      	bne.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f78:	f107 0318 	add.w	r3, r7, #24
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f000 faa9 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009f82:	69bb      	ldr	r3, [r7, #24]
 8009f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f86:	e282      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f8c:	e27f      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f8e:	4b26      	ldr	r3, [pc, #152]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f9a:	d107      	bne.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f9c:	f107 030c 	add.w	r3, r7, #12
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f000 fbeb 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009faa:	e270      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009fac:	2300      	movs	r3, #0
 8009fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fb0:	e26d      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009fb2:	4b1d      	ldr	r3, [pc, #116]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fb6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009fba:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009fbc:	4b1a      	ldr	r3, [pc, #104]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f003 0304 	and.w	r3, r3, #4
 8009fc4:	2b04      	cmp	r3, #4
 8009fc6:	d10c      	bne.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8009fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d109      	bne.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009fce:	4b16      	ldr	r3, [pc, #88]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	08db      	lsrs	r3, r3, #3
 8009fd4:	f003 0303 	and.w	r3, r3, #3
 8009fd8:	4a14      	ldr	r2, [pc, #80]	@ (800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009fda:	fa22 f303 	lsr.w	r3, r2, r3
 8009fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fe0:	e01e      	b.n	800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009fe2:	4b11      	ldr	r3, [pc, #68]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fee:	d106      	bne.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8009ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ff6:	d102      	bne.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009ff8:	4b0d      	ldr	r3, [pc, #52]	@ (800a030 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ffc:	e010      	b.n	800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ffe:	4b0a      	ldr	r3, [pc, #40]	@ (800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a006:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a00a:	d106      	bne.n	800a01a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800a00c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a00e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a012:	d102      	bne.n	800a01a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a014:	4b07      	ldr	r3, [pc, #28]	@ (800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a016:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a018:	e002      	b.n	800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a01a:	2300      	movs	r3, #0
 800a01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a01e:	e236      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a020:	e235      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a022:	4b05      	ldr	r3, [pc, #20]	@ (800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a026:	e232      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a028:	58024400 	.word	0x58024400
 800a02c:	03d09000 	.word	0x03d09000
 800a030:	003d0900 	.word	0x003d0900
 800a034:	00f42400 	.word	0x00f42400
 800a038:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800a03c:	2300      	movs	r3, #0
 800a03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a040:	e225      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a042:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a046:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a04a:	430b      	orrs	r3, r1
 800a04c:	f040 8085 	bne.w	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a050:	4b9c      	ldr	r3, [pc, #624]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a054:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a058:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a05c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a060:	d06b      	beq.n	800a13a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800a062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a068:	d874      	bhi.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a06a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a06c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a070:	d056      	beq.n	800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800a072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a074:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a078:	d86c      	bhi.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a080:	d03b      	beq.n	800a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800a082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a084:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a088:	d864      	bhi.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a08c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a090:	d021      	beq.n	800a0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800a092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a094:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a098:	d85c      	bhi.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d004      	beq.n	800a0aa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800a0a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0a6:	d004      	beq.n	800a0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800a0a8:	e054      	b.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a0aa:	f7fe fb75 	bl	8008798 <HAL_RCC_GetPCLK1Freq>
 800a0ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a0b0:	e1ed      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0b2:	4b84      	ldr	r3, [pc, #528]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0be:	d107      	bne.n	800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0c0:	f107 0318 	add.w	r3, r7, #24
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f000 fa05 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0ce:	e1de      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0d4:	e1db      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a0d6:	4b7b      	ldr	r3, [pc, #492]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0e2:	d107      	bne.n	800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0e4:	f107 030c 	add.w	r3, r7, #12
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f000 fb47 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0f2:	e1cc      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0f8:	e1c9      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a0fa:	4b72      	ldr	r3, [pc, #456]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0304 	and.w	r3, r3, #4
 800a102:	2b04      	cmp	r3, #4
 800a104:	d109      	bne.n	800a11a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a106:	4b6f      	ldr	r3, [pc, #444]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	08db      	lsrs	r3, r3, #3
 800a10c:	f003 0303 	and.w	r3, r3, #3
 800a110:	4a6d      	ldr	r2, [pc, #436]	@ (800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a112:	fa22 f303 	lsr.w	r3, r2, r3
 800a116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a118:	e1b9      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a11a:	2300      	movs	r3, #0
 800a11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a11e:	e1b6      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a120:	4b68      	ldr	r3, [pc, #416]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a12c:	d102      	bne.n	800a134 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800a12e:	4b67      	ldr	r3, [pc, #412]	@ (800a2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a132:	e1ac      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a134:	2300      	movs	r3, #0
 800a136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a138:	e1a9      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a13a:	4b62      	ldr	r3, [pc, #392]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a142:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a146:	d102      	bne.n	800a14e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800a148:	4b61      	ldr	r3, [pc, #388]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a14c:	e19f      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a152:	e19c      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a154:	2300      	movs	r3, #0
 800a156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a158:	e199      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a15a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a15e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a162:	430b      	orrs	r3, r1
 800a164:	d173      	bne.n	800a24e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a166:	4b57      	ldr	r3, [pc, #348]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a16a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a16e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a172:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a176:	d02f      	beq.n	800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800a178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a17a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a17e:	d863      	bhi.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800a180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a182:	2b00      	cmp	r3, #0
 800a184:	d004      	beq.n	800a190 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800a186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a18c:	d012      	beq.n	800a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800a18e:	e05b      	b.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a190:	4b4c      	ldr	r3, [pc, #304]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a19c:	d107      	bne.n	800a1ae <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a19e:	f107 0318 	add.w	r3, r7, #24
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f000 f996 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1ac:	e16f      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1b2:	e16c      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a1b4:	4b43      	ldr	r3, [pc, #268]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1c0:	d107      	bne.n	800a1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1c2:	f107 030c 	add.w	r3, r7, #12
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f000 fad8 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1d0:	e15d      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1d6:	e15a      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a1d8:	4b3a      	ldr	r3, [pc, #232]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a1e0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a1e2:	4b38      	ldr	r3, [pc, #224]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0304 	and.w	r3, r3, #4
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	d10c      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800a1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d109      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a1f4:	4b33      	ldr	r3, [pc, #204]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	08db      	lsrs	r3, r3, #3
 800a1fa:	f003 0303 	and.w	r3, r3, #3
 800a1fe:	4a32      	ldr	r2, [pc, #200]	@ (800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800a200:	fa22 f303 	lsr.w	r3, r2, r3
 800a204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a206:	e01e      	b.n	800a246 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a208:	4b2e      	ldr	r3, [pc, #184]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a210:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a214:	d106      	bne.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800a216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a21c:	d102      	bne.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a21e:	4b2b      	ldr	r3, [pc, #172]	@ (800a2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800a220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a222:	e010      	b.n	800a246 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a224:	4b27      	ldr	r3, [pc, #156]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a22c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a230:	d106      	bne.n	800a240 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800a232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a238:	d102      	bne.n	800a240 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a23a:	4b25      	ldr	r3, [pc, #148]	@ (800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800a23c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a23e:	e002      	b.n	800a246 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a240:	2300      	movs	r3, #0
 800a242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a244:	e123      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a246:	e122      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a248:	2300      	movs	r3, #0
 800a24a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a24c:	e11f      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a24e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a252:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a256:	430b      	orrs	r3, r1
 800a258:	d13c      	bne.n	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a25a:	4b1a      	ldr	r3, [pc, #104]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a25c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a25e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a262:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a266:	2b00      	cmp	r3, #0
 800a268:	d004      	beq.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800a26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a26c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a270:	d012      	beq.n	800a298 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a272:	e023      	b.n	800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a274:	4b13      	ldr	r3, [pc, #76]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a27c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a280:	d107      	bne.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a286:	4618      	mov	r0, r3
 800a288:	f000 fbcc 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a290:	e0fd      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a292:	2300      	movs	r3, #0
 800a294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a296:	e0fa      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a298:	4b0a      	ldr	r3, [pc, #40]	@ (800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a2a4:	d107      	bne.n	800a2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2a6:	f107 0318 	add.w	r3, r7, #24
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f000 f912 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a2b0:	6a3b      	ldr	r3, [r7, #32]
 800a2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2b4:	e0eb      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2ba:	e0e8      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c0:	e0e5      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a2c2:	bf00      	nop
 800a2c4:	58024400 	.word	0x58024400
 800a2c8:	03d09000 	.word	0x03d09000
 800a2cc:	003d0900 	.word	0x003d0900
 800a2d0:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a2d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2d8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a2dc:	430b      	orrs	r3, r1
 800a2de:	f040 8085 	bne.w	800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a2e2:	4b6d      	ldr	r3, [pc, #436]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a2e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2e6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a2ea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2f2:	d06b      	beq.n	800a3cc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800a2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2fa:	d874      	bhi.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a302:	d056      	beq.n	800a3b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a30a:	d86c      	bhi.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a312:	d03b      	beq.n	800a38c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800a314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a316:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a31a:	d864      	bhi.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a31c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a31e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a322:	d021      	beq.n	800a368 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800a324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a32a:	d85c      	bhi.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d004      	beq.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800a332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a338:	d004      	beq.n	800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a33a:	e054      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a33c:	f000 f8b4 	bl	800a4a8 <HAL_RCCEx_GetD3PCLK1Freq>
 800a340:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a342:	e0a4      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a344:	4b54      	ldr	r3, [pc, #336]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a34c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a350:	d107      	bne.n	800a362 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a352:	f107 0318 	add.w	r3, r7, #24
 800a356:	4618      	mov	r0, r3
 800a358:	f000 f8bc 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a360:	e095      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a362:	2300      	movs	r3, #0
 800a364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a366:	e092      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a368:	4b4b      	ldr	r3, [pc, #300]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a370:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a374:	d107      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a376:	f107 030c 	add.w	r3, r7, #12
 800a37a:	4618      	mov	r0, r3
 800a37c:	f000 f9fe 	bl	800a77c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a384:	e083      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a386:	2300      	movs	r3, #0
 800a388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a38a:	e080      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a38c:	4b42      	ldr	r3, [pc, #264]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f003 0304 	and.w	r3, r3, #4
 800a394:	2b04      	cmp	r3, #4
 800a396:	d109      	bne.n	800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a398:	4b3f      	ldr	r3, [pc, #252]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	08db      	lsrs	r3, r3, #3
 800a39e:	f003 0303 	and.w	r3, r3, #3
 800a3a2:	4a3e      	ldr	r2, [pc, #248]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800a3a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3aa:	e070      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b0:	e06d      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a3b2:	4b39      	ldr	r3, [pc, #228]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3be:	d102      	bne.n	800a3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800a3c0:	4b37      	ldr	r3, [pc, #220]	@ (800a4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800a3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3c4:	e063      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ca:	e060      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a3cc:	4b32      	ldr	r3, [pc, #200]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3d8:	d102      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800a3da:	4b32      	ldr	r3, [pc, #200]	@ (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3de:	e056      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3e4:	e053      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ea:	e050      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a3ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3f0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	d148      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a3f8:	4b27      	ldr	r3, [pc, #156]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a3fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a400:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a404:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a408:	d02a      	beq.n	800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800a40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a410:	d838      	bhi.n	800a484 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800a412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a414:	2b00      	cmp	r3, #0
 800a416:	d004      	beq.n	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800a418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a41e:	d00d      	beq.n	800a43c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800a420:	e030      	b.n	800a484 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a422:	4b1d      	ldr	r3, [pc, #116]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a42a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a42e:	d102      	bne.n	800a436 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800a430:	4b1c      	ldr	r3, [pc, #112]	@ (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800a432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a434:	e02b      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a436:	2300      	movs	r3, #0
 800a438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a43a:	e028      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a43c:	4b16      	ldr	r3, [pc, #88]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a444:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a448:	d107      	bne.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a44a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a44e:	4618      	mov	r0, r3
 800a450:	f000 fae8 	bl	800aa24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a458:	e019      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a45a:	2300      	movs	r3, #0
 800a45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a45e:	e016      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a460:	4b0d      	ldr	r3, [pc, #52]	@ (800a498 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a468:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a46c:	d107      	bne.n	800a47e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a46e:	f107 0318 	add.w	r3, r7, #24
 800a472:	4618      	mov	r0, r3
 800a474:	f000 f82e 	bl	800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a478:	69fb      	ldr	r3, [r7, #28]
 800a47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a47c:	e007      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a47e:	2300      	movs	r3, #0
 800a480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a482:	e004      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a484:	2300      	movs	r3, #0
 800a486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a488:	e001      	b.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800a48a:	2300      	movs	r3, #0
 800a48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800a48e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a490:	4618      	mov	r0, r3
 800a492:	3740      	adds	r7, #64	@ 0x40
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	58024400 	.word	0x58024400
 800a49c:	03d09000 	.word	0x03d09000
 800a4a0:	003d0900 	.word	0x003d0900
 800a4a4:	00f42400 	.word	0x00f42400

0800a4a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a4ac:	f7fe f944 	bl	8008738 <HAL_RCC_GetHCLKFreq>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	4b06      	ldr	r3, [pc, #24]	@ (800a4cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a4b4:	6a1b      	ldr	r3, [r3, #32]
 800a4b6:	091b      	lsrs	r3, r3, #4
 800a4b8:	f003 0307 	and.w	r3, r3, #7
 800a4bc:	4904      	ldr	r1, [pc, #16]	@ (800a4d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a4be:	5ccb      	ldrb	r3, [r1, r3]
 800a4c0:	f003 031f 	and.w	r3, r3, #31
 800a4c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	58024400 	.word	0x58024400
 800a4d0:	0800bad8 	.word	0x0800bad8

0800a4d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b089      	sub	sp, #36	@ 0x24
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a4dc:	4ba1      	ldr	r3, [pc, #644]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e0:	f003 0303 	and.w	r3, r3, #3
 800a4e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a4e6:	4b9f      	ldr	r3, [pc, #636]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4ea:	0b1b      	lsrs	r3, r3, #12
 800a4ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a4f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a4f2:	4b9c      	ldr	r3, [pc, #624]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f6:	091b      	lsrs	r3, r3, #4
 800a4f8:	f003 0301 	and.w	r3, r3, #1
 800a4fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a4fe:	4b99      	ldr	r3, [pc, #612]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a502:	08db      	lsrs	r3, r3, #3
 800a504:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	fb02 f303 	mul.w	r3, r2, r3
 800a50e:	ee07 3a90 	vmov	s15, r3
 800a512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a516:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f000 8111 	beq.w	800a744 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	2b02      	cmp	r3, #2
 800a526:	f000 8083 	beq.w	800a630 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	2b02      	cmp	r3, #2
 800a52e:	f200 80a1 	bhi.w	800a674 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d003      	beq.n	800a540 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d056      	beq.n	800a5ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a53e:	e099      	b.n	800a674 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a540:	4b88      	ldr	r3, [pc, #544]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f003 0320 	and.w	r3, r3, #32
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d02d      	beq.n	800a5a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a54c:	4b85      	ldr	r3, [pc, #532]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	08db      	lsrs	r3, r3, #3
 800a552:	f003 0303 	and.w	r3, r3, #3
 800a556:	4a84      	ldr	r2, [pc, #528]	@ (800a768 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a558:	fa22 f303 	lsr.w	r3, r2, r3
 800a55c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	ee07 3a90 	vmov	s15, r3
 800a564:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	ee07 3a90 	vmov	s15, r3
 800a56e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a576:	4b7b      	ldr	r3, [pc, #492]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a57e:	ee07 3a90 	vmov	s15, r3
 800a582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a586:	ed97 6a03 	vldr	s12, [r7, #12]
 800a58a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a76c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a58e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a59a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a59e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a5a6:	e087      	b.n	800a6b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	ee07 3a90 	vmov	s15, r3
 800a5ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a770 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a5b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5ba:	4b6a      	ldr	r3, [pc, #424]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a5bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5c2:	ee07 3a90 	vmov	s15, r3
 800a5c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800a5ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a76c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a5d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a5ea:	e065      	b.n	800a6b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	ee07 3a90 	vmov	s15, r3
 800a5f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a774 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a5fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5fe:	4b59      	ldr	r3, [pc, #356]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a606:	ee07 3a90 	vmov	s15, r3
 800a60a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a60e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a612:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a76c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a61a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a61e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a62a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a62e:	e043      	b.n	800a6b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	ee07 3a90 	vmov	s15, r3
 800a636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a63a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a778 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a63e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a642:	4b48      	ldr	r3, [pc, #288]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a64a:	ee07 3a90 	vmov	s15, r3
 800a64e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a652:	ed97 6a03 	vldr	s12, [r7, #12]
 800a656:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a76c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a65a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a65e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a66a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a66e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a672:	e021      	b.n	800a6b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	ee07 3a90 	vmov	s15, r3
 800a67a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a67e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a774 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a686:	4b37      	ldr	r3, [pc, #220]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a68a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a68e:	ee07 3a90 	vmov	s15, r3
 800a692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a696:	ed97 6a03 	vldr	s12, [r7, #12]
 800a69a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a76c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a69e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a6b8:	4b2a      	ldr	r3, [pc, #168]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a6ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6bc:	0a5b      	lsrs	r3, r3, #9
 800a6be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6c2:	ee07 3a90 	vmov	s15, r3
 800a6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a6d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800a6d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6de:	ee17 2a90 	vmov	r2, s15
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a6e6:	4b1f      	ldr	r3, [pc, #124]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a6e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ea:	0c1b      	lsrs	r3, r3, #16
 800a6ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6f0:	ee07 3a90 	vmov	s15, r3
 800a6f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a700:	edd7 6a07 	vldr	s13, [r7, #28]
 800a704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a70c:	ee17 2a90 	vmov	r2, s15
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a714:	4b13      	ldr	r3, [pc, #76]	@ (800a764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a718:	0e1b      	lsrs	r3, r3, #24
 800a71a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a71e:	ee07 3a90 	vmov	s15, r3
 800a722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a72a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a72e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a73a:	ee17 2a90 	vmov	r2, s15
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a742:	e008      	b.n	800a756 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2200      	movs	r2, #0
 800a748:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2200      	movs	r2, #0
 800a74e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	609a      	str	r2, [r3, #8]
}
 800a756:	bf00      	nop
 800a758:	3724      	adds	r7, #36	@ 0x24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	58024400 	.word	0x58024400
 800a768:	03d09000 	.word	0x03d09000
 800a76c:	46000000 	.word	0x46000000
 800a770:	4c742400 	.word	0x4c742400
 800a774:	4a742400 	.word	0x4a742400
 800a778:	4b742400 	.word	0x4b742400

0800a77c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b089      	sub	sp, #36	@ 0x24
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a784:	4ba1      	ldr	r3, [pc, #644]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a788:	f003 0303 	and.w	r3, r3, #3
 800a78c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a78e:	4b9f      	ldr	r3, [pc, #636]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a792:	0d1b      	lsrs	r3, r3, #20
 800a794:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a798:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a79a:	4b9c      	ldr	r3, [pc, #624]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79e:	0a1b      	lsrs	r3, r3, #8
 800a7a0:	f003 0301 	and.w	r3, r3, #1
 800a7a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a7a6:	4b99      	ldr	r3, [pc, #612]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7aa:	08db      	lsrs	r3, r3, #3
 800a7ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a7b0:	693a      	ldr	r2, [r7, #16]
 800a7b2:	fb02 f303 	mul.w	r3, r2, r3
 800a7b6:	ee07 3a90 	vmov	s15, r3
 800a7ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f000 8111 	beq.w	800a9ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	2b02      	cmp	r3, #2
 800a7ce:	f000 8083 	beq.w	800a8d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	2b02      	cmp	r3, #2
 800a7d6:	f200 80a1 	bhi.w	800a91c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d003      	beq.n	800a7e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d056      	beq.n	800a894 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a7e6:	e099      	b.n	800a91c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7e8:	4b88      	ldr	r3, [pc, #544]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f003 0320 	and.w	r3, r3, #32
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d02d      	beq.n	800a850 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7f4:	4b85      	ldr	r3, [pc, #532]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	08db      	lsrs	r3, r3, #3
 800a7fa:	f003 0303 	and.w	r3, r3, #3
 800a7fe:	4a84      	ldr	r2, [pc, #528]	@ (800aa10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a800:	fa22 f303 	lsr.w	r3, r2, r3
 800a804:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	ee07 3a90 	vmov	s15, r3
 800a80c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	ee07 3a90 	vmov	s15, r3
 800a816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a81a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a81e:	4b7b      	ldr	r3, [pc, #492]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a826:	ee07 3a90 	vmov	s15, r3
 800a82a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a82e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a832:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800aa14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a83a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a83e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a84a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a84e:	e087      	b.n	800a960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	ee07 3a90 	vmov	s15, r3
 800a856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a85a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800aa18 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a85e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a862:	4b6a      	ldr	r3, [pc, #424]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a86a:	ee07 3a90 	vmov	s15, r3
 800a86e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a872:	ed97 6a03 	vldr	s12, [r7, #12]
 800a876:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800aa14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a87a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a87e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a88a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a88e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a892:	e065      	b.n	800a960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	ee07 3a90 	vmov	s15, r3
 800a89a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a89e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800aa1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a8a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8a6:	4b59      	ldr	r3, [pc, #356]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a8a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8ae:	ee07 3a90 	vmov	s15, r3
 800a8b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800aa14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a8be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8d6:	e043      	b.n	800a960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	ee07 3a90 	vmov	s15, r3
 800a8de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800aa20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a8e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8ea:	4b48      	ldr	r3, [pc, #288]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a8ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8f2:	ee07 3a90 	vmov	s15, r3
 800a8f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800aa14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a90a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a90e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a912:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a916:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a91a:	e021      	b.n	800a960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	ee07 3a90 	vmov	s15, r3
 800a922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a926:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800aa1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a92a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a92e:	4b37      	ldr	r3, [pc, #220]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a936:	ee07 3a90 	vmov	s15, r3
 800a93a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a93e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a942:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800aa14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a94a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a94e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a95a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a95e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a960:	4b2a      	ldr	r3, [pc, #168]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a964:	0a5b      	lsrs	r3, r3, #9
 800a966:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a96a:	ee07 3a90 	vmov	s15, r3
 800a96e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a972:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a976:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a97a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a97e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a986:	ee17 2a90 	vmov	r2, s15
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a98e:	4b1f      	ldr	r3, [pc, #124]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a992:	0c1b      	lsrs	r3, r3, #16
 800a994:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a998:	ee07 3a90 	vmov	s15, r3
 800a99c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a9a8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a9ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9b4:	ee17 2a90 	vmov	r2, s15
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a9bc:	4b13      	ldr	r3, [pc, #76]	@ (800aa0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9c0:	0e1b      	lsrs	r3, r3, #24
 800a9c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9c6:	ee07 3a90 	vmov	s15, r3
 800a9ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a9d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a9da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9e2:	ee17 2a90 	vmov	r2, s15
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a9ea:	e008      	b.n	800a9fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	609a      	str	r2, [r3, #8]
}
 800a9fe:	bf00      	nop
 800aa00:	3724      	adds	r7, #36	@ 0x24
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	58024400 	.word	0x58024400
 800aa10:	03d09000 	.word	0x03d09000
 800aa14:	46000000 	.word	0x46000000
 800aa18:	4c742400 	.word	0x4c742400
 800aa1c:	4a742400 	.word	0x4a742400
 800aa20:	4b742400 	.word	0x4b742400

0800aa24 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b089      	sub	sp, #36	@ 0x24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa2c:	4ba0      	ldr	r3, [pc, #640]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa30:	f003 0303 	and.w	r3, r3, #3
 800aa34:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800aa36:	4b9e      	ldr	r3, [pc, #632]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa3a:	091b      	lsrs	r3, r3, #4
 800aa3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa40:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800aa42:	4b9b      	ldr	r3, [pc, #620]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa46:	f003 0301 	and.w	r3, r3, #1
 800aa4a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aa4c:	4b98      	ldr	r3, [pc, #608]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa50:	08db      	lsrs	r3, r3, #3
 800aa52:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa56:	693a      	ldr	r2, [r7, #16]
 800aa58:	fb02 f303 	mul.w	r3, r2, r3
 800aa5c:	ee07 3a90 	vmov	s15, r3
 800aa60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa64:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f000 8111 	beq.w	800ac92 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800aa70:	69bb      	ldr	r3, [r7, #24]
 800aa72:	2b02      	cmp	r3, #2
 800aa74:	f000 8083 	beq.w	800ab7e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	2b02      	cmp	r3, #2
 800aa7c:	f200 80a1 	bhi.w	800abc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d003      	beq.n	800aa8e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	d056      	beq.n	800ab3a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800aa8c:	e099      	b.n	800abc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa8e:	4b88      	ldr	r3, [pc, #544]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f003 0320 	and.w	r3, r3, #32
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d02d      	beq.n	800aaf6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa9a:	4b85      	ldr	r3, [pc, #532]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	08db      	lsrs	r3, r3, #3
 800aaa0:	f003 0303 	and.w	r3, r3, #3
 800aaa4:	4a83      	ldr	r2, [pc, #524]	@ (800acb4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800aaa6:	fa22 f303 	lsr.w	r3, r2, r3
 800aaaa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	ee07 3a90 	vmov	s15, r3
 800aab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	ee07 3a90 	vmov	s15, r3
 800aabc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aac0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aac4:	4b7a      	ldr	r3, [pc, #488]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aacc:	ee07 3a90 	vmov	s15, r3
 800aad0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aad4:	ed97 6a03 	vldr	s12, [r7, #12]
 800aad8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800acb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aadc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aae0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aae4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aae8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aaf0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aaf4:	e087      	b.n	800ac06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	ee07 3a90 	vmov	s15, r3
 800aafc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab00:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800acbc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ab04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab08:	4b69      	ldr	r3, [pc, #420]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab10:	ee07 3a90 	vmov	s15, r3
 800ab14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab18:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab1c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800acb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ab20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab30:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab34:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab38:	e065      	b.n	800ac06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	ee07 3a90 	vmov	s15, r3
 800ab40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab44:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800acc0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ab48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab4c:	4b58      	ldr	r3, [pc, #352]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab54:	ee07 3a90 	vmov	s15, r3
 800ab58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab5c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab60:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800acb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ab64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab74:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab78:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab7c:	e043      	b.n	800ac06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	ee07 3a90 	vmov	s15, r3
 800ab84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab88:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800acc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ab8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab90:	4b47      	ldr	r3, [pc, #284]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab98:	ee07 3a90 	vmov	s15, r3
 800ab9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aba0:	ed97 6a03 	vldr	s12, [r7, #12]
 800aba4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800acb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800abb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abbc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800abc0:	e021      	b.n	800ac06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	ee07 3a90 	vmov	s15, r3
 800abc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abcc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800acbc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800abd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abd4:	4b36      	ldr	r3, [pc, #216]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800abd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abdc:	ee07 3a90 	vmov	s15, r3
 800abe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abe4:	ed97 6a03 	vldr	s12, [r7, #12]
 800abe8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800acb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800abec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abf4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800abf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac04:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ac06:	4b2a      	ldr	r3, [pc, #168]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ac08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac0a:	0a5b      	lsrs	r3, r3, #9
 800ac0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac10:	ee07 3a90 	vmov	s15, r3
 800ac14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac20:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac2c:	ee17 2a90 	vmov	r2, s15
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ac34:	4b1e      	ldr	r3, [pc, #120]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ac36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac38:	0c1b      	lsrs	r3, r3, #16
 800ac3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac3e:	ee07 3a90 	vmov	s15, r3
 800ac42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac4e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac5a:	ee17 2a90 	vmov	r2, s15
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ac62:	4b13      	ldr	r3, [pc, #76]	@ (800acb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ac64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac66:	0e1b      	lsrs	r3, r3, #24
 800ac68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac6c:	ee07 3a90 	vmov	s15, r3
 800ac70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac78:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac88:	ee17 2a90 	vmov	r2, s15
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ac90:	e008      	b.n	800aca4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	609a      	str	r2, [r3, #8]
}
 800aca4:	bf00      	nop
 800aca6:	3724      	adds	r7, #36	@ 0x24
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr
 800acb0:	58024400 	.word	0x58024400
 800acb4:	03d09000 	.word	0x03d09000
 800acb8:	46000000 	.word	0x46000000
 800acbc:	4c742400 	.word	0x4c742400
 800acc0:	4a742400 	.word	0x4a742400
 800acc4:	4b742400 	.word	0x4b742400

0800acc8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b084      	sub	sp, #16
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800acd2:	2300      	movs	r3, #0
 800acd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800acd6:	4b53      	ldr	r3, [pc, #332]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800acd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acda:	f003 0303 	and.w	r3, r3, #3
 800acde:	2b03      	cmp	r3, #3
 800ace0:	d101      	bne.n	800ace6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ace2:	2301      	movs	r3, #1
 800ace4:	e099      	b.n	800ae1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ace6:	4b4f      	ldr	r3, [pc, #316]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a4e      	ldr	r2, [pc, #312]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800acec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acf2:	f7f6 fdd5 	bl	80018a0 <HAL_GetTick>
 800acf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800acf8:	e008      	b.n	800ad0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800acfa:	f7f6 fdd1 	bl	80018a0 <HAL_GetTick>
 800acfe:	4602      	mov	r2, r0
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	1ad3      	subs	r3, r2, r3
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	d901      	bls.n	800ad0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ad08:	2303      	movs	r3, #3
 800ad0a:	e086      	b.n	800ae1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ad0c:	4b45      	ldr	r3, [pc, #276]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1f0      	bne.n	800acfa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ad18:	4b42      	ldr	r3, [pc, #264]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	031b      	lsls	r3, r3, #12
 800ad26:	493f      	ldr	r1, [pc, #252]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	628b      	str	r3, [r1, #40]	@ 0x28
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	3b01      	subs	r3, #1
 800ad32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	025b      	lsls	r3, r3, #9
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	431a      	orrs	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	3b01      	subs	r3, #1
 800ad48:	041b      	lsls	r3, r3, #16
 800ad4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ad4e:	431a      	orrs	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	691b      	ldr	r3, [r3, #16]
 800ad54:	3b01      	subs	r3, #1
 800ad56:	061b      	lsls	r3, r3, #24
 800ad58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ad5c:	4931      	ldr	r1, [pc, #196]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ad62:	4b30      	ldr	r3, [pc, #192]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	695b      	ldr	r3, [r3, #20]
 800ad6e:	492d      	ldr	r1, [pc, #180]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad70:	4313      	orrs	r3, r2
 800ad72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ad74:	4b2b      	ldr	r3, [pc, #172]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad78:	f023 0220 	bic.w	r2, r3, #32
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	699b      	ldr	r3, [r3, #24]
 800ad80:	4928      	ldr	r1, [pc, #160]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad82:	4313      	orrs	r3, r2
 800ad84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ad86:	4b27      	ldr	r3, [pc, #156]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8a:	4a26      	ldr	r2, [pc, #152]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad8c:	f023 0310 	bic.w	r3, r3, #16
 800ad90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ad92:	4b24      	ldr	r3, [pc, #144]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ad94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad96:	4b24      	ldr	r3, [pc, #144]	@ (800ae28 <RCCEx_PLL2_Config+0x160>)
 800ad98:	4013      	ands	r3, r2
 800ad9a:	687a      	ldr	r2, [r7, #4]
 800ad9c:	69d2      	ldr	r2, [r2, #28]
 800ad9e:	00d2      	lsls	r2, r2, #3
 800ada0:	4920      	ldr	r1, [pc, #128]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ada2:	4313      	orrs	r3, r2
 800ada4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ada6:	4b1f      	ldr	r3, [pc, #124]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ada8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adaa:	4a1e      	ldr	r2, [pc, #120]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800adac:	f043 0310 	orr.w	r3, r3, #16
 800adb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d106      	bne.n	800adc6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800adb8:	4b1a      	ldr	r3, [pc, #104]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800adba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adbc:	4a19      	ldr	r2, [pc, #100]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800adbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800adc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800adc4:	e00f      	b.n	800ade6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d106      	bne.n	800adda <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800adcc:	4b15      	ldr	r3, [pc, #84]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800adce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add0:	4a14      	ldr	r2, [pc, #80]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800add2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800add6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800add8:	e005      	b.n	800ade6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800adda:	4b12      	ldr	r3, [pc, #72]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800addc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adde:	4a11      	ldr	r2, [pc, #68]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ade0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ade4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ade6:	4b0f      	ldr	r3, [pc, #60]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4a0e      	ldr	r2, [pc, #56]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800adec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800adf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800adf2:	f7f6 fd55 	bl	80018a0 <HAL_GetTick>
 800adf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800adf8:	e008      	b.n	800ae0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800adfa:	f7f6 fd51 	bl	80018a0 <HAL_GetTick>
 800adfe:	4602      	mov	r2, r0
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	1ad3      	subs	r3, r2, r3
 800ae04:	2b02      	cmp	r3, #2
 800ae06:	d901      	bls.n	800ae0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e006      	b.n	800ae1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ae0c:	4b05      	ldr	r3, [pc, #20]	@ (800ae24 <RCCEx_PLL2_Config+0x15c>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d0f0      	beq.n	800adfa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3710      	adds	r7, #16
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	58024400 	.word	0x58024400
 800ae28:	ffff0007 	.word	0xffff0007

0800ae2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae36:	2300      	movs	r3, #0
 800ae38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ae3a:	4b53      	ldr	r3, [pc, #332]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae3e:	f003 0303 	and.w	r3, r3, #3
 800ae42:	2b03      	cmp	r3, #3
 800ae44:	d101      	bne.n	800ae4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	e099      	b.n	800af7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ae4a:	4b4f      	ldr	r3, [pc, #316]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a4e      	ldr	r2, [pc, #312]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae56:	f7f6 fd23 	bl	80018a0 <HAL_GetTick>
 800ae5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae5c:	e008      	b.n	800ae70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ae5e:	f7f6 fd1f 	bl	80018a0 <HAL_GetTick>
 800ae62:	4602      	mov	r2, r0
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	1ad3      	subs	r3, r2, r3
 800ae68:	2b02      	cmp	r3, #2
 800ae6a:	d901      	bls.n	800ae70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	e086      	b.n	800af7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae70:	4b45      	ldr	r3, [pc, #276]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1f0      	bne.n	800ae5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ae7c:	4b42      	ldr	r3, [pc, #264]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	051b      	lsls	r3, r3, #20
 800ae8a:	493f      	ldr	r1, [pc, #252]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	628b      	str	r3, [r1, #40]	@ 0x28
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	3b01      	subs	r3, #1
 800ae96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	025b      	lsls	r3, r3, #9
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	431a      	orrs	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	68db      	ldr	r3, [r3, #12]
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	041b      	lsls	r3, r3, #16
 800aeae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aeb2:	431a      	orrs	r2, r3
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	691b      	ldr	r3, [r3, #16]
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	061b      	lsls	r3, r3, #24
 800aebc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aec0:	4931      	ldr	r1, [pc, #196]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aec2:	4313      	orrs	r3, r2
 800aec4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800aec6:	4b30      	ldr	r3, [pc, #192]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	695b      	ldr	r3, [r3, #20]
 800aed2:	492d      	ldr	r1, [pc, #180]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aed4:	4313      	orrs	r3, r2
 800aed6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aed8:	4b2b      	ldr	r3, [pc, #172]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aeda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aedc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	699b      	ldr	r3, [r3, #24]
 800aee4:	4928      	ldr	r1, [pc, #160]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aee6:	4313      	orrs	r3, r2
 800aee8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aeea:	4b27      	ldr	r3, [pc, #156]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeee:	4a26      	ldr	r2, [pc, #152]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aef4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aef6:	4b24      	ldr	r3, [pc, #144]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800aef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aefa:	4b24      	ldr	r3, [pc, #144]	@ (800af8c <RCCEx_PLL3_Config+0x160>)
 800aefc:	4013      	ands	r3, r2
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	69d2      	ldr	r2, [r2, #28]
 800af02:	00d2      	lsls	r2, r2, #3
 800af04:	4920      	ldr	r1, [pc, #128]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af06:	4313      	orrs	r3, r2
 800af08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800af0a:	4b1f      	ldr	r3, [pc, #124]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af0e:	4a1e      	ldr	r2, [pc, #120]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d106      	bne.n	800af2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800af1c:	4b1a      	ldr	r3, [pc, #104]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af20:	4a19      	ldr	r2, [pc, #100]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800af26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800af28:	e00f      	b.n	800af4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d106      	bne.n	800af3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800af30:	4b15      	ldr	r3, [pc, #84]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af34:	4a14      	ldr	r2, [pc, #80]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800af3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800af3c:	e005      	b.n	800af4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800af3e:	4b12      	ldr	r3, [pc, #72]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af42:	4a11      	ldr	r2, [pc, #68]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800af48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800af4a:	4b0f      	ldr	r3, [pc, #60]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	4a0e      	ldr	r2, [pc, #56]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af56:	f7f6 fca3 	bl	80018a0 <HAL_GetTick>
 800af5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af5c:	e008      	b.n	800af70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800af5e:	f7f6 fc9f 	bl	80018a0 <HAL_GetTick>
 800af62:	4602      	mov	r2, r0
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	1ad3      	subs	r3, r2, r3
 800af68:	2b02      	cmp	r3, #2
 800af6a:	d901      	bls.n	800af70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800af6c:	2303      	movs	r3, #3
 800af6e:	e006      	b.n	800af7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af70:	4b05      	ldr	r3, [pc, #20]	@ (800af88 <RCCEx_PLL3_Config+0x15c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d0f0      	beq.n	800af5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800af7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	58024400 	.word	0x58024400
 800af8c:	ffff0007 	.word	0xffff0007

0800af90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d101      	bne.n	800afa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af9e:	2301      	movs	r3, #1
 800afa0:	e049      	b.n	800b036 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afa8:	b2db      	uxtb	r3, r3
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d106      	bne.n	800afbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2200      	movs	r2, #0
 800afb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f7f6 fb98 	bl	80016ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2202      	movs	r2, #2
 800afc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	3304      	adds	r3, #4
 800afcc:	4619      	mov	r1, r3
 800afce:	4610      	mov	r0, r2
 800afd0:	f000 fb12 	bl	800b5f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2201      	movs	r2, #1
 800afe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2201      	movs	r2, #1
 800afe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2201      	movs	r2, #1
 800aff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2201      	movs	r2, #1
 800b000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2201      	movs	r2, #1
 800b008:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2201      	movs	r2, #1
 800b010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2201      	movs	r2, #1
 800b018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2201      	movs	r2, #1
 800b020:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2201      	movs	r2, #1
 800b028:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b034:	2300      	movs	r3, #0
}
 800b036:	4618      	mov	r0, r3
 800b038:	3708      	adds	r7, #8
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
	...

0800b040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b040:	b480      	push	{r7}
 800b042:	b085      	sub	sp, #20
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	2b01      	cmp	r3, #1
 800b052:	d001      	beq.n	800b058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b054:	2301      	movs	r3, #1
 800b056:	e05e      	b.n	800b116 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2202      	movs	r2, #2
 800b05c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	68da      	ldr	r2, [r3, #12]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f042 0201 	orr.w	r2, r2, #1
 800b06e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4a2b      	ldr	r2, [pc, #172]	@ (800b124 <HAL_TIM_Base_Start_IT+0xe4>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d02c      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b082:	d027      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a27      	ldr	r2, [pc, #156]	@ (800b128 <HAL_TIM_Base_Start_IT+0xe8>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d022      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a26      	ldr	r2, [pc, #152]	@ (800b12c <HAL_TIM_Base_Start_IT+0xec>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d01d      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a24      	ldr	r2, [pc, #144]	@ (800b130 <HAL_TIM_Base_Start_IT+0xf0>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d018      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a23      	ldr	r2, [pc, #140]	@ (800b134 <HAL_TIM_Base_Start_IT+0xf4>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d013      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a21      	ldr	r2, [pc, #132]	@ (800b138 <HAL_TIM_Base_Start_IT+0xf8>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d00e      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a20      	ldr	r2, [pc, #128]	@ (800b13c <HAL_TIM_Base_Start_IT+0xfc>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d009      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4a1e      	ldr	r2, [pc, #120]	@ (800b140 <HAL_TIM_Base_Start_IT+0x100>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d004      	beq.n	800b0d4 <HAL_TIM_Base_Start_IT+0x94>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a1d      	ldr	r2, [pc, #116]	@ (800b144 <HAL_TIM_Base_Start_IT+0x104>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d115      	bne.n	800b100 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	689a      	ldr	r2, [r3, #8]
 800b0da:	4b1b      	ldr	r3, [pc, #108]	@ (800b148 <HAL_TIM_Base_Start_IT+0x108>)
 800b0dc:	4013      	ands	r3, r2
 800b0de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2b06      	cmp	r3, #6
 800b0e4:	d015      	beq.n	800b112 <HAL_TIM_Base_Start_IT+0xd2>
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0ec:	d011      	beq.n	800b112 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f042 0201 	orr.w	r2, r2, #1
 800b0fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0fe:	e008      	b.n	800b112 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	681a      	ldr	r2, [r3, #0]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f042 0201 	orr.w	r2, r2, #1
 800b10e:	601a      	str	r2, [r3, #0]
 800b110:	e000      	b.n	800b114 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b112:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b114:	2300      	movs	r3, #0
}
 800b116:	4618      	mov	r0, r3
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	40010000 	.word	0x40010000
 800b128:	40000400 	.word	0x40000400
 800b12c:	40000800 	.word	0x40000800
 800b130:	40000c00 	.word	0x40000c00
 800b134:	40010400 	.word	0x40010400
 800b138:	40001800 	.word	0x40001800
 800b13c:	40014000 	.word	0x40014000
 800b140:	4000e000 	.word	0x4000e000
 800b144:	4000e400 	.word	0x4000e400
 800b148:	00010007 	.word	0x00010007

0800b14c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	68da      	ldr	r2, [r3, #12]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f022 0201 	bic.w	r2, r2, #1
 800b162:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	6a1a      	ldr	r2, [r3, #32]
 800b16a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b16e:	4013      	ands	r3, r2
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10f      	bne.n	800b194 <HAL_TIM_Base_Stop_IT+0x48>
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6a1a      	ldr	r2, [r3, #32]
 800b17a:	f240 4344 	movw	r3, #1092	@ 0x444
 800b17e:	4013      	ands	r3, r2
 800b180:	2b00      	cmp	r3, #0
 800b182:	d107      	bne.n	800b194 <HAL_TIM_Base_Stop_IT+0x48>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f022 0201 	bic.w	r2, r2, #1
 800b192:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2201      	movs	r2, #1
 800b198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	370c      	adds	r7, #12
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b084      	sub	sp, #16
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	f003 0302 	and.w	r3, r3, #2
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d020      	beq.n	800b20e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f003 0302 	and.w	r3, r3, #2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d01b      	beq.n	800b20e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f06f 0202 	mvn.w	r2, #2
 800b1de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2201      	movs	r2, #1
 800b1e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	699b      	ldr	r3, [r3, #24]
 800b1ec:	f003 0303 	and.w	r3, r3, #3
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d003      	beq.n	800b1fc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 f9e1 	bl	800b5bc <HAL_TIM_IC_CaptureCallback>
 800b1fa:	e005      	b.n	800b208 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 f9d3 	bl	800b5a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 f9e4 	bl	800b5d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	f003 0304 	and.w	r3, r3, #4
 800b214:	2b00      	cmp	r3, #0
 800b216:	d020      	beq.n	800b25a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f003 0304 	and.w	r3, r3, #4
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d01b      	beq.n	800b25a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f06f 0204 	mvn.w	r2, #4
 800b22a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2202      	movs	r2, #2
 800b230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	699b      	ldr	r3, [r3, #24]
 800b238:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d003      	beq.n	800b248 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f9bb 	bl	800b5bc <HAL_TIM_IC_CaptureCallback>
 800b246:	e005      	b.n	800b254 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f9ad 	bl	800b5a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f9be 	bl	800b5d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2200      	movs	r2, #0
 800b258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	f003 0308 	and.w	r3, r3, #8
 800b260:	2b00      	cmp	r3, #0
 800b262:	d020      	beq.n	800b2a6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f003 0308 	and.w	r3, r3, #8
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d01b      	beq.n	800b2a6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f06f 0208 	mvn.w	r2, #8
 800b276:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2204      	movs	r2, #4
 800b27c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	69db      	ldr	r3, [r3, #28]
 800b284:	f003 0303 	and.w	r3, r3, #3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d003      	beq.n	800b294 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 f995 	bl	800b5bc <HAL_TIM_IC_CaptureCallback>
 800b292:	e005      	b.n	800b2a0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f987 	bl	800b5a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f000 f998 	bl	800b5d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	f003 0310 	and.w	r3, r3, #16
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d020      	beq.n	800b2f2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f003 0310 	and.w	r3, r3, #16
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d01b      	beq.n	800b2f2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f06f 0210 	mvn.w	r2, #16
 800b2c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2208      	movs	r2, #8
 800b2c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	69db      	ldr	r3, [r3, #28]
 800b2d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d003      	beq.n	800b2e0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 f96f 	bl	800b5bc <HAL_TIM_IC_CaptureCallback>
 800b2de:	e005      	b.n	800b2ec <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 f961 	bl	800b5a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 f972 	bl	800b5d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f003 0301 	and.w	r3, r3, #1
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d00c      	beq.n	800b316 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f003 0301 	and.w	r3, r3, #1
 800b302:	2b00      	cmp	r3, #0
 800b304:	d007      	beq.n	800b316 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f06f 0201 	mvn.w	r2, #1
 800b30e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f7f5 fdd7 	bl	8000ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d104      	bne.n	800b32a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00c      	beq.n	800b344 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b330:	2b00      	cmp	r3, #0
 800b332:	d007      	beq.n	800b344 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b33c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 fb4a 	bl	800b9d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d00c      	beq.n	800b368 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b354:	2b00      	cmp	r3, #0
 800b356:	d007      	beq.n	800b368 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f000 fb42 	bl	800b9ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00c      	beq.n	800b38c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d007      	beq.n	800b38c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b384:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 f92c 	bl	800b5e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	f003 0320 	and.w	r3, r3, #32
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00c      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	f003 0320 	and.w	r3, r3, #32
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d007      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f06f 0220 	mvn.w	r2, #32
 800b3a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 fb0a 	bl	800b9c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b3b0:	bf00      	nop
 800b3b2:	3710      	adds	r7, #16
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d101      	bne.n	800b3d4 <HAL_TIM_ConfigClockSource+0x1c>
 800b3d0:	2302      	movs	r3, #2
 800b3d2:	e0dc      	b.n	800b58e <HAL_TIM_ConfigClockSource+0x1d6>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2202      	movs	r2, #2
 800b3e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	4b6a      	ldr	r3, [pc, #424]	@ (800b598 <HAL_TIM_ConfigClockSource+0x1e0>)
 800b3f0:	4013      	ands	r3, r2
 800b3f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b3fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	4a64      	ldr	r2, [pc, #400]	@ (800b59c <HAL_TIM_ConfigClockSource+0x1e4>)
 800b40a:	4293      	cmp	r3, r2
 800b40c:	f000 80a9 	beq.w	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b410:	4a62      	ldr	r2, [pc, #392]	@ (800b59c <HAL_TIM_ConfigClockSource+0x1e4>)
 800b412:	4293      	cmp	r3, r2
 800b414:	f200 80ae 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b418:	4a61      	ldr	r2, [pc, #388]	@ (800b5a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	f000 80a1 	beq.w	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b420:	4a5f      	ldr	r2, [pc, #380]	@ (800b5a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b422:	4293      	cmp	r3, r2
 800b424:	f200 80a6 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b428:	4a5e      	ldr	r2, [pc, #376]	@ (800b5a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b42a:	4293      	cmp	r3, r2
 800b42c:	f000 8099 	beq.w	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b430:	4a5c      	ldr	r2, [pc, #368]	@ (800b5a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b432:	4293      	cmp	r3, r2
 800b434:	f200 809e 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b438:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b43c:	f000 8091 	beq.w	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b440:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b444:	f200 8096 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b448:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b44c:	f000 8089 	beq.w	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b454:	f200 808e 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b458:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b45c:	d03e      	beq.n	800b4dc <HAL_TIM_ConfigClockSource+0x124>
 800b45e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b462:	f200 8087 	bhi.w	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b46a:	f000 8086 	beq.w	800b57a <HAL_TIM_ConfigClockSource+0x1c2>
 800b46e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b472:	d87f      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b474:	2b70      	cmp	r3, #112	@ 0x70
 800b476:	d01a      	beq.n	800b4ae <HAL_TIM_ConfigClockSource+0xf6>
 800b478:	2b70      	cmp	r3, #112	@ 0x70
 800b47a:	d87b      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b47c:	2b60      	cmp	r3, #96	@ 0x60
 800b47e:	d050      	beq.n	800b522 <HAL_TIM_ConfigClockSource+0x16a>
 800b480:	2b60      	cmp	r3, #96	@ 0x60
 800b482:	d877      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b484:	2b50      	cmp	r3, #80	@ 0x50
 800b486:	d03c      	beq.n	800b502 <HAL_TIM_ConfigClockSource+0x14a>
 800b488:	2b50      	cmp	r3, #80	@ 0x50
 800b48a:	d873      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b48c:	2b40      	cmp	r3, #64	@ 0x40
 800b48e:	d058      	beq.n	800b542 <HAL_TIM_ConfigClockSource+0x18a>
 800b490:	2b40      	cmp	r3, #64	@ 0x40
 800b492:	d86f      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b494:	2b30      	cmp	r3, #48	@ 0x30
 800b496:	d064      	beq.n	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b498:	2b30      	cmp	r3, #48	@ 0x30
 800b49a:	d86b      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b49c:	2b20      	cmp	r3, #32
 800b49e:	d060      	beq.n	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b4a0:	2b20      	cmp	r3, #32
 800b4a2:	d867      	bhi.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d05c      	beq.n	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b4a8:	2b10      	cmp	r3, #16
 800b4aa:	d05a      	beq.n	800b562 <HAL_TIM_ConfigClockSource+0x1aa>
 800b4ac:	e062      	b.n	800b574 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b4be:	f000 f9c5 	bl	800b84c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b4d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	609a      	str	r2, [r3, #8]
      break;
 800b4da:	e04f      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b4ec:	f000 f9ae 	bl	800b84c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	689a      	ldr	r2, [r3, #8]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b4fe:	609a      	str	r2, [r3, #8]
      break;
 800b500:	e03c      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b50e:	461a      	mov	r2, r3
 800b510:	f000 f91e 	bl	800b750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2150      	movs	r1, #80	@ 0x50
 800b51a:	4618      	mov	r0, r3
 800b51c:	f000 f978 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b520:	e02c      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b52e:	461a      	mov	r2, r3
 800b530:	f000 f93d 	bl	800b7ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2160      	movs	r1, #96	@ 0x60
 800b53a:	4618      	mov	r0, r3
 800b53c:	f000 f968 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b540:	e01c      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b54e:	461a      	mov	r2, r3
 800b550:	f000 f8fe 	bl	800b750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2140      	movs	r1, #64	@ 0x40
 800b55a:	4618      	mov	r0, r3
 800b55c:	f000 f958 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b560:	e00c      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681a      	ldr	r2, [r3, #0]
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4619      	mov	r1, r3
 800b56c:	4610      	mov	r0, r2
 800b56e:	f000 f94f 	bl	800b810 <TIM_ITRx_SetConfig>
      break;
 800b572:	e003      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b574:	2301      	movs	r3, #1
 800b576:	73fb      	strb	r3, [r7, #15]
      break;
 800b578:	e000      	b.n	800b57c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b57a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2201      	movs	r2, #1
 800b580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b58c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3710      	adds	r7, #16
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
 800b596:	bf00      	nop
 800b598:	ffceff88 	.word	0xffceff88
 800b59c:	00100040 	.word	0x00100040
 800b5a0:	00100030 	.word	0x00100030
 800b5a4:	00100020 	.word	0x00100020

0800b5a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b5c4:	bf00      	nop
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b083      	sub	sp, #12
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b5d8:	bf00      	nop
 800b5da:	370c      	adds	r7, #12
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e2:	4770      	bx	lr

0800b5e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b083      	sub	sp, #12
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b5ec:	bf00      	nop
 800b5ee:	370c      	adds	r7, #12
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f6:	4770      	bx	lr

0800b5f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b085      	sub	sp, #20
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
 800b600:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a47      	ldr	r2, [pc, #284]	@ (800b728 <TIM_Base_SetConfig+0x130>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d013      	beq.n	800b638 <TIM_Base_SetConfig+0x40>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b616:	d00f      	beq.n	800b638 <TIM_Base_SetConfig+0x40>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	4a44      	ldr	r2, [pc, #272]	@ (800b72c <TIM_Base_SetConfig+0x134>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d00b      	beq.n	800b638 <TIM_Base_SetConfig+0x40>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a43      	ldr	r2, [pc, #268]	@ (800b730 <TIM_Base_SetConfig+0x138>)
 800b624:	4293      	cmp	r3, r2
 800b626:	d007      	beq.n	800b638 <TIM_Base_SetConfig+0x40>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a42      	ldr	r2, [pc, #264]	@ (800b734 <TIM_Base_SetConfig+0x13c>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d003      	beq.n	800b638 <TIM_Base_SetConfig+0x40>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	4a41      	ldr	r2, [pc, #260]	@ (800b738 <TIM_Base_SetConfig+0x140>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d108      	bne.n	800b64a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b63e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	68fa      	ldr	r2, [r7, #12]
 800b646:	4313      	orrs	r3, r2
 800b648:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a36      	ldr	r2, [pc, #216]	@ (800b728 <TIM_Base_SetConfig+0x130>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d027      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b658:	d023      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a33      	ldr	r2, [pc, #204]	@ (800b72c <TIM_Base_SetConfig+0x134>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d01f      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	4a32      	ldr	r2, [pc, #200]	@ (800b730 <TIM_Base_SetConfig+0x138>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d01b      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	4a31      	ldr	r2, [pc, #196]	@ (800b734 <TIM_Base_SetConfig+0x13c>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d017      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4a30      	ldr	r2, [pc, #192]	@ (800b738 <TIM_Base_SetConfig+0x140>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d013      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	4a2f      	ldr	r2, [pc, #188]	@ (800b73c <TIM_Base_SetConfig+0x144>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d00f      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	4a2e      	ldr	r2, [pc, #184]	@ (800b740 <TIM_Base_SetConfig+0x148>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d00b      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a2d      	ldr	r2, [pc, #180]	@ (800b744 <TIM_Base_SetConfig+0x14c>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d007      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	4a2c      	ldr	r2, [pc, #176]	@ (800b748 <TIM_Base_SetConfig+0x150>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d003      	beq.n	800b6a2 <TIM_Base_SetConfig+0xaa>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	4a2b      	ldr	r2, [pc, #172]	@ (800b74c <TIM_Base_SetConfig+0x154>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d108      	bne.n	800b6b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b6a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	68db      	ldr	r3, [r3, #12]
 800b6ae:	68fa      	ldr	r2, [r7, #12]
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	695b      	ldr	r3, [r3, #20]
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	689a      	ldr	r2, [r3, #8]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	4a14      	ldr	r2, [pc, #80]	@ (800b728 <TIM_Base_SetConfig+0x130>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d00f      	beq.n	800b6fa <TIM_Base_SetConfig+0x102>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4a16      	ldr	r2, [pc, #88]	@ (800b738 <TIM_Base_SetConfig+0x140>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00b      	beq.n	800b6fa <TIM_Base_SetConfig+0x102>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a15      	ldr	r2, [pc, #84]	@ (800b73c <TIM_Base_SetConfig+0x144>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d007      	beq.n	800b6fa <TIM_Base_SetConfig+0x102>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4a14      	ldr	r2, [pc, #80]	@ (800b740 <TIM_Base_SetConfig+0x148>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d003      	beq.n	800b6fa <TIM_Base_SetConfig+0x102>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a13      	ldr	r2, [pc, #76]	@ (800b744 <TIM_Base_SetConfig+0x14c>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d103      	bne.n	800b702 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	691a      	ldr	r2, [r3, #16]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f043 0204 	orr.w	r2, r3, #4
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2201      	movs	r2, #1
 800b712:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	601a      	str	r2, [r3, #0]
}
 800b71a:	bf00      	nop
 800b71c:	3714      	adds	r7, #20
 800b71e:	46bd      	mov	sp, r7
 800b720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b724:	4770      	bx	lr
 800b726:	bf00      	nop
 800b728:	40010000 	.word	0x40010000
 800b72c:	40000400 	.word	0x40000400
 800b730:	40000800 	.word	0x40000800
 800b734:	40000c00 	.word	0x40000c00
 800b738:	40010400 	.word	0x40010400
 800b73c:	40014000 	.word	0x40014000
 800b740:	40014400 	.word	0x40014400
 800b744:	40014800 	.word	0x40014800
 800b748:	4000e000 	.word	0x4000e000
 800b74c:	4000e400 	.word	0x4000e400

0800b750 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b750:	b480      	push	{r7}
 800b752:	b087      	sub	sp, #28
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	6a1b      	ldr	r3, [r3, #32]
 800b760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	6a1b      	ldr	r3, [r3, #32]
 800b766:	f023 0201 	bic.w	r2, r3, #1
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	699b      	ldr	r3, [r3, #24]
 800b772:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b77a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	011b      	lsls	r3, r3, #4
 800b780:	693a      	ldr	r2, [r7, #16]
 800b782:	4313      	orrs	r3, r2
 800b784:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	f023 030a 	bic.w	r3, r3, #10
 800b78c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b78e:	697a      	ldr	r2, [r7, #20]
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	4313      	orrs	r3, r2
 800b794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	693a      	ldr	r2, [r7, #16]
 800b79a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	697a      	ldr	r2, [r7, #20]
 800b7a0:	621a      	str	r2, [r3, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	371c      	adds	r7, #28
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr

0800b7ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7ae:	b480      	push	{r7}
 800b7b0:	b087      	sub	sp, #28
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	60f8      	str	r0, [r7, #12]
 800b7b6:	60b9      	str	r1, [r7, #8]
 800b7b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	6a1b      	ldr	r3, [r3, #32]
 800b7be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6a1b      	ldr	r3, [r3, #32]
 800b7c4:	f023 0210 	bic.w	r2, r3, #16
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	699b      	ldr	r3, [r3, #24]
 800b7d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b7d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	031b      	lsls	r3, r3, #12
 800b7de:	693a      	ldr	r2, [r7, #16]
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b7ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	011b      	lsls	r3, r3, #4
 800b7f0:	697a      	ldr	r2, [r7, #20]
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	693a      	ldr	r2, [r7, #16]
 800b7fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	697a      	ldr	r2, [r7, #20]
 800b800:	621a      	str	r2, [r3, #32]
}
 800b802:	bf00      	nop
 800b804:	371c      	adds	r7, #28
 800b806:	46bd      	mov	sp, r7
 800b808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80c:	4770      	bx	lr
	...

0800b810 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b820:	68fa      	ldr	r2, [r7, #12]
 800b822:	4b09      	ldr	r3, [pc, #36]	@ (800b848 <TIM_ITRx_SetConfig+0x38>)
 800b824:	4013      	ands	r3, r2
 800b826:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b828:	683a      	ldr	r2, [r7, #0]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	f043 0307 	orr.w	r3, r3, #7
 800b832:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	609a      	str	r2, [r3, #8]
}
 800b83a:	bf00      	nop
 800b83c:	3714      	adds	r7, #20
 800b83e:	46bd      	mov	sp, r7
 800b840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b844:	4770      	bx	lr
 800b846:	bf00      	nop
 800b848:	ffcfff8f 	.word	0xffcfff8f

0800b84c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b087      	sub	sp, #28
 800b850:	af00      	add	r7, sp, #0
 800b852:	60f8      	str	r0, [r7, #12]
 800b854:	60b9      	str	r1, [r7, #8]
 800b856:	607a      	str	r2, [r7, #4]
 800b858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	689b      	ldr	r3, [r3, #8]
 800b85e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	021a      	lsls	r2, r3, #8
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	431a      	orrs	r2, r3
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	4313      	orrs	r3, r2
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	4313      	orrs	r3, r2
 800b878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	697a      	ldr	r2, [r7, #20]
 800b87e:	609a      	str	r2, [r3, #8]
}
 800b880:	bf00      	nop
 800b882:	371c      	adds	r7, #28
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b085      	sub	sp, #20
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	d101      	bne.n	800b8a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b8a0:	2302      	movs	r3, #2
 800b8a2:	e077      	b.n	800b994 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2202      	movs	r2, #2
 800b8b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a35      	ldr	r2, [pc, #212]	@ (800b9a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d004      	beq.n	800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4a34      	ldr	r2, [pc, #208]	@ (800b9a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d108      	bne.n	800b8ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b8de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	68fa      	ldr	r2, [r7, #12]
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	68fa      	ldr	r2, [r7, #12]
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	68fa      	ldr	r2, [r7, #12]
 800b902:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	4a25      	ldr	r2, [pc, #148]	@ (800b9a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d02c      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b916:	d027      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a22      	ldr	r2, [pc, #136]	@ (800b9a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d022      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	4a21      	ldr	r2, [pc, #132]	@ (800b9ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d01d      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4a1f      	ldr	r2, [pc, #124]	@ (800b9b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d018      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a1a      	ldr	r2, [pc, #104]	@ (800b9a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d013      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a1b      	ldr	r2, [pc, #108]	@ (800b9b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d00e      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a1a      	ldr	r2, [pc, #104]	@ (800b9b8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d009      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a18      	ldr	r2, [pc, #96]	@ (800b9bc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d004      	beq.n	800b968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a17      	ldr	r2, [pc, #92]	@ (800b9c0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d10c      	bne.n	800b982 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b96e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	689b      	ldr	r3, [r3, #8]
 800b974:	68ba      	ldr	r2, [r7, #8]
 800b976:	4313      	orrs	r3, r2
 800b978:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	68ba      	ldr	r2, [r7, #8]
 800b980:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2201      	movs	r2, #1
 800b986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2200      	movs	r2, #0
 800b98e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3714      	adds	r7, #20
 800b998:	46bd      	mov	sp, r7
 800b99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99e:	4770      	bx	lr
 800b9a0:	40010000 	.word	0x40010000
 800b9a4:	40010400 	.word	0x40010400
 800b9a8:	40000400 	.word	0x40000400
 800b9ac:	40000800 	.word	0x40000800
 800b9b0:	40000c00 	.word	0x40000c00
 800b9b4:	40001800 	.word	0x40001800
 800b9b8:	40014000 	.word	0x40014000
 800b9bc:	4000e000 	.word	0x4000e000
 800b9c0:	4000e400 	.word	0x4000e400

0800b9c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b9cc:	bf00      	nop
 800b9ce:	370c      	adds	r7, #12
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr

0800b9d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b083      	sub	sp, #12
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b9e0:	bf00      	nop
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b083      	sub	sp, #12
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b9f4:	bf00      	nop
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <memset>:
 800ba00:	4402      	add	r2, r0
 800ba02:	4603      	mov	r3, r0
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d100      	bne.n	800ba0a <memset+0xa>
 800ba08:	4770      	bx	lr
 800ba0a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba0e:	e7f9      	b.n	800ba04 <memset+0x4>

0800ba10 <__libc_init_array>:
 800ba10:	b570      	push	{r4, r5, r6, lr}
 800ba12:	4d0d      	ldr	r5, [pc, #52]	@ (800ba48 <__libc_init_array+0x38>)
 800ba14:	4c0d      	ldr	r4, [pc, #52]	@ (800ba4c <__libc_init_array+0x3c>)
 800ba16:	1b64      	subs	r4, r4, r5
 800ba18:	10a4      	asrs	r4, r4, #2
 800ba1a:	2600      	movs	r6, #0
 800ba1c:	42a6      	cmp	r6, r4
 800ba1e:	d109      	bne.n	800ba34 <__libc_init_array+0x24>
 800ba20:	4d0b      	ldr	r5, [pc, #44]	@ (800ba50 <__libc_init_array+0x40>)
 800ba22:	4c0c      	ldr	r4, [pc, #48]	@ (800ba54 <__libc_init_array+0x44>)
 800ba24:	f000 f826 	bl	800ba74 <_init>
 800ba28:	1b64      	subs	r4, r4, r5
 800ba2a:	10a4      	asrs	r4, r4, #2
 800ba2c:	2600      	movs	r6, #0
 800ba2e:	42a6      	cmp	r6, r4
 800ba30:	d105      	bne.n	800ba3e <__libc_init_array+0x2e>
 800ba32:	bd70      	pop	{r4, r5, r6, pc}
 800ba34:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba38:	4798      	blx	r3
 800ba3a:	3601      	adds	r6, #1
 800ba3c:	e7ee      	b.n	800ba1c <__libc_init_array+0xc>
 800ba3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba42:	4798      	blx	r3
 800ba44:	3601      	adds	r6, #1
 800ba46:	e7f2      	b.n	800ba2e <__libc_init_array+0x1e>
 800ba48:	0800bb00 	.word	0x0800bb00
 800ba4c:	0800bb00 	.word	0x0800bb00
 800ba50:	0800bb00 	.word	0x0800bb00
 800ba54:	0800bb04 	.word	0x0800bb04

0800ba58 <memcpy>:
 800ba58:	440a      	add	r2, r1
 800ba5a:	4291      	cmp	r1, r2
 800ba5c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ba60:	d100      	bne.n	800ba64 <memcpy+0xc>
 800ba62:	4770      	bx	lr
 800ba64:	b510      	push	{r4, lr}
 800ba66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba6e:	4291      	cmp	r1, r2
 800ba70:	d1f9      	bne.n	800ba66 <memcpy+0xe>
 800ba72:	bd10      	pop	{r4, pc}

0800ba74 <_init>:
 800ba74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba76:	bf00      	nop
 800ba78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba7a:	bc08      	pop	{r3}
 800ba7c:	469e      	mov	lr, r3
 800ba7e:	4770      	bx	lr

0800ba80 <_fini>:
 800ba80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba82:	bf00      	nop
 800ba84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba86:	bc08      	pop	{r3}
 800ba88:	469e      	mov	lr, r3
 800ba8a:	4770      	bx	lr
