
# B.TECH in Electronics and Communication Engineering (ECE) Laboratory

This repository consists of all the laboratory work which has been done in the time period of all semester in Electronics and Communication(ECE) stream of Bachelors in Technology (B.Tech).  
1st Year - 2nd semester,  
2nd Year - 3rd and 4th semester ,
3rd Year - 5th and 6th semester


## Second Year

#### 3rd Sem
  - [EC-392 Digital System Design ](https://github.com/MeheliR/Btech-ECE-labs/tree/main/3RD%20SEMESTER/DSD)

### Tutorials
-  Introduction to Digital Electronics Lab- Nomenclature of Digital Ics, Specifications, Study of the Data Sheet, Concept of Vcc and Ground, Verification of the Truth Tables of Logic Gates using TTL ICs.

- Implementation of the Given Boolean Function using Logic Gates in Both Sop and Pos Forms.

- Verification of State Tables ofRs, J-k, T and D Flip-Flops using NAND & NOR Gates

- Implementation and Verification of Decoder/De-Multiplexer and Encoder using Logic Gates.

- Implementation of 4xl Multiplexer using Logic Gates.

- Implementation of 4-Bit Parallel Adder Using 7483 IC.

- Design, and Verify the 4- Bit Synchronous Counter

- Design, and Verify the 4-Bit Asynchronous Counter.

- Simulation of MOS Inverter with different loads using PSPICE software

- Simulation of CMOS Inverter for different parameters Kn, Kp as a design variable in suitable circuit simulator software.

- Design of a 4-bit Multiplexer using VHDL\Verilog

- Design of a decade counter using VHDL\Verilog.

- Design of a 3-input NAND gate and its simulation using suitable logic simulator
## Built with

- Multisim



## Usage

The given files consists of the codes and the illustrations for the labs present in the duration of time . The particular README files present along with the codes reflect the to dos for the particular lab.  


## License

This is Licensed under the [MIT](https://github.com/MeheliR/Btech-ECE-labs/blob/main/LICENSE) LICENSE.

