multiline_comment|/*======================================================================&n;&n;    drivers/mtd/maps/armflash.c: ARM Flash Layout/Partitioning&n;  &n;    Copyright (C) 2000 ARM Limited&n;  &n;   This program is free software; you can redistribute it and/or modify&n;   it under the terms of the GNU General Public License as published by&n;   the Free Software Foundation; either version 2 of the License, or&n;   (at your option) any later version.&n;  &n;   This program is distributed in the hope that it will be useful,&n;   but WITHOUT ANY WARRANTY; without even the implied warranty of&n;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n;   GNU General Public License for more details.&n;  &n;   You should have received a copy of the GNU General Public License&n;   along with this program; if not, write to the Free Software&n;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n;  &n;   This is access code for flashes using ARM&squot;s flash partitioning &n;   standards.&n;&n;   $Id: integrator-flash.c,v 1.6 2001/10/02 16:00:01 dwmw2 Exp $&n;&n;======================================================================*/
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/mtd/mtd.h&gt;
macro_line|#include &lt;linux/mtd/map.h&gt;
macro_line|#include &lt;linux/mtd/partitions.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/system.h&gt;
r_extern
r_int
id|parse_afs_partitions
c_func
(paren
r_struct
id|mtd_info
op_star
comma
r_struct
id|mtd_partition
op_star
op_star
)paren
suffix:semicolon
singleline_comment|// board specific stuff - sorry, it should be in arch/arm/mach-*.
macro_line|#ifdef CONFIG_ARCH_INTEGRATOR
DECL|macro|FLASH_BASE
mdefine_line|#define FLASH_BASE&t;INTEGRATOR_FLASH_BASE
DECL|macro|FLASH_SIZE
mdefine_line|#define FLASH_SIZE&t;INTEGRATOR_FLASH_SIZE
DECL|macro|FLASH_PART_SIZE
mdefine_line|#define FLASH_PART_SIZE 0x400000
DECL|macro|SC_CTRLC
mdefine_line|#define SC_CTRLC&t;(IO_ADDRESS(INTEGRATOR_SC_BASE) + INTEGRATOR_SC_CTRLC_OFFSET)
DECL|macro|SC_CTRLS
mdefine_line|#define SC_CTRLS&t;(IO_ADDRESS(INTEGRATOR_SC_BASE) + INTEGRATOR_SC_CTRLS_OFFSET)
DECL|macro|EBI_CSR1
mdefine_line|#define EBI_CSR1&t;(IO_ADDRESS(INTEGRATOR_EBI_BASE) + INTEGRATOR_EBI_CSR1_OFFSET)
DECL|macro|EBI_LOCK
mdefine_line|#define EBI_LOCK&t;(IO_ADDRESS(INTEGRATOR_EBI_BASE) + INTEGRATOR_EBI_LOCK_OFFSET)
multiline_comment|/*&n; * Initialise the flash access systems:&n; *  - Disable VPP&n; *  - Assert WP&n; *  - Set write enable bit in EBI reg&n; */
DECL|function|armflash_flash_init
r_static
r_void
id|armflash_flash_init
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|tmp
suffix:semicolon
id|__raw_writel
c_func
(paren
id|INTEGRATOR_SC_CTRL_nFLVPPEN
op_or
id|INTEGRATOR_SC_CTRL_nFLWP
comma
id|SC_CTRLC
)paren
suffix:semicolon
id|tmp
op_assign
id|__raw_readl
c_func
(paren
id|EBI_CSR1
)paren
op_or
id|INTEGRATOR_EBI_WRITE_ENABLE
suffix:semicolon
id|__raw_writel
c_func
(paren
id|tmp
comma
id|EBI_CSR1
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|__raw_readl
c_func
(paren
id|EBI_CSR1
)paren
op_amp
id|INTEGRATOR_EBI_WRITE_ENABLE
)paren
)paren
(brace
id|__raw_writel
c_func
(paren
l_int|0xa05f
comma
id|EBI_LOCK
)paren
suffix:semicolon
id|__raw_writel
c_func
(paren
id|tmp
comma
id|EBI_CSR1
)paren
suffix:semicolon
id|__raw_writel
c_func
(paren
l_int|0
comma
id|EBI_LOCK
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Shutdown the flash access systems:&n; *  - Disable VPP&n; *  - Assert WP&n; *  - Clear write enable bit in EBI reg&n; */
DECL|function|armflash_flash_exit
r_static
r_void
id|armflash_flash_exit
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|tmp
suffix:semicolon
id|__raw_writel
c_func
(paren
id|INTEGRATOR_SC_CTRL_nFLVPPEN
op_or
id|INTEGRATOR_SC_CTRL_nFLWP
comma
id|SC_CTRLC
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Clear the write enable bit in system controller EBI register.&n;&t; */
id|tmp
op_assign
id|__raw_readl
c_func
(paren
id|EBI_CSR1
)paren
op_amp
op_complement
id|INTEGRATOR_EBI_WRITE_ENABLE
suffix:semicolon
id|__raw_writel
c_func
(paren
id|tmp
comma
id|EBI_CSR1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|__raw_readl
c_func
(paren
id|EBI_CSR1
)paren
op_amp
id|INTEGRATOR_EBI_WRITE_ENABLE
)paren
(brace
id|__raw_writel
c_func
(paren
l_int|0xa05f
comma
id|EBI_LOCK
)paren
suffix:semicolon
id|__raw_writel
c_func
(paren
id|tmp
comma
id|EBI_CSR1
)paren
suffix:semicolon
id|__raw_writel
c_func
(paren
l_int|0
comma
id|EBI_LOCK
)paren
suffix:semicolon
)brace
)brace
DECL|function|armflash_flash_wp
r_static
r_void
id|armflash_flash_wp
c_func
(paren
r_int
id|on
)paren
(brace
r_int
r_int
id|reg
suffix:semicolon
r_if
c_cond
(paren
id|on
)paren
id|reg
op_assign
id|SC_CTRLC
suffix:semicolon
r_else
id|reg
op_assign
id|SC_CTRLS
suffix:semicolon
id|__raw_writel
c_func
(paren
id|INTEGRATOR_SC_CTRL_nFLWP
comma
id|reg
)paren
suffix:semicolon
)brace
DECL|function|armflash_set_vpp
r_static
r_void
id|armflash_set_vpp
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
id|on
)paren
(brace
r_int
r_int
id|reg
suffix:semicolon
r_if
c_cond
(paren
id|on
)paren
id|reg
op_assign
id|SC_CTRLS
suffix:semicolon
r_else
id|reg
op_assign
id|SC_CTRLC
suffix:semicolon
id|__raw_writel
c_func
(paren
id|INTEGRATOR_SC_CTRL_nFLVPPEN
comma
id|reg
)paren
suffix:semicolon
)brace
macro_line|#endif
macro_line|#ifdef CONFIG_ARCH_P720T
DECL|macro|FLASH_BASE
mdefine_line|#define FLASH_BASE&t;&t;(0x04000000)
DECL|macro|FLASH_SIZE
mdefine_line|#define FLASH_SIZE&t;&t;(64*1024*1024)
DECL|macro|FLASH_PART_SIZE
mdefine_line|#define FLASH_PART_SIZE &t;(4*1024*1024)
DECL|macro|FLASH_BLOCK_SIZE
mdefine_line|#define FLASH_BLOCK_SIZE&t;(128*1024)
DECL|function|armflash_flash_init
r_static
r_void
id|armflash_flash_init
c_func
(paren
r_void
)paren
(brace
)brace
DECL|function|armflash_flash_exit
r_static
r_void
id|armflash_flash_exit
c_func
(paren
r_void
)paren
(brace
)brace
DECL|function|armflash_flash_wp
r_static
r_void
id|armflash_flash_wp
c_func
(paren
r_int
id|on
)paren
(brace
)brace
DECL|function|armflash_set_vpp
r_static
r_void
id|armflash_set_vpp
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
id|on
)paren
(brace
)brace
macro_line|#endif
DECL|function|armflash_read8
r_static
id|__u8
id|armflash_read8
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
r_int
id|ofs
)paren
(brace
r_return
id|readb
c_func
(paren
id|ofs
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_read16
r_static
id|__u16
id|armflash_read16
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
r_int
id|ofs
)paren
(brace
r_return
id|readw
c_func
(paren
id|ofs
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_read32
r_static
id|__u32
id|armflash_read32
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
r_int
id|ofs
)paren
(brace
r_return
id|readl
c_func
(paren
id|ofs
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_copy_from
r_static
r_void
id|armflash_copy_from
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_void
op_star
id|to
comma
r_int
r_int
id|from
comma
id|ssize_t
id|len
)paren
(brace
id|memcpy
c_func
(paren
id|to
comma
(paren
r_void
op_star
)paren
(paren
id|from
op_plus
id|map-&gt;map_priv_2
)paren
comma
id|len
)paren
suffix:semicolon
)brace
DECL|function|armflash_write8
r_static
r_void
id|armflash_write8
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
id|__u8
id|d
comma
r_int
r_int
id|adr
)paren
(brace
id|writeb
c_func
(paren
id|d
comma
id|adr
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_write16
r_static
r_void
id|armflash_write16
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
id|__u16
id|d
comma
r_int
r_int
id|adr
)paren
(brace
id|writew
c_func
(paren
id|d
comma
id|adr
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_write32
r_static
r_void
id|armflash_write32
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
id|__u32
id|d
comma
r_int
r_int
id|adr
)paren
(brace
id|writel
c_func
(paren
id|d
comma
id|adr
op_plus
id|map-&gt;map_priv_2
)paren
suffix:semicolon
)brace
DECL|function|armflash_copy_to
r_static
r_void
id|armflash_copy_to
c_func
(paren
r_struct
id|map_info
op_star
id|map
comma
r_int
r_int
id|to
comma
r_const
r_void
op_star
id|from
comma
id|ssize_t
id|len
)paren
(brace
id|memcpy
c_func
(paren
(paren
r_void
op_star
)paren
(paren
id|to
op_plus
id|map-&gt;map_priv_2
)paren
comma
id|from
comma
id|len
)paren
suffix:semicolon
)brace
DECL|variable|armflash_map
r_static
r_struct
id|map_info
id|armflash_map
op_assign
(brace
id|name
suffix:colon
l_string|&quot;AFS&quot;
comma
id|read8
suffix:colon
id|armflash_read8
comma
id|read16
suffix:colon
id|armflash_read16
comma
id|read32
suffix:colon
id|armflash_read32
comma
id|copy_from
suffix:colon
id|armflash_copy_from
comma
id|write8
suffix:colon
id|armflash_write8
comma
id|write16
suffix:colon
id|armflash_write16
comma
id|write32
suffix:colon
id|armflash_write32
comma
id|copy_to
suffix:colon
id|armflash_copy_to
comma
id|set_vpp
suffix:colon
id|armflash_set_vpp
comma
)brace
suffix:semicolon
DECL|variable|mtd
r_static
r_struct
id|mtd_info
op_star
id|mtd
suffix:semicolon
DECL|function|armflash_cfi_init
r_static
r_int
id|__init
id|armflash_cfi_init
c_func
(paren
r_void
op_star
id|base
comma
id|u_int
id|size
)paren
(brace
r_struct
id|mtd_partition
op_star
id|parts
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|armflash_flash_init
c_func
(paren
)paren
suffix:semicolon
id|armflash_flash_wp
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * look for CFI based flash parts fitted to this board&n;&t; */
id|armflash_map.size
op_assign
id|size
suffix:semicolon
id|armflash_map.buswidth
op_assign
l_int|4
suffix:semicolon
id|armflash_map.map_priv_2
op_assign
(paren
r_int
r_int
)paren
id|base
suffix:semicolon
multiline_comment|/*&n;&t; * Also, the CFI layer automatically works out what size&n;&t; * of chips we have, and does the necessary identification&n;&t; * for us automatically.&n;&t; */
id|mtd
op_assign
id|do_map_probe
c_func
(paren
l_string|&quot;cfi_probe&quot;
comma
op_amp
id|armflash_map
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|mtd
)paren
r_return
op_minus
id|ENXIO
suffix:semicolon
id|mtd-&gt;module
op_assign
id|THIS_MODULE
suffix:semicolon
id|ret
op_assign
id|parse_afs_partitions
c_func
(paren
id|mtd
comma
op_amp
id|parts
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OG
l_int|0
)paren
(brace
id|ret
op_assign
id|add_mtd_partitions
c_func
(paren
id|mtd
comma
id|parts
comma
id|ret
)paren
suffix:semicolon
multiline_comment|/* we don&squot;t need the partition info any longer */
id|kfree
c_func
(paren
id|parts
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;mtd partition registration &quot;
l_string|&quot;failed: %d&bslash;n&quot;
comma
id|ret
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * If we got an error, free all resources.&n;&t; */
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
(brace
id|del_mtd_partitions
c_func
(paren
id|mtd
)paren
suffix:semicolon
id|map_destroy
c_func
(paren
id|mtd
)paren
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
DECL|function|armflash_cfi_exit
r_static
r_void
id|armflash_cfi_exit
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|mtd
)paren
(brace
id|del_mtd_partitions
c_func
(paren
id|mtd
)paren
suffix:semicolon
id|map_destroy
c_func
(paren
id|mtd
)paren
suffix:semicolon
)brace
)brace
DECL|function|armflash_init
r_static
r_int
id|__init
id|armflash_init
c_func
(paren
r_void
)paren
(brace
r_int
id|err
op_assign
op_minus
id|EBUSY
suffix:semicolon
r_void
op_star
id|base
suffix:semicolon
r_if
c_cond
(paren
id|request_mem_region
c_func
(paren
id|FLASH_BASE
comma
id|FLASH_SIZE
comma
l_string|&quot;flash&quot;
)paren
op_eq
l_int|NULL
)paren
r_goto
id|out
suffix:semicolon
id|base
op_assign
id|ioremap
c_func
(paren
id|FLASH_BASE
comma
id|FLASH_SIZE
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|ENOMEM
suffix:semicolon
r_if
c_cond
(paren
id|base
op_eq
l_int|NULL
)paren
r_goto
id|release
suffix:semicolon
id|err
op_assign
id|armflash_cfi_init
c_func
(paren
id|base
comma
id|FLASH_SIZE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
)paren
(brace
id|iounmap
c_func
(paren
id|base
)paren
suffix:semicolon
id|release
suffix:colon
id|release_mem_region
c_func
(paren
id|FLASH_BASE
comma
id|FLASH_SIZE
)paren
suffix:semicolon
)brace
id|out
suffix:colon
r_return
id|err
suffix:semicolon
)brace
DECL|function|armflash_exit
r_static
r_void
id|__exit
id|armflash_exit
c_func
(paren
r_void
)paren
(brace
id|armflash_cfi_exit
c_func
(paren
)paren
suffix:semicolon
id|iounmap
c_func
(paren
(paren
r_void
op_star
)paren
id|armflash_map.map_priv_2
)paren
suffix:semicolon
id|release_mem_region
c_func
(paren
id|FLASH_BASE
comma
id|FLASH_SIZE
)paren
suffix:semicolon
id|armflash_flash_exit
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|variable|armflash_init
id|module_init
c_func
(paren
id|armflash_init
)paren
suffix:semicolon
DECL|variable|armflash_exit
id|module_exit
c_func
(paren
id|armflash_exit
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;ARM Ltd&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;ARM Integrator CFI map driver&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
eof
