// Seed: 1856035486
module module_0 ();
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output logic id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri0 id_5
);
  assign id_3 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_7;
  always id_2 <= id_7;
  wire id_8;
  assign id_7 = {id_7{id_4 ==? id_7}};
  tri  id_9;
  wire id_10;
  wire id_11, id_12;
  assign id_9 = -1;
endmodule
module module_2 #(
    parameter id_13 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      id_8, 1'b0 + 1
  );
  wire id_10 = id_7;
  wire id_11, id_12;
  defparam id_13 = 1;
  assign module_0.id_1 = 0;
  assign id_6 = -1;
endmodule
