
*** Running vivado
    with args -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source vpl.tcl -notrace
INFO: Dispatch client connection id - 36651
[17:22:24] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: create_project -part xcvc1902-vsvd1760-2MP-e-S -force prj prj
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.785 ; gain = 97.961 ; free physical = 45448 ; free virtual = 108641
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp_inst_0
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp_inst_0
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list top_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[17:22:41] Run vpl: Step create_project: Completed
[17:22:41] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:vck5000:part0:1.0 [current_project]
WARNING: [Board 49-151] The current board 'xilinx.com::vck5000:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [OCL_UTIL] set_property ip_repo_paths /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0 /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /home/xilinx/software/Vitis/2022.2/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.465 ; gain = 166.930 ; free physical = 45216 ; free virtual = 108411
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/ulp_inst_0/ulp_inst_0.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/bd/ulp_inst_0/ulp_inst_0.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp_inst_0.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_inst_0_axi_noc_h2c_0
ulp_inst_0_axi_noc_aie_prog_0
ulp_inst_0_axi_noc_kernel0_0

WARNING: [IP_Flow 19-2162] IP 'bd_0ad1_M02_INI_stub_nmu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'bd_0ad1_M00_INI_stub_nmu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'bd_0ad1_M01_INI_stub_nmu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ulp_inst_0_axi_noc_kernel0_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs. * IP 'ulp_inst_0_axi_noc_kernel0_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_0dc7_M01_AXI_nsu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'bd_0dc7_M00_AXI_nsu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ulp_inst_0_axi_noc_h2c_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs. * IP 'ulp_inst_0_axi_noc_h2c_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_afcb_M00_AXI_nsu_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ulp_inst_0_axi_noc_aie_prog_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs. * IP 'ulp_inst_0_axi_noc_aie_prog_0' contains one or more locked subcores.
import_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2039.465 ; gain = 0.000 ; free physical = 44817 ; free virtual = 108096
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp_inst_0.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp_inst_0.bd]
Reading block design file </home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd>...
Successfully read diagram <ulp_inst_0> from block design file </home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd>
WARNING: [BD 41-2846] Parent Block Design Container for /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd not found in the current project. The Block Design needs to be validated again, if previously validated
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
Upgrade NoC IP. IP Original Revision: 1.69.
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [IP_Flow 19-3420] Updated ulp_inst_0_axi_noc_kernel0_0 to use current project options
Upgrade NoC IP. IP Original Revision: 1.69.
INFO: [IP_Flow 19-3420] Updated ulp_inst_0_axi_noc_h2c_0 to use current project options
Upgrade NoC IP. IP Original Revision: 1.69.
INFO: [IP_Flow 19-3420] Updated ulp_inst_0_axi_noc_aie_prog_0 to use current project options
open_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2968.668 ; gain = 891.148 ; free physical = 42565 ; free virtual = 105841
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/sys_link_overlay.pre.tcl
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter SLR_ASSIGNMENTS on /setup_aie_0. Parameter does not exist
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter SLR_ASSIGNMENTS on /setup_aie_1. Parameter does not exist
CRITICAL WARNING: [BD 41-1276] Cannot set the parameter SLR_ASSIGNMENTS on /sink_from_aie_0. Parameter does not exist
WARNING: [BD 41-1753] The name 'axi_ic_axi_noc_kernel0_S00_AXI' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_ic_axi_noc_kernel0_S01_AXI' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'kernel_interrupt_xlconcat_0_In0_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd> 
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/sys_link_overlay.post.tcl
[17:23:40] Run vpl: Step create_bd: Completed
[17:23:40] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: Writing /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/BLP_M_M00_INI_0/Reg' is being assigned into address space '/setup_aie_0/Data_m_axi_gmem0' at <0xC1_0000_0000 [ 4G ]>.
Slave segment '/BLP_M_M01_INI_0/Reg' is being assigned into address space '/setup_aie_1/Data_m_axi_gmem0' at <0xC1_0000_0000 [ 4G ]>.
Slave segment '/BLP_M_M02_INI_0/Reg' is being assigned into address space '/sink_from_aie_0/Data_m_axi_gmem1' at <0xC1_0000_0000 [ 12G ]>.
Slave segment '/setup_aie_0/s_axi_control/Reg' is being assigned into address space '/BLP_S_AXI_CTRL_USER_00' at <0x202_0001_0000 [ 64K ]>.
Slave segment '/setup_aie_1/s_axi_control/Reg' is being assigned into address space '/BLP_S_AXI_CTRL_USER_00' at <0x202_0002_0000 [ 64K ]>.
Slave segment '/sink_from_aie_0/s_axi_control/Reg' is being assigned into address space '/BLP_S_AXI_CTRL_USER_00' at <0x202_0003_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd> 
[17:23:40] Run vpl: Step update_bd: Completed
[17:23:40] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp_inst_0.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /ai_engine_0/M00_AXIS is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ai_engine_0/S00_AXIS is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ai_engine_0/S01_AXIS is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-968] AXI interface port /M00_AXIS is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-968] AXI interface port /S00_AXIS is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-968] AXI interface port /S01_AXIS is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_noc_kernel0/S02_AXI is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_R_INVERTED(0) on '/ip_pipe_dbg_hub_fw_00' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_R_INVERTED(0) on '/ip_pipe_ext_tog_kernel_00_null' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_R_INVERTED(0) on '/ip_pipe_ext_tog_kernel_01_null' with propagated value(1). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.0-1] ulp_inst_0_axi_noc_kernel0_0: End-point interface connected to AXI NoC interface S00_AXI is configured with data-width 1024 where NMU can support only up to 512 bits wide data. Please ensure and reconfigure end-point interface with data-width 512
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.0-1] ulp_inst_0_axi_noc_kernel0_0: End-point interface connected to AXI NoC interface S01_AXI is configured with data-width 1024 where NMU can support only up to 512 bits wide data. Please ensure and reconfigure end-point interface with data-width 512
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(512) on '/S00_AXI_nmu' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(512) on '/S01_AXI_nmu' with propagated value(32). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_user_0: SmartConnect ulp_inst_0_axi_ic_user_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0: SmartConnect ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0: SmartConnect ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_sc_plram_0: SmartConnect ulp_inst_0_axi_sc_plram_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_user_extend_0: SmartConnect ulp_inst_0_axi_ic_user_extend_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_user_extend_0: IP ulp_inst_0_axi_ic_user_extend_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ulp_inst_0_axi_ic_user_extend_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {__enable_axi4lite_64_mi__ 1 disable_low_area_mode 1}} [get_bd_cells /ulp_inst_0_axi_ic_user_extend_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /plram_ctrl/S_AXI(0) and /axi_sc_plram/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /plram_ctrl/S_AXI(0) and /axi_sc_plram/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_dbg_hub/S_AXI(0) and /axi_dbg_fw/M_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_dbg_hub/S_AXI(0) and /axi_dbg_fw/M_AXI(18)
WARNING: [BD 41-927] Following properties on pin /setup_aie_0/ap_clk have been updated from connected ip, but BD cell '/setup_aie_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 299996999 
Please resolve any mismatches by directly setting properties on BD cell </setup_aie_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /setup_aie_1/ap_clk have been updated from connected ip, but BD cell '/setup_aie_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 299996999 
Please resolve any mismatches by directly setting properties on BD cell </setup_aie_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /sink_from_aie_0/ap_clk have been updated from connected ip, but BD cell '/sink_from_aie_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 299996999 
Please resolve any mismatches by directly setting properties on BD cell </sink_from_aie_0> to completely resolve these warnings.
Wrote  : </home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_aie_prog/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/axi_noc_aie_prog/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_aie_prog/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/axi_noc_aie_prog/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_axi_noc_kernel0_S00_AXI/S00_AXI_arlock'(1) to pin: '/setup_aie_0/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_axi_noc_kernel0_S01_AXI/S00_AXI_arlock'(1) to pin: '/setup_aie_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_kernel0/S02_AXI_awlock'(1) to pin: '/sink_from_aie_0/m_axi_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_kernel0/S02_AXI_arlock'(1) to pin: '/sink_from_aie_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_aie_prog/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/axi_noc_aie_prog/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_aie_prog/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/axi_noc_aie_prog/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_axi_noc_kernel0_S00_AXI/S00_AXI_arlock'(1) to pin: '/setup_aie_0/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_axi_noc_kernel0_S01_AXI/S00_AXI_arlock'(1) to pin: '/setup_aie_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_kernel0/S02_AXI_awlock'(1) to pin: '/sink_from_aie_0/m_axi_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_kernel0/S02_AXI_arlock'(1) to pin: '/sink_from_aie_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/sim/ulp_inst_0.v
Verilog Output written to : /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/hdl/ulp_inst_0_wrapper.v
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/hw_handoff/ulp_inst_0_axi_ic_user_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/synth/ulp_inst_0_axi_ic_user_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_user .
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/hw_handoff/ulp_inst_0_axi_ic_user_extend_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/synth/ulp_inst_0_axi_ic_user_extend_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_user_extend .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_0ad1_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/hw_handoff/ulp_inst_0_axi_noc_kernel0_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/ulp_inst_0_axi_noc_kernel0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_kernel0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_0dc7_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_0dc7_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_0dc7_M01_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_0dc7_M01_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/hw_handoff/ulp_inst_0_axi_noc_h2c_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/synth/ulp_inst_0_axi_noc_h2c_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_h2c .
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/hw_handoff/ulp_inst_0_axi_sc_plram_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/synth/ulp_inst_0_axi_sc_plram_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sc_plram .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_afcb_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_afcb_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/hw_handoff/ulp_inst_0_axi_noc_aie_prog_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/ulp_inst_0_axi_noc_aie_prog_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_aie_prog .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXIS'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXIS'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXIS'. A default connection has been created.
Calling reg_generate
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/hw_handoff/ulp_inst_0_ai_engine_0_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/ulp_inst_0_ai_engine_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ai_engine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block setup_aie_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block setup_aie_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sink_from_aie_0 .
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/hw_handoff/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/synth/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_axi_noc_kernel0_S00_AXI .
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/hw_handoff/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/synth/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_axi_noc_kernel0_S01_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dwc_setup_aie_0_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dwc_setup_aie_1_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_interrupt_xlconcat_0_In0_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
Exporting to file /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/hw_handoff/ulp_inst_0.hwh
Generated Hardware Definition File /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.hwdef
generate_target: Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 3177.145 ; gain = 199.570 ; free physical = 42731 ; free virtual = 106227
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp_inst_0.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_ai_engine_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_const_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_rstn_const_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_xlconcat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_inst_0_xlconstant_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0ad1_S00_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0ad1_S01_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0ad1_S02_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0ad1_const_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0dc7_M00_AXI_nsu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_0dc7_M01_AXI_nsu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5b68_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9b78_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9d54_ai_pl_ch_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9d54_noc_ai_mm_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9d54_pl_ai_ch_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_9d54_pl_ai_ch_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_a6d9_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_afcb_M00_AXI_nsu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_arinsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_arni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_aroutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_awinsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_awni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_awoutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_binsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_bni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_boutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m00wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m01wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m02wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_m03wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_rinsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_rni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_routsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d23e_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/synth.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "synthesis" [get_files .local/hw_platform/tcl_hooks/synth.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/synth.xdc]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc
[17:25:03] Run vpl: Step generate_target: Completed
[17:25:03] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:02:11 . Memory (MB): peak = 3817.457 ; gain = 568.277 ; free physical = 42220 ; free virtual = 105667
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[17:27:19] Run vpl: Step config_hw_runs: Completed
[17:27:19] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_setup_aie_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_sink_from_aie_0_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ulp_inst_0_reset_sync_kernel1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_fw_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_extend_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_gpio_null_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_sc_plram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_ic_user_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_0_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_dwc_setup_aie_1_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_gate_dbgfw_or_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_dbg_hub_fw_00_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_kernel1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_h2c_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pcie0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_pipereg_pl_axi0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_plram_ctrl_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_fixed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_reset_sync_kernel1_0
[Sun Jun 30 17:27:31 2024] Launched ulp_inst_0_gate_dbgfw_or_0_synth_1, ulp_inst_0_axi_dbg_fw_0_synth_1, ulp_inst_0_axi_noc_aie_prog_0_synth_1, ulp_inst_0_reset_sync_fixed_0_synth_1, ulp_inst_0_reset_sync_kernel1_0_synth_1, ulp_inst_0_reset_sync_kernel0_0_synth_1, ulp_inst_0_pipereg_pl_axi0_0_synth_1, ulp_inst_0_pipereg_pcie0_0_synth_1, ulp_inst_0_pipereg_kernel1_0_synth_1, ulp_inst_0_pipereg_kernel0_0_synth_1, ulp_inst_0_plram_ctrl_bram_0_synth_1, ulp_inst_0_plram_ctrl_0_synth_1, ulp_inst_0_axi_sc_plram_0_synth_1, ulp_inst_0_axi_noc_h2c_0_synth_1, ulp_inst_0_axi_noc_kernel0_0_synth_1, ulp_inst_0_axi_ic_user_extend_0_synth_1, ulp_inst_0_axi_ic_user_0_synth_1, ulp_inst_0_dwc_setup_aie_0_s_0_synth_1, ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_synth_1, ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_synth_1, ulp_inst_0_sink_from_aie_0_0_synth_1, ulp_inst_0_setup_aie_1_0_synth_1, ulp_inst_0_setup_aie_0_0_synth_1, ulp_inst_0_dwc_setup_aie_1_s_0_synth_1, ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_synth_1, ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_synth_1, ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1, ulp_inst_0_axi_dbg_hub_0_synth_1, ulp_inst_0_axi_gpio_null_user_0_synth_1...
Run output will be captured here:
ulp_inst_0_gate_dbgfw_or_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_gate_dbgfw_or_0_synth_1/runme.log
ulp_inst_0_axi_dbg_fw_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_fw_0_synth_1/runme.log
ulp_inst_0_axi_noc_aie_prog_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/runme.log
ulp_inst_0_reset_sync_fixed_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_reset_sync_fixed_0_synth_1/runme.log
ulp_inst_0_reset_sync_kernel1_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_reset_sync_kernel1_0_synth_1/runme.log
ulp_inst_0_reset_sync_kernel0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_reset_sync_kernel0_0_synth_1/runme.log
ulp_inst_0_pipereg_pl_axi0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_pipereg_pl_axi0_0_synth_1/runme.log
ulp_inst_0_pipereg_pcie0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_pipereg_pcie0_0_synth_1/runme.log
ulp_inst_0_pipereg_kernel1_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_pipereg_kernel1_0_synth_1/runme.log
ulp_inst_0_pipereg_kernel0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_pipereg_kernel0_0_synth_1/runme.log
ulp_inst_0_plram_ctrl_bram_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_bram_0_synth_1/runme.log
ulp_inst_0_plram_ctrl_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_plram_ctrl_0_synth_1/runme.log
ulp_inst_0_axi_sc_plram_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_sc_plram_0_synth_1/runme.log
ulp_inst_0_axi_noc_h2c_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_h2c_0_synth_1/runme.log
ulp_inst_0_axi_noc_kernel0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/runme.log
ulp_inst_0_axi_ic_user_extend_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_ic_user_extend_0_synth_1/runme.log
ulp_inst_0_axi_ic_user_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_ic_user_0_synth_1/runme.log
ulp_inst_0_dwc_setup_aie_0_s_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_dwc_setup_aie_0_s_0_synth_1/runme.log
ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_synth_1/runme.log
ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_synth_1/runme.log
ulp_inst_0_sink_from_aie_0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_sink_from_aie_0_0_synth_1/runme.log
ulp_inst_0_setup_aie_1_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_setup_aie_1_0_synth_1/runme.log
ulp_inst_0_setup_aie_0_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_setup_aie_0_0_synth_1/runme.log
ulp_inst_0_dwc_setup_aie_1_s_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_dwc_setup_aie_1_s_0_synth_1/runme.log
ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_synth_1/runme.log
ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_synth_1/runme.log
ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/runme.log
ulp_inst_0_axi_dbg_hub_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/runme.log
ulp_inst_0_axi_gpio_null_user_0_synth_1: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_gpio_null_user_0_synth_1/runme.log
[Sun Jun 30 17:27:31 2024] Launched my_rm_synth_1...
Run output will be captured here: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3827.465 ; gain = 10.008 ; free physical = 44871 ; free virtual = 108334
[Sun Jun 30 17:27:31 2024] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source ulp_inst_0.tcl -notrace
INFO: Dispatch client connection id - 36651
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1835.895 ; gain = 90.961 ; free physical = 35029 ; free virtual = 119353
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.637 ; gain = 190.742 ; free physical = 34630 ; free virtual = 118956
WARNING: [BD 41-2576] File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_sim_netlist.vhdl' referenced by design 'ulp_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_sim_netlist.v' referenced by design 'ulp_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_stub.vhdl' referenced by design 'ulp_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_stub.v' referenced by design 'ulp_inst_0' could not be found.
WARNING: [BD 41-2576] File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0.dcp' referenced by design 'ulp_inst_0' could not be found.
Command: synth_design -top ulp_inst_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp_inst_0/ulp_inst_0.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1989706
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3175.293 ; gain = 350.828 ; free physical = 29943 ; free virtual = 114301
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.804; parent = 2280.973; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4163.602; parent = 3185.203; children = 978.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:134]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ai_engine_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/synth/ulp_inst_0_ai_engine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_9d54' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_9d54_ai_pl_ch_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/synth/bd_9d54_ai_pl_ch_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'AIE_PL_M_AXIS32' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:325]
INFO: [Synth 8-6155] done synthesizing module 'AIE_PL_M_AXIS32' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:325]
INFO: [Synth 8-6157] synthesizing module 'ai_pl_channel_v1_0_ai2pl' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_ai2pl.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ai_pl_channel_v1_0_ai2pl' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_ai2pl.sv:2]
WARNING: [Synth 8-7071] port 's_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/synth/bd_9d54_ai_pl_ch_0_0.sv:96]
WARNING: [Synth 8-7071] port 'm_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/synth/bd_9d54_ai_pl_ch_0_0.sv:96]
WARNING: [Synth 8-7023] instance 'inst' of module 'ai_pl_v1_0_6_ai_pl' has 24 connections declared, but only 22 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/synth/bd_9d54_ai_pl_ch_0_0.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d54_ai_pl_ch_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/synth/bd_9d54_ai_pl_ch_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_9d54_noc_ai_mm_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ai_noc_v1_0_0_ai_noc' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:3]
INFO: [Synth 8-6157] synthesizing module 'AIE_NOC_S_AXI' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:163]
INFO: [Synth 8-6155] done synthesizing module 'AIE_NOC_S_AXI' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:163]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_AWID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:187]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_BID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:206]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_BUSER' does not match port width (16) of module 'AIE_NOC_S_AXI' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:208]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_ARID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:211]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_RID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:224]
WARNING: [Synth 8-7071] port 'FROM_NOC' of module 'AIE_NOC_S_AXI' is unconnected for instance 'noc_ai_mm' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:183]
WARNING: [Synth 8-7071] port 'S_AXI_TDEST' of module 'AIE_NOC_S_AXI' is unconnected for instance 'noc_ai_mm' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:183]
WARNING: [Synth 8-7071] port 'S_AXI_WID' of module 'AIE_NOC_S_AXI' is unconnected for instance 'noc_ai_mm' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:183]
WARNING: [Synth 8-7023] instance 'noc_ai_mm' of module 'AIE_NOC_S_AXI' has 52 connections declared, but only 49 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:183]
INFO: [Synth 8-6155] done synthesizing module 'ai_noc_v1_0_0_ai_noc' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:3]
WARNING: [Synth 8-7071] port 's_axi_aresetn' of module 'ai_noc_v1_0_0_ai_noc' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:221]
WARNING: [Synth 8-7071] port 's_axis_aresetn' of module 'ai_noc_v1_0_0_ai_noc' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:221]
WARNING: [Synth 8-7071] port 'm_axi_aresetn' of module 'ai_noc_v1_0_0_ai_noc' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:221]
WARNING: [Synth 8-7071] port 'm_axis_aresetn' of module 'ai_noc_v1_0_0_ai_noc' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:221]
WARNING: [Synth 8-7023] instance 'inst' of module 'ai_noc_v1_0_0_ai_noc' has 122 connections declared, but only 118 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:221]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d54_noc_ai_mm_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_9d54_noc_ai_mm_0_0.v:53]
WARNING: [Synth 8-7071] port 'to_aie_2' of module 'bd_9d54_noc_ai_mm_0_0' is unconnected for instance 'noc_ai_mm_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:245]
WARNING: [Synth 8-7071] port 'to_aie_3' of module 'bd_9d54_noc_ai_mm_0_0' is unconnected for instance 'noc_ai_mm_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:245]
WARNING: [Synth 8-7071] port 'to_aie_6' of module 'bd_9d54_noc_ai_mm_0_0' is unconnected for instance 'noc_ai_mm_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:245]
WARNING: [Synth 8-7071] port 'to_aie_7' of module 'bd_9d54_noc_ai_mm_0_0' is unconnected for instance 'noc_ai_mm_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:245]
WARNING: [Synth 8-7023] instance 'noc_ai_mm_0' of module 'bd_9d54_noc_ai_mm_0_0' has 46 connections declared, but only 42 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:245]
INFO: [Synth 8-6157] synthesizing module 'bd_9d54_pl_ai_ch_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_2/synth/bd_9d54_pl_ai_ch_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'AIE_PL_S_AXIS32' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:395]
INFO: [Synth 8-6155] done synthesizing module 'AIE_PL_S_AXIS32' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:395]
INFO: [Synth 8-6157] synthesizing module 'ai_pl_channel_v1_0_pl2ai' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_pl2ai.sv:2]
WARNING: [Synth 8-689] width (66) of port connection 's_axis_tdata' does not match port width (34) of module 'ai_pl_channel_v1_0_reg_slice' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_pl2ai.sv:103]
WARNING: [Synth 8-689] width (66) of port connection 'm_axis_tdata' does not match port width (34) of module 'ai_pl_channel_v1_0_reg_slice' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_pl2ai.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'ai_pl_channel_v1_0_pl2ai' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_1/hdl/ai_pl_v1_0_6_pl2ai.sv:2]
WARNING: [Synth 8-7071] port 's_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_2/synth/bd_9d54_pl_ai_ch_0_0.sv:93]
WARNING: [Synth 8-7071] port 'm_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_2/synth/bd_9d54_pl_ai_ch_0_0.sv:93]
WARNING: [Synth 8-7023] instance 'inst' of module 'ai_pl_v1_0_6_ai_pl' has 24 connections declared, but only 22 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_2/synth/bd_9d54_pl_ai_ch_0_0.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d54_pl_ai_ch_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_2/synth/bd_9d54_pl_ai_ch_0_0.sv:53]
WARNING: [Synth 8-7071] port 'to_aie' of module 'bd_9d54_pl_ai_ch_0_0' is unconnected for instance 'pl_ai_ch_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:288]
WARNING: [Synth 8-7023] instance 'pl_ai_ch_0' of module 'bd_9d54_pl_ai_ch_0_0' has 6 connections declared, but only 5 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:288]
INFO: [Synth 8-6157] synthesizing module 'bd_9d54_pl_ai_ch_1_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_3/synth/bd_9d54_pl_ai_ch_1_0.sv:53]
WARNING: [Synth 8-7071] port 's_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_3/synth/bd_9d54_pl_ai_ch_1_0.sv:93]
WARNING: [Synth 8-7071] port 'm_axis_aresetn' of module 'ai_pl_v1_0_6_ai_pl' is unconnected for instance 'inst' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_3/synth/bd_9d54_pl_ai_ch_1_0.sv:93]
WARNING: [Synth 8-7023] instance 'inst' of module 'ai_pl_v1_0_6_ai_pl' has 24 connections declared, but only 22 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_3/synth/bd_9d54_pl_ai_ch_1_0.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d54_pl_ai_ch_1_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/ip/ip_3/synth/bd_9d54_pl_ai_ch_1_0.sv:53]
WARNING: [Synth 8-7071] port 'to_aie' of module 'bd_9d54_pl_ai_ch_1_0' is unconnected for instance 'pl_ai_ch_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:294]
WARNING: [Synth 8-7023] instance 'pl_ai_ch_1' of module 'bd_9d54_pl_ai_ch_1_0' has 6 connections declared, but only 5 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:294]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d54' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/bd_0/synth/bd_9d54.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ai_engine_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ai_engine_0_0/synth/ulp_inst_0_ai_engine_0_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXIS_tkeep' of module 'ulp_inst_0_ai_engine_0_0' is unconnected for instance 'ai_engine_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:766]
WARNING: [Synth 8-7071] port 'M00_AXIS_tlast' of module 'ulp_inst_0_ai_engine_0_0' is unconnected for instance 'ai_engine_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:766]
WARNING: [Synth 8-7023] instance 'ai_engine_0' of module 'ulp_inst_0_ai_engine_0_0' has 56 connections declared, but only 54 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:766]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_dbg_fw_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_dbg_fw_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_dbg_fw_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_dbg_fw_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_awready' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_wready' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_bresp' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_bvalid' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_arready' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_rdata' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_rresp' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 's_axi_ctl_rvalid' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'ulp_inst_0_axi_dbg_fw_0' is unconnected for instance 'axi_dbg_fw' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
WARNING: [Synth 8-7023] instance 'axi_dbg_fw' of module 'ulp_inst_0_axi_dbg_fw_0' has 104 connections declared, but only 93 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:821]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_dbg_hub_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_dbg_hub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_dbg_hub_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_dbg_hub_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_gpio_null_user_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_gpio_null_user_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_gpio_null_user_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_gpio_null_user_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_inst_0_axi_gpio_null_user_0' is unconnected for instance 'axi_gpio_null_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:957]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_inst_0_axi_gpio_null_user_0' is unconnected for instance 'axi_gpio_null_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:957]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_user' of module 'ulp_inst_0_axi_gpio_null_user_0' has 22 connections declared, but only 20 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:957]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_ic_user_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_user_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_ic_user_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_user_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'ulp_inst_0_axi_ic_user_0' is unconnected for instance 'axi_ic_user' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
WARNING: [Synth 8-7023] instance 'axi_ic_user' of module 'ulp_inst_0_axi_ic_user_0' has 120 connections declared, but only 114 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1049]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_ic_user_extend_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_user_extend_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_ic_user_extend_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_ic_user_extend_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'ulp_inst_0_axi_ic_user_extend_0' is unconnected for instance 'axi_ic_user_extend' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1164]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'ulp_inst_0_axi_ic_user_extend_0' is unconnected for instance 'axi_ic_user_extend' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1164]
WARNING: [Synth 8-7023] instance 'axi_ic_user_extend' of module 'ulp_inst_0_axi_ic_user_extend_0' has 62 connections declared, but only 60 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1164]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_noc_aie_prog_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_aie_prog_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_noc_aie_prog_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_aie_prog_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_noc_h2c_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_h2c_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_noc_h2c_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_h2c_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'ulp_inst_0_axi_noc_h2c_0' is unconnected for instance 'axi_noc_h2c' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1269]
WARNING: [Synth 8-7071] port 'M01_AXI_arregion' of module 'ulp_inst_0_axi_noc_h2c_0' is unconnected for instance 'axi_noc_h2c' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1269]
WARNING: [Synth 8-7023] instance 'axi_noc_h2c' of module 'ulp_inst_0_axi_noc_h2c_0' has 85 connections declared, but only 83 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1269]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_noc_kernel0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_kernel0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_noc_kernel0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_noc_kernel0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'S00_AXI_awready' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S00_AXI_wready' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S00_AXI_bresp' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S00_AXI_bvalid' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S01_AXI_awready' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S01_AXI_wready' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S01_AXI_bresp' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7071] port 'S01_AXI_bvalid' of module 'ulp_inst_0_axi_noc_kernel0_0' is unconnected for instance 'axi_noc_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
WARNING: [Synth 8-7023] instance 'axi_noc_kernel0' of module 'ulp_inst_0_axi_noc_kernel0_0' has 113 connections declared, but only 105 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1354]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_sc_plram_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_sc_plram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_sc_plram_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_axi_sc_plram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'ulp_inst_0_axi_sc_plram_0' is unconnected for instance 'axi_sc_plram' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1460]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'ulp_inst_0_axi_sc_plram_0' is unconnected for instance 'axi_sc_plram' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1460]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'ulp_inst_0_axi_sc_plram_0' is unconnected for instance 'axi_sc_plram' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1460]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'ulp_inst_0_axi_sc_plram_0' is unconnected for instance 'axi_sc_plram' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1460]
WARNING: [Synth 8-7023] instance 'axi_sc_plram' of module 'ulp_inst_0_axi_sc_plram_0' has 77 connections declared, but only 73 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1460]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_const_1_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_const_1_0/synth/ulp_inst_0_const_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_const_1_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_const_1_0/synth/ulp_inst_0_const_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_dwc_setup_aie_0_s_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_dwc_setup_aie_0_s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_dwc_setup_aie_0_s_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_dwc_setup_aie_0_s_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_dwc_setup_aie_1_s_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_dwc_setup_aie_1_s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_dwc_setup_aie_1_s_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_dwc_setup_aie_1_s_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_gate_dbgfw_or_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_gate_dbgfw_or_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_gate_dbgfw_or_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_gate_dbgfw_or_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0/synth/ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0/synth/ulp_inst_0_ip_gnd_ext_tog_kernel_00_null_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0/synth/ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0/synth/ulp_inst_0_ip_gnd_ext_tog_kernel_01_null_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_pipe_dbg_hub_fw_00_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_pipe_dbg_hub_fw_00_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_irq_const_tieoff_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_irq_const_tieoff_0/synth/ulp_inst_0_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_irq_const_tieoff_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_irq_const_tieoff_0/synth/ulp_inst_0_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kernel_interrupt_imp_1VOEG4V' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_xlconcat_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_xlconcat_0_0/synth/ulp_inst_0_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_xlconcat_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_xlconcat_0_0/synth/ulp_inst_0_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_xlconstant_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_xlconstant_0_0/synth/ulp_inst_0_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_xlconstant_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_xlconstant_0_0/synth/ulp_inst_0_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kernel_interrupt_imp_1VOEG4V' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0/synth/ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0/synth/ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_plram_ctrl_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_plram_ctrl_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_plram_ctrl_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_plram_ctrl_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_plram_ctrl_bram_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_plram_ctrl_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_plram_ctrl_bram_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_plram_ctrl_bram_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_1KQP16U' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_pipereg_kernel0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_kernel0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_pipereg_kernel0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_kernel0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_pipereg_kernel1_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_kernel1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_pipereg_kernel1_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_kernel1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_pipereg_pcie0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_pcie0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_pipereg_pcie0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_pcie0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_pipereg_pl_axi0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_pl_axi0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_pipereg_pl_axi0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_pipereg_pl_axi0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_reset_sync_fixed_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_fixed_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_reset_sync_fixed_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_fixed_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_inst_0_reset_sync_fixed_0' is unconnected for instance 'reset_sync_fixed' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_inst_0_reset_sync_fixed_0' is unconnected for instance 'reset_sync_fixed' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_inst_0_reset_sync_fixed_0' is unconnected for instance 'reset_sync_fixed' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_inst_0_reset_sync_fixed_0' is unconnected for instance 'reset_sync_fixed' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_inst_0_reset_sync_fixed_0' is unconnected for instance 'reset_sync_fixed' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
WARNING: [Synth 8-7023] instance 'reset_sync_fixed' of module 'ulp_inst_0_reset_sync_fixed_0' has 10 connections declared, but only 5 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:109]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_reset_sync_kernel0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_kernel0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_reset_sync_kernel0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_kernel0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_inst_0_reset_sync_kernel0_0' is unconnected for instance 'reset_sync_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:115]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_inst_0_reset_sync_kernel0_0' is unconnected for instance 'reset_sync_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:115]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_inst_0_reset_sync_kernel0_0' is unconnected for instance 'reset_sync_kernel0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:115]
WARNING: [Synth 8-7023] instance 'reset_sync_kernel0' of module 'ulp_inst_0_reset_sync_kernel0_0' has 10 connections declared, but only 7 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:115]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_reset_sync_kernel1_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_kernel1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_reset_sync_kernel1_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_reset_sync_kernel1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_inst_0_reset_sync_kernel1_0' is unconnected for instance 'reset_sync_kernel1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:123]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_inst_0_reset_sync_kernel1_0' is unconnected for instance 'reset_sync_kernel1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:123]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_inst_0_reset_sync_kernel1_0' is unconnected for instance 'reset_sync_kernel1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:123]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_inst_0_reset_sync_kernel1_0' is unconnected for instance 'reset_sync_kernel1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:123]
WARNING: [Synth 8-7023] instance 'reset_sync_kernel1' of module 'ulp_inst_0_reset_sync_kernel1_0' has 10 connections declared, but only 6 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:123]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_rstn_const_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_rstn_const_0/synth/ulp_inst_0_rstn_const_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_rstn_const_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_rstn_const_0/synth/ulp_inst_0_rstn_const_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_1KQP16U' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:32]
WARNING: [Synth 8-7071] port 'resetn_kernel1_ic' of module 'reset_controllers_imp_1KQP16U' is unconnected for instance 'reset_controllers' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1669]
WARNING: [Synth 8-7023] instance 'reset_controllers' of module 'reset_controllers_imp_1KQP16U' has 12 connections declared, but only 11 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1669]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_setup_aie_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_setup_aie_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_setup_aie_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_setup_aie_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWID' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_inst_0_setup_aie_0_0' is unconnected for instance 'setup_aie_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
WARNING: [Synth 8-7023] instance 'setup_aie_0' of module 'ulp_inst_0_setup_aie_0_0' has 71 connections declared, but only 45 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1681]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_setup_aie_1_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_setup_aie_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_setup_aie_1_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_setup_aie_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_inst_0_setup_aie_1_0' is unconnected for instance 'setup_aie_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_inst_0_setup_aie_1_0' is unconnected for instance 'setup_aie_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_inst_0_setup_aie_1_0' is unconnected for instance 'setup_aie_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_inst_0_setup_aie_1_0' is unconnected for instance 'setup_aie_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_inst_0_setup_aie_1_0' is unconnected for instance 'setup_aie_1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'setup_aie_1' of module 'ulp_inst_0_setup_aie_1_0' has 71 connections declared, but only 45 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1727]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_sink_from_aie_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_sink_from_aie_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_sink_from_aie_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-1988546-nags27/realtime/ulp_inst_0_sink_from_aie_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'sink_from_aie_0' of module 'ulp_inst_0_sink_from_aie_0_0' has 71 connections declared, but only 62 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:1773]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:134]
WARNING: [Synth 8-3848] Net s_axis_aclk in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:92]
WARNING: [Synth 8-3848] Net s_axis_tready in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:94]
WARNING: [Synth 8-3848] Net m_axi_aclk in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:108]
WARNING: [Synth 8-3848] Net m_axi_awid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:110]
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:112]
WARNING: [Synth 8-3848] Net m_axi_awlen in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:113]
WARNING: [Synth 8-3848] Net m_axi_awsize in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:114]
WARNING: [Synth 8-3848] Net m_axi_awburst in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:115]
WARNING: [Synth 8-3848] Net m_axi_awlock in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:116]
WARNING: [Synth 8-3848] Net m_axi_awcache in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:117]
WARNING: [Synth 8-3848] Net m_axi_awprot in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:118]
WARNING: [Synth 8-3848] Net m_axi_awqos in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:119]
WARNING: [Synth 8-3848] Net m_axi_arregion in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:120]
WARNING: [Synth 8-3848] Net m_axi_awregion in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:121]
WARNING: [Synth 8-3848] Net m_axi_awuser in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:122]
WARNING: [Synth 8-3848] Net m_axi_awvalid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:123]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:125]
WARNING: [Synth 8-3848] Net m_axi_wstrb in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:126]
WARNING: [Synth 8-3848] Net m_axi_wlast in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:127]
WARNING: [Synth 8-3848] Net m_axi_wuser in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:128]
WARNING: [Synth 8-3848] Net m_axi_wvalid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:129]
WARNING: [Synth 8-3848] Net m_axi_bready in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:135]
WARNING: [Synth 8-3848] Net m_axi_arid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:136]
WARNING: [Synth 8-3848] Net m_axi_araddr in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:137]
WARNING: [Synth 8-3848] Net m_axi_arlen in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:138]
WARNING: [Synth 8-3848] Net m_axi_arsize in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:139]
WARNING: [Synth 8-3848] Net m_axi_arburst in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:140]
WARNING: [Synth 8-3848] Net m_axi_arlock in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:141]
WARNING: [Synth 8-3848] Net m_axi_arcache in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:142]
WARNING: [Synth 8-3848] Net m_axi_arprot in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:143]
WARNING: [Synth 8-3848] Net m_axi_arqos in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:144]
WARNING: [Synth 8-3848] Net m_axi_aruser in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:145]
WARNING: [Synth 8-3848] Net m_axi_arvalid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:146]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:154]
WARNING: [Synth 8-3848] Net m_axi_destid_wr in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:156]
WARNING: [Synth 8-3848] Net m_axi_destmode_wr in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:157]
WARNING: [Synth 8-3848] Net m_axi_destid_rd in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:158]
WARNING: [Synth 8-3848] Net m_axi_destmode_rd in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:159]
WARNING: [Synth 8-3848] Net m_axis_aclk in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:161]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:163]
WARNING: [Synth 8-3848] Net m_axis_tid in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:164]
WARNING: [Synth 8-3848] Net m_axis_tdest in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:165]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:166]
WARNING: [Synth 8-3848] Net m_axis_tkeep in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:167]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity ai_noc_v1_0_0_ai_noc does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:168]
WARNING: [Synth 8-3848] Net qsfp0_4x_gtx_n in module/entity ulp_inst_0 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:234]
WARNING: [Synth 8-3848] Net qsfp0_4x_gtx_p in module/entity ulp_inst_0 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:235]
WARNING: [Synth 8-3848] Net qsfp1_4x_gtx_n in module/entity ulp_inst_0 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:240]
WARNING: [Synth 8-3848] Net qsfp1_4x_gtx_p in module/entity ulp_inst_0 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/synth/ulp_inst_0.v:241]
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.168 ; gain = 443.703 ; free physical = 30936 ; free virtual = 115298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.804; parent = 2280.973; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.570; parent = 3268.172; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3285.980 ; gain = 461.516 ; free physical = 31314 ; free virtual = 115676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.804; parent = 2280.973; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.383; parent = 3285.984; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3285.980 ; gain = 461.516 ; free physical = 31306 ; free virtual = 115668
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.804; parent = 2280.973; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.383; parent = 3285.984; children = 978.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3291.918 ; gain = 0.000 ; free physical = 30939 ; free virtual = 115301
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_0_s_0_in_context.xdc] for cell 'dwc_setup_aie_1_s'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_0_s_0_in_context.xdc] for cell 'dwc_setup_aie_1_s'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_1_0_in_context.xdc] for cell 'setup_aie_0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_1_0_in_context.xdc] for cell 'setup_aie_0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_in_context.xdc] for cell 'ip_pipe_ext_tog_kernel_00_null'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_in_context.xdc] for cell 'ip_pipe_ext_tog_kernel_00_null'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_in_context.xdc] for cell 'ip_pipe_dbg_hub_fw_00'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_in_context.xdc] for cell 'ip_pipe_dbg_hub_fw_00'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_in_context.xdc] for cell 'axi_gpio_null_user'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_in_context.xdc] for cell 'axi_gpio_null_user'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_in_context.xdc] for cell 'axi_ic_axi_noc_kernel0_S00_AXI'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_in_context.xdc] for cell 'axi_ic_axi_noc_kernel0_S00_AXI'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0_in_context.xdc] for cell 'setup_aie_1'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0_in_context.xdc] for cell 'setup_aie_1'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_in_context.xdc] for cell 'axi_noc_kernel0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_in_context.xdc] for cell 'axi_noc_kernel0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_in_context.xdc] for cell 'plram_ctrl_bram'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_in_context.xdc] for cell 'plram_ctrl_bram'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0_in_context.xdc] for cell 'axi_sc_plram'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0_in_context.xdc] for cell 'axi_sc_plram'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_in_context.xdc] for cell 'axi_ic_axi_noc_kernel0_S01_AXI'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_in_context.xdc] for cell 'axi_ic_axi_noc_kernel0_S01_AXI'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_in_context.xdc] for cell 'axi_noc_h2c'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_in_context.xdc] for cell 'axi_noc_h2c'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0_in_context.xdc] for cell 'axi_ic_user_extend'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0_in_context.xdc] for cell 'axi_ic_user_extend'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0_in_context.xdc] for cell 'sink_from_aie_0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0_in_context.xdc] for cell 'sink_from_aie_0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_in_context.xdc] for cell 'reset_controllers/reset_sync_fixed'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_in_context.xdc] for cell 'reset_controllers/reset_sync_fixed'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0_in_context.xdc] for cell 'reset_controllers/pipereg_kernel0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0_in_context.xdc] for cell 'reset_controllers/pipereg_kernel0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_in_context.xdc] for cell 'reset_controllers/reset_sync_kernel0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_in_context.xdc] for cell 'reset_controllers/reset_sync_kernel0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0_in_context.xdc] for cell 'reset_controllers/pipereg_pcie0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0_in_context.xdc] for cell 'reset_controllers/pipereg_pcie0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0_in_context.xdc] for cell 'gate_dbgfw_or'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0_in_context.xdc] for cell 'gate_dbgfw_or'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0_in_context.xdc] for cell 'reset_controllers/pipereg_pl_axi0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0_in_context.xdc] for cell 'reset_controllers/pipereg_pl_axi0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0_in_context.xdc] for cell 'plram_ctrl'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3453.227 ; gain = 13.469 ; free physical = 30987 ; free virtual = 115353
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0_in_context.xdc] for cell 'plram_ctrl'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0_in_context.xdc] for cell 'dwc_setup_aie_0_s'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0_in_context.xdc] for cell 'dwc_setup_aie_0_s'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0_in_context.xdc] for cell 'reset_controllers/pipereg_kernel1'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0_in_context.xdc] for cell 'reset_controllers/pipereg_kernel1'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_in_context.xdc] for cell 'axi_noc_aie_prog'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_in_context.xdc] for cell 'axi_noc_aie_prog'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0_in_context.xdc] for cell 'axi_ic_user'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0_in_context.xdc] for cell 'axi_ic_user'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_in_context.xdc] for cell 'axi_dbg_hub'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_in_context.xdc] for cell 'axi_dbg_hub'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_in_context.xdc] for cell 'ip_pipe_ext_tog_kernel_01_null'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_in_context.xdc] for cell 'ip_pipe_ext_tog_kernel_01_null'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0_in_context.xdc] for cell 'axi_dbg_fw'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0_in_context.xdc] for cell 'axi_dbg_fw'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_in_context.xdc] for cell 'reset_controllers/reset_sync_kernel1'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_in_context.xdc] for cell 'reset_controllers/reset_sync_kernel1'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_ooc.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ulp_inst_0_ooc.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel_00' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel_01' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ext_tog_kernel_00' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ext_tog_kernel_01' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:14]
CRITICAL WARNING: [Constraints 18-1056] Clock 'USER_blp_s_aclk_kernel_00' completely overrides clock 'blp_s_aclk_kernel_00'.
New: create_clock -period 5.000 -name USER_blp_s_aclk_kernel_00 [get_ports blp_s_aclk_kernel_00], [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:18]
Previous: create_clock -period 3.333 -name blp_s_aclk_kernel_00 [get_ports blp_s_aclk_kernel_00], [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc:10]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/ulp_inst_0_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.227 ; gain = 0.000 ; free physical = 30980 ; free virtual = 115346
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3453.227 ; gain = 0.000 ; free physical = 30977 ; free virtual = 115343
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 3453.227 ; gain = 628.762 ; free physical = 30989 ; free virtual = 115385
Synthesis current peak Physical Memory [PSS] (MB): peak = 2535.608; parent = 2387.872; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4431.629; parent = 3453.230; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 3453.227 ; gain = 628.762 ; free physical = 31000 ; free virtual = 115396
Synthesis current peak Physical Memory [PSS] (MB): peak = 2535.608; parent = 2387.872; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4431.629; parent = 3453.230; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ip_pipe_dbg_hub_fw_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_pipe_ext_tog_kernel_00_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_pipe_ext_tog_kernel_01_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gnd_ext_tog_kernel_00_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_gnd_ext_tog_kernel_01_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dbg_hub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_null_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_user_extend. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_sc_plram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kernel_interrupt/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kernel_interrupt/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for plram_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for plram_ctrl_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/pipereg_kernel0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/pipereg_kernel1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/pipereg_pcie0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/pipereg_pl_axi0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/reset_sync_kernel0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/reset_sync_kernel1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/reset_sync_fixed. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reset_controllers/rstn_const. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0/inst/noc_ai_mm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0/inst/ai_pl_ch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0/inst/pl_ai_ch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ai_engine_0/inst/pl_ai_ch_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dbg_fw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for const_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gate_dbgfw_or. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_noc_kernel0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_noc_h2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_noc_aie_prog. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for setup_aie_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for setup_aie_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sink_from_aie_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_axi_noc_kernel0_S00_AXI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_axi_noc_kernel0_S01_AXI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dwc_setup_aie_0_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dwc_setup_aie_1_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kernel_interrupt_xlconcat_0_In0_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 3453.227 ; gain = 628.762 ; free physical = 30990 ; free virtual = 115388
Synthesis current peak Physical Memory [PSS] (MB): peak = 2535.608; parent = 2387.872; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4431.629; parent = 3453.230; children = 978.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ai_pl_channel_v1_0_reg_slice'
INFO: [Synth 8-6904] The RAM "ai_pl_channel_v1_0_shim_reg_slice:/regfile_reg" of size (depth=6 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                               00 |                              000
                   EMPTY |                               01 |                              110
                     ONE |                               10 |                              101
                     TWO |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ai_pl_channel_v1_0_reg_slice'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 3453.227 ; gain = 628.762 ; free physical = 30925 ; free virtual = 115332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2535.608; parent = 2387.872; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4431.629; parent = 3453.230; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	              204 Bit	(6 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   34 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "ai_engine_0/inst/ai_pl_ch_0/inst/\ai2pl_wrapper_32/mrs_s0 /regfile_reg" of size (depth=6 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3512.258 ; gain = 687.793 ; free physical = 30634 ; free virtual = 115062
Synthesis current peak Physical Memory [PSS] (MB): peak = 2722.201; parent = 2574.534; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4490.660; parent = 3512.262; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+
|Module Name                                                | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+
|ai_engine_0/inst/ai_pl_ch_0/inst/\ai2pl_wrapper_32/mrs_s0  | regfile_reg | Implied   | 8 x 34               | RAM32M16 x 3  | 
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel_01'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ext_tog_kernel_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ext_tog_kernel_01'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 4075.461 ; gain = 1250.996 ; free physical = 28850 ; free virtual = 113474
Synthesis current peak Physical Memory [PSS] (MB): peak = 3325.849; parent = 3178.209; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5053.863; parent = 4075.465; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:23 . Memory (MB): peak = 4105.508 ; gain = 1281.043 ; free physical = 28844 ; free virtual = 113469
Synthesis current peak Physical Memory [PSS] (MB): peak = 3328.938; parent = 3181.299; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5083.910; parent = 4105.512; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+
|Module Name                                                | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+
|ai_engine_0/inst/ai_pl_ch_0/inst/\ai2pl_wrapper_32/mrs_s0  | regfile_reg | Implied   | 8 x 34               | RAM32M16 x 3  | 
+-----------------------------------------------------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_shim_reg_slice`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_shim_reg_slice' done


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_9d54_ai_pl_ch_0_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_9d54_ai_pl_ch_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ai_noc_v1_0_0_ai_noc`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_noc_v1_0_0_ai_noc' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_9d54_noc_ai_mm_0_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_9d54_noc_ai_mm_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_reg_slice__1`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_reg_slice__1' done


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl__parameterized0__1`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl__parameterized0__1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_9d54_pl_ai_ch_0_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_9d54_pl_ai_ch_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_reg_slice`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_channel_v1_0_reg_slice' done


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl__parameterized0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_pl_v1_0_6_ai_pl__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_9d54_pl_ai_ch_1_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_9d54_pl_ai_ch_1_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_9d54`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_9d54' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_ai_engine_0_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_ai_engine_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_xlconcat_0_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_xlconcat_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_kernel_interrupt_xlconcat_0_In0_1_interrupt_concat_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0`
   Worst Slack before retiming is -1222 and worst slack after retiming is -1222
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4105.508 ; gain = 1281.043 ; free physical = 29004 ; free virtual = 113455
Synthesis current peak Physical Memory [PSS] (MB): peak = 3333.872; parent = 3186.238; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5083.910; parent = 4105.512; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tvalid_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tdata_1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tready_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tlast_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin ai2pl_wrapper_32/bli_s1i_tkeep_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tvalid_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tready_1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[65] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[64] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pl2ai_wrapper_32/bli_s1o_tdata_1_inferred:in0[36] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:34 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28882 ; free virtual = 113334
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.225; parent = 3186.590; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:35 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28877 ; free virtual = 113330
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.239; parent = 3186.605; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:35 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28872 ; free virtual = 113325
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.610; parent = 3186.977; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:35 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28871 ; free virtual = 113324
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.673; parent = 3187.039; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28863 ; free virtual = 113316
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.720; parent = 3187.086; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28857 ; free virtual = 113310
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.814; parent = 3187.180; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |ulp_inst_0_axi_dbg_fw_0                     |         1|
|2     |ulp_inst_0_axi_dbg_hub_0                    |         1|
|3     |ulp_inst_0_axi_gpio_null_user_0             |         1|
|4     |ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0 |         1|
|5     |ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0 |         1|
|6     |ulp_inst_0_axi_ic_user_0                    |         1|
|7     |ulp_inst_0_axi_ic_user_extend_0             |         1|
|8     |ulp_inst_0_axi_noc_aie_prog_0               |         1|
|9     |ulp_inst_0_axi_noc_h2c_0                    |         1|
|10    |ulp_inst_0_axi_noc_kernel0_0                |         1|
|11    |ulp_inst_0_axi_sc_plram_0                   |         1|
|12    |ulp_inst_0_dwc_setup_aie_0_s_0              |         1|
|13    |ulp_inst_0_dwc_setup_aie_1_s_0              |         1|
|14    |ulp_inst_0_gate_dbgfw_or_0                  |         1|
|15    |ulp_inst_0_ip_pipe_dbg_hub_fw_00_0          |         1|
|16    |ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0 |         1|
|17    |ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0 |         1|
|18    |ulp_inst_0_plram_ctrl_0                     |         1|
|19    |ulp_inst_0_plram_ctrl_bram_0                |         1|
|20    |ulp_inst_0_setup_aie_0_0                    |         1|
|21    |ulp_inst_0_setup_aie_1_0                    |         1|
|22    |ulp_inst_0_sink_from_aie_0_0                |         1|
|23    |ulp_inst_0_pipereg_kernel0_0                |         1|
|24    |ulp_inst_0_pipereg_kernel1_0                |         1|
|25    |ulp_inst_0_pipereg_pcie0_0                  |         1|
|26    |ulp_inst_0_pipereg_pl_axi0_0                |         1|
|27    |ulp_inst_0_reset_sync_fixed_0               |         1|
|28    |ulp_inst_0_reset_sync_kernel0_0             |         1|
|29    |ulp_inst_0_reset_sync_kernel1_0             |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |ulp_inst_0_axi_dbg_fw                     |     1|
|2     |ulp_inst_0_axi_dbg_hub                    |     1|
|3     |ulp_inst_0_axi_gpio_null_user             |     1|
|4     |ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI |     1|
|5     |ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI |     1|
|6     |ulp_inst_0_axi_ic_user                    |     1|
|7     |ulp_inst_0_axi_ic_user_extend             |     1|
|8     |ulp_inst_0_axi_noc_aie_prog               |     1|
|9     |ulp_inst_0_axi_noc_h2c                    |     1|
|10    |ulp_inst_0_axi_noc_kernel0                |     1|
|11    |ulp_inst_0_axi_sc_plram                   |     1|
|12    |ulp_inst_0_dwc_setup_aie_0_s              |     1|
|13    |ulp_inst_0_dwc_setup_aie_1_s              |     1|
|14    |ulp_inst_0_gate_dbgfw_or                  |     1|
|15    |ulp_inst_0_ip_pipe_dbg_hub_fw_00          |     1|
|16    |ulp_inst_0_ip_pipe_ext_tog_kernel_00_null |     1|
|17    |ulp_inst_0_ip_pipe_ext_tog_kernel_01_null |     1|
|18    |ulp_inst_0_pipereg_kernel0                |     1|
|19    |ulp_inst_0_pipereg_kernel1                |     1|
|20    |ulp_inst_0_pipereg_pcie0                  |     1|
|21    |ulp_inst_0_pipereg_pl_axi0                |     1|
|22    |ulp_inst_0_plram_ctrl                     |     1|
|23    |ulp_inst_0_plram_ctrl_bram                |     1|
|24    |ulp_inst_0_reset_sync_fixed               |     1|
|25    |ulp_inst_0_reset_sync_kernel0             |     1|
|26    |ulp_inst_0_reset_sync_kernel1             |     1|
|27    |ulp_inst_0_setup_aie_0                    |     1|
|28    |ulp_inst_0_setup_aie_1                    |     1|
|29    |ulp_inst_0_sink_from_aie_0                |     1|
|30    |AIE_NOC_S_AXI                             |     1|
|31    |AIE_PL_M_AXIS32                           |     1|
|32    |AIE_PL_S_AXIS32                           |     2|
|33    |LUT1                                      |   304|
|34    |LUT2                                      |     7|
|35    |LUT3                                      |     2|
|36    |LUT4                                      |    78|
|37    |LUT6                                      |     5|
|38    |RAM32M                                    |     1|
|39    |RAM32M16                                  |     2|
|40    |FDRE                                      |   260|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 4108.477 ; gain = 1284.012 ; free physical = 28852 ; free virtual = 113305
Synthesis current peak Physical Memory [PSS] (MB): peak = 3334.830; parent = 3187.195; children = 147.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5086.879; parent = 4108.480; children = 978.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1883 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:02:16 . Memory (MB): peak = 4108.477 ; gain = 1116.766 ; free physical = 28935 ; free virtual = 113388
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:37 . Memory (MB): peak = 4108.484 ; gain = 1284.012 ; free physical = 28932 ; free virtual = 113385
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4111.445 ; gain = 0.000 ; free physical = 28993 ; free virtual = 113446
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4149.133 ; gain = 0.000 ; free physical = 28871 ; free virtual = 113325
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

Synth Design complete, checksum: bd0585a9
INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 416 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:04 . Memory (MB): peak = 4149.133 ; gain = 2118.496 ; free physical = 29078 ; free virtual = 113532
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp_inst_0.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:14:34 2024...
[Sun Jun 30 19:14:46 2024] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 01:40:33 ; elapsed = 01:47:15 . Memory (MB): peak = 3827.465 ; gain = 0.000 ; free physical = 31947 ; free virtual = 116402
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_gpio_null_user_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_dbg_hub_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_ip_pipe_dbg_hub_fw_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_dwc_setup_aie_1_s_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_setup_aie_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_setup_aie_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_sink_from_aie_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_dwc_setup_aie_0_s_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_ic_user_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_ic_user_extend_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_noc_kernel0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_noc_h2c_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_sc_plram_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_plram_ctrl_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_plram_ctrl_bram_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_pipereg_kernel0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_pipereg_kernel1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_pipereg_pcie0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_pipereg_pl_axi0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_reset_sync_kernel0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_reset_sync_kernel1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_reset_sync_fixed_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_noc_aie_prog_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_axi_dbg_fw_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_inst_0_gate_dbgfw_or_0_synth_1
[19:14:46] Run vpl: Step synth: Completed
[19:14:46] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Sun Jun 30 19:14:50 2024] Launched impl_1...
Run output will be captured here: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Sun Jun 30 19:14:50 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36651
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1837.113 ; gain = 90.961 ; free physical = 30670 ; free virtual = 115131
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.957 ; gain = 192.844 ; free physical = 30505 ; free virtual = 114968
Command: link_design -part xcvc1902-vsvd1760-2MP-e-S -reconfig_partitions top_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: top_wrapper
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp_inst_0.dcp' for cell 'top_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0.dcp' for cell 'top_i/ulp/axi_dbg_fw'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0.dcp' for cell 'top_i/ulp/axi_dbg_hub'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.dcp' for cell 'top_i/ulp/axi_gpio_null_user'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0.dcp' for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0.dcp' for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0.dcp' for cell 'top_i/ulp/axi_ic_user'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0.dcp' for cell 'top_i/ulp/axi_ic_user_extend'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.dcp' for cell 'top_i/ulp/axi_noc_aie_prog'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.dcp' for cell 'top_i/ulp/axi_noc_h2c'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.dcp' for cell 'top_i/ulp/axi_noc_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0.dcp' for cell 'top_i/ulp/axi_sc_plram'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0.dcp' for cell 'top_i/ulp/dwc_setup_aie_0_s'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_1_s_0.dcp' for cell 'top_i/ulp/dwc_setup_aie_1_s'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0.dcp' for cell 'top_i/ulp/gate_dbgfw_or'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0.dcp' for cell 'top_i/ulp/ip_pipe_dbg_hub_fw_00'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0.dcp' for cell 'top_i/ulp/ip_pipe_ext_tog_kernel_00_null'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.dcp' for cell 'top_i/ulp/ip_pipe_ext_tog_kernel_01_null'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0.dcp' for cell 'top_i/ulp/plram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0.dcp' for cell 'top_i/ulp/plram_ctrl_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_0_0.dcp' for cell 'top_i/ulp/setup_aie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0.dcp' for cell 'top_i/ulp/setup_aie_1'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0.dcp' for cell 'top_i/ulp/sink_from_aie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_kernel1'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_pcie0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_pl_axi0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3300.441 ; gain = 16.000 ; free physical = 29055 ; free virtual = 113537
INFO: [Netlist 29-17] Analyzing 1888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ulp/axi_dbg_hub UUID: fb0fe778-2d73-5f9a-a5e3-705ed8bfac07 
Reading Traffic File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 22 insts (3 INI), 70 paths (15 INI). After Merge: 22 insts (3 INI), 70 paths (15 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_mem_image.db
Reading AI Engine Project File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system.aieprj' for cell 'top_i/ulp'
Reading Logical Architecture File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/logical_arch_aie.larch' for cell 'top_i/ulp/ai_engine_0'
Reading Traffic File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/nsln/ulp_inst_0.nts' for cell 'top_i/ulp'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 22 insts (3 INI), 70 paths (15 INI). Read In: 9 insts (3 INI), 3 paths (3 INI). After Merge: 25 insts (0 INI), 82 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading AI Engine Shim Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/arch/aieshim_solution.aiesol'
Skip Reading NOC Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp_inst_0/ulp_inst_0.ncr' for cell 'top_i/ulp'
Reading AI Engine netlist file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_netlist.aiexn' for cell 'top_i/ulp/ai_engine_0'
WARNING: [Constraints 18-294] Collapsing instance top_i/ulp/ai_engine_0/aie_nl_inst into physical block  in floorplan design_1
Reading AI Engine constraints file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst
Reading AI Engine solution file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie.aiesol' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_board.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_board.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_cpm4.xdc:77]
WARNING: [Vivado 12-627] No clocks matched 'dpll?_clkout1'. [ip_cpm4.xdc:77]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:77]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4506.090 ; gain = 563.078 ; free physical = 27761 ; free virtual = 112260
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:77]
WARNING: [Vivado 12-627] No clocks matched 'XPIPE_GT_OUTCLK*'. [ip_cpm4.xdc:78]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:78]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:78]
WARNING: [Vivado 12-627] No clocks matched 'GT_REFCLK*'. [ip_cpm4.xdc:79]
WARNING: [Vivado 12-627] No clocks matched 'XPIPE_GT_PIPECLK*'. [ip_cpm4.xdc:79]
WARNING: [Vivado 12-627] No clocks matched 'dpll?_clkout1'. [ip_cpm4.xdc:79]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:79]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:79]
add_cells_to_pblock: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4560.379 ; gain = 54.289 ; free physical = 27626 ; free virtual = 112128
resize_pblock: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4609.879 ; gain = 49.500 ; free physical = 27532 ; free virtual = 112038
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4616.285 ; gain = 6.406 ; free physical = 27308 ; free virtual = 111817
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4620.582 ; gain = 4.297 ; free physical = 27374 ; free virtual = 111884
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 27049 ; free virtual = 111564
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 26485 ; free virtual = 111001
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 26316 ; free virtual = 110834
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 4.297 ; free physical = 26120 ; free virtual = 110641
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25891 ; free virtual = 110415
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25792 ; free virtual = 110318
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25872 ; free virtual = 110400
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25897 ; free virtual = 110427
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25933 ; free virtual = 110466
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25914 ; free virtual = 110450
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26248 ; free virtual = 110785
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26188 ; free virtual = 110729
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26124 ; free virtual = 110668
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26050 ; free virtual = 110597
resize_pblock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4629.480 ; gain = 4.602 ; free physical = 26024 ; free virtual = 110573
resize_pblock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26013 ; free virtual = 110565
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25993 ; free virtual = 110547
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25970 ; free virtual = 110527
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25975 ; free virtual = 110534
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25937 ; free virtual = 110499
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25956 ; free virtual = 110520
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26033 ; free virtual = 110599
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26086 ; free virtual = 110655
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26123 ; free virtual = 110693
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26268 ; free virtual = 110841
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4634.145 ; gain = 4.664 ; free physical = 26294 ; free virtual = 110870
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4634.145 ; gain = 0.000 ; free physical = 26271 ; free virtual = 110849
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4704.941 ; gain = 70.797 ; free physical = 26105 ; free virtual = 110688
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [ip_cpm4.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [ip_cpm4.xdc:13]
get_clocks: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 5451.105 ; gain = 746.164 ; free physical = 25596 ; free virtual = 110188
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_early.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25696 ; free virtual = 110296
resize_pblock: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25227 ; free virtual = 109830
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25154 ; free virtual = 109759
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_late.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:06:39 ; elapsed = 00:07:08 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 27408 ; free virtual = 112106
Restored from archive | CPU: 400.250000 secs | Memory: 60.321693 MB |
Finished XDEF File Restore: Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 27388 ; free virtual = 112087
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X2Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X2Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X2Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X3Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X3Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X3Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal' is LOCed to site 'BUFG_GT_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1' is LOCed to site 'BUFG_GT_X0Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0' is LOCed to site 'BUFG_GT_X0Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG' is LOCed to site 'BUFG_PS_X0Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-1714] 497 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25571 ; free virtual = 110328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1880 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 8 instances
  CPM => CPM (CPM_EXT, CPM_MAIN): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1452 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 114 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 268 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

57 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:20:26 ; elapsed = 00:22:20 . Memory (MB): peak = 5451.105 ; gain = 3417.148 ; free physical = 25542 ; free virtual = 110300
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 24545 ; free virtual = 109310
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1' matched to 'pin' objects. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0' matched to 'pin' objects. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clkwiz_aclk_kernel_00_clk_out1' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 887807
   registers : 1780497
   brams     : 967
   dsps      : -1
required resources:
   luts      : 16680
   registers : 27996
   brams     : 46
   dsps      : 0
report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5478.293 ; gain = 0.000 ; free physical = 25858 ; free virtual = 110632
INFO: System Diagram: Run step: synthed

WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins top_i/blp/blp_logic/axi_uart_*/s_axi_?resp]'.
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_nets -of [get_pins top_i/blp/blp_logic/axi_uart_*/s_axi_?resp]] -filter {DIRECTION ==IN}'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 5822.344 ; gain = 344.051 ; free physical = 24493 ; free virtual = 109299

Starting Cache Timing Information Task
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1bb64be8d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24508 ; free virtual = 109316

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_mi.err_wprio[0]_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_mi.err_wprio[3]_i_6, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_write_checks.awid_queue_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_write_checks.awid_queue_i_8, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.allocate_queue_i_6__0 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.allocate_queue_i_8__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_mi.s_ar_reg_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_mi.s_ar_reg_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_write.w_threadcam/gen_mi.s_aw_reg_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_write.w_threadcam/gen_mi.s_aw_reg_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[0]_i_3 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[15]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[15]_i_13 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[13]_i_5, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[25]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[25]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[26]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[26]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[27]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[27]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[28]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[28]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[29]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[29]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[30]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[30]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[31]_i_3 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[31]_i_8, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awready_i_i_3 into driver instance top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0 into driver instance top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 181 inverter(s) to 1573 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1de619a78

Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24043 ; free virtual = 108918
INFO: [Opt 31-389] Phase Retarget created 199 cells and removed 742 cells
INFO: [Opt 31-1021] In phase Retarget, 3196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
Phase 2 Constant propagation | Checksum: 25ae977e8

Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 23974 ; free virtual = 108855
INFO: [Opt 31-389] Phase Constant propagation created 180 cells and removed 929 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1554 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 235dd0fff

Time (s): cpu = 00:03:19 ; elapsed = 00:03:35 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25242 ; free virtual = 110136
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8417 cells
INFO: [Opt 31-1021] In phase Sweep, 386201 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 235dd0fff

Time (s): cpu = 00:04:39 ; elapsed = 00:05:06 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25004 ; free virtual = 109912
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 235dd0fff

Time (s): cpu = 00:04:44 ; elapsed = 00:05:11 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25054 ; free virtual = 109963
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22ab68713

Time (s): cpu = 00:04:51 ; elapsed = 00:05:19 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24933 ; free virtual = 109857
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 923 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             199  |             742  |                                           3196  |
|  Constant propagation         |             180  |             929  |                                           1554  |
|  Sweep                        |               0  |            8417  |                                         386201  |
|  BUFG optimization            |               0  |               0  |                                             15  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            923  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24821 ; free virtual = 109746
Ending Logic Optimization Task | Checksum: 2686d9555

Time (s): cpu = 00:06:04 ; elapsed = 00:06:39 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24830 ; free virtual = 109754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2686d9555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24791 ; free virtual = 109717

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24791 ; free virtual = 109717
Ending Netlist Obfuscation Task | Checksum: 2686d9555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24765 ; free virtual = 109692
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:05 ; elapsed = 00:09:51 . Memory (MB): peak = 5822.344 ; gain = 344.051 ; free physical = 24765 ; free virtual = 109692
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 186 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24201 ; free virtual = 109200
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 145896fe8

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.92 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24196 ; free virtual = 109195
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24192 ; free virtual = 109191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1541f9ceb

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6432.535 ; gain = 386.207 ; free physical = 25234 ; free virtual = 110371

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22abdeb3e

Time (s): cpu = 00:07:51 ; elapsed = 00:08:21 . Memory (MB): peak = 6736.805 ; gain = 690.477 ; free physical = 26253 ; free virtual = 111452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22abdeb3e

Time (s): cpu = 00:07:53 ; elapsed = 00:08:23 . Memory (MB): peak = 6736.805 ; gain = 690.477 ; free physical = 26265 ; free virtual = 111455
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y332 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y3   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_LOCF_TL_TILE_X9Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X0Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y2   
WARNING: [Place 30-3039] All sites of Tile CLK_GT_AAA_TILE_X112Y239 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- GCLK_DELAY_X6Y96  GCLK_DELAY_X6Y97  GCLK_DELAY_X6Y98  GCLK_DELAY_X6Y99  GCLK_DELAY_X6Y100  GCLK_DELAY_X6Y101  GCLK_DELAY_X6Y102  GCLK_DELAY_X6Y103  GCLK_DELAY_X6Y104  GCLK_DELAY_X6Y105  GCLK_DELAY_X6Y106  GCLK_DELAY_X6Y107  GCLK_DELAY_X6Y108  GCLK_DELAY_X6Y109  GCLK_DELAY_X6Y110  GCLK_DELAY_X6Y111  GCLK_DELAY_X6Y112  GCLK_DELAY_X6Y113  GCLK_DELAY_X6Y114  GCLK_DELAY_X6Y115  GCLK_DELAY_X6Y116  GCLK_DELAY_X6Y117  GCLK_DELAY_X6Y118  GCLK_DELAY_X6Y119   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_LOCF_TL_TILE_X9Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X0Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y1   
WARNING: [Place 30-3039] All sites of Tile CLK_GT_BBA_TILE_X112Y143 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- GCLK_DELAY_X6Y48  GCLK_DELAY_X6Y49  GCLK_DELAY_X6Y50  GCLK_DELAY_X6Y51  GCLK_DELAY_X6Y52  GCLK_DELAY_X6Y53  GCLK_DELAY_X6Y54  GCLK_DELAY_X6Y55  GCLK_DELAY_X6Y56  GCLK_DELAY_X6Y57  GCLK_DELAY_X6Y58  GCLK_DELAY_X6Y59  GCLK_DELAY_X6Y60  GCLK_DELAY_X6Y61  GCLK_DELAY_X6Y62  GCLK_DELAY_X6Y63  GCLK_DELAY_X6Y64  GCLK_DELAY_X6Y65  GCLK_DELAY_X6Y66  GCLK_DELAY_X6Y67  GCLK_DELAY_X6Y68  GCLK_DELAY_X6Y69  GCLK_DELAY_X6Y70  GCLK_DELAY_X6Y71   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y0   
Phase 1 Placer Initialization | Checksum: 22abdeb3e

Time (s): cpu = 00:08:14 ; elapsed = 00:08:46 . Memory (MB): peak = 6751.965 ; gain = 705.637 ; free physical = 26175 ; free virtual = 111373

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 187a96b7f

Time (s): cpu = 00:09:09 ; elapsed = 00:09:53 . Memory (MB): peak = 6807.992 ; gain = 761.664 ; free physical = 26080 ; free virtual = 111356

Phase 2.1.1.2 PBP: Clock Region Placement
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7085.766 ; gain = 0.000 ; free physical = 25836 ; free virtual = 111181
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 191c8333c

Time (s): cpu = 00:11:37 ; elapsed = 00:12:29 . Memory (MB): peak = 7085.766 ; gain = 1039.438 ; free physical = 25812 ; free virtual = 111207

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 18c114535

Time (s): cpu = 00:11:40 ; elapsed = 00:12:31 . Memory (MB): peak = 7085.766 ; gain = 1039.438 ; free physical = 25810 ; free virtual = 111207

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 18c114535

Time (s): cpu = 00:12:17 ; elapsed = 00:13:06 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 25729 ; free virtual = 111171

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1f6a47ffd

Time (s): cpu = 00:12:22 ; elapsed = 00:13:11 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28664 ; free virtual = 114110

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:06 ; elapsed = 00:13:55 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28108 ; free virtual = 113765

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:06 ; elapsed = 00:13:55 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28108 ; free virtual = 113765
Phase 2.1.1 Partition Driven Placement | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:07 ; elapsed = 00:13:56 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28118 ; free virtual = 113775
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: f03c920b
NoC Constraints | Checksum: f0fc5846
NoC Incremental Solution | Checksum: ecb5006f
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: e665f34e
Phase 2.1 Floorplanning | Checksum: 1fcde334d

Time (s): cpu = 00:13:26 ; elapsed = 00:14:20 . Memory (MB): peak = 7417.125 ; gain = 1370.797 ; free physical = 28040 ; free virtual = 113701

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14bad5209

Time (s): cpu = 00:13:28 ; elapsed = 00:14:22 . Memory (MB): peak = 7449.141 ; gain = 1402.812 ; free physical = 28008 ; free virtual = 113670

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14bad5209

Time (s): cpu = 00:13:29 ; elapsed = 00:14:23 . Memory (MB): peak = 7449.141 ; gain = 1402.812 ; free physical = 28002 ; free virtual = 113665

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20d0e34ca

Time (s): cpu = 00:21:15 ; elapsed = 00:24:00 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 24523 ; free virtual = 110948

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 563 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 251 nets or LUTs. Breaked 0 LUT, combined 251 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 13 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 55 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 55 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.68 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24500 ; free virtual = 110927
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24489 ; free virtual = 110918
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24486 ; free virtual = 110915

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            251  |                   251  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    11  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            251  |                   262  |           0  |          10  |  00:00:16  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f719a3be

Time (s): cpu = 00:22:11 ; elapsed = 00:25:02 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 24427 ; free virtual = 110863
Phase 2.4 Global Placement Core | Checksum: 106426c48

Time (s): cpu = 00:25:49 ; elapsed = 00:28:53 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31543 ; free virtual = 118036
Phase 2 Global Placement | Checksum: 1734280fa

Time (s): cpu = 00:25:50 ; elapsed = 00:28:54 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31557 ; free virtual = 118050

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162d6bf34

Time (s): cpu = 00:27:10 ; elapsed = 00:30:16 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 30423 ; free virtual = 116932

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bd1826a

Time (s): cpu = 00:27:40 ; elapsed = 00:30:49 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 30133 ; free virtual = 116660

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18c77d089

Time (s): cpu = 00:28:55 ; elapsed = 00:32:05 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29838 ; free virtual = 116433

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1eba2db9c

Time (s): cpu = 00:28:56 ; elapsed = 00:32:06 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29795 ; free virtual = 116393

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ad9d2ad6

Time (s): cpu = 00:29:02 ; elapsed = 00:32:13 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29759 ; free virtual = 116321
Phase 3.3.3 Slice Area Swap | Checksum: 1ad9d2ad6

Time (s): cpu = 00:29:03 ; elapsed = 00:32:13 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29731 ; free virtual = 116292
Phase 3.3 Small Shape DP | Checksum: 1e30237a2

Time (s): cpu = 00:30:12 ; elapsed = 00:33:28 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31311 ; free virtual = 117852

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1e30237a2

Time (s): cpu = 00:30:24 ; elapsed = 00:33:40 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31198 ; free virtual = 117749

Phase 3.5 Optimize BEL assignments
Phase 3.5 Optimize BEL assignments | Checksum: 1153134ac

Time (s): cpu = 00:32:24 ; elapsed = 00:35:44 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 25357 ; free virtual = 111925

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1153134ac

Time (s): cpu = 00:32:26 ; elapsed = 00:35:46 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 25292 ; free virtual = 111860

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1556640ba

Time (s): cpu = 00:33:57 ; elapsed = 00:37:22 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 23699 ; free virtual = 110284
Phase 3 Detail Placement | Checksum: 1556640ba

Time (s): cpu = 00:33:58 ; elapsed = 00:37:23 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 23645 ; free virtual = 110231

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7545.125 ; gain = 0.000 ; free physical = 14895 ; free virtual = 101534

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.234. For the most accurate timing information please run report_timing.
Phase 4.1.1.1 Post Placement Timing Optimization | Checksum: 22152261a

Time (s): cpu = 00:37:46 ; elapsed = 00:41:25 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 104989

Time (s): cpu = 00:37:46 ; elapsed = 00:41:25 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 104989
Phase 4.1 Post Commit Optimization | Checksum: 22152261a

Time (s): cpu = 00:37:47 ; elapsed = 00:41:26 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 105004
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 16145 ; free virtual = 102831

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a62b0e45

Time (s): cpu = 00:39:49 ; elapsed = 00:43:34 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15938 ; free virtual = 102625

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|       West|              16x16|                8x8|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a62b0e45

Time (s): cpu = 00:39:53 ; elapsed = 00:43:38 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15987 ; free virtual = 102675
Phase 4.3 Placer Reporting | Checksum: 2a62b0e45

Time (s): cpu = 00:39:56 ; elapsed = 00:43:41 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15907 ; free virtual = 102596

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15898 ; free virtual = 102586

Time (s): cpu = 00:39:57 ; elapsed = 00:43:42 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15898 ; free virtual = 102586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23e052db5

Time (s): cpu = 00:40:00 ; elapsed = 00:43:46 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15863 ; free virtual = 102552
Ending Placer Task | Checksum: 18c17412e

Time (s): cpu = 00:40:04 ; elapsed = 00:43:49 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15717 ; free virtual = 102407
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:45:42 ; elapsed = 00:49:48 . Memory (MB): peak = 7673.125 ; gain = 1850.781 ; free physical = 16028 ; free virtual = 102718
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15667 ; free virtual = 102366
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15528 ; free virtual = 102233
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 7697.137 ; gain = 0.000 ; free physical = 15163 ; free virtual = 101893
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 7697.137 ; gain = 24.012 ; free physical = 15163 ; free virtual = 101894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 95475d47 ConstDB: 0 ShapeSum: 71f6fbbc RouteDB: 84d8e82b
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7705.141 ; gain = 0.000 ; free physical = 14591 ; free virtual = 101379
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
Post Restoration Checksum: NetGraph: 658a735e NumContArr: 71743719 Constraints: 27e71a49 Timing: 0
Phase 1 Build RT Design | Checksum: fee5c4c0

Time (s): cpu = 00:06:13 ; elapsed = 00:06:20 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17413 ; free virtual = 104337

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fee5c4c0

Time (s): cpu = 00:06:18 ; elapsed = 00:06:24 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17141 ; free virtual = 104066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fee5c4c0

Time (s): cpu = 00:06:21 ; elapsed = 00:06:28 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17067 ; free virtual = 103992

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1934024fc

Time (s): cpu = 00:06:40 ; elapsed = 00:06:46 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 16620 ; free virtual = 103548

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25b269d43

Time (s): cpu = 00:08:08 ; elapsed = 00:08:16 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 14939 ; free virtual = 101899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.234  | TNS=0.000  | WHS=-0.076 | THS=-1.152 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c1c3699f

Time (s): cpu = 00:09:59 ; elapsed = 00:10:03 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 17102 ; free virtual = 104077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.234  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1bf55aff8

Time (s): cpu = 00:10:04 ; elapsed = 00:10:08 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 17504 ; free virtual = 104481

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33327
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28226
  Number of Partially Routed Nets     = 5101
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:20 ; elapsed = 00:10:23 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19383 ; free virtual = 106350

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:23 ; elapsed = 00:10:26 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19479 ; free virtual = 106448
Phase 3.1 Global Routing | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:26 ; elapsed = 00:10:29 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19513 ; free virtual = 106482
Phase 3 Initial Routing | Checksum: 1ab4d477f

Time (s): cpu = 00:11:37 ; elapsed = 00:11:35 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 20287 ; free virtual = 107269

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2244
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d3246014

Time (s): cpu = 00:14:39 ; elapsed = 00:14:42 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 20144 ; free virtual = 107179

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 164430458

Time (s): cpu = 00:14:42 ; elapsed = 00:14:46 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 20032 ; free virtual = 107070
Phase 4 Rip-up And Reroute | Checksum: 164430458

Time (s): cpu = 00:14:45 ; elapsed = 00:14:49 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19897 ; free virtual = 106935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 164430458

Time (s): cpu = 00:14:48 ; elapsed = 00:14:52 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19851 ; free virtual = 106889

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164430458

Time (s): cpu = 00:14:51 ; elapsed = 00:14:55 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19730 ; free virtual = 106769
Phase 5 Delay and Skew Optimization | Checksum: 164430458

Time (s): cpu = 00:14:54 ; elapsed = 00:14:58 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19686 ; free virtual = 106727

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16d407b57

Time (s): cpu = 00:15:56 ; elapsed = 00:16:01 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19059 ; free virtual = 106120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190f26c15

Time (s): cpu = 00:15:59 ; elapsed = 00:16:05 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19049 ; free virtual = 106108
Phase 6 Post Hold Fix | Checksum: 190f26c15

Time (s): cpu = 00:16:02 ; elapsed = 00:16:08 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19129 ; free virtual = 106230

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 231c35d87

Time (s): cpu = 00:17:07 ; elapsed = 00:17:13 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24809 ; free virtual = 112083

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.627783 %
  Global Horizontal Routing Utilization  = 0.652903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1caf9b485

Time (s): cpu = 00:17:14 ; elapsed = 00:17:21 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 25020 ; free virtual = 112083

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1caf9b485

Time (s): cpu = 00:17:18 ; elapsed = 00:17:24 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24916 ; free virtual = 111980

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2203bba5e

Time (s): cpu = 00:17:42 ; elapsed = 00:17:49 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24412 ; free virtual = 111706

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2203bba5e

Time (s): cpu = 00:18:00 ; elapsed = 00:18:08 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24094 ; free virtual = 111171
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:27 ; elapsed = 00:21:37 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 25020 ; free virtual = 112146

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:28 ; elapsed = 00:23:36 . Memory (MB): peak = 7987.180 ; gain = 290.043 ; free physical = 25021 ; free virtual = 112146
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 7987.180 ; gain = 0.000 ; free physical = 32340 ; free virtual = 119454
report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 7987.180 ; gain = 0.000 ; free physical = 31727 ; free virtual = 118782
WARNING: [Vivado 12-1032] No pblocks found for command 'get_pblocks -of_objects [get_cells -hierarchical -filter {NAME != top_i/ulp && NAME !~ top_i/ulp/*}]'.
Writing Interface Constraints File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_interface.aieintfsol' for cell 'top_i/ulp/ai_engine_0'
Writing AI Engine Constraints file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Writing Metadata file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 8003.188 ; gain = 16.008 ; free physical = 29251 ; free virtual = 116525
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:46 ; elapsed = 00:02:55 . Memory (MB): peak = 8003.188 ; gain = 16.008 ; free physical = 29336 ; free virtual = 116493
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpt -pb xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.pb -rpx xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28861 ; free virtual = 116200
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_write_device_image_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'blp_s_aclk_kernel_00':
   clock pin path     : top_i/ulp/blp_s_aclk_kernel_00
   original frequency : 200.0 MHz
kernel clock 'blp_s_aclk_kernel_01':
   clock pin path     : top_i/ulp/blp_s_aclk_kernel_01
   original frequency : 500.0 MHz


INFO: [OCL_UTIL] clock is 'clkwiz_aclk_kernel_01_clk_out1' for pin 'top_i/ulp/blp_s_aclk_kernel_01'
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28902 ; free virtual = 116072
INFO: [OCL_UTIL] clock is 'clkwiz_aclk_kernel_00_clk_out1' for pin 'top_i/ulp/blp_s_aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28807 ; free virtual = 115978
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28641 ; free virtual = 115821
Auto-frequency scaling completed
kernel clock 'blp_s_aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 598.0 MHz
WARNING: The auto scaled frequency '598.0 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28385 ; free virtual = 115588
kernel clock 'blp_s_aclk_kernel_00':
   original frequency : 200.0 MHz
   scaled frequency   : 211.3 MHz
WARNING: The auto scaled frequency '211.3 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '200.0' MHz.
Command: write_device_image -force -no_partial_pdifile top_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC RTSTAT-10] No routable loads: 214 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_28_33/DOC0, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/axi_ic_rpu/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/ulp/axi_ic_user/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_plmgmt/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 214 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 187 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_dynamic_region" Reconfigurable Module "top_i/ulp"
INFO: [Vivado 12-8265] Design contains reconfigurable partitions, but no partial pdi files will be generated since -no_partial_pdifile option was specified.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 21461504 bits
Writing CDO partition ./top_wrapper.rcdo...
Writing NPI partition ./top_wrapper.rnpi...
Generating bif file top_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/home/xilinx/software/Vivado/2022.2/data/embeddedsw) loading 0 seconds
WARNING : No interface that uses file system is available 

/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin
make[2]: Entering directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm/versal_plm_bsp'
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Compiling XilNvm Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Compiling XilPM Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Compiling Xilpdi Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Compiling XilPLMI Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Compiling XilLoader Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Compiling XilPuf Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Compiling XilSecure Library
Finished building libraries sequentially.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Compiling xsysmonpsv
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
In file included from xuartlite_g.c:16:
../../../include/xparameters.h:1903:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '17213554688' to '33685504' [-Woverflow]
 1903 | #define XPAR_UARTLITE_0_BASEADDR 0x402020000U
      |                                  ^~~~~~~~~~~~
xuartlite_g.c:27:17: note: in expansion of macro 'XPAR_UARTLITE_0_BASEADDR'
   27 |                 XPAR_UARTLITE_0_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1923:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '17213558784' to '33689600' [-Woverflow]
 1923 | #define XPAR_UARTLITE_1_BASEADDR 0x402021000U
      |                                  ^~~~~~~~~~~~
xuartlite_g.c:35:17: note: in expansion of macro 'XPAR_UARTLITE_1_BASEADDR'
   35 |                 XPAR_UARTLITE_1_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1943:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351912448' to '33689600' [-Woverflow]
 1943 | #define XPAR_UARTLITE_2_BASEADDR 0x20102021000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:43:17: note: in expansion of macro 'XPAR_UARTLITE_2_BASEADDR'
   43 |                 XPAR_UARTLITE_2_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1963:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351916544' to '33693696' [-Woverflow]
 1963 | #define XPAR_UARTLITE_3_BASEADDR 0x20102022000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:51:17: note: in expansion of macro 'XPAR_UARTLITE_3_BASEADDR'
   51 |                 XPAR_UARTLITE_3_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1983:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351908352' to '33685504' [-Woverflow]
 1983 | #define XPAR_UARTLITE_4_BASEADDR 0x20102020000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:59:17: note: in expansion of macro 'XPAR_UARTLITE_4_BASEADDR'
   59 |                 XPAR_UARTLITE_4_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1440:62: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1440 | #define XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                              ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating blp_cips_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
make[2]: Leaving directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm/versal_plm_bsp'
make[2]: Entering directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm'
make[2]: Leaving directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm'
INFO: [Project 1-1179] Generating top_wrapper.bif file ...
Running bootgen.
Found bootgen at /home/xilinx/software/Vivado/2022.2/bin/bootgen
Running '/home/xilinx/software/Vivado/2022.2/bin/bootgen -arch versal -image top_wrapper.bif -w -o ./top_wrapper.pdi'


****** Xilinx Bootgen v2022.2.2
  **** Build date : Feb 16 2023-18:59:31
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 275 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:26:44 ; elapsed = 00:28:17 . Memory (MB): peak = 9483.898 ; gain = 1480.711 ; free physical = 30957 ; free virtual = 118853
Command: write_device_image -force -cell top_i/ulp -file top_i_ulp_my_rm_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC RTSTAT-10] No routable loads: 214 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_28_33/DOC0, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/axi_ic_rpu/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/ulp/axi_ic_user/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_plmgmt/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 214 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 187 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_dynamic_region" Reconfigurable Module "top_i/ulp"
INFO: [Vivado 12-8266] No full design pdi will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-5003] Per-Frame CRC checking will be used for DFX bitstreams.
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Partial bitstream contains 57081088 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial.rnpi...
Creating bitstream...
Partial bitstream contains 1907584 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_mask.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_mask.rnpi...
Creating bitstream...
Partial bitstream contains 339456 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_unmask.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_unmask.rnpi...
Creating bitstream...
Partial bitstream contains 1024 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_clear.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_shutdown.rnpi...
Writing NPI partition ./top_i_ulp_my_rm_partial_shutdown.txt...
Generating bif file top_i_ulp_my_rm_partial.bif for partial pdi
INFO: [Project 1-1179] Generating top_i_ulp_my_rm_partial.bif file ...
Running bootgen.
Found bootgen at /home/xilinx/software/Vivado/2022.2/bin/bootgen
Running '/home/xilinx/software/Vivado/2022.2/bin/bootgen -arch versal -image top_i_ulp_my_rm_partial.bif -w -o ./top_i_ulp_my_rm_partial.pdi'


****** Xilinx Bootgen v2022.2.2
  **** Build date : Feb 16 2023-18:59:31
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 462 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:35:02 ; elapsed = 00:35:21 . Memory (MB): peak = 9884.492 ; gain = 400.594 ; free physical = 28595 ; free virtual = 116973
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_write_device_image_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:15:21 2024...
[Sun Jun 30 22:15:26 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:30 ; elapsed = 03:00:36 . Memory (MB): peak = 3827.465 ; gain = 0.000 ; free physical = 39191 ; free virtual = 127563
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
hw_export: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.465 ; gain = 0.000 ; free physical = 38309 ; free virtual = 126702
INFO: [Netlist 29-17] Analyzing 1747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading AI Engine Project File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed/top_wrapper.aiedb'
Reading Traffic File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed/top_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 25 insts (0 INI), 82 paths (0 INI). After Merge: 25 insts (0 INI), 82 paths (0 INI). Noc Frequency: 1000 0 error slaves
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: ./.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/temp/graph_aie_constraints.aiecst
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: ./.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/temp/graph_aie_constraints.aiecst
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: ./.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_constraints.aiecst
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: ./.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_constraints.aiecst
Reading Logical Architecture File './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/logical_arch_aie.larch' for cell 'top_i/ulp/ai_engine_0'
Reading NOC Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed/top_wrapper.ncr'
Reading AI Engine Shim Solution File './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_interface.aieintfsol' for cell 'top_i/ulp/ai_engine_0'
Reading AI Engine solution file './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/temp/graph_aie.aiesol' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Reading AI Engine constraints file './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
INFO: [Constraints 18-5158] Loading Memory Image Database: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed/top_wrapper_mem_image.db
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X2Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X2Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X2Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X3Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X3Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X3Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal' is LOCed to site 'BUFG_GT_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1' is LOCed to site 'BUFG_GT_X0Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0' is LOCed to site 'BUFG_GT_X0Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG' is LOCed to site 'BUFG_PS_X0Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:07:37 ; elapsed = 00:07:51 . Memory (MB): peak = 5625.664 ; gain = 375.430 ; free physical = 40621 ; free virtual = 129324
Restored from archive | CPU: 468.830000 secs | Memory: 598.762894 MB |
Finished XDEF File Restore: Time (s): cpu = 00:07:42 ; elapsed = 00:07:56 . Memory (MB): peak = 5625.664 ; gain = 709.820 ; free physical = 40559 ; free virtual = 129262
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X2Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X2Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X2Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X3Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X3Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X3Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal' is LOCed to site 'BUFG_GT_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1' is LOCed to site 'BUFG_GT_X0Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0' is LOCed to site 'BUFG_GT_X0Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG' is LOCed to site 'BUFG_PS_X0Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5625.664 ; gain = 0.000 ; free physical = 41166 ; free virtual = 129980
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1739 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 8 instances
  CPM => CPM (CPM_EXT, CPM_MAIN): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1452 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 107 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 134 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:10:42 ; elapsed = 00:11:04 . Memory (MB): peak = 5625.664 ; gain = 1798.199 ; free physical = 41162 ; free virtual = 129977
hw_export: output_xsa is /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa
hw_export: set design_intent and uses_pr properties
hw_export: tool_flow = SDx
INFO: [OCL_UTIL] internal step: write_hw_platform -fixed  -rp top_i/ulp  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa
hw_export: write_hw_platform -fixed  -rp top_i/ulp /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa ...
INFO: [Pfi 67-25] No hwdef file found for the given RP: top_i/ulp cell in the netlist. This can happen if the rp cell corresponds to a greybox cell. In this case, we are generating XSA for the entire design.
WARNING: [Project 1-645] Board images not set in Hardware Platform.
Writing Interface Constraints File './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_interface.aieintfsol' for cell 'top_i/ulp/ai_engine_0'
Writing AI Engine Constraints file './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Writing Metadata file './.Xil/Vivado-1712788-nags27/AIEPRJ/aiearchive/vivado/aieprj_meta_data.json'
WARNING: [Project 1-1911] AIE and Vivado computed PL Interface IDs do not match
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/vpl_gen_fixed.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/xilinx/software/Vivado/2022.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 5778.242 ; gain = 152.578 ; free physical = 41707 ; free virtual = 130570
Check VPL, containing 1 checks, has run: 0 errors
[22:26:51] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:26:51 2024...
