library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AND2Gate is
	port(
		inPort0 : std_logic,
		inPort1 : std_logic,
		outPort : std_logic
	);
	end AND2Gate;
	
architecture Behavioral of AND2Gate is
	begin
		outPort <= inPort0 and inPort1;
	end Behavioral;