Here is the complete verilog code for the frequency divider module:

```verilog
module freq_div (
    input CLK_in,
    input RST,
    output reg CLK_50,
    output reg CLK_10,
    output reg CLK_1
);

reg [3:0] cnt_10;
reg [6:0] cnt_100;

always @ (posedge CLK_in or posedge RST) begin
    if (RST) begin
        CLK_50 <= 1'b0;
        CLK_10 <= 1'b0;
        cnt_10 <= 4'b0;
        CLK_1 <= 1'b0;
        cnt_100 <= 7'b0;
    end else begin
        // CLK_50 generation
        CLK_50 <= ~CLK_50;
        
        // CLK_10 generation
        if (cnt_10 == 4'b10) begin
            CLK_10 <= ~CLK_10;
            cnt_10 <= 4'b0;
        end else begin
            cnt_10 <= cnt_10 + 1'b1;
        end

        // CLK_1 generation
        if (cnt_100 == 7'b1100010) begin
            CLK_1 <= ~CLK_1;
            cnt_100 <= 7'b0;
        end else begin
            cnt_100 <= cnt_100 + 1'b1;
        end
    end
end

endmodule
```

This code defines a verilog module `freq_div` that implements a frequency divider with the required functionalities. The module uses two counters `cnt_10` and `cnt_100` to generate the 10MHz and 1MHz clock signals respectively. The output clock signals `CLK_50`, `CLK_10`, and `CLK_1` are generated based on the input clock signal `CLK_in` and the reset signal `RST`.