{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:58:42 2014 " "Info: Processing started: Sun Oct 26 21:58:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "maze EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"maze\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 45 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[0\] " "Info: Pin dzshow\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[1\] " "Info: Pin dzshow\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[2\] " "Info: Pin dzshow\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[3\] " "Info: Pin dzshow\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[4\] " "Info: Pin dzshow\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[5\] " "Info: Pin dzshow\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[6\] " "Info: Pin dzshow\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[6] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[7\] " "Info: Pin dzshow\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[7] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[8\] " "Info: Pin dzshow\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[8] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[9\] " "Info: Pin dzshow\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[9] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[10\] " "Info: Pin dzshow\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[10] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[11\] " "Info: Pin dzshow\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[11] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[12\] " "Info: Pin dzshow\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[12] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[13\] " "Info: Pin dzshow\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[13] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[14\] " "Info: Pin dzshow\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[14] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[15\] " "Info: Pin dzshow\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[15] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[16\] " "Info: Pin dzshow\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[16] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[17\] " "Info: Pin dzshow\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[17] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[18\] " "Info: Pin dzshow\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[18] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[19\] " "Info: Pin dzshow\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[19] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[20\] " "Info: Pin dzshow\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[20] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[21\] " "Info: Pin dzshow\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[21] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[22\] " "Info: Pin dzshow\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[22] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dzshow\[23\] " "Info: Pin dzshow\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { dzshow[23] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 208 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzshow[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[0\] " "Info: Pin smgstate\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[1\] " "Info: Pin smgstate\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[2\] " "Info: Pin smgstate\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[3\] " "Info: Pin smgstate\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[4\] " "Info: Pin smgstate\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgstate\[5\] " "Info: Pin smgstate\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgstate[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[0\] " "Info: Pin smgshow\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[0] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[1\] " "Info: Pin smgshow\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[1] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[2\] " "Info: Pin smgshow\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[2] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[3\] " "Info: Pin smgshow\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[3] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[4\] " "Info: Pin smgshow\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[4] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[5\] " "Info: Pin smgshow\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[5] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[6\] " "Info: Pin smgshow\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[6] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "smgshow\[7\] " "Info: Pin smgshow\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { smgshow[7] } } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgshow[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_time Global clock " "Info: Automatically promoted some destinations of signal \"clk_time\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_time " "Info: Destination \"clk_time\" may be non-global or may not use global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 24 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 24 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_key Global clock " "Info: Automatically promoted some destinations of signal \"clk_key\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_key " "Info: Destination \"clk_key\" may be non-global or may not use global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_dz Global clock " "Info: Automatically promoted some destinations of signal \"clk_dz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_dz " "Info: Destination \"clk_dz\" may be non-global or may not use global clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 0 38 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 28 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 29 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[0\] " "Warning: Node \"ashow\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[10\] " "Warning: Node \"ashow\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[11\] " "Warning: Node \"ashow\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[12\] " "Warning: Node \"ashow\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[13\] " "Warning: Node \"ashow\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[14\] " "Warning: Node \"ashow\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[15\] " "Warning: Node \"ashow\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[16\] " "Warning: Node \"ashow\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[17\] " "Warning: Node \"ashow\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[18\] " "Warning: Node \"ashow\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[19\] " "Warning: Node \"ashow\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[1\] " "Warning: Node \"ashow\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[20\] " "Warning: Node \"ashow\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[21\] " "Warning: Node \"ashow\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[22\] " "Warning: Node \"ashow\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[23\] " "Warning: Node \"ashow\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[2\] " "Warning: Node \"ashow\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[3\] " "Warning: Node \"ashow\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[4\] " "Warning: Node \"ashow\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[5\] " "Warning: Node \"ashow\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[6\] " "Warning: Node \"ashow\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[7\] " "Warning: Node \"ashow\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[8\] " "Warning: Node \"ashow\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ashow\[9\] " "Warning: Node \"ashow\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ashow\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[0\] " "Warning: Node \"nshow\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[1\] " "Warning: Node \"nshow\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[2\] " "Warning: Node \"nshow\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[3\] " "Warning: Node \"nshow\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[4\] " "Warning: Node \"nshow\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[5\] " "Warning: Node \"nshow\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[6\] " "Warning: Node \"nshow\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nshow\[7\] " "Warning: Node \"nshow\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nshow\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[0\] " "Warning: Node \"nstate\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[1\] " "Warning: Node \"nstate\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[2\] " "Warning: Node \"nstate\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[3\] " "Warning: Node \"nstate\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[4\] " "Warning: Node \"nstate\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nstate\[5\] " "Warning: Node \"nstate\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "nstate\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "27.867 ns register register " "Info: Estimated most critical path is register to register delay of 27.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepz\[2\] 1 REG LAB_X11_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y7; Fanout = 3; REG Node = 'stepz\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepz[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.978 ns) 2.351 ns Add12~7 2 COMB LAB_X10_Y7 2 " "Info: 2: + IC(1.373 ns) + CELL(0.978 ns) = 2.351 ns; Loc. = LAB_X10_Y7; Fanout = 2; COMB Node = 'Add12~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { stepz[2] Add12~7 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.750 ns Add12~2 3 COMB LAB_X10_Y7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.399 ns) = 2.750 ns; Loc. = LAB_X10_Y7; Fanout = 3; COMB Node = 'Add12~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add12~7 Add12~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 3.984 ns Add12~30 4 COMB LAB_X10_Y7 6 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 3.984 ns; Loc. = LAB_X10_Y7; Fanout = 6; COMB Node = 'Add12~30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add12~2 Add12~30 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.978 ns) 6.854 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 5 COMB LAB_X9_Y8 1 " "Info: 5: + IC(1.892 ns) + CELL(0.978 ns) = 6.854 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { Add12~30 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.669 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LAB_X9_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 7.669 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 9.420 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 7 COMB LAB_X9_Y8 2 " "Info: 7: + IC(0.773 ns) + CELL(0.978 ns) = 9.420 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.543 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 8 COMB LAB_X9_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 9.543 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.666 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 9 COMB LAB_X9_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 9.666 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.481 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 10 COMB LAB_X9_Y8 8 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 10.481 ns; Loc. = LAB_X9_Y8; Fanout = 8; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 11.664 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[16\]~10 11 COMB LAB_X9_Y8 3 " "Info: 11: + IC(0.983 ns) + CELL(0.200 ns) = 11.664 ns; Loc. = LAB_X9_Y8; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[16\]~10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[16]~10 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 13.815 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 12 COMB LAB_X10_Y8 2 " "Info: 12: + IC(1.173 ns) + CELL(0.978 ns) = 13.815 ns; Loc. = LAB_X10_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[16]~10 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.938 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 13 COMB LAB_X10_Y8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 13.938 ns; Loc. = LAB_X10_Y8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 14.061 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 14 COMB LAB_X10_Y8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.123 ns) = 14.061 ns; Loc. = LAB_X10_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.876 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 15 COMB LAB_X10_Y8 9 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 14.876 ns; Loc. = LAB_X10_Y8; Fanout = 9; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.200 ns) 16.458 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[21\]~14 16 COMB LAB_X11_Y8 3 " "Info: 16: + IC(1.382 ns) + CELL(0.200 ns) = 16.458 ns; Loc. = LAB_X11_Y8; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[21\]~14'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[21]~14 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 18.209 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 17 COMB LAB_X11_Y8 2 " "Info: 17: + IC(0.773 ns) + CELL(0.978 ns) = 18.209 ns; Loc. = LAB_X11_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[21]~14 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.332 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 18 COMB LAB_X11_Y8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 18.332 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.455 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 19 COMB LAB_X11_Y8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 18.455 ns; Loc. = LAB_X11_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 19.270 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 20 COMB LAB_X11_Y8 11 " "Info: 20: + IC(0.000 ns) + CELL(0.815 ns) = 19.270 ns; Loc. = LAB_X11_Y8; Fanout = 11; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.200 ns) 21.596 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[26\]~16 21 COMB LAB_X11_Y7 2 " "Info: 21: + IC(2.126 ns) + CELL(0.200 ns) = 21.596 ns; Loc. = LAB_X11_Y7; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[26\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.978 ns) 23.771 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17 22 COMB LAB_X12_Y7 1 " "Info: 22: + IC(1.197 ns) + CELL(0.978 ns) = 23.771 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.894 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12 23 COMB LAB_X12_Y7 1 " "Info: 23: + IC(0.000 ns) + CELL(0.123 ns) = 23.894 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 24.017 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7 24 COMB LAB_X12_Y7 2 " "Info: 24: + IC(0.000 ns) + CELL(0.123 ns) = 24.017 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 24.832 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0 25 COMB LAB_X12_Y7 4 " "Info: 25: + IC(0.000 ns) + CELL(0.815 ns) = 24.832 ns; Loc. = LAB_X12_Y7; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 26.583 ns stepg\[1\]~5 26 COMB LAB_X12_Y7 2 " "Info: 26: + IC(0.773 ns) + CELL(0.978 ns) = 26.583 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'stepg\[1\]~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 stepg[1]~5 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 26.706 ns stepg\[2\]~3 27 COMB LAB_X12_Y7 1 " "Info: 27: + IC(0.000 ns) + CELL(0.123 ns) = 26.706 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'stepg\[2\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { stepg[1]~5 stepg[2]~3 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 27.867 ns stepg\[3\] 28 REG LAB_X12_Y7 4 " "Info: 28: + IC(0.000 ns) + CELL(1.161 ns) = 27.867 ns; Loc. = LAB_X12_Y7; Fanout = 4; REG Node = 'stepg\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { stepg[2]~3 stepg[3] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.422 ns ( 55.34 % ) " "Info: Total cell delay = 15.422 ns ( 55.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.445 ns ( 44.66 % ) " "Info: Total interconnect delay = 12.445 ns ( 44.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.867 ns" { stepz[2] Add12~7 Add12~2 Add12~30 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[16]~10 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[21]~14 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 stepg[1]~5 stepg[2]~3 stepg[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.fit.smsg " "Info: Generated suppressed messages file E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:58:44 2014 " "Info: Processing ended: Sun Oct 26 21:58:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
