
Loading design for application trce from file projetotinyqv_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Nov 27 20:52:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 173.853000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 9.366ns (weighted slack = -138.136ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i1  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i2  (to clk_c +)

   Delay:               3.716ns  (37.8% logic, 62.2% route), 4 logic levels.

 Constraint Details:

      3.716ns physical path delay i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_595 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 9.366ns

 Physical Path Details:

      Data path i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C68C.CLK to     R35C68C.Q0 i_qspi/SLICE_704 (from i_qspi/qspi_clk_N_56)
ROUTE         1     1.509     R35C68C.Q0 to     R42C64D.B1 qspi_data_in_1
CTOF_DEL    ---     0.236     R42C64D.B1 to     R42C64D.F1 SLICE_621
ROUTE         4     0.803     R42C64D.F1 to     R42C63C.A0 i_tinyqv/mem/q_ctrl/qspi_data_out_3_N_5_1
CTOOFX_DEL  ---     0.401     R42C63C.A0 to   R42C63C.OFX0 i_tinyqv/mem/q_ctrl/SLICE_595
ROUTE         1     0.000   R42C63C.OFX0 to    R42C63C.FXB i_tinyqv/mem/q_ctrl/n26949
FXTOF_DEL   ---     0.242    R42C63C.FXB to   R42C63C.OFX1 i_tinyqv/mem/q_ctrl/SLICE_595
ROUTE         1     0.000   R42C63C.OFX1 to    R42C63C.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_1 (to clk_c)
                  --------
                    3.716   (37.8% logic, 62.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C63C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 9.237ns (weighted slack = -136.234ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i1  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i2  (to clk_c +)

   Delay:               3.587ns  (39.1% logic, 60.9% route), 4 logic levels.

 Constraint Details:

      3.587ns physical path delay i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_595 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 9.237ns

 Physical Path Details:

      Data path i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C68C.CLK to     R35C68C.Q0 i_qspi/SLICE_704 (from i_qspi/qspi_clk_N_56)
ROUTE         1     1.509     R35C68C.Q0 to     R42C64D.B1 qspi_data_in_1
CTOF_DEL    ---     0.236     R42C64D.B1 to     R42C64D.F1 SLICE_621
ROUTE         4     0.677     R42C64D.F1 to     R42C63D.D1 i_tinyqv/mem/q_ctrl/qspi_data_out_3_N_5_1
CTOOFX_DEL  ---     0.401     R42C63D.D1 to   R42C63D.OFX0 i_tinyqv/mem/q_ctrl/i24263/SLICE_722
ROUTE         1     0.000   R42C63D.OFX0 to    R42C63C.FXA i_tinyqv/mem/q_ctrl/n26952
FXTOF_DEL   ---     0.239    R42C63C.FXA to   R42C63C.OFX1 i_tinyqv/mem/q_ctrl/SLICE_595
ROUTE         1     0.000   R42C63C.OFX1 to    R42C63C.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_1 (to clk_c)
                  --------
                    3.587   (39.1% logic, 60.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C63C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.715ns (weighted slack = -128.535ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i1  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/spi_in_buffer_i0_i1  (to clk_c +)

   Delay:               2.962ns  (25.7% logic, 74.3% route), 2 logic levels.

 Constraint Details:

      2.962ns physical path delay i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_629 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.163ns M_SET requirement (totaling -5.753ns) by 8.715ns

 Physical Path Details:

      Data path i_qspi/SLICE_704 to i_tinyqv/mem/q_ctrl/SLICE_629:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C68C.CLK to     R35C68C.Q0 i_qspi/SLICE_704 (from i_qspi/qspi_clk_N_56)
ROUTE         1     1.509     R35C68C.Q0 to     R42C64D.B1 qspi_data_in_1
CTOF_DEL    ---     0.236     R42C64D.B1 to     R42C64D.F1 SLICE_621
ROUTE         4     0.692     R42C64D.F1 to     R42C63B.M1 i_tinyqv/mem/q_ctrl/qspi_data_out_3_N_5_1 (to clk_c)
                  --------
                    2.962   (25.7% logic, 74.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_629:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C63B.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.646ns (weighted slack = -127.517ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i2  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/spi_in_buffer_i0_i2  (to clk_c +)

   Delay:               2.892ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      2.892ns physical path delay i_qspi/SLICE_705 to i_tinyqv/mem/q_ctrl/SLICE_630 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.162ns M_SET requirement (totaling -5.754ns) by 8.646ns

 Physical Path Details:

      Data path i_qspi/SLICE_705 to i_tinyqv/mem/q_ctrl/SLICE_630:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C66B.CLK to     R35C66B.Q0 i_qspi/SLICE_705 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.742     R35C66B.Q0 to     R43C63C.B0 qspi_data_in_2
CTOF_DEL    ---     0.236     R43C63C.B0 to     R43C63C.F0 SLICE_628
ROUTE         2     0.389     R43C63C.F0 to     R43C63A.M0 qspi_data_out_3_N_5_2 (to clk_c)
                  --------
                    2.892   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_630:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C63A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.374ns (weighted slack = -123.506ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i3  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i4  (to clk_c +)

   Delay:               2.724ns  (42.9% logic, 57.1% route), 3 logic levels.

 Constraint Details:

      2.724ns physical path delay i_qspi/SLICE_706 to i_tinyqv/mem/q_ctrl/SLICE_597 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 8.374ns

 Physical Path Details:

      Data path i_qspi/SLICE_706 to i_tinyqv/mem/q_ctrl/SLICE_597:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C66D.CLK to     R35C66D.Q0 i_qspi/SLICE_706 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.556     R35C66D.Q0 to     R41C63A.A0 qspi_data_in_3
CTOOFX_DEL  ---     0.401     R41C63A.A0 to   R41C63A.OFX0 i_tinyqv/mem/q_ctrl/SLICE_597
ROUTE         1     0.000   R41C63A.OFX0 to    R41C63A.FXB i_tinyqv/mem/q_ctrl/n26937
FXTOF_DEL   ---     0.242    R41C63A.FXB to   R41C63A.OFX1 i_tinyqv/mem/q_ctrl/SLICE_597
ROUTE         1     0.000   R41C63A.OFX1 to    R41C63A.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_3 (to clk_c)
                  --------
                    2.724   (42.9% logic, 57.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_597:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R41C63A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.359ns (weighted slack = -123.285ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i0  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i1  (to clk_c +)

   Delay:               2.709ns  (43.1% logic, 56.9% route), 3 logic levels.

 Constraint Details:

      2.709ns physical path delay i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_594 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 8.359ns

 Physical Path Details:

      Data path i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C67D.CLK to     R35C67D.Q0 i_qspi/SLICE_703 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.541     R35C67D.Q0 to     R42C62C.A0 qspi_data_in_0
CTOOFX_DEL  ---     0.401     R42C62C.A0 to   R42C62C.OFX0 i_tinyqv/mem/q_ctrl/SLICE_594
ROUTE         1     0.000   R42C62C.OFX0 to    R42C62C.FXB i_tinyqv/mem/q_ctrl/n26128
FXTOF_DEL   ---     0.242    R42C62C.FXB to   R42C62C.OFX1 i_tinyqv/mem/q_ctrl/SLICE_594
ROUTE         1     0.000   R42C62C.OFX1 to    R42C62C.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_0 (to clk_c)
                  --------
                    2.709   (43.1% logic, 56.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C62C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.356ns (weighted slack = -123.240ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i0  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i1  (to clk_c +)

   Delay:               2.706ns  (43.1% logic, 56.9% route), 3 logic levels.

 Constraint Details:

      2.706ns physical path delay i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_594 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 8.356ns

 Physical Path Details:

      Data path i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C67D.CLK to     R35C67D.Q0 i_qspi/SLICE_703 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.541     R35C67D.Q0 to     R42C62D.A1 qspi_data_in_0
CTOOFX_DEL  ---     0.401     R42C62D.A1 to   R42C62D.OFX0 i_tinyqv/mem/q_ctrl/i23774/SLICE_718
ROUTE         1     0.000   R42C62D.OFX0 to    R42C62C.FXA i_tinyqv/mem/q_ctrl/n26131
FXTOF_DEL   ---     0.239    R42C62C.FXA to   R42C62C.OFX1 i_tinyqv/mem/q_ctrl/SLICE_594
ROUTE         1     0.000   R42C62C.OFX1 to    R42C62C.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_0 (to clk_c)
                  --------
                    2.706   (43.1% logic, 56.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C62C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.249ns (weighted slack = -121.662ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i0  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/spi_in_buffer_i0_i0  (to clk_c +)

   Delay:               2.495ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      2.495ns physical path delay i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_629 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.162ns M_SET requirement (totaling -5.754ns) by 8.249ns

 Physical Path Details:

      Data path i_qspi/SLICE_703 to i_tinyqv/mem/q_ctrl/SLICE_629:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C67D.CLK to     R35C67D.Q0 i_qspi/SLICE_703 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.300     R35C67D.Q0 to     R42C64D.B0 qspi_data_in_0
CTOF_DEL    ---     0.236     R42C64D.B0 to     R42C64D.F0 SLICE_621
ROUTE         2     0.434     R42C64D.F0 to     R42C63B.M0 qspi_data_out_3_N_5_0 (to clk_c)
                  --------
                    2.495   (30.5% logic, 69.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_629:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C63B.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 8.165ns (weighted slack = -120.423ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i2  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/spi_clk_use_neg_220  (to clk_c +)

   Delay:               2.509ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.509ns physical path delay i_qspi/SLICE_705 to SLICE_628 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.260ns DIN_SET requirement (totaling -5.656ns) by 8.165ns

 Physical Path Details:

      Data path i_qspi/SLICE_705 to SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C66B.CLK to     R35C66B.Q0 i_qspi/SLICE_705 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.742     R35C66B.Q0 to     R43C63C.B0 qspi_data_in_2
CTOF_DEL    ---     0.236     R43C63C.B0 to     R43C63C.F0 SLICE_628
ROUTE         2     0.006     R43C63C.F0 to    R43C63C.DI0 qspi_data_out_3_N_5_2 (to clk_c)
                  --------
                    2.509   (30.3% logic, 69.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C63C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 7.986ns (weighted slack = -117.783ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_qspi/qspi_data_out_i2  (from i_qspi/qspi_clk_N_56 +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/data_i3  (to clk_c +)

   Delay:               2.336ns  (50.0% logic, 50.0% route), 3 logic levels.

 Constraint Details:

      2.336ns physical path delay i_qspi/SLICE_705 to i_tinyqv/mem/q_ctrl/SLICE_596 exceeds
      (delay constraint based on source clock period of 6.518ns and destination clock period of 5.752ns)
      0.390ns delay constraint less
      6.306ns skew and
     -0.266ns DIN_SET requirement (totaling -5.650ns) by 7.986ns

 Physical Path Details:

      Data path i_qspi/SLICE_705 to i_tinyqv/mem/q_ctrl/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C66B.CLK to     R35C66B.Q0 i_qspi/SLICE_705 (from i_qspi/qspi_clk_N_56)
ROUTE         3     1.168     R35C66B.Q0 to     R42C62A.D0 qspi_data_in_2
CTOOFX_DEL  ---     0.401     R42C62A.D0 to   R42C62A.OFX0 i_tinyqv/mem/q_ctrl/SLICE_596
ROUTE         1     0.000   R42C62A.OFX0 to    R42C62A.FXB i_tinyqv/mem/q_ctrl/n26943
FXTOF_DEL   ---     0.242    R42C62A.FXB to   R42C62A.OFX1 i_tinyqv/mem/q_ctrl/SLICE_596
ROUTE         1     0.000   R42C62A.OFX1 to    R42C62A.DI1 i_tinyqv/mem/q_ctrl/data_out_7_N_2177_2 (to clk_c)
                  --------
                    2.336   (50.0% logic, 50.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.591     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                   10.011   (17.6% logic, 82.4% route), 3 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R42C62A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

Warning:   6.950MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;
            668 items scored, 152 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.491ns (weighted slack = -13.419ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem1(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.270ns  (19.7% logic, 80.3% route), 4 logic levels.

 Constraint Details:

      6.270ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem1 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.491ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.609     R36C64B.F1 to *R_R34C73.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.270   (19.7% logic, 80.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C73.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.446ns (weighted slack = -13.014ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/ram_a/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.225ns  (19.8% logic, 80.2% route), 4 logic levels.

 Constraint Details:

      6.225ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/ram_a/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.446ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/ram_a/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.564     R36C64B.F1 to *R_R34C66.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.225   (19.8% logic, 80.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/ram_a/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C66.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.421ns (weighted slack = -12.789ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i2  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.200ns  (16.0% logic, 84.0% route), 3 logic levels.

 Constraint Details:

      6.200ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.421ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C64C.CLK to     R38C64C.Q1 i_tinyqv/mem/q_ctrl/SLICE_622 (from clk_c)
ROUTE        38     1.787     R38C64C.Q1 to     R40C63A.B1 i_tinyqv/mem/q_ctrl/fsm_state_2
CTOF_DEL    ---     0.236     R40C63A.B1 to     R40C63A.F1 i_tinyqv/mem/q_ctrl/SLICE_1330
ROUTE         1     1.366     R40C63A.F1 to     R36C64B.B0 n4309
CTOF_DEL    ---     0.236     R36C64B.B0 to     R36C64B.F0 SLICE_117
ROUTE         9     2.053     R36C64B.F0 to *R_R34C75.DIA0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.200   (16.0% logic, 84.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R38C64C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.279ns (weighted slack = -11.511ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.058ns  (20.4% logic, 79.6% route), 4 logic levels.

 Constraint Details:

      6.058ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.279ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.397     R36C64B.F1 to *R_R34C75.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.058   (20.4% logic, 79.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.270ns (weighted slack = -11.430ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem3(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.049ns  (20.4% logic, 79.6% route), 4 logic levels.

 Constraint Details:

      6.049ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem3 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.270ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.388     R36C64B.F1 to *R_R34C71.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.049   (20.4% logic, 79.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C71.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.237ns (weighted slack = -11.133ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/ram_b/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               6.016ns  (20.5% logic, 79.5% route), 4 logic levels.

 Constraint Details:

      6.016ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/ram_b/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.237ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/ram_b/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.355     R36C64B.F1 to *R_R34C62.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    6.016   (20.5% logic, 79.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/ram_b/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C62.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.200ns (weighted slack = -10.800ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i2  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem1(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               5.979ns  (16.6% logic, 83.4% route), 3 logic levels.

 Constraint Details:

      5.979ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem1 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.200ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C64C.CLK to     R38C64C.Q1 i_tinyqv/mem/q_ctrl/SLICE_622 (from clk_c)
ROUTE        38     1.787     R38C64C.Q1 to     R40C63A.B1 i_tinyqv/mem/q_ctrl/fsm_state_2
CTOF_DEL    ---     0.236     R40C63A.B1 to     R40C63A.F1 i_tinyqv/mem/q_ctrl/SLICE_1330
ROUTE         1     1.366     R40C63A.F1 to     R36C64B.B0 n4309
CTOF_DEL    ---     0.236     R36C64B.B0 to     R36C64B.F0 SLICE_117
ROUTE         9     1.832     R36C64B.F0 to *R_R34C73.DIA0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    5.979   (16.6% logic, 83.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R38C64C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C73.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.106ns (weighted slack = -9.954ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i2  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               5.885ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      5.885ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.106ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C64C.CLK to     R38C64C.Q1 i_tinyqv/mem/q_ctrl/SLICE_622 (from clk_c)
ROUTE        38     2.040     R38C64C.Q1 to     R37C64D.B1 i_tinyqv/mem/q_ctrl/fsm_state_2
CTOF_DEL    ---     0.236     R37C64D.B1 to     R37C64D.F1 i_tinyqv/mem/q_ctrl/SLICE_1259
ROUTE         2     0.798     R37C64D.F1 to     R36C64B.A0 n22097
CTOF_DEL    ---     0.236     R36C64B.A0 to     R36C64B.F0 SLICE_117
ROUTE         9     2.053     R36C64B.F0 to *R_R34C75.DIA0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    5.885   (16.9% logic, 83.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R38C64C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.085ns (weighted slack = -9.765ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i2  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem0(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               5.864ns  (17.0% logic, 83.0% route), 3 logic levels.

 Constraint Details:

      5.864ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.085ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_622 to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C64C.CLK to     R38C64C.Q1 i_tinyqv/mem/q_ctrl/SLICE_622 (from clk_c)
ROUTE        38     2.040     R38C64C.Q1 to     R37C64D.B1 i_tinyqv/mem/q_ctrl/fsm_state_2
CTOF_DEL    ---     0.236     R37C64D.B1 to     R37C64D.F1 i_tinyqv/mem/q_ctrl/SLICE_1259
ROUTE         2     0.798     R37C64D.F1 to     R36C64A.A0 n22097
CTOF_DEL    ---     0.236     R36C64A.A0 to     R36C64A.F0 SLICE_118
ROUTE         9     2.032     R36C64A.F0 to *R_R34C75.DIA2 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    5.864   (17.0% logic, 83.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R38C64C.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.


Error: The following path exceeds requirements by 1.037ns (weighted slack = -9.333ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/data_i6  (from clk_c +)
   Destination:    DP16KD     Port           i_qspi/rom/mem2(ASIC)  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               5.816ns  (21.2% logic, 78.8% route), 4 logic levels.

 Constraint Details:

      5.816ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem2 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.719ns delay constraint less
     -4.278ns skew and
      0.218ns DATA_SET requirement (totaling 4.779ns) by 1.037ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_599 to i_qspi/rom/mem2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R43C61A.CLK to     R43C61A.Q0 i_tinyqv/mem/q_ctrl/SLICE_599 (from clk_c)
ROUTE        12     2.063     R43C61A.Q0 to     R36C63D.C1 i_tinyqv/instr_data_13
CTOF_DEL    ---     0.236     R36C63D.C1 to     R36C63D.F1 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.566     R36C63D.F1 to     R36C63D.A0 i_tinyqv/mem/q_ctrl/n4308
CTOF_DEL    ---     0.236     R36C63D.A0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.799     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.236     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     1.155     R36C64B.F1 to *R_R34C69.DIA1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    5.816   (21.2% logic, 78.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R43C61A.CLK clk_c
                  --------
                    3.705   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/rom/mem2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.497     R47C41A.Q0 to     R47C40A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C40A.D0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C69.CLKA i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    7.983   (21.7% logic, 78.3% route), 3 logic levels.

Warning:  50.277MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;
            892 items scored, 473 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.365ns (weighted slack = -1576.108ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem2(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               9.046ns  (72.1% logic, 27.9% route), 3 logic levels.

 Constraint Details:

      9.046ns physical path delay i_qspi/rom/mem2 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.365ns

 Physical Path Details:

      Data path i_qspi/rom/mem2 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C69.CLKB to *R_R34C69.DOB1 i_qspi/rom/mem2 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.486 *R_R34C69.DOB1 to     R35C73D.A0 i_qspi/n5705
CTOOFX_DEL  ---     0.401     R35C73D.A0 to   R35C73D.OFX0 i_qspi/i24062/SLICE_893
ROUTE         1     1.042   R35C73D.OFX0 to     R35C68C.A0 i_qspi/rom_buff_out_1
CTOOFX_DEL  ---     0.401     R35C68C.A0 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    9.046   (72.1% logic, 27.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C69.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.315ns (weighted slack = -1569.174ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem0(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i2  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.996ns  (72.5% logic, 27.5% route), 3 logic levels.

 Constraint Details:

      8.996ns physical path delay i_qspi/rom/mem0 to i_qspi/SLICE_705 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.315ns

 Physical Path Details:

      Data path i_qspi/rom/mem0 to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C75.CLKB to *R_R34C75.DOB2 i_qspi/rom/mem0 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.444 *R_R34C75.DOB2 to     R35C73B.B0 i_qspi/n5698
CTOOFX_DEL  ---     0.401     R35C73B.B0 to   R35C73B.OFX0 i_qspi/i24054/SLICE_895
ROUTE         1     1.034   R35C73B.OFX0 to     R35C66B.B0 i_qspi/rom_buff_out_2
CTOOFX_DEL  ---     0.401     R35C66B.B0 to   R35C66B.OFX0 i_qspi/SLICE_705
ROUTE         1     0.000   R35C66B.OFX0 to    R35C66B.DI0 i_qspi/qspi_data_out_3_N_51_2 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.996   (72.5% logic, 27.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.285ns (weighted slack = -1565.013ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem0(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.966ns  (72.7% logic, 27.3% route), 3 logic levels.

 Constraint Details:

      8.966ns physical path delay i_qspi/rom/mem0 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.285ns

 Physical Path Details:

      Data path i_qspi/rom/mem0 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C75.CLKB to *R_R34C75.DOB1 i_qspi/rom/mem0 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.406 *R_R34C75.DOB1 to     R35C73D.B0 i_qspi/n5697
CTOOFX_DEL  ---     0.401     R35C73D.B0 to   R35C73D.OFX0 i_qspi/i24062/SLICE_893
ROUTE         1     1.042   R35C73D.OFX0 to     R35C68C.A0 i_qspi/rom_buff_out_1
CTOOFX_DEL  ---     0.401     R35C68C.A0 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.966   (72.7% logic, 27.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.196ns (weighted slack = -1552.671ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem0(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.877ns  (73.4% logic, 26.6% route), 3 logic levels.

 Constraint Details:

      8.877ns physical path delay i_qspi/rom/mem0 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.196ns

 Physical Path Details:

      Data path i_qspi/rom/mem0 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C75.CLKB to *R_R34C75.DOB7 i_qspi/rom/mem0 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.255 *R_R34C75.DOB7 to     R35C73C.B0 i_qspi/rom/n5703
CTOOFX_DEL  ---     0.401     R35C73C.B0 to   R35C73C.OFX0 i_qspi/rom/i22425/SLICE_904
ROUTE         1     1.104   R35C73C.OFX0 to     R35C66D.C1 i_qspi/rom_buff_out_7
CTOOFX_DEL  ---     0.401     R35C66D.C1 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.877   (73.4% logic, 26.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.177ns (weighted slack = -1550.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem2(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.858ns  (73.6% logic, 26.4% route), 3 logic levels.

 Constraint Details:

      8.858ns physical path delay i_qspi/rom/mem2 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.177ns

 Physical Path Details:

      Data path i_qspi/rom/mem2 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C69.CLKB to *R_R34C69.DOB5 i_qspi/rom/mem2 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.141 *R_R34C69.DOB5 to     R33C73A.D0 i_qspi/rom/n5709
CTOOFX_DEL  ---     0.401     R33C73A.D0 to   R33C73A.OFX0 i_qspi/rom/i22374/SLICE_902
ROUTE         1     1.199   R33C73A.OFX0 to     R35C68C.C1 i_qspi/rom_buff_out_5
CTOOFX_DEL  ---     0.401     R35C68C.C1 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.858   (73.6% logic, 26.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C69.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.177ns (weighted slack = -1550.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem3(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.858ns  (73.6% logic, 26.4% route), 3 logic levels.

 Constraint Details:

      8.858ns physical path delay i_qspi/rom/mem3 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.177ns

 Physical Path Details:

      Data path i_qspi/rom/mem3 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C71.CLKB to *R_R34C71.DOB7 i_qspi/rom/mem3 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.236 *R_R34C71.DOB7 to     R35C73C.B1 i_qspi/rom/n5731
CTOOFX_DEL  ---     0.401     R35C73C.B1 to   R35C73C.OFX0 i_qspi/rom/i22425/SLICE_904
ROUTE         1     1.104   R35C73C.OFX0 to     R35C66D.C1 i_qspi/rom_buff_out_7
CTOOFX_DEL  ---     0.401     R35C66D.C1 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.858   (73.6% logic, 26.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C71.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.173ns (weighted slack = -1549.481ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem0(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.854ns  (73.6% logic, 26.4% route), 3 logic levels.

 Constraint Details:

      8.854ns physical path delay i_qspi/rom/mem0 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.173ns

 Physical Path Details:

      Data path i_qspi/rom/mem0 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C75.CLKB to *R_R34C75.DOB5 i_qspi/rom/mem0 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.137 *R_R34C75.DOB5 to     R33C73A.B0 i_qspi/rom/n5701
CTOOFX_DEL  ---     0.401     R33C73A.B0 to   R33C73A.OFX0 i_qspi/rom/i22374/SLICE_902
ROUTE         1     1.199   R33C73A.OFX0 to     R35C68C.C1 i_qspi/rom_buff_out_5
CTOOFX_DEL  ---     0.401     R35C68C.C1 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.854   (73.6% logic, 26.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.171ns (weighted slack = -1549.204ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem1(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.852ns  (73.6% logic, 26.4% route), 3 logic levels.

 Constraint Details:

      8.852ns physical path delay i_qspi/rom/mem1 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.171ns

 Physical Path Details:

      Data path i_qspi/rom/mem1 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C73.CLKB to *R_R34C73.DOB7 i_qspi/rom/mem1 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.230 *R_R34C73.DOB7 to     R35C73C.A1 i_qspi/rom/n5723
CTOOFX_DEL  ---     0.401     R35C73C.A1 to   R35C73C.OFX0 i_qspi/rom/i22425/SLICE_904
ROUTE         1     1.104   R35C73C.OFX0 to     R35C66D.C1 i_qspi/rom_buff_out_7
CTOOFX_DEL  ---     0.401     R35C66D.C1 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.852   (73.6% logic, 26.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C73.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.146ns (weighted slack = -1545.737ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem3(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.827ns  (73.8% logic, 26.2% route), 3 logic levels.

 Constraint Details:

      8.827ns physical path delay i_qspi/rom/mem3 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.146ns

 Physical Path Details:

      Data path i_qspi/rom/mem3 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C71.CLKB to *R_R34C71.DOB5 i_qspi/rom/mem3 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.110 *R_R34C71.DOB5 to     R33C73A.A1 i_qspi/rom/n5729
CTOOFX_DEL  ---     0.401     R33C73A.A1 to   R33C73A.OFX0 i_qspi/rom/i22374/SLICE_902
ROUTE         1     1.199   R33C73A.OFX0 to     R35C68C.C1 i_qspi/rom_buff_out_5
CTOOFX_DEL  ---     0.401     R35C68C.C1 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.827   (73.8% logic, 26.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C71.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.


Error: The following path exceeds requirements by 11.139ns (weighted slack = -1544.766ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           i_qspi/rom/mem0(ASIC)  (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               8.820ns  (73.9% logic, 26.1% route), 3 logic levels.

 Constraint Details:

      8.820ns physical path delay i_qspi/rom/mem0 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 6.471ns and destination clock period of 6.518ns)
      0.047ns delay constraint less
      2.626ns skew and
     -0.260ns DIN_SET requirement (totaling -2.319ns) by 11.139ns

 Physical Path Details:

      Data path i_qspi/rom/mem0 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.716 *R_R34C75.CLKB to *R_R34C75.DOB3 i_qspi/rom/mem0 (from i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
ROUTE         1     1.268 *R_R34C75.DOB3 to     R35C73A.C0 i_qspi/n5699
CTOOFX_DEL  ---     0.401     R35C73A.C0 to   R35C73A.OFX0 i_qspi/i24051/SLICE_894
ROUTE         1     1.034   R35C73A.OFX0 to     R35C66D.B0 i_qspi/rom_buff_out_3
CTOOFX_DEL  ---     0.401     R35C66D.B0 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    8.820   (73.9% logic, 26.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_qspi/rom/mem0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.525    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     2.694     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.236     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     3.054     R47C40A.F0 to *R_R34C75.CLKB i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                   10.214   (17.3% logic, 82.7% route), 3 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.005        B11.PAD to      B11.PADDI clk
ROUTE       616     2.700      B11.PADDI to    R47C41A.CLK clk_c
REG_DEL     ---     0.491    R47C41A.CLK to     R47C41A.Q0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE         2     0.202     R47C41A.Q0 to     R47C41A.D0 i_tinyqv/mem/q_ctrl/spi_clk_neg
CTOF_DEL    ---     0.236     R47C41A.D0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     2.954     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    7.588   (22.8% logic, 77.2% route), 3 logic levels.

Warning:   0.632MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 173.853000 MHz ;  |  173.853 MHz|    6.950 MHz|   4 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i_tinyqv/mem/q_ctrl/spi_clk_pos_derived|             |             |
_59" 154.536000 MHz ;                   |  154.536 MHz|   50.277 MHz|   4 *
                                        |             |             |
FREQUENCY NET "i_qspi/qspi_clk_N_56"    |             |             |
153.421000 MHz ;                        |  153.421 MHz|    0.632 MHz|   3 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
i_tinyqv/cpu/i_core/cmp_out             |       3|    4081|     86.44%
                                        |        |        |
n27083                                  |      15|    4081|     86.44%
                                        |        |        |
i_tinyqv/mem/stop_txn_now_N_2363        |       7|    4081|     86.44%
                                        |        |        |
i_tinyqv/debug_stop_txn_N_2147          |       1|    4081|     86.44%
                                        |        |        |
i_tinyqv/mem/debug_stop_txn_N_2119      |       3|    4081|     86.44%
                                        |        |        |
i_tinyqv/cpu/i_core/instr_complete_N_164|        |        |
9                                       |       1|    4071|     86.23%
                                        |        |        |
i_tinyqv/cpu/i_core/instr_complete_N_164|        |        |
8                                       |       1|    4071|     86.23%
                                        |        |        |
i_tinyqv/cpu/instr_complete_N_1647      |      13|    4071|     86.23%
                                        |        |        |
i_tinyqv/cpu/i_core/n26482              |       1|    2649|     56.11%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n28561        |       3|    2535|     53.70%
                                        |        |        |
i_tinyqv/debug_stop_txn_N_2148          |       1|    2369|     50.18%
                                        |        |        |
i_tinyqv/next_instr_write_offset_3      |       3|    2369|     50.18%
                                        |        |        |
i_tinyqv/mem/debug_stall_txn            |       7|    2369|     50.18%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n27119        |       3|    2082|     44.10%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n28560        |       3|    1992|     42.19%
                                        |        |        |
i_tinyqv/cpu/i_core/alu_a_in_0          |       6|    1779|     37.68%
                                        |        |        |
i_tinyqv/cpu/debug_branch_N_442_28      |       1|    1779|     37.68%
                                        |        |        |
i_tinyqv/cpu/data_rs1_0                 |      11|    1779|     37.68%
                                        |        |        |
clk_c_enable_369                        |       2|    1728|     36.60%
                                        |        |        |
i_tinyqv/cpu/n27097                     |       2|    1634|     34.61%
                                        |        |        |
i_tinyqv/cpu/debug_early_branch         |       4|    1634|     34.61%
                                        |        |        |
i_tinyqv/cpu/i_core/n26484              |       1|    1432|     30.33%
                                        |        |        |
i_tinyqv/cpu/i_core/i_registers/n25230  |       3|    1413|     29.93%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n27155        |       2|    1226|     25.97%
                                        |        |        |
i_tinyqv/cpu/n27215                     |       4|    1202|     25.46%
                                        |        |        |
i_tinyqv/cpu/alu_b_in_1                 |       4|    1202|     25.46%
                                        |        |        |
i_tinyqv/cpu/data_rs2_1                 |       5|    1180|     24.99%
                                        |        |        |
i_tinyqv/cpu/i_core/i_registers/n25151  |       2|    1178|     24.95%
                                        |        |        |
clk_c_enable_358                        |       2|    1175|     24.89%
                                        |        |        |
i_tinyqv/cpu/rs1_0                      |      30|    1168|     24.74%
                                        |        |        |
i_tinyqv/cpu/n8                         |       6|    1104|     23.38%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n27125        |       2|     980|     20.76%
                                        |        |        |
i_tinyqv/cpu/i_core/i_registers/n25226  |       1|     928|     19.66%
                                        |        |        |
i_tinyqv/cpu/n27109                     |      46|     889|     18.83%
                                        |        |        |
i_tinyqv/cpu/reg_access_4_3             |       5|     794|     16.82%
                                        |        |        |
i_tinyqv/cpu/alu_b_in_0                 |       7|     760|     16.10%
                                        |        |        |
i_tinyqv/cpu/rs2_0                      |      34|     633|     13.41%
                                        |        |        |
clk_c_enable_346                        |       1|     602|     12.75%
                                        |        |        |
i_tinyqv/cpu/n27108                     |      11|     598|     12.67%
                                        |        |        |
i_tinyqv/cpu/i_core/i_registers/n25149  |       1|     564|     11.95%
                                        |        |        |
i_tinyqv/cpu/i_core/i_registers/n25148  |       1|     549|     11.63%
                                        |        |        |
i_tinyqv/cpu/n28571                     |      26|     525|     11.12%
                                        |        |        |
i_tinyqv/cpu/data_rs2_0                 |       5|     517|     10.95%
                                        |        |        |
i_tinyqv/cpu/i_core/i_alu/n27134        |       2|     513|     10.87%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1261.F0   Loads: 38
   Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0
      Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;   Transfers: 29

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;   Transfers: 17

Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0   Loads: 29
   Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;

   Data transfers from:
   Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1261.F0
      Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;   Transfers: 86

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;   Transfers: 3

Clock Domain: clk_c   Source: clk.PAD   Loads: 616
   Covered under: FREQUENCY NET "clk_c" 173.853000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0
      Covered under: FREQUENCY NET "clk_c" 173.853000 MHz ;   Transfers: 4


Timing summary (Setup):
---------------

Timing errors: 4721  Score: 476611642
Cumulative negative slack: 476611642

Constraints cover 12205481 paths, 3 nets, and 10283 connections (99.79% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Nov 27 20:52:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 173.853000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_registers/registers_12[[13__813  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_registers/registers_12[[9__817  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_registers/SLICE_238 to i_tinyqv/cpu/i_core/i_registers/SLICE_236 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_registers/SLICE_238 to i_tinyqv/cpu/i_core/i_registers/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C47D.CLK to     R51C47D.Q1 i_tinyqv/cpu/i_core/i_registers/SLICE_238 (from clk_c)
ROUTE         1     0.129     R51C47D.Q1 to     R51C47C.M1 i_tinyqv/cpu/i_core/i_registers/registers_12_13 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R51C47D.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R51C47C.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_cycles/register_26__57  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_cycles/register_22__61  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_cycles/SLICE_182 to i_tinyqv/cpu/i_core/i_cycles/SLICE_180 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_cycles/SLICE_182 to i_tinyqv/cpu/i_core/i_cycles/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C51A.CLK to     R43C51A.Q1 i_tinyqv/cpu/i_core/i_cycles/SLICE_182 (from clk_c)
ROUTE         1     0.129     R43C51A.Q1 to     R43C51B.M1 i_tinyqv/cpu/i_core/i_cycles/register_26 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_cycles/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R43C51A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_cycles/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R43C51B.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_instrret/register_31__52  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_instrret/register_27__56  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_instrret/SLICE_199 to i_tinyqv/cpu/i_core/i_instrret/SLICE_197 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_instrret/SLICE_199 to i_tinyqv/cpu/i_core/i_instrret/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C53B.CLK to     R44C53B.Q1 i_tinyqv/cpu/i_core/i_instrret/SLICE_199 (from clk_c)
ROUTE         1     0.129     R44C53B.Q1 to     R44C53C.M1 i_tinyqv/cpu/i_core/i_instrret/register_31 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R44C53B.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R44C53C.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_registers/registers_10[[19__743  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_registers/registers_10[[15__747  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_registers/SLICE_209 to i_tinyqv/cpu/i_core/i_registers/SLICE_207 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_registers/SLICE_209 to i_tinyqv/cpu/i_core/i_registers/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C53D.CLK to     R55C53D.Q1 i_tinyqv/cpu/i_core/i_registers/SLICE_209 (from clk_c)
ROUTE         1     0.129     R55C53D.Q1 to     R55C53A.M1 i_tinyqv/cpu/i_core/i_registers/registers_10_19 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R55C53D.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R55C53A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_registers/registers_11[[13__781  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_registers/registers_11[[9__785  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_registers/SLICE_222 to i_tinyqv/cpu/i_core/i_registers/SLICE_220 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_registers/SLICE_222 to i_tinyqv/cpu/i_core/i_registers/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C46B.CLK to     R51C46B.Q1 i_tinyqv/cpu/i_core/i_registers/SLICE_222 (from clk_c)
ROUTE         1     0.129     R51C46B.Q1 to     R51C46D.M1 i_tinyqv/cpu/i_core/i_registers/registers_11_13 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R51C46B.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R51C46D.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_registers/registers_11[[19__775  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_registers/registers_11[[15__779  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_registers/SLICE_225 to i_tinyqv/cpu/i_core/i_registers/SLICE_223 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_registers/SLICE_225 to i_tinyqv/cpu/i_core/i_registers/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C51B.CLK to     R55C51B.Q1 i_tinyqv/cpu/i_core/i_registers/SLICE_225 (from clk_c)
ROUTE         1     0.129     R55C51B.Q1 to     R55C51A.M1 i_tinyqv/cpu/i_core/i_registers/registers_11_19 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R55C51B.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_registers/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_instrret/register_21__62  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_instrret/register_17__66  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_instrret/SLICE_194 to i_tinyqv/cpu/i_core/i_instrret/SLICE_192 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_instrret/SLICE_194 to i_tinyqv/cpu/i_core/i_instrret/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C53A.CLK to     R45C53A.Q1 i_tinyqv/cpu/i_core/i_instrret/SLICE_194 (from clk_c)
ROUTE         1     0.129     R45C53A.Q1 to     R45C53C.M1 i_tinyqv/cpu/i_core/i_instrret/register_21 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R45C53A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R45C53C.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_instrret/register_15__68  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_instrret/register_11__72  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_instrret/SLICE_191 to i_tinyqv/cpu/i_core/i_instrret/SLICE_189 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_instrret/SLICE_191 to i_tinyqv/cpu/i_core/i_instrret/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C52A.CLK to     R43C52A.Q1 i_tinyqv/cpu/i_core/i_instrret/SLICE_191 (from clk_c)
ROUTE         1     0.129     R43C52A.Q1 to     R43C52B.M1 i_tinyqv/cpu/i_core/i_instrret/register_15 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R43C52A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R43C52B.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_cycles/register_12__71  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_cycles/register_8__75  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_cycles/SLICE_175 to i_tinyqv/cpu/i_core/i_cycles/SLICE_169 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_cycles/SLICE_175 to i_tinyqv/cpu/i_core/i_cycles/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C54A.CLK to     R41C54A.Q1 i_tinyqv/cpu/i_core/i_cycles/SLICE_175 (from clk_c)
ROUTE         1     0.129     R41C54A.Q1 to     R41C54D.M1 i_tinyqv/cpu/i_core/i_cycles/register_12 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_cycles/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R41C54A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_cycles/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R41C54D.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/i_core/i_instrret/register_29__54  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/cpu/i_core/i_instrret/register_25__58  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay i_tinyqv/cpu/i_core/i_instrret/SLICE_198 to i_tinyqv/cpu/i_core/i_instrret/SLICE_196 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path i_tinyqv/cpu/i_core/i_instrret/SLICE_198 to i_tinyqv/cpu/i_core/i_instrret/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C54A.CLK to     R45C54A.Q1 i_tinyqv/cpu/i_core/i_instrret/SLICE_198 (from clk_c)
ROUTE         1     0.129     R45C54A.Q1 to     R45C54C.M1 i_tinyqv/cpu/i_core/i_instrret/register_29 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R45C54A.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/cpu/i_core/i_instrret/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       616     0.809      B11.PADDI to    R45C54C.CLK clk_c
                  --------
                    0.809   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;
            670 items scored, 541 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i3  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i1  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.474ns  (50.6% logic, 49.4% route), 2 logic levels.

 Constraint Details:

      0.474ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_707 to SLICE_117 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 2.034ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_707 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C63D.CLK to     R38C63D.Q0 i_tinyqv/mem/q_ctrl/SLICE_707 (from clk_c)
ROUTE         3     0.232     R38C63D.Q0 to     R36C64B.C1 qspi_data_oe_3
CTOF_DEL    ---     0.076     R36C64B.C1 to     R36C64B.F1 SLICE_117
ROUTE         9     0.002     R36C64B.F1 to    R36C64B.DI1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.474   (50.6% logic, 49.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i0  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.496ns  (48.4% logic, 51.6% route), 2 logic levels.

 Constraint Details:

      0.496ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_117 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 2.012ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C64B.CLK to     R38C64B.Q0 i_tinyqv/mem/q_ctrl/SLICE_103 (from clk_c)
ROUTE        33     0.254     R38C64B.Q0 to     R36C64B.C0 fsm_state_0
CTOF_DEL    ---     0.076     R36C64B.C0 to     R36C64B.F0 SLICE_117
ROUTE         9     0.002     R36C64B.F0 to    R36C64B.DI0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.496   (48.4% logic, 51.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C64B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.975ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i3  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i3  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.533ns  (45.0% logic, 55.0% route), 2 logic levels.

 Constraint Details:

      0.533ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_707 to SLICE_118 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.975ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_707 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C63D.CLK to     R38C63D.Q0 i_tinyqv/mem/q_ctrl/SLICE_707 (from clk_c)
ROUTE         3     0.290     R38C63D.Q0 to     R36C64A.D1 qspi_data_oe_3
CTOF_DEL    ---     0.076     R36C64A.D1 to     R36C64A.F1 SLICE_118
ROUTE         9     0.003     R36C64A.F1 to    R36C64A.DI1 qspi_data_in_3_N_1_3 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.533   (45.0% logic, 55.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64A.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/addr_i20  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i0  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.566ns  (42.4% logic, 57.6% route), 2 logic levels.

 Constraint Details:

      0.566ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_76 to SLICE_117 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.942ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_76 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C63B.CLK to     R32C63B.Q0 i_tinyqv/mem/q_ctrl/SLICE_76 (from clk_c)
ROUTE         1     0.324     R32C63B.Q0 to     R36C64B.D0 addr_20
CTOF_DEL    ---     0.076     R36C64B.D0 to     R36C64B.F0 SLICE_117
ROUTE         9     0.002     R36C64B.F0 to    R36C64B.DI0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.566   (42.4% logic, 57.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R32C63B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/addr_i22  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.573ns  (41.7% logic, 58.3% route), 2 logic levels.

 Constraint Details:

      0.573ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_76 to SLICE_118 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.935ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_76 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R32C63B.CLK to     R32C63B.Q1 i_tinyqv/mem/q_ctrl/SLICE_76 (from clk_c)
ROUTE         1     0.332     R32C63B.Q1 to     R36C64A.D0 addr_22
CTOF_DEL    ---     0.076     R36C64A.D0 to     R36C64A.F0 SLICE_118
ROUTE         9     0.002     R36C64A.F0 to    R36C64A.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.573   (41.7% logic, 58.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R32C63B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64A.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.660ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.660ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_118 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.848ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C64B.CLK to     R38C64B.Q0 i_tinyqv/mem/q_ctrl/SLICE_103 (from clk_c)
ROUTE        33     0.418     R38C64B.Q0 to     R36C64A.B0 fsm_state_0
CTOF_DEL    ---     0.076     R36C64A.B0 to     R36C64A.F0 SLICE_118
ROUTE         9     0.002     R36C64A.F0 to    R36C64A.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.660   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C64B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64A.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/is_writing_222  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.669ns  (47.2% logic, 52.8% route), 3 logic levels.

 Constraint Details:

      0.669ns physical path delay SLICE_677 to SLICE_118 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.839ns

 Physical Path Details:

      Data path SLICE_677 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C62A.CLK to     R38C62A.Q0 SLICE_677 (from clk_c)
ROUTE        26     0.135     R38C62A.Q0 to     R36C62A.D0 is_writing
CTOF_DEL    ---     0.076     R36C62A.D0 to     R36C62A.F0 i_tinyqv/mem/q_ctrl/SLICE_1379
ROUTE         1     0.216     R36C62A.F0 to     R36C64A.C0 n4307
CTOF_DEL    ---     0.076     R36C64A.C0 to     R36C64A.F0 SLICE_118
ROUTE         9     0.002     R36C64A.F0 to    R36C64A.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.669   (47.2% logic, 52.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_677:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C62A.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64A.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.813ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/addr_i21  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i1  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.695ns  (45.5% logic, 54.5% route), 3 logic levels.

 Constraint Details:

      0.695ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_620 to SLICE_117 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.813ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_620 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63B.CLK to     R35C63B.Q0 i_tinyqv/mem/q_ctrl/SLICE_620 (from clk_c)
ROUTE         1     0.145     R35C63B.Q0 to     R36C63D.C0 i_tinyqv/mem/q_ctrl/addr_21
CTOF_DEL    ---     0.076     R36C63D.C0 to     R36C63D.F0 i_tinyqv/mem/q_ctrl/SLICE_1018
ROUTE         1     0.232     R36C63D.F0 to     R36C64B.A1 n4319
CTOF_DEL    ---     0.076     R36C64B.A1 to     R36C64B.F1 SLICE_117
ROUTE         9     0.002     R36C64B.F1 to    R36C64B.DI1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.695   (45.5% logic, 54.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_620:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.800ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.708ns  (44.6% logic, 55.4% route), 3 logic levels.

 Constraint Details:

      0.708ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_118 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.800ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C64B.CLK to     R38C64B.Q0 i_tinyqv/mem/q_ctrl/SLICE_103 (from clk_c)
ROUTE        33     0.157     R38C64B.Q0 to     R37C64D.D1 fsm_state_0
CTOF_DEL    ---     0.076     R37C64D.D1 to     R37C64D.F1 i_tinyqv/mem/q_ctrl/SLICE_1259
ROUTE         2     0.233     R37C64D.F1 to     R36C64A.A0 n22097
CTOF_DEL    ---     0.076     R36C64A.A0 to     R36C64A.F0 SLICE_118
ROUTE         9     0.002     R36C64A.F0 to    R36C64A.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.708   (44.6% logic, 55.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C64B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64A.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.800ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i0  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.708ns  (44.6% logic, 55.4% route), 3 logic levels.

 Constraint Details:

      0.708ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_117 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.471ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.389ns skew requirement (totaling 2.508ns) by 1.800ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_103 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C64B.CLK to     R38C64B.Q0 i_tinyqv/mem/q_ctrl/SLICE_103 (from clk_c)
ROUTE        33     0.157     R38C64B.Q0 to     R37C64D.D1 fsm_state_0
CTOF_DEL    ---     0.076     R37C64D.D1 to     R37C64D.F1 i_tinyqv/mem/q_ctrl/SLICE_1259
ROUTE         2     0.233     R37C64D.F1 to     R36C64B.A0 n22097
CTOF_DEL    ---     0.076     R36C64B.A0 to     R36C64B.F0 SLICE_117
ROUTE         9     0.002     R36C64B.F0 to    R36C64B.DI0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.708   (44.6% logic, 55.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R38C64B.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.169     R39C63A.Q0 to     R47C40A.B0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1261
ROUTE        38     0.937     R47C40A.F0 to    R36C64B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.835   (24.0% logic, 76.0% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;
            894 items scored, 206 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_a_select_228  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i2  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.497ns  (52.7% logic, 47.3% route), 2 logic levels.

 Constraint Details:

      0.497ns physical path delay i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_705 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.981ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63C.CLK to     R35C63C.Q0 i_tinyqv/mem/SLICE_708 (from clk_c)
ROUTE        11     0.235     R35C63C.Q0 to     R35C66B.C1 qspi_ram_a_select
CTOOFX_DEL  ---     0.098     R35C66B.C1 to   R35C66B.OFX0 i_qspi/SLICE_705
ROUTE         1     0.000   R35C66B.OFX0 to    R35C66B.DI0 i_qspi/qspi_data_out_3_N_51_2 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.497   (52.7% logic, 47.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63C.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.509ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.509ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.969ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.247     R35C63D.Q0 to     R35C68C.C0 qspi_ram_b_select
CTOOFX_DEL  ---     0.098     R35C68C.C0 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.509   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i0  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.509ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.509ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_703 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.969ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.247     R35C63D.Q0 to     R35C67D.C0 qspi_ram_b_select
CTOOFX_DEL  ---     0.098     R35C67D.C0 to   R35C67D.OFX0 i_qspi/SLICE_703
ROUTE         1     0.000   R35C67D.OFX0 to    R35C67D.DI0 i_qspi/qspi_data_out_3_N_51_0 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.509   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_a_select_228  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i0  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.596ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      0.596ns physical path delay i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_703 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.882ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63C.CLK to     R35C63C.Q0 i_tinyqv/mem/SLICE_708 (from clk_c)
ROUTE        11     0.334     R35C63C.Q0 to     R35C67D.A1 qspi_ram_a_select
CTOOFX_DEL  ---     0.098     R35C67D.A1 to   R35C67D.OFX0 i_qspi/SLICE_703
ROUTE         1     0.000   R35C67D.OFX0 to    R35C67D.DI0 i_qspi/qspi_data_out_3_N_51_0 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.596   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63C.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_a_select_228  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i1  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.596ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      0.596ns physical path delay i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_704 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.882ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63C.CLK to     R35C63C.Q0 i_tinyqv/mem/SLICE_708 (from clk_c)
ROUTE        11     0.334     R35C63C.Q0 to     R35C68C.A1 qspi_ram_a_select
CTOOFX_DEL  ---     0.098     R35C68C.A1 to   R35C68C.OFX0 i_qspi/SLICE_704
ROUTE         1     0.000   R35C68C.OFX0 to    R35C68C.DI0 i_qspi/qspi_data_out_3_N_51_1 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.596   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63C.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C68C.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_a_select_228  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.654ns  (40.1% logic, 59.9% route), 2 logic levels.

 Constraint Details:

      0.654ns physical path delay i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.824ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_708 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63C.CLK to     R35C63C.Q0 i_tinyqv/mem/SLICE_708 (from clk_c)
ROUTE        11     0.392     R35C63C.Q0 to     R35C66D.A1 qspi_ram_a_select
CTOOFX_DEL  ---     0.098     R35C66D.A1 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.654   (40.1% logic, 59.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63C.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.682ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      0.682ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.796ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.420     R35C63D.Q0 to     R35C66D.A0 qspi_ram_b_select
CTOOFX_DEL  ---     0.098     R35C66D.A0 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.682   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i2  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.682ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      0.682ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_705 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.796ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.420     R35C63D.Q0 to     R35C66B.A0 qspi_ram_b_select
CTOOFX_DEL  ---     0.098     R35C66B.A0 to   R35C66B.OFX0 i_qspi/SLICE_705
ROUTE         1     0.000   R35C66B.OFX0 to    R35C66B.DI0 i_qspi/qspi_data_out_3_N_51_2 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.682   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C66B.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.784ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i0  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.694ns  (45.2% logic, 54.8% route), 3 logic levels.

 Constraint Details:

      0.694ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_703 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.784ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.247     R35C63D.Q0 to     R35C67C.C0 qspi_ram_b_select
CTOF_DEL    ---     0.076     R35C67C.C0 to     R35C67C.F0 i_qspi/SLICE_1517
ROUTE         4     0.133     R35C67C.F0 to     R35C67D.M0 i_qspi/n24811
MTOF_DEL    ---     0.074     R35C67D.M0 to   R35C67D.OFX0 i_qspi/SLICE_703
ROUTE         1     0.000   R35C67D.OFX0 to    R35C67D.DI0 i_qspi/qspi_data_out_3_N_51_0 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.694   (45.2% logic, 54.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_703:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C67D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.768ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_b_select_229  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i3  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.710ns  (44.2% logic, 55.8% route), 3 logic levels.

 Constraint Details:

      0.710ns physical path delay i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_706 exceeds
      (delay constraint based on source clock period of 5.752ns and destination clock period of 6.518ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -2.359ns skew requirement (totaling 2.478ns) by 1.768ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_709 to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C63D.CLK to     R35C63D.Q0 i_tinyqv/mem/SLICE_709 (from clk_c)
ROUTE        10     0.247     R35C63D.Q0 to     R35C67C.C0 qspi_ram_b_select
CTOF_DEL    ---     0.076     R35C67C.C0 to     R35C67C.F0 i_qspi/SLICE_1517
ROUTE         4     0.149     R35C67C.F0 to     R35C66D.M0 i_qspi/n24811
MTOF_DEL    ---     0.074     R35C66D.M0 to   R35C66D.OFX0 i_qspi/SLICE_706
ROUTE         1     0.000   R35C66D.OFX0 to    R35C66D.DI0 i_qspi/qspi_data_out_3_N_51_3 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.710   (44.2% logic, 55.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R35C63D.CLK clk_c
                  --------
                    1.446   (44.1% logic, 55.9% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.637        B11.PAD to      B11.PADDI clk
ROUTE       616     0.809      B11.PADDI to    R39C63A.CLK clk_c
REG_DEL     ---     0.194    R39C63A.CLK to     R39C63A.Q0 i_tinyqv/mem/SLICE_642
ROUTE        12     1.139     R39C63A.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1262
ROUTE        29     0.937     R47C41A.F0 to    R35C66D.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.805   (24.2% logic, 75.8% route), 3 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 173.853000 MHz ;  |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i_tinyqv/mem/q_ctrl/spi_clk_pos_derived|             |             |
_59" 154.536000 MHz ;                   |     0.000 ns|    -2.034 ns|   2 *
                                        |             |             |
FREQUENCY NET "i_qspi/qspi_clk_N_56"    |             |             |
153.421000 MHz ;                        |     0.000 ns|    -1.981 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
writing_N_164_3                         |      13|     111|     14.86%
                                        |        |        |
i_qspi/writing_N_151                    |      20|     107|     14.32%
                                        |        |        |
qspi_data_in_3_N_1_3                    |       9|      90|     12.05%
                                        |        |        |
qspi_data_in_3_N_1_1                    |       9|      90|     12.05%
                                        |        |        |
qspi_data_in_3_N_1_0                    |       9|      90|     12.05%
                                        |        |        |
qspi_data_in_3_N_1_2                    |       9|      81|     10.84%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1261.F0   Loads: 38
   Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0
      Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;   Transfers: 29

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" 154.536000 MHz ;   Transfers: 17

Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0   Loads: 29
   Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;

   Data transfers from:
   Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1261.F0
      Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;   Transfers: 86

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "i_qspi/qspi_clk_N_56" 153.421000 MHz ;   Transfers: 3

Clock Domain: clk_c   Source: clk.PAD   Loads: 616
   Covered under: FREQUENCY NET "clk_c" 173.853000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1262.F0
      Covered under: FREQUENCY NET "clk_c" 173.853000 MHz ;   Transfers: 4


Timing summary (Hold):
---------------

Timing errors: 747  Score: 620561
Cumulative negative slack: 620561

Constraints cover 12205481 paths, 3 nets, and 10283 connections (99.79% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4721 (setup), 747 (hold)
Score: 476611642 (setup), 620561 (hold)
Cumulative negative slack: 477232203 (476611642+620561)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

