

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4'
================================================================
* Date:           Thu Jan 12 11:14:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmm-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       71|     4103|  0.710 us|  41.030 us|   71|  4103|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_138_3_VITIS_LOOP_141_4  |       69|     4101|         7|          1|          1|  64 ~ 4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 10 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_36"   --->   Operation 13 'read' 'tmp_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load"   --->   Operation 14 'read' 'reg_file_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln145_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln145_2"   --->   Operation 15 'read' 'zext_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %shl_ln"   --->   Operation 16 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln130_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln130"   --->   Operation 17 'read' 'zext_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln130_cast = zext i6 %zext_ln130_read"   --->   Operation 18 'zext' 'zext_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln130_cast, i64 %k"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 29 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %k_1, i32 1, i32 11" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 31 'partselect' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln140 = add i11 %trunc_ln140_1, i11 %shl_ln_read" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 32 'add' 'add_ln140' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %add_ln140" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 33 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %k_1" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 34 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 35 'getelementptr' 'reg_file_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 36 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 37 'getelementptr' 'reg_file_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 38 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (1.00ns)   --->   "%icmp_ln138 = icmp_eq  i13 %indvar_flatten_load, i13 %zext_ln145_2_read" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 39 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%add_ln138 = add i13 %indvar_flatten_load, i13 1" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 40 'add' 'add_ln138' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc29, void %for.inc32.exitStub" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 41 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_4_load = load i7 %j_4" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 42 'load' 'j_4_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.81ns)   --->   "%icmp_ln141 = icmp_eq  i7 %j_4_load, i7 64" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 43 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns)   --->   "%select_ln138 = select i1 %icmp_ln141, i7 0, i7 %j_4_load" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 44 'select' 'select_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln138_1 = add i64 %k_1, i64 1" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 45 'add' 'add_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln140_1_mid1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %add_ln138_1, i32 1, i32 11" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 46 'partselect' 'trunc_ln140_1_mid1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln140_1 = add i11 %trunc_ln140_1_mid1, i11 %shl_ln_read" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 47 'add' 'add_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i11 %add_ln140_1" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 48 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln140_2 = trunc i64 %add_ln138_1" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 49 'trunc' 'trunc_ln140_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140_1" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 50 'getelementptr' 'reg_file_2_0_addr_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 51 'load' 'reg_file_2_0_load_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140_1" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 52 'getelementptr' 'reg_file_2_1_addr_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 53 'load' 'reg_file_2_1_load_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%select_ln138_2 = select i1 %icmp_ln141, i64 %add_ln138_1, i64 %k_1" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 54 'select' 'select_ln138_2' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln138, i32 1, i32 5" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 55 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %select_ln138_2" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 56 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i7 %select_ln138" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 57 'trunc' 'trunc_ln145_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln145_1, void %arrayidx2546.case.0, void %arrayidx2546.case.1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 58 'br' 'br_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln141 = add i7 %select_ln138, i7 1" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 59 'add' 'add_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln141 = store i13 %add_ln138, i13 %indvar_flatten" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 60 'store' 'store_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln141 = store i64 %select_ln138_2, i64 %k" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 61 'store' 'store_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %add_ln141, i7 %j_4" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 62 'store' 'store_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc26" [trmm-max-throughput/src/correlation.cpp:141]   --->   Operation 63 'br' 'br_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 64 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 65 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln140" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 66 'mux' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 67 'load' 'reg_file_2_0_load_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 68 'load' 'reg_file_2_1_load_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln140_2" [trmm-max-throughput/src/correlation.cpp:140]   --->   Operation 69 'mux' 'tmp_mid1' <Predicate = (!icmp_ln138 & icmp_ln141)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.35ns)   --->   "%select_ln138_1 = select i1 %icmp_ln141, i16 %tmp_mid1, i16 %tmp" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 70 'select' 'select_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (4.72ns)   --->   "%tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln138_1" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 71 'hmul' 'tmp_1_mid2' <Predicate = (!icmp_ln138)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 72 [1/2] (4.72ns)   --->   "%tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln138_1" [trmm-max-throughput/src/correlation.cpp:138]   --->   Operation 72 'hmul' 'tmp_1_mid2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln145, i5 %lshr_ln5" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 73 'bitconcatenate' 'add_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %add_ln1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 74 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 75 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 76 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 77 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 78 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 78 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 79 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 79 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 80 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 80 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 81 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln145_1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 81 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_1_mid2, i16 %tmp_s" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 82 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%add_ln145_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_36_read, i5 %lshr_ln5" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 83 'bitconcatenate' 'add_ln145_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i11 %add_ln145_1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 84 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145_1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 85 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145_1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 86 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 87 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 88 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 88 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 89 [1/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_1_mid2, i16 %tmp_s" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 89 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 90 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 91 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 92 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln145_1" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 92 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.90>
ST_7 : Operation 93 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 93 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_3_VITIS_LOOP_141_4_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 4096, i64 0"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [trmm-max-throughput/src/correlation.cpp:142]   --->   Operation 96 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [trmm-max-throughput/src/correlation.cpp:130]   --->   Operation 97 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 98 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add, i11 %reg_file_4_0_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 99 'store' 'store_ln145' <Predicate = (!trunc_ln145_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx2546.exit" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 100 'br' 'br_ln145' <Predicate = (!trunc_ln145_1)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add, i11 %reg_file_4_1_addr" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 101 'store' 'store_ln145' <Predicate = (trunc_ln145_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx2546.exit" [trmm-max-throughput/src/correlation.cpp:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (trunc_ln145_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [14]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [27]  (0.427 ns)

 <State 2>: 3.12ns
The critical path consists of the following:
	'load' operation ('k', trmm-max-throughput/src/correlation.cpp:140) on local variable 'k' [32]  (0 ns)
	'add' operation ('add_ln138_1', trmm-max-throughput/src/correlation.cpp:138) [52]  (1.08 ns)
	'add' operation ('add_ln140_1', trmm-max-throughput/src/correlation.cpp:140) [54]  (0.798 ns)
	'getelementptr' operation ('reg_file_2_0_addr_7', trmm-max-throughput/src/correlation.cpp:140) [57]  (0 ns)
	'load' operation ('reg_file_2_0_load_4', trmm-max-throughput/src/correlation.cpp:140) on array 'reg_file_2_0' [58]  (1.24 ns)

 <State 3>: 6.74ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', trmm-max-throughput/src/correlation.cpp:140) on array 'reg_file_2_0' [39]  (1.24 ns)
	'mux' operation ('tmp', trmm-max-throughput/src/correlation.cpp:140) [42]  (0.427 ns)
	'select' operation ('select_ln138_1', trmm-max-throughput/src/correlation.cpp:138) [62]  (0.357 ns)
	'hmul' operation ('tmp_1_mid2', trmm-max-throughput/src/correlation.cpp:138) [63]  (4.72 ns)

 <State 4>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('tmp_1_mid2', trmm-max-throughput/src/correlation.cpp:138) [63]  (4.72 ns)

 <State 5>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_3_0_load', trmm-max-throughput/src/correlation.cpp:145) on array 'reg_file_3_0' [74]  (1.24 ns)
	'mux' operation ('tmp_s', trmm-max-throughput/src/correlation.cpp:145) [76]  (0.427 ns)
	'hmul' operation ('mul', trmm-max-throughput/src/correlation.cpp:145) [77]  (4.72 ns)

 <State 6>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul', trmm-max-throughput/src/correlation.cpp:145) [77]  (4.72 ns)

 <State 7>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', trmm-max-throughput/src/correlation.cpp:145) [85]  (5.9 ns)

 <State 8>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add', trmm-max-throughput/src/correlation.cpp:145) [85]  (5.9 ns)
	'store' operation ('store_ln145', trmm-max-throughput/src/correlation.cpp:145) of variable 'add', trmm-max-throughput/src/correlation.cpp:145 on array 'reg_file_4_0' [88]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
