|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  contreg
Project Path         :  C:\Users\YaKerTaker\Google Drive\4° SEMESTRE\Diseño S Digitales\P7DSD - CPLD
Project Fitted on    :  Thu May 24 19:35:10 2018

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_VHDL


// Project 'contreg' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.01 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                14
Total Logic Functions           14
  Total Output Pins             4
  Total Bidir I/O Pins          0
  Total Buried Nodes            10
Total Flip-Flops                4
  Total D Flip-Flops            4
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             68

Total Reserved Pins             0
Total Locked Pins               18
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      1
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  Input-Only Pins                  10        1      9    -->    10
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       16     78    -->    17
Logic Functions                   256       14    242    -->     5
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       68    508    -->    11
Logical Product Terms            1280       56   1224    -->     4
Occupied GLBs                      16        9      7    -->    56
Macrocells                        256       14    242    -->     5

Control Product Terms:
  GLB Clock/Clock Enables          16        4     12    -->    25
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       24    332    -->     6
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       12     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      5     0     5      0/6      0    1      0             15        3        1
  GLB    B      0     7     7      0/6      0    2      0             14        8        2
  GLB    C      0     0     0      6/6      0    0      0             16        0        0
  GLB    D      0     0     0      6/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E     13     0    13      0/6      0    1      0             15       10        2
  GLB    F     12     0    12      0/6      0    1      0             15        9        2
  GLB    G     11     0    11      0/6      0    1      0             15        6        2
  GLB    H      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    I      0     0     0      0/6      0    0      0             16        0        0
  GLB    J      0     0     0      0/6      0    0      0             16        0        0
  GLB    K      6     9    15      4/6      0    5      0             11       15        6
  GLB    L      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    M      0     0     0      0/6      0    0      0             16        0        0
  GLB    N      0     0     0      0/6      0    0      0             16        0        0
  GLB    O      0     5     5      0/6      0    3      0             13        5        3
  GLB    P      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:        47    21    68     16/96     0   14      0            242       56       18

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   1      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   0      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Input |clr         |
5     |  I_O  |   0  |C10 |    *   |LVCMOS18         | Input |i_0_        |
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Input |i_1_        |
7     |  I_O  |   0  |C6  |    *   |LVCMOS18         | Input |i_2_        |
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Input |i_3_        |
9     |  I_O  |   0  |C2  |    *   |LVCMOS18         | Input |i_4_        |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Input |i_5_        |
12    |  I_O  |   0  |D12 |    *   |LVCMOS18         | Input |i_6_        |
13    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Input |i_7_        |
14    |  I_O  |   0  |D8  |    *   |LVCMOS18         | Input |e_3_        |
15    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Input |e_2_        |
16    |  I_O  |   0  |D4  |    *   |LVCMOS18         | Input |e_1_        |
17    | IN0   |   0  |    |    *   |LVCMOS18         | Input |e_0_        |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |        |                 |       |            |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |                 |       |            |
29    |  I_O  |   0  |F4  |        |                 |       |            |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |                 |       |            |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Output|q_0_        |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Output|q_1_        |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Output|q_2_        |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|q_3_        |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |                 |       |            |
94    |  I_O  |   1  |M4  |        |                 |       |            |
95    |  I_O  |   1  |M6  |        |                 |       |            |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |        |                 |       |            |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |                 |       |            |
125   | I_O/OE|   1  |P2  |        |                 |       |            |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |clk         |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |                 |       |            |
131   |  I_O  |   0  |A4  |        |                 |       |            |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |                 |       |            |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
 128  -- INCLK     ----------------    Down clk
   4   C  I/O   4  ----EFG---K-----    Down clr
  17  --  IN       ----------------    Down e_0_
  16   D  I/O   1  -----F----------    Down e_1_
  15   D  I/O   1  ----E-----------    Down e_2_
  14   D  I/O   1  ----------K-----    Down e_3_
   5   C  I/O   5  ----EFG---K---O-    Down i_0_
   6   C  I/O   6  -B--EFG---K---O-    Down i_1_
   7   C  I/O   2  AB--------------    Down i_2_
   8   C  I/O   2  AB--------------    Down i_3_
   9   C  I/O   2  AB--------------    Down i_4_
  11   D  I/O   2  AB--------------    Down i_5_
  12   D  I/O   2  AB--------------    Down i_6_
  13   D  I/O   1  -B--------------    Down i_7_
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  77   K  5  2   2  1 COM                   ----------------  Fast   Down q_0_
  78   K  5  2   2  1 COM                   ----------------  Fast   Down q_1_
  79   K  5  2   2  1 COM                   ----------------  Fast   Down q_2_
  80   K 13  1   8  2 DFF    * R *       3  ----E-G---K-----  Fast   Down q_3_
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
-----------------------------------------------------------------------
 7   A  5  -   3  1 COM              5  ----EFG---K---O-  c_2_N_13_0
 9   B  7  -   4  1 COM              2  ----------K---O-  c_2_N_4_1
 3   B  7  -   4  1 COM              2  ----------K---O-  c_2_N_4_2
 4   G 11  1   6  2 DFF    * R *     4  ----EFG---K-----  contador_i0_i0
 4   F 12  1   9  2 DFF    * R *     4  ----EFG---K-----  contador_i0_i1
 4   E 13  1  10  2 DFF    * R *     3  ----EF----K-----  contador_i0_i2
 2   O  5  -   2  1 COM              3  ----EF----K-----  n110
 5   O  5  -   2  1 COM              4  ----EFG---K-----  n304
10   O  3  -   1  1 COM              4  ----EFG---K-----  n326
 3   K  4  -   1  1 COM              4  ----EFG---K-----  n413
-----------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
c_2_N_13_0 = i_5_ & !i_4_ & !i_2_
    # !i_6_ & !i_4_ & !i_2_
    # i_3_ & !i_2_ ; (3 pterms, 5 signals)

c_2_N_4_1 = i_6_ & !i_5_ & !i_4_ & !i_1_
    # i_7_ & !i_5_ & !i_4_ & !i_1_
    # i_2_ & !i_1_
    # i_3_ & !i_1_ ; (4 pterms, 7 signals)

c_2_N_4_2 = i_4_ & !i_3_ & !i_2_ & !i_1_
    # i_5_ & !i_3_ & !i_2_ & !i_1_
    # i_6_ & !i_3_ & !i_2_ & !i_1_
    # i_7_ & !i_3_ & !i_2_ & !i_1_ ; (4 pterms, 7 signals)

contador_i0_i0.D = !i_1_ & !i_0_ & q_3_.Q & !c_2_N_13_0 & n326 & n413
    # !i_0_ & contador_i0_i1.Q & c_2_N_13_0 & n326 & n413
    # i_1_ & !i_0_ & contador_i0_i1.Q & n326 & n413
    # !i_0_ & !contador_i0_i0.Q & !n326 & n413
    # i_0_ & e_0_
    # e_0_ & !n413 ; (6 pterms, 9 signals)
contador_i0_i0.C = clk ; (1 pterm, 1 signal)
contador_i0_i0.CE = n304 ; (1 pterm, 1 signal)
contador_i0_i0.AR = !clr ; (1 pterm, 1 signal)

contador_i0_i1.D = !i_1_ & !i_0_ & contador_i0_i0.Q & !c_2_N_13_0 & n326
       & n413
    # !i_0_ & !contador_i0_i1.Q & !contador_i0_i0.Q & !n110 & !n326 & n413
    # !i_0_ & contador_i0_i1.Q & contador_i0_i0.Q & !n110 & !n326 & n413
    # !i_0_ & contador_i0_i1.Q & !contador_i0_i0.Q & n110 & !n326 & n413
    # !i_0_ & !contador_i0_i1.Q & contador_i0_i0.Q & n110 & !n326 & n413
    # !i_0_ & contador_i0_i2.Q & c_2_N_13_0 & n326 & n413
    # i_1_ & !i_0_ & contador_i0_i2.Q & n326 & n413
    # i_0_ & e_1_
    # e_1_ & !n413 ; (9 pterms, 10 signals)
contador_i0_i1.C = clk ; (1 pterm, 1 signal)
contador_i0_i1.CE = n304 ; (1 pterm, 1 signal)
contador_i0_i1.AR = !clr ; (1 pterm, 1 signal)

contador_i0_i2.D = !i_0_ & contador_i0_i2.Q & contador_i0_i0.Q & !n110 & !n326
       & n413
    # !i_0_ & contador_i0_i2.Q & !contador_i0_i1.Q & n110 & !n326 & n413
    # !i_0_ & contador_i0_i2.Q & contador_i0_i1.Q & !contador_i0_i0.Q & !n326
       & n413
    # !i_0_ & !contador_i0_i2.Q & !contador_i0_i1.Q & !contador_i0_i0.Q
       & !n110 & !n326 & n413
    # !i_0_ & !contador_i0_i2.Q & contador_i0_i1.Q & contador_i0_i0.Q & n110
       & !n326 & n413
    # !i_1_ & !i_0_ & contador_i0_i1.Q & !c_2_N_13_0 & n326 & n413
    # !i_0_ & q_3_.Q & c_2_N_13_0 & n326 & n413
    # i_1_ & !i_0_ & q_3_.Q & n326 & n413
    # i_0_ & e_2_
    # e_2_ & !n413 ; (10 pterms, 11 signals)
contador_i0_i2.C = clk ; (1 pterm, 1 signal)
contador_i0_i2.CE = n304 ; (1 pterm, 1 signal)
contador_i0_i2.AR = !clr ; (1 pterm, 1 signal)

n110 = !i_1_ & !i_0_ & !c_2_N_13_0 & c_2_N_4_2 & !c_2_N_4_1
    # !i_1_ & !i_0_ & !c_2_N_13_0 & !c_2_N_4_2 & c_2_N_4_1 ; (2 pterms, 5 signals)

n304 = !( !i_0_ & c_2_N_13_0 & !c_2_N_4_2 & !c_2_N_4_1
    # i_1_ & !i_0_ & !c_2_N_4_2 & !c_2_N_4_1 ) ; (2 pterms, 5 signals)

n326 = !i_0_ & c_2_N_4_2 & c_2_N_4_1 ; (1 pterm, 3 signals)

n413 = !( !i_1_ & !c_2_N_13_0 & !c_2_N_4_2 & !c_2_N_4_1 ) ; (1 pterm, 4 signals)

q_0_.X1 = !i_0_ & contador_i0_i1.Q & c_2_N_4_2 & !c_2_N_4_1 ; (1 pterm, 4 signals)
q_0_.X2 = contador_i0_i0.Q ; (1 pterm, 1 signal)

q_1_.X1 = !i_0_ & contador_i0_i2.Q & c_2_N_4_2 & !c_2_N_4_1 ; (1 pterm, 4 signals)
q_1_.X2 = contador_i0_i1.Q ; (1 pterm, 1 signal)

q_2_.X1 = !i_0_ & q_3_.Q & c_2_N_4_2 & !c_2_N_4_1 ; (1 pterm, 4 signals)
q_2_.X2 = contador_i0_i2.Q ; (1 pterm, 1 signal)

q_3_.D.X1 = e_3_ & !n413
    # !i_0_ & !contador_i0_i2.Q & !contador_i0_i1.Q & !contador_i0_i0.Q
       & !n110 & !n326 & n413
    # !i_0_ & contador_i0_i2.Q & contador_i0_i1.Q & contador_i0_i0.Q & n110
       & !n326 & n413
    # !i_1_ & !i_0_ & contador_i0_i2.Q & !c_2_N_13_0 & n326 & n413
    # !i_0_ & contador_i0_i0.Q & c_2_N_13_0 & n326 & n413
    # i_1_ & !i_0_ & contador_i0_i0.Q & n326 & n413
    # e_3_ & i_0_ ; (7 pterms, 10 signals)
q_3_.D.X2 = !i_0_ & q_3_.Q & !n326 & n413 ; (1 pterm, 4 signals)
q_3_.C = clk ; (1 pterm, 1 signal)
q_3_.CE = n304 ; (1 pterm, 1 signal)
q_3_.AR = !clr ; (1 pterm, 1 signal)




