ARM GAS  C:\Temp\ccPSYpzb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi3_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccPSYpzb.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 74 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 74 3 view .LVU2
  41 0004 0021     		movs	r1, #0
ARM GAS  C:\Temp\ccPSYpzb.s 			page 3


  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 74 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 74 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 74 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 75 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 75 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 75 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 75 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 75 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
  72              		.loc 1 77 3 view .LVU13
  73 0030 0520     		movs	r0, #5
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 84 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE134:
  88              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  89              		.align	1
ARM GAS  C:\Temp\ccPSYpzb.s 			page 4


  90              		.global	HAL_CRC_MspInit
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	HAL_CRC_MspInit:
  96              	.LVL1:
  97              	.LFB135:
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c **** /**
  87:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
  88:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  90:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f4xx_hal_msp.c **** */
  92:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  93:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 93 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 103              		.loc 1 94 3 view .LVU16
 104              		.loc 1 94 10 is_stmt 0 view .LVU17
 105 0000 0268     		ldr	r2, [r0]
 106              		.loc 1 94 5 view .LVU18
 107 0002 094B     		ldr	r3, .L12
 108 0004 9A42     		cmp	r2, r3
 109 0006 00D0     		beq	.L11
 110 0008 7047     		bx	lr
 111              	.L11:
  93:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 112              		.loc 1 93 1 view .LVU19
 113 000a 82B0     		sub	sp, sp, #8
 114              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 115              		.loc 1 100 5 is_stmt 1 view .LVU20
 116              	.LBB4:
 117              		.loc 1 100 5 view .LVU21
 118 000c 0023     		movs	r3, #0
 119 000e 0193     		str	r3, [sp, #4]
 120              		.loc 1 100 5 view .LVU22
 121 0010 064B     		ldr	r3, .L12+4
 122 0012 1A6B     		ldr	r2, [r3, #48]
 123 0014 42F48052 		orr	r2, r2, #4096
 124 0018 1A63     		str	r2, [r3, #48]
 125              		.loc 1 100 5 view .LVU23
 126 001a 1B6B     		ldr	r3, [r3, #48]
 127 001c 03F48053 		and	r3, r3, #4096
 128 0020 0193     		str	r3, [sp, #4]
 129              		.loc 1 100 5 view .LVU24
 130 0022 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Temp\ccPSYpzb.s 			page 5


 131              	.LBE4:
 132              		.loc 1 100 5 view .LVU25
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****   }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** }
 133              		.loc 1 107 1 is_stmt 0 view .LVU26
 134 0024 02B0     		add	sp, sp, #8
 135              		.cfi_def_cfa_offset 0
 136              		@ sp needed
 137 0026 7047     		bx	lr
 138              	.L13:
 139              		.align	2
 140              	.L12:
 141 0028 00300240 		.word	1073885184
 142 002c 00380240 		.word	1073887232
 143              		.cfi_endproc
 144              	.LFE135:
 146              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 147              		.align	1
 148              		.global	HAL_CRC_MspDeInit
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	HAL_CRC_MspDeInit:
 154              	.LVL2:
 155              	.LFB136:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c **** /**
 110:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 111:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 113:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 114:Core/Src/stm32f4xx_hal_msp.c **** */
 115:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 116:Core/Src/stm32f4xx_hal_msp.c **** {
 156              		.loc 1 116 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 117:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 161              		.loc 1 117 3 view .LVU28
 162              		.loc 1 117 10 is_stmt 0 view .LVU29
 163 0000 0268     		ldr	r2, [r0]
 164              		.loc 1 117 5 view .LVU30
 165 0002 054B     		ldr	r3, .L17
 166 0004 9A42     		cmp	r2, r3
 167 0006 00D0     		beq	.L16
 168              	.L14:
 118:Core/Src/stm32f4xx_hal_msp.c ****   {
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
ARM GAS  C:\Temp\ccPSYpzb.s 			page 6


 122:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c ****   }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c **** }
 169              		.loc 1 129 1 view .LVU31
 170 0008 7047     		bx	lr
 171              	.L16:
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 172              		.loc 1 123 5 is_stmt 1 view .LVU32
 173 000a 044A     		ldr	r2, .L17+4
 174 000c 136B     		ldr	r3, [r2, #48]
 175 000e 23F48053 		bic	r3, r3, #4096
 176 0012 1363     		str	r3, [r2, #48]
 177              		.loc 1 129 1 is_stmt 0 view .LVU33
 178 0014 F8E7     		b	.L14
 179              	.L18:
 180 0016 00BF     		.align	2
 181              	.L17:
 182 0018 00300240 		.word	1073885184
 183 001c 00380240 		.word	1073887232
 184              		.cfi_endproc
 185              	.LFE136:
 187              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_I2S_MspInit
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	HAL_I2S_MspInit:
 195              	.LVL3:
 196              	.LFB137:
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c **** /**
 132:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 133:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 134:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 135:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 136:Core/Src/stm32f4xx_hal_msp.c **** */
 137:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 138:Core/Src/stm32f4xx_hal_msp.c **** {
 197              		.loc 1 138 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 56
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		.loc 1 138 1 is_stmt 0 view .LVU35
 202 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 203              		.cfi_def_cfa_offset 20
 204              		.cfi_offset 4, -20
 205              		.cfi_offset 5, -16
 206              		.cfi_offset 6, -12
 207              		.cfi_offset 7, -8
 208              		.cfi_offset 14, -4
 209 0002 8FB0     		sub	sp, sp, #60
ARM GAS  C:\Temp\ccPSYpzb.s 			page 7


 210              		.cfi_def_cfa_offset 80
 139:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 211              		.loc 1 139 3 is_stmt 1 view .LVU36
 212              		.loc 1 139 20 is_stmt 0 view .LVU37
 213 0004 0023     		movs	r3, #0
 214 0006 0993     		str	r3, [sp, #36]
 215 0008 0A93     		str	r3, [sp, #40]
 216 000a 0B93     		str	r3, [sp, #44]
 217 000c 0C93     		str	r3, [sp, #48]
 218 000e 0D93     		str	r3, [sp, #52]
 140:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 219              		.loc 1 140 3 is_stmt 1 view .LVU38
 220              		.loc 1 140 28 is_stmt 0 view .LVU39
 221 0010 0393     		str	r3, [sp, #12]
 222 0012 0493     		str	r3, [sp, #16]
 223 0014 0593     		str	r3, [sp, #20]
 224 0016 0693     		str	r3, [sp, #24]
 225 0018 0793     		str	r3, [sp, #28]
 226 001a 0893     		str	r3, [sp, #32]
 141:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 227              		.loc 1 141 3 is_stmt 1 view .LVU40
 228              		.loc 1 141 10 is_stmt 0 view .LVU41
 229 001c 0268     		ldr	r2, [r0]
 230              		.loc 1 141 5 view .LVU42
 231 001e 364B     		ldr	r3, .L27
 232 0020 9A42     		cmp	r2, r3
 233 0022 01D0     		beq	.L24
 234              	.LVL4:
 235              	.L19:
 142:Core/Src/stm32f4xx_hal_msp.c ****   {
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 148:Core/Src/stm32f4xx_hal_msp.c ****   */
 149:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 152:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 153:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 154:Core/Src/stm32f4xx_hal_msp.c ****     {
 155:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 156:Core/Src/stm32f4xx_hal_msp.c ****     }
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 159:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 164:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 165:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> I2S3_CK
 166:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> I2S3_SD
 167:Core/Src/stm32f4xx_hal_msp.c ****     */
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Temp\ccPSYpzb.s 			page 8


 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* I2S3 DMA Init */
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI3_RX Init */
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Instance = DMA1_Stream0;
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 194:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 195:Core/Src/stm32f4xx_hal_msp.c ****     {
 196:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 197:Core/Src/stm32f4xx_hal_msp.c ****     }
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   }
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c **** }
 236              		.loc 1 207 1 view .LVU43
 237 0024 0FB0     		add	sp, sp, #60
 238              		.cfi_remember_state
 239              		.cfi_def_cfa_offset 20
 240              		@ sp needed
 241 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 242              	.LVL5:
 243              	.L24:
 244              		.cfi_restore_state
 245              		.loc 1 207 1 view .LVU44
 246 0028 0446     		mov	r4, r0
 149:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 247              		.loc 1 149 5 is_stmt 1 view .LVU45
 149:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 248              		.loc 1 149 46 is_stmt 0 view .LVU46
 249 002a 0123     		movs	r3, #1
 250 002c 0393     		str	r3, [sp, #12]
 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 251              		.loc 1 150 5 is_stmt 1 view .LVU47
ARM GAS  C:\Temp\ccPSYpzb.s 			page 9


 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 252              		.loc 1 150 40 is_stmt 0 view .LVU48
 253 002e C023     		movs	r3, #192
 254 0030 0593     		str	r3, [sp, #20]
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 255              		.loc 1 151 5 is_stmt 1 view .LVU49
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 256              		.loc 1 151 40 is_stmt 0 view .LVU50
 257 0032 0423     		movs	r3, #4
 258 0034 0493     		str	r3, [sp, #16]
 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 259              		.loc 1 152 5 is_stmt 1 view .LVU51
 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 260              		.loc 1 152 40 is_stmt 0 view .LVU52
 261 0036 0223     		movs	r3, #2
 262 0038 0693     		str	r3, [sp, #24]
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 263              		.loc 1 153 5 is_stmt 1 view .LVU53
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 264              		.loc 1 153 9 is_stmt 0 view .LVU54
 265 003a 03A8     		add	r0, sp, #12
 266              	.LVL6:
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 267              		.loc 1 153 9 view .LVU55
 268 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 269              	.LVL7:
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 270              		.loc 1 153 8 view .LVU56
 271 0040 0028     		cmp	r0, #0
 272 0042 52D1     		bne	.L25
 273              	.L21:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 274              		.loc 1 159 5 is_stmt 1 view .LVU57
 275              	.LBB5:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 159 5 view .LVU58
 277 0044 0025     		movs	r5, #0
 278 0046 0095     		str	r5, [sp]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 159 5 view .LVU59
 280 0048 2C4B     		ldr	r3, .L27+4
 281 004a 1A6C     		ldr	r2, [r3, #64]
 282 004c 42F40042 		orr	r2, r2, #32768
 283 0050 1A64     		str	r2, [r3, #64]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 284              		.loc 1 159 5 view .LVU60
 285 0052 1A6C     		ldr	r2, [r3, #64]
 286 0054 02F40042 		and	r2, r2, #32768
 287 0058 0092     		str	r2, [sp]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 288              		.loc 1 159 5 view .LVU61
 289 005a 009A     		ldr	r2, [sp]
 290              	.LBE5:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 291              		.loc 1 159 5 view .LVU62
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 292              		.loc 1 161 5 view .LVU63
ARM GAS  C:\Temp\ccPSYpzb.s 			page 10


 293              	.LBB6:
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 294              		.loc 1 161 5 view .LVU64
 295 005c 0195     		str	r5, [sp, #4]
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 296              		.loc 1 161 5 view .LVU65
 297 005e 1A6B     		ldr	r2, [r3, #48]
 298 0060 42F00102 		orr	r2, r2, #1
 299 0064 1A63     		str	r2, [r3, #48]
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 300              		.loc 1 161 5 view .LVU66
 301 0066 1A6B     		ldr	r2, [r3, #48]
 302 0068 02F00102 		and	r2, r2, #1
 303 006c 0192     		str	r2, [sp, #4]
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 304              		.loc 1 161 5 view .LVU67
 305 006e 019A     		ldr	r2, [sp, #4]
 306              	.LBE6:
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 307              		.loc 1 161 5 view .LVU68
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 308              		.loc 1 162 5 view .LVU69
 309              	.LBB7:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 310              		.loc 1 162 5 view .LVU70
 311 0070 0295     		str	r5, [sp, #8]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 312              		.loc 1 162 5 view .LVU71
 313 0072 1A6B     		ldr	r2, [r3, #48]
 314 0074 42F00202 		orr	r2, r2, #2
 315 0078 1A63     		str	r2, [r3, #48]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 316              		.loc 1 162 5 view .LVU72
 317 007a 1B6B     		ldr	r3, [r3, #48]
 318 007c 03F00203 		and	r3, r3, #2
 319 0080 0293     		str	r3, [sp, #8]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 320              		.loc 1 162 5 view .LVU73
 321 0082 029B     		ldr	r3, [sp, #8]
 322              	.LBE7:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 323              		.loc 1 162 5 view .LVU74
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324              		.loc 1 168 5 view .LVU75
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325              		.loc 1 168 25 is_stmt 0 view .LVU76
 326 0084 1023     		movs	r3, #16
 327 0086 0993     		str	r3, [sp, #36]
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 169 5 is_stmt 1 view .LVU77
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 329              		.loc 1 169 26 is_stmt 0 view .LVU78
 330 0088 0227     		movs	r7, #2
 331 008a 0A97     		str	r7, [sp, #40]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 170 5 is_stmt 1 view .LVU79
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Temp\ccPSYpzb.s 			page 11


 333              		.loc 1 170 26 is_stmt 0 view .LVU80
 334 008c 0B95     		str	r5, [sp, #44]
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 335              		.loc 1 171 5 is_stmt 1 view .LVU81
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 336              		.loc 1 171 27 is_stmt 0 view .LVU82
 337 008e 0C95     		str	r5, [sp, #48]
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338              		.loc 1 172 5 is_stmt 1 view .LVU83
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 339              		.loc 1 172 31 is_stmt 0 view .LVU84
 340 0090 0626     		movs	r6, #6
 341 0092 0D96     		str	r6, [sp, #52]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 173 5 is_stmt 1 view .LVU85
 343 0094 09A9     		add	r1, sp, #36
 344 0096 1A48     		ldr	r0, .L27+8
 345 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 346              	.LVL8:
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 347              		.loc 1 175 5 view .LVU86
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 348              		.loc 1 175 25 is_stmt 0 view .LVU87
 349 009c 2823     		movs	r3, #40
 350 009e 0993     		str	r3, [sp, #36]
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 351              		.loc 1 176 5 is_stmt 1 view .LVU88
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 352              		.loc 1 176 26 is_stmt 0 view .LVU89
 353 00a0 0A97     		str	r7, [sp, #40]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 354              		.loc 1 177 5 is_stmt 1 view .LVU90
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355              		.loc 1 177 26 is_stmt 0 view .LVU91
 356 00a2 0123     		movs	r3, #1
 357 00a4 0B93     		str	r3, [sp, #44]
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 358              		.loc 1 178 5 is_stmt 1 view .LVU92
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 359              		.loc 1 178 27 is_stmt 0 view .LVU93
 360 00a6 0323     		movs	r3, #3
 361 00a8 0C93     		str	r3, [sp, #48]
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 362              		.loc 1 179 5 is_stmt 1 view .LVU94
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 363              		.loc 1 179 31 is_stmt 0 view .LVU95
 364 00aa 0D96     		str	r6, [sp, #52]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 180 5 is_stmt 1 view .LVU96
 366 00ac 09A9     		add	r1, sp, #36
 367 00ae 1548     		ldr	r0, .L27+12
 368 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL9:
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 370              		.loc 1 184 5 view .LVU97
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 371              		.loc 1 184 27 is_stmt 0 view .LVU98
ARM GAS  C:\Temp\ccPSYpzb.s 			page 12


 372 00b4 1448     		ldr	r0, .L27+16
 373 00b6 154B     		ldr	r3, .L27+20
 374 00b8 0360     		str	r3, [r0]
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 375              		.loc 1 185 5 is_stmt 1 view .LVU99
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 376              		.loc 1 185 31 is_stmt 0 view .LVU100
 377 00ba 4560     		str	r5, [r0, #4]
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 378              		.loc 1 186 5 is_stmt 1 view .LVU101
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 379              		.loc 1 186 33 is_stmt 0 view .LVU102
 380 00bc 8560     		str	r5, [r0, #8]
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 381              		.loc 1 187 5 is_stmt 1 view .LVU103
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 382              		.loc 1 187 33 is_stmt 0 view .LVU104
 383 00be C560     		str	r5, [r0, #12]
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 384              		.loc 1 188 5 is_stmt 1 view .LVU105
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 385              		.loc 1 188 30 is_stmt 0 view .LVU106
 386 00c0 4FF48063 		mov	r3, #1024
 387 00c4 0361     		str	r3, [r0, #16]
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 388              		.loc 1 189 5 is_stmt 1 view .LVU107
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 389              		.loc 1 189 43 is_stmt 0 view .LVU108
 390 00c6 4FF40063 		mov	r3, #2048
 391 00ca 4361     		str	r3, [r0, #20]
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 392              		.loc 1 190 5 is_stmt 1 view .LVU109
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 393              		.loc 1 190 40 is_stmt 0 view .LVU110
 394 00cc 4FF40053 		mov	r3, #8192
 395 00d0 8361     		str	r3, [r0, #24]
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 396              		.loc 1 191 5 is_stmt 1 view .LVU111
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 397              		.loc 1 191 28 is_stmt 0 view .LVU112
 398 00d2 4FF48073 		mov	r3, #256
 399 00d6 C361     		str	r3, [r0, #28]
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 400              		.loc 1 192 5 is_stmt 1 view .LVU113
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 401              		.loc 1 192 32 is_stmt 0 view .LVU114
 402 00d8 0562     		str	r5, [r0, #32]
 193:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 403              		.loc 1 193 5 is_stmt 1 view .LVU115
 193:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 404              		.loc 1 193 32 is_stmt 0 view .LVU116
 405 00da 4562     		str	r5, [r0, #36]
 194:Core/Src/stm32f4xx_hal_msp.c ****     {
 406              		.loc 1 194 5 is_stmt 1 view .LVU117
 194:Core/Src/stm32f4xx_hal_msp.c ****     {
 407              		.loc 1 194 9 is_stmt 0 view .LVU118
 408 00dc FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  C:\Temp\ccPSYpzb.s 			page 13


 409              	.LVL10:
 194:Core/Src/stm32f4xx_hal_msp.c ****     {
 410              		.loc 1 194 8 view .LVU119
 411 00e0 30B9     		cbnz	r0, .L26
 412              	.L22:
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 413              		.loc 1 199 5 is_stmt 1 view .LVU120
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 414              		.loc 1 199 5 view .LVU121
 415 00e2 094B     		ldr	r3, .L27+16
 416 00e4 E363     		str	r3, [r4, #60]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 417              		.loc 1 199 5 view .LVU122
 418 00e6 9C63     		str	r4, [r3, #56]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 419              		.loc 1 199 5 view .LVU123
 420              		.loc 1 207 1 is_stmt 0 view .LVU124
 421 00e8 9CE7     		b	.L19
 422              	.L25:
 155:Core/Src/stm32f4xx_hal_msp.c ****     }
 423              		.loc 1 155 7 is_stmt 1 view .LVU125
 424 00ea FFF7FEFF 		bl	Error_Handler
 425              	.LVL11:
 426 00ee A9E7     		b	.L21
 427              	.L26:
 196:Core/Src/stm32f4xx_hal_msp.c ****     }
 428              		.loc 1 196 7 view .LVU126
 429 00f0 FFF7FEFF 		bl	Error_Handler
 430              	.LVL12:
 431 00f4 F5E7     		b	.L22
 432              	.L28:
 433 00f6 00BF     		.align	2
 434              	.L27:
 435 00f8 003C0040 		.word	1073757184
 436 00fc 00380240 		.word	1073887232
 437 0100 00000240 		.word	1073872896
 438 0104 00040240 		.word	1073873920
 439 0108 00000000 		.word	hdma_spi3_rx
 440 010c 10600240 		.word	1073897488
 441              		.cfi_endproc
 442              	.LFE137:
 444              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 445              		.align	1
 446              		.global	HAL_I2S_MspDeInit
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 451              	HAL_I2S_MspDeInit:
 452              	.LVL13:
 453              	.LFB138:
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** /**
 210:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 211:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 213:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f4xx_hal_msp.c **** */
ARM GAS  C:\Temp\ccPSYpzb.s 			page 14


 215:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 216:Core/Src/stm32f4xx_hal_msp.c **** {
 454              		.loc 1 216 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 217:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 458              		.loc 1 217 3 view .LVU128
 459              		.loc 1 217 10 is_stmt 0 view .LVU129
 460 0000 0268     		ldr	r2, [r0]
 461              		.loc 1 217 5 view .LVU130
 462 0002 0B4B     		ldr	r3, .L36
 463 0004 9A42     		cmp	r2, r3
 464 0006 00D0     		beq	.L35
 465 0008 7047     		bx	lr
 466              	.L35:
 216:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 467              		.loc 1 216 1 view .LVU131
 468 000a 10B5     		push	{r4, lr}
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 4, -8
 471              		.cfi_offset 14, -4
 472 000c 0446     		mov	r4, r0
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 473              		.loc 1 223 5 is_stmt 1 view .LVU132
 474 000e 094A     		ldr	r2, .L36+4
 475 0010 136C     		ldr	r3, [r2, #64]
 476 0012 23F40043 		bic	r3, r3, #32768
 477 0016 1364     		str	r3, [r2, #64]
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 226:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 227:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> I2S3_CK
 228:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> I2S3_SD
 229:Core/Src/stm32f4xx_hal_msp.c ****     */
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 478              		.loc 1 230 5 view .LVU133
 479 0018 1021     		movs	r1, #16
 480 001a 0748     		ldr	r0, .L36+8
 481              	.LVL14:
 482              		.loc 1 230 5 is_stmt 0 view .LVU134
 483 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 484              	.LVL15:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_5);
 485              		.loc 1 232 5 is_stmt 1 view .LVU135
 486 0020 2821     		movs	r1, #40
 487 0022 0648     		ldr	r0, .L36+12
 488 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 489              	.LVL16:
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****     /* I2S3 DMA DeInit */
ARM GAS  C:\Temp\ccPSYpzb.s 			page 15


 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2s->hdmarx);
 490              		.loc 1 235 5 view .LVU136
 491 0028 E06B     		ldr	r0, [r4, #60]
 492 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 493              	.LVL17:
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 239:Core/Src/stm32f4xx_hal_msp.c ****   }
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c **** }
 494              		.loc 1 241 1 is_stmt 0 view .LVU137
 495 002e 10BD     		pop	{r4, pc}
 496              	.LVL18:
 497              	.L37:
 498              		.loc 1 241 1 view .LVU138
 499              		.align	2
 500              	.L36:
 501 0030 003C0040 		.word	1073757184
 502 0034 00380240 		.word	1073887232
 503 0038 00000240 		.word	1073872896
 504 003c 00040240 		.word	1073873920
 505              		.cfi_endproc
 506              	.LFE138:
 508              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 509              		.align	1
 510              		.global	HAL_TIM_Base_MspInit
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	HAL_TIM_Base_MspInit:
 516              	.LVL19:
 517              	.LFB139:
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c **** /**
 244:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 245:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 246:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 247:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 248:Core/Src/stm32f4xx_hal_msp.c **** */
 249:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 250:Core/Src/stm32f4xx_hal_msp.c **** {
 518              		.loc 1 250 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 8
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 251:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 522              		.loc 1 251 3 view .LVU140
 523              		.loc 1 251 15 is_stmt 0 view .LVU141
 524 0000 0368     		ldr	r3, [r0]
 525              		.loc 1 251 5 view .LVU142
 526 0002 B3F1804F 		cmp	r3, #1073741824
 527 0006 00D0     		beq	.L44
 528 0008 7047     		bx	lr
 529              	.L44:
 250:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 530              		.loc 1 250 1 view .LVU143
ARM GAS  C:\Temp\ccPSYpzb.s 			page 16


 531 000a 00B5     		push	{lr}
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 14, -4
 534 000c 83B0     		sub	sp, sp, #12
 535              		.cfi_def_cfa_offset 16
 252:Core/Src/stm32f4xx_hal_msp.c ****   {
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 257:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 536              		.loc 1 257 5 is_stmt 1 view .LVU144
 537              	.LBB8:
 538              		.loc 1 257 5 view .LVU145
 539 000e 0021     		movs	r1, #0
 540 0010 0191     		str	r1, [sp, #4]
 541              		.loc 1 257 5 view .LVU146
 542 0012 03F50E33 		add	r3, r3, #145408
 543 0016 1A6C     		ldr	r2, [r3, #64]
 544 0018 42F00102 		orr	r2, r2, #1
 545 001c 1A64     		str	r2, [r3, #64]
 546              		.loc 1 257 5 view .LVU147
 547 001e 1B6C     		ldr	r3, [r3, #64]
 548 0020 03F00103 		and	r3, r3, #1
 549 0024 0193     		str	r3, [sp, #4]
 550              		.loc 1 257 5 view .LVU148
 551 0026 019B     		ldr	r3, [sp, #4]
 552              	.LBE8:
 553              		.loc 1 257 5 view .LVU149
 258:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 554              		.loc 1 259 5 view .LVU150
 555 0028 0A46     		mov	r2, r1
 556 002a 1C20     		movs	r0, #28
 557              	.LVL20:
 558              		.loc 1 259 5 is_stmt 0 view .LVU151
 559 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 560              	.LVL21:
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 561              		.loc 1 260 5 is_stmt 1 view .LVU152
 562 0030 1C20     		movs	r0, #28
 563 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 564              	.LVL22:
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****   }
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c **** }
 565              		.loc 1 267 1 is_stmt 0 view .LVU153
 566 0036 03B0     		add	sp, sp, #12
 567              		.cfi_def_cfa_offset 4
 568              		@ sp needed
 569 0038 5DF804FB 		ldr	pc, [sp], #4
 570              		.cfi_endproc
 571              	.LFE139:
ARM GAS  C:\Temp\ccPSYpzb.s 			page 17


 573              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 574              		.align	1
 575              		.global	HAL_TIM_Base_MspDeInit
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	HAL_TIM_Base_MspDeInit:
 581              	.LVL23:
 582              	.LFB140:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c **** /**
 270:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 271:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 272:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 273:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 274:Core/Src/stm32f4xx_hal_msp.c **** */
 275:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 276:Core/Src/stm32f4xx_hal_msp.c **** {
 583              		.loc 1 276 1 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		.loc 1 276 1 is_stmt 0 view .LVU155
 588 0000 08B5     		push	{r3, lr}
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 3, -8
 591              		.cfi_offset 14, -4
 277:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 592              		.loc 1 277 3 is_stmt 1 view .LVU156
 593              		.loc 1 277 15 is_stmt 0 view .LVU157
 594 0002 0368     		ldr	r3, [r0]
 595              		.loc 1 277 5 view .LVU158
 596 0004 B3F1804F 		cmp	r3, #1073741824
 597 0008 00D0     		beq	.L48
 598              	.LVL24:
 599              	.L45:
 278:Core/Src/stm32f4xx_hal_msp.c ****   {
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 282:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 283:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 286:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 290:Core/Src/stm32f4xx_hal_msp.c ****   }
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** }
 600              		.loc 1 292 1 view .LVU159
 601 000a 08BD     		pop	{r3, pc}
 602              	.LVL25:
 603              	.L48:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 604              		.loc 1 283 5 is_stmt 1 view .LVU160
ARM GAS  C:\Temp\ccPSYpzb.s 			page 18


 605 000c 044A     		ldr	r2, .L49
 606 000e 136C     		ldr	r3, [r2, #64]
 607 0010 23F00103 		bic	r3, r3, #1
 608 0014 1364     		str	r3, [r2, #64]
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 609              		.loc 1 286 5 view .LVU161
 610 0016 1C20     		movs	r0, #28
 611              	.LVL26:
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 612              		.loc 1 286 5 is_stmt 0 view .LVU162
 613 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 614              	.LVL27:
 615              		.loc 1 292 1 view .LVU163
 616 001c F5E7     		b	.L45
 617              	.L50:
 618 001e 00BF     		.align	2
 619              	.L49:
 620 0020 00380240 		.word	1073887232
 621              		.cfi_endproc
 622              	.LFE140:
 624              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 625              		.align	1
 626              		.global	HAL_UART_MspInit
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 631              	HAL_UART_MspInit:
 632              	.LVL28:
 633              	.LFB141:
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c **** /**
 295:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 296:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 297:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 298:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 299:Core/Src/stm32f4xx_hal_msp.c **** */
 300:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 301:Core/Src/stm32f4xx_hal_msp.c **** {
 634              		.loc 1 301 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 32
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638              		.loc 1 301 1 is_stmt 0 view .LVU165
 639 0000 30B5     		push	{r4, r5, lr}
 640              		.cfi_def_cfa_offset 12
 641              		.cfi_offset 4, -12
 642              		.cfi_offset 5, -8
 643              		.cfi_offset 14, -4
 644 0002 89B0     		sub	sp, sp, #36
 645              		.cfi_def_cfa_offset 48
 302:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 646              		.loc 1 302 3 is_stmt 1 view .LVU166
 647              		.loc 1 302 20 is_stmt 0 view .LVU167
 648 0004 0023     		movs	r3, #0
 649 0006 0393     		str	r3, [sp, #12]
 650 0008 0493     		str	r3, [sp, #16]
 651 000a 0593     		str	r3, [sp, #20]
ARM GAS  C:\Temp\ccPSYpzb.s 			page 19


 652 000c 0693     		str	r3, [sp, #24]
 653 000e 0793     		str	r3, [sp, #28]
 303:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 654              		.loc 1 303 3 is_stmt 1 view .LVU168
 655              		.loc 1 303 11 is_stmt 0 view .LVU169
 656 0010 0268     		ldr	r2, [r0]
 657              		.loc 1 303 5 view .LVU170
 658 0012 264B     		ldr	r3, .L57
 659 0014 9A42     		cmp	r2, r3
 660 0016 01D0     		beq	.L55
 661              	.LVL29:
 662              	.L51:
 304:Core/Src/stm32f4xx_hal_msp.c ****   {
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 308:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 309:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 312:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 313:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 314:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 315:Core/Src/stm32f4xx_hal_msp.c ****     */
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 321:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 324:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 332:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 333:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 334:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 335:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 336:Core/Src/stm32f4xx_hal_msp.c ****     {
 337:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 338:Core/Src/stm32f4xx_hal_msp.c ****     }
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 341:Core/Src/stm32f4xx_hal_msp.c **** 
 342:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 344:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 345:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 348:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccPSYpzb.s 			page 20


 349:Core/Src/stm32f4xx_hal_msp.c ****   }
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c **** }
 663              		.loc 1 351 1 view .LVU171
 664 0018 09B0     		add	sp, sp, #36
 665              		.cfi_remember_state
 666              		.cfi_def_cfa_offset 12
 667              		@ sp needed
 668 001a 30BD     		pop	{r4, r5, pc}
 669              	.LVL30:
 670              	.L55:
 671              		.cfi_restore_state
 672              		.loc 1 351 1 view .LVU172
 673 001c 0446     		mov	r4, r0
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 674              		.loc 1 309 5 is_stmt 1 view .LVU173
 675              	.LBB9:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 676              		.loc 1 309 5 view .LVU174
 677 001e 0025     		movs	r5, #0
 678 0020 0195     		str	r5, [sp, #4]
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 679              		.loc 1 309 5 view .LVU175
 680 0022 03F5FA33 		add	r3, r3, #128000
 681 0026 1A6C     		ldr	r2, [r3, #64]
 682 0028 42F40032 		orr	r2, r2, #131072
 683 002c 1A64     		str	r2, [r3, #64]
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 684              		.loc 1 309 5 view .LVU176
 685 002e 1A6C     		ldr	r2, [r3, #64]
 686 0030 02F40032 		and	r2, r2, #131072
 687 0034 0192     		str	r2, [sp, #4]
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 688              		.loc 1 309 5 view .LVU177
 689 0036 019A     		ldr	r2, [sp, #4]
 690              	.LBE9:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 691              		.loc 1 309 5 view .LVU178
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 692              		.loc 1 311 5 view .LVU179
 693              	.LBB10:
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 694              		.loc 1 311 5 view .LVU180
 695 0038 0295     		str	r5, [sp, #8]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 696              		.loc 1 311 5 view .LVU181
 697 003a 1A6B     		ldr	r2, [r3, #48]
 698 003c 42F00102 		orr	r2, r2, #1
 699 0040 1A63     		str	r2, [r3, #48]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 700              		.loc 1 311 5 view .LVU182
 701 0042 1B6B     		ldr	r3, [r3, #48]
 702 0044 03F00103 		and	r3, r3, #1
 703 0048 0293     		str	r3, [sp, #8]
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 704              		.loc 1 311 5 view .LVU183
 705 004a 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Temp\ccPSYpzb.s 			page 21


 706              	.LBE10:
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 707              		.loc 1 311 5 view .LVU184
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 708              		.loc 1 316 5 view .LVU185
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 709              		.loc 1 316 25 is_stmt 0 view .LVU186
 710 004c 0C23     		movs	r3, #12
 711 004e 0393     		str	r3, [sp, #12]
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 712              		.loc 1 317 5 is_stmt 1 view .LVU187
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 713              		.loc 1 317 26 is_stmt 0 view .LVU188
 714 0050 0223     		movs	r3, #2
 715 0052 0493     		str	r3, [sp, #16]
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 716              		.loc 1 318 5 is_stmt 1 view .LVU189
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 717              		.loc 1 319 5 view .LVU190
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 718              		.loc 1 319 27 is_stmt 0 view .LVU191
 719 0054 0323     		movs	r3, #3
 720 0056 0693     		str	r3, [sp, #24]
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 721              		.loc 1 320 5 is_stmt 1 view .LVU192
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 722              		.loc 1 320 31 is_stmt 0 view .LVU193
 723 0058 0723     		movs	r3, #7
 724 005a 0793     		str	r3, [sp, #28]
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 725              		.loc 1 321 5 is_stmt 1 view .LVU194
 726 005c 03A9     		add	r1, sp, #12
 727 005e 1448     		ldr	r0, .L57+4
 728              	.LVL31:
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 729              		.loc 1 321 5 is_stmt 0 view .LVU195
 730 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 731              	.LVL32:
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 732              		.loc 1 325 5 is_stmt 1 view .LVU196
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 733              		.loc 1 325 29 is_stmt 0 view .LVU197
 734 0064 1348     		ldr	r0, .L57+8
 735 0066 144B     		ldr	r3, .L57+12
 736 0068 0360     		str	r3, [r0]
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 737              		.loc 1 326 5 is_stmt 1 view .LVU198
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 738              		.loc 1 326 33 is_stmt 0 view .LVU199
 739 006a 4FF00063 		mov	r3, #134217728
 740 006e 4360     		str	r3, [r0, #4]
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 741              		.loc 1 327 5 is_stmt 1 view .LVU200
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 742              		.loc 1 327 35 is_stmt 0 view .LVU201
 743 0070 4023     		movs	r3, #64
 744 0072 8360     		str	r3, [r0, #8]
ARM GAS  C:\Temp\ccPSYpzb.s 			page 22


 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 745              		.loc 1 328 5 is_stmt 1 view .LVU202
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 746              		.loc 1 328 35 is_stmt 0 view .LVU203
 747 0074 C560     		str	r5, [r0, #12]
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 748              		.loc 1 329 5 is_stmt 1 view .LVU204
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 749              		.loc 1 329 32 is_stmt 0 view .LVU205
 750 0076 4FF48063 		mov	r3, #1024
 751 007a 0361     		str	r3, [r0, #16]
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 752              		.loc 1 330 5 is_stmt 1 view .LVU206
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 753              		.loc 1 330 45 is_stmt 0 view .LVU207
 754 007c 4561     		str	r5, [r0, #20]
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 755              		.loc 1 331 5 is_stmt 1 view .LVU208
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 756              		.loc 1 331 42 is_stmt 0 view .LVU209
 757 007e 8561     		str	r5, [r0, #24]
 332:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 758              		.loc 1 332 5 is_stmt 1 view .LVU210
 332:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 759              		.loc 1 332 30 is_stmt 0 view .LVU211
 760 0080 C561     		str	r5, [r0, #28]
 333:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 761              		.loc 1 333 5 is_stmt 1 view .LVU212
 333:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 762              		.loc 1 333 34 is_stmt 0 view .LVU213
 763 0082 0562     		str	r5, [r0, #32]
 334:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 764              		.loc 1 334 5 is_stmt 1 view .LVU214
 334:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 765              		.loc 1 334 34 is_stmt 0 view .LVU215
 766 0084 4562     		str	r5, [r0, #36]
 335:Core/Src/stm32f4xx_hal_msp.c ****     {
 767              		.loc 1 335 5 is_stmt 1 view .LVU216
 335:Core/Src/stm32f4xx_hal_msp.c ****     {
 768              		.loc 1 335 9 is_stmt 0 view .LVU217
 769 0086 FFF7FEFF 		bl	HAL_DMA_Init
 770              	.LVL33:
 335:Core/Src/stm32f4xx_hal_msp.c ****     {
 771              		.loc 1 335 8 view .LVU218
 772 008a 58B9     		cbnz	r0, .L56
 773              	.L53:
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 774              		.loc 1 340 5 is_stmt 1 view .LVU219
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 775              		.loc 1 340 5 view .LVU220
 776 008c 094B     		ldr	r3, .L57+8
 777 008e A363     		str	r3, [r4, #56]
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 778              		.loc 1 340 5 view .LVU221
 779 0090 9C63     		str	r4, [r3, #56]
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 780              		.loc 1 340 5 view .LVU222
ARM GAS  C:\Temp\ccPSYpzb.s 			page 23


 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 781              		.loc 1 343 5 view .LVU223
 782 0092 0022     		movs	r2, #0
 783 0094 1146     		mov	r1, r2
 784 0096 2620     		movs	r0, #38
 785 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 786              	.LVL34:
 344:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 787              		.loc 1 344 5 view .LVU224
 788 009c 2620     		movs	r0, #38
 789 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 790              	.LVL35:
 791              		.loc 1 351 1 is_stmt 0 view .LVU225
 792 00a2 B9E7     		b	.L51
 793              	.L56:
 337:Core/Src/stm32f4xx_hal_msp.c ****     }
 794              		.loc 1 337 7 is_stmt 1 view .LVU226
 795 00a4 FFF7FEFF 		bl	Error_Handler
 796              	.LVL36:
 797 00a8 F0E7     		b	.L53
 798              	.L58:
 799 00aa 00BF     		.align	2
 800              	.L57:
 801 00ac 00440040 		.word	1073759232
 802 00b0 00000240 		.word	1073872896
 803 00b4 00000000 		.word	hdma_usart2_tx
 804 00b8 A0600240 		.word	1073897632
 805              		.cfi_endproc
 806              	.LFE141:
 808              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 809              		.align	1
 810              		.global	HAL_UART_MspDeInit
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 815              	HAL_UART_MspDeInit:
 816              	.LVL37:
 817              	.LFB142:
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c **** /**
 354:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 355:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 356:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 357:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 358:Core/Src/stm32f4xx_hal_msp.c **** */
 359:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 360:Core/Src/stm32f4xx_hal_msp.c **** {
 818              		.loc 1 360 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 0
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 361:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 822              		.loc 1 361 3 view .LVU228
 823              		.loc 1 361 11 is_stmt 0 view .LVU229
 824 0000 0268     		ldr	r2, [r0]
 825              		.loc 1 361 5 view .LVU230
 826 0002 0B4B     		ldr	r3, .L66
ARM GAS  C:\Temp\ccPSYpzb.s 			page 24


 827 0004 9A42     		cmp	r2, r3
 828 0006 00D0     		beq	.L65
 829 0008 7047     		bx	lr
 830              	.L65:
 360:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 831              		.loc 1 360 1 view .LVU231
 832 000a 10B5     		push	{r4, lr}
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 836 000c 0446     		mov	r4, r0
 362:Core/Src/stm32f4xx_hal_msp.c ****   {
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 366:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 367:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 837              		.loc 1 367 5 is_stmt 1 view .LVU232
 838 000e 094A     		ldr	r2, .L66+4
 839 0010 136C     		ldr	r3, [r2, #64]
 840 0012 23F40033 		bic	r3, r3, #131072
 841 0016 1364     		str	r3, [r2, #64]
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 370:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 371:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 372:Core/Src/stm32f4xx_hal_msp.c ****     */
 373:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 842              		.loc 1 373 5 view .LVU233
 843 0018 0C21     		movs	r1, #12
 844 001a 0748     		ldr	r0, .L66+8
 845              	.LVL38:
 846              		.loc 1 373 5 is_stmt 0 view .LVU234
 847 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 848              	.LVL39:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 375:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 376:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 849              		.loc 1 376 5 is_stmt 1 view .LVU235
 850 0020 A06B     		ldr	r0, [r4, #56]
 851 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 852              	.LVL40:
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 379:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 853              		.loc 1 379 5 view .LVU236
 854 0026 2620     		movs	r0, #38
 855 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 856              	.LVL41:
 380:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 381:Core/Src/stm32f4xx_hal_msp.c **** 
 382:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 383:Core/Src/stm32f4xx_hal_msp.c ****   }
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c **** }
 857              		.loc 1 385 1 is_stmt 0 view .LVU237
 858 002c 10BD     		pop	{r4, pc}
ARM GAS  C:\Temp\ccPSYpzb.s 			page 25


 859              	.LVL42:
 860              	.L67:
 861              		.loc 1 385 1 view .LVU238
 862 002e 00BF     		.align	2
 863              	.L66:
 864 0030 00440040 		.word	1073759232
 865 0034 00380240 		.word	1073887232
 866 0038 00000240 		.word	1073872896
 867              		.cfi_endproc
 868              	.LFE142:
 870              		.text
 871              	.Letext0:
 872              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 873              		.file 3 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 874              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 875              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 876              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 877              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 878              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 879              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 880              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 881              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 882              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 883              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 884              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Temp\ccPSYpzb.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
  C:\Temp\ccPSYpzb.s:21     .text.HAL_MspInit:00000000 $t
  C:\Temp\ccPSYpzb.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
  C:\Temp\ccPSYpzb.s:84     .text.HAL_MspInit:0000003c $d
  C:\Temp\ccPSYpzb.s:89     .text.HAL_CRC_MspInit:00000000 $t
  C:\Temp\ccPSYpzb.s:95     .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
  C:\Temp\ccPSYpzb.s:141    .text.HAL_CRC_MspInit:00000028 $d
  C:\Temp\ccPSYpzb.s:147    .text.HAL_CRC_MspDeInit:00000000 $t
  C:\Temp\ccPSYpzb.s:153    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
  C:\Temp\ccPSYpzb.s:182    .text.HAL_CRC_MspDeInit:00000018 $d
  C:\Temp\ccPSYpzb.s:188    .text.HAL_I2S_MspInit:00000000 $t
  C:\Temp\ccPSYpzb.s:194    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
  C:\Temp\ccPSYpzb.s:435    .text.HAL_I2S_MspInit:000000f8 $d
  C:\Temp\ccPSYpzb.s:445    .text.HAL_I2S_MspDeInit:00000000 $t
  C:\Temp\ccPSYpzb.s:451    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
  C:\Temp\ccPSYpzb.s:501    .text.HAL_I2S_MspDeInit:00000030 $d
  C:\Temp\ccPSYpzb.s:509    .text.HAL_TIM_Base_MspInit:00000000 $t
  C:\Temp\ccPSYpzb.s:515    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
  C:\Temp\ccPSYpzb.s:574    .text.HAL_TIM_Base_MspDeInit:00000000 $t
  C:\Temp\ccPSYpzb.s:580    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
  C:\Temp\ccPSYpzb.s:620    .text.HAL_TIM_Base_MspDeInit:00000020 $d
  C:\Temp\ccPSYpzb.s:625    .text.HAL_UART_MspInit:00000000 $t
  C:\Temp\ccPSYpzb.s:631    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
  C:\Temp\ccPSYpzb.s:801    .text.HAL_UART_MspInit:000000ac $d
  C:\Temp\ccPSYpzb.s:809    .text.HAL_UART_MspDeInit:00000000 $t
  C:\Temp\ccPSYpzb.s:815    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
  C:\Temp\ccPSYpzb.s:864    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi3_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
hdma_usart2_tx
