// Seed: 1649119863
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    output wand id_3[-1 'b0 : 1 'b0],
    output supply0 id_4,
    input tri id_5
);
  assign id_3 = id_0;
  assign module_1.id_7 = 0;
  assign id_3 = 1'b0;
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd50
) (
    input tri id_0,
    output tri0 id_1,
    inout wand id_2,
    output tri id_3,
    input wor _id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input wand id_12
    , id_15,
    input wire id_13
);
  wire id_16, id_17;
  wire [id_4 : 1] id_18, id_19, id_20;
  assign id_18 = id_2;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_1,
      id_6
  );
endmodule : SymbolIdentifier
