/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  reg [6:0] _03_;
  wire [13:0] _04_;
  wire [3:0] _05_;
  reg [17:0] _06_;
  reg [14:0] _07_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [40:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_35z;
  wire [27:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_62z = ~(celloutsig_0_39z | celloutsig_0_50z);
  assign celloutsig_0_29z = ~(celloutsig_0_12z[10] | celloutsig_0_2z);
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_0_43z = ~celloutsig_0_10z;
  assign celloutsig_0_57z = ~celloutsig_0_51z;
  assign celloutsig_0_72z = ~celloutsig_0_23z;
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_0_13z = ~celloutsig_0_11z;
  assign celloutsig_0_38z = ~((celloutsig_0_31z | celloutsig_0_13z) & celloutsig_0_1z);
  assign celloutsig_0_39z = ~((celloutsig_0_0z[1] | celloutsig_0_37z[24]) & celloutsig_0_34z);
  assign celloutsig_0_81z = ~((celloutsig_0_57z | celloutsig_0_32z[19]) & celloutsig_0_35z[13]);
  assign celloutsig_0_11z = ~((1'h0 | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_6z | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_3z | celloutsig_0_12z[10];
  assign celloutsig_0_34z = celloutsig_0_18z ^ celloutsig_0_2z;
  assign celloutsig_0_9z = in_data[52] ^ celloutsig_0_2z;
  assign celloutsig_1_11z = celloutsig_1_8z ^ _00_;
  assign celloutsig_0_22z = in_data[83] ^ celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_2z ^ celloutsig_0_23z;
  assign celloutsig_0_30z = celloutsig_0_3z ^ celloutsig_0_18z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { _01_[2], celloutsig_0_3z, celloutsig_0_18z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_37z[18:14], celloutsig_0_5z, celloutsig_0_22z };
  reg [3:0] _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 4'h0;
    else _30_ <= in_data[118:115];
  assign { _05_[3:1], _00_ } = _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 18'h00000;
    else _06_ <= { in_data[162:147], celloutsig_1_0z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 15'h0000;
    else _07_ <= in_data[136:122];
  reg [4:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 5'h00;
    else _33_ <= { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign { celloutsig_0_21z, _04_[4:2], _01_[2] } = _33_;
  assign celloutsig_0_50z = { celloutsig_0_37z[10:7], celloutsig_0_44z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_39z } == { in_data[69:58], celloutsig_0_7z };
  assign celloutsig_0_52z = in_data[65:58] == { celloutsig_0_32z[22:21], celloutsig_0_6z, 2'h0, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_6z } == { celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_17z } == celloutsig_0_0z[10:8];
  assign celloutsig_0_23z = { celloutsig_0_0z[7:2], celloutsig_0_16z } == { celloutsig_0_17z, 1'h0, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_17z } == { in_data[88:87], celloutsig_0_7z };
  assign celloutsig_0_44z = { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_28z } > { celloutsig_0_32z[18:16], celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_0_10z = { celloutsig_0_0z[14], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z } > { in_data[76:74], celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_2z[15:12], _05_[3:1], _00_ } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, _05_[3:1], _00_, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[10], celloutsig_1_4z, _05_[3:1], _00_, celloutsig_1_4z, celloutsig_1_4z, _05_[3:1], _00_, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_2z[14:2], celloutsig_1_3z };
  assign celloutsig_1_15z = { _07_[6:3], celloutsig_1_3z } > { _05_[3:1], _00_, celloutsig_1_11z };
  assign celloutsig_1_18z = { in_data[106], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_15z, _07_, _06_, celloutsig_1_0z, celloutsig_1_13z } > { _06_[17:1], _07_, celloutsig_1_8z, _05_[3:1], _00_, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_12z[6:1], celloutsig_0_3z, 1'h0 } > { in_data[1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_13z, 1'h0, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_27z = celloutsig_0_0z[13:4] > { _04_[4:2], _01_[2], celloutsig_0_21z, _04_[4:2], _01_[2], celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_10z, 1'h0, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_22z } > { celloutsig_0_0z[7:6], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_6z = ! { celloutsig_0_0z[11:6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = ! { celloutsig_1_2z[2], celloutsig_1_6z, _05_[3:1], _00_, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_25z = ! { in_data[74:68], celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_3z = ! celloutsig_0_0z[14:10];
  assign celloutsig_0_37z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_22z } % { 1'h1, in_data[43:18], celloutsig_0_29z };
  assign celloutsig_0_47z = { in_data[5:3], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_18z } % { 1'h1, celloutsig_0_12z[7:1], 1'h0, celloutsig_0_43z, celloutsig_0_34z };
  assign celloutsig_1_2z = { in_data[176:175], _05_[3:1], _00_, celloutsig_1_0z, celloutsig_1_0z, _05_[3:1], _00_, _05_[3:1], _00_ } % { 1'h1, in_data[161:147] };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[10:1] };
  assign celloutsig_0_82z = { _02_[1:0], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_47z, celloutsig_0_75z, celloutsig_0_57z, celloutsig_0_24z } != { celloutsig_0_0z[15:6], celloutsig_0_62z, celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_60z };
  assign celloutsig_1_13z = { _06_[5:1], celloutsig_1_8z } != { _05_[3:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_8z = _06_[8:5] !== _06_[10:7];
  assign celloutsig_0_1z = in_data[15:3] !== celloutsig_0_0z[13:1];
  assign celloutsig_0_2z = & in_data[46:41];
  assign celloutsig_0_41z = celloutsig_0_32z[25] & celloutsig_0_21z;
  assign celloutsig_0_5z = in_data[75] & celloutsig_0_2z;
  assign celloutsig_0_7z = in_data[80] & celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[178] & in_data[165];
  assign celloutsig_0_16z = celloutsig_0_13z & celloutsig_0_12z[2];
  assign celloutsig_0_0z = in_data[80:64] << in_data[47:31];
  assign celloutsig_0_35z = { celloutsig_0_0z[8:3], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_21z, _04_[4:2], _01_[2], celloutsig_0_19z } << { celloutsig_0_32z[38:28], celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_60z = { celloutsig_0_51z, celloutsig_0_2z, 1'h0, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_30z } << { _03_[6:1], celloutsig_0_51z };
  assign celloutsig_0_75z = { celloutsig_0_43z, celloutsig_0_72z, celloutsig_0_43z } << { celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_52z };
  assign celloutsig_0_32z = { in_data[85:66], celloutsig_0_17z, 1'h0, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_11z } << { in_data[18:3], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_21z, _04_[4:2], _01_[2] };
  assign celloutsig_0_51z = ~((celloutsig_0_44z & celloutsig_0_39z) | celloutsig_0_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & _05_[2]) | celloutsig_1_0z);
  assign _01_[1:0] = { celloutsig_0_3z, celloutsig_0_18z };
  assign { _04_[6:5], _04_[1:0] } = { celloutsig_0_43z, celloutsig_0_21z, _01_[2], celloutsig_0_1z };
  assign _05_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
