`timescale 1ns / 1ps
module multiply(              // ä¹˜æ³•å™?
    input         clk,        // æ—¶é’Ÿ
    input         rst_n,
    input         mult_begin, // ä¹˜æ³•å¼?å§‹ä¿¡å?
    input  [4095:0] mult_op1,   // ä¹˜æ³•æºæ“ä½œæ•°1
    input  [4095:0] mult_op2,   // ä¹˜æ³•æºæ“ä½œæ•°2
    output [8191:0] product,    // ä¹˜ç§¯
    output        mult_end   // ä¹˜æ³•ç»“æŸä¿¡å·
);
    //ä¹˜æ³•æ­£åœ¨è¿ç®—ä¿¡å·å’Œç»“æŸä¿¡å?
    reg mult_valid;
    reg  [4095:0] multiplier;
    
    assign mult_end = mult_valid & ~(|multiplier); //ä¹˜æ³•ç»“æŸä¿¡å·ï¼šä¹˜æ•°å…¨0
    always @(posedge clk or negedge rst_n)   //â‘?
    begin
        if(!rst_n) begin
            mult_valid <= 1'b0;
        end
        else if (!mult_begin || mult_end)    //å¦‚æœæ²¡æœ‰å¼?å§‹æˆ–è€…å·²ç»ç»“æŸäº†
        begin
            mult_valid <= 1'b0;     //mult_valid èµ‹å?¼æˆ0ï¼Œè¯´æ˜ç°åœ¨æ²¡æœ‰è¿›è¡Œæœ‰æ•ˆçš„ä¹˜æ³•è¿ç®—
        end
        else
        begin
            mult_valid <= 1'b1;
       //     test <= 1'b1;
        end
    end

    //ä¸¤ä¸ªæºæ“ä½œå–ç»å¯¹å€¼ï¼Œæ­£æ•°çš„ç»å¯¹å?¼ä¸ºå…¶æœ¬èº«ï¼Œè´Ÿæ•°çš„ç»å¯¹å?¼ä¸ºå–ååŠ?1
    wire        op1_sign;      //æ“ä½œæ•?1çš„ç¬¦å·ä½
    wire        op2_sign;      //æ“ä½œæ•?2çš„ç¬¦å·ä½
    wire [4095:0] op1_absolute;  //æ“ä½œæ•?1çš„ç»å¯¹å??
    wire [4095:0] op2_absolute;  //æ“ä½œæ•?2çš„ç»å¯¹å??
    assign op1_sign = mult_op1[4095];
    assign op2_sign = mult_op2[4095];
    assign op1_absolute = op1_sign ? (~mult_op1+1) : mult_op1;
    assign op2_absolute = op2_sign ? (~mult_op2+1) : mult_op2;
    //åŠ è½½è¢«ä¹˜æ•°ï¼Œè¿ç®—æ—¶æ¯æ¬¡å·¦ç§»ä¸€ä½?
    reg  [8191:0] multiplicand;
    always @ (posedge clk or negedge rst_n)  //â‘?
    begin
        if(!rst_n) begin
            multiplicand <= 8192'd0;
        end
        else if (mult_valid)
        begin    // å¦‚æœæ­£åœ¨è¿›è¡Œä¹˜æ³•ï¼Œåˆ™è¢«ä¹˜æ•°æ¯æ—¶é’Ÿå·¦ç§»ä¸?ä½?
            multiplicand <= {multiplicand[8190:0],1'b0};  //è¢«ä¹˜æ•°xæ¯æ¬¡å·¦ç§»ä¸?ä½ã??
        end
        else if (mult_begin) 
        begin   // ä¹˜æ³•å¼?å§‹ï¼ŒåŠ è½½è¢«ä¹˜æ•°ï¼Œä¸ºä¹˜æ•?1çš„ç»å¯¹å??
            multiplicand <= {4096'd0,op1_absolute};
        end
    end

    //åŠ è½½ä¹˜æ•°ï¼Œè¿ç®—æ—¶æ¯æ¬¡å³ç§»ä¸?ä½ï¼Œç›¸å½“äºy

    
    always @ (posedge clk or negedge rst_n)  //â‘?
    begin 
        if(!rst_n) begin
            multiplier <= 4096'd0;
        end
        else if(mult_valid)
        begin       //å¦‚æœæ­£åœ¨è¿›è¡Œä¹˜æ³•ï¼Œåˆ™ä¹˜æ•°æ¯æ—¶é’Ÿå³ç§»ä¸€ä½?
            multiplier <= {1'b0,multiplier[4095:1]}; //ç›¸å½“äºä¹˜æ•°yå³ç§»ä¸?ä½?
        end
        else if(mult_begin)
        begin   //ä¹˜æ³•å¼?å§‹ï¼ŒåŠ è½½ä¹˜æ•°ï¼Œä¸ºä¹˜æ•°2çš„ç»å¯¹å??
            multiplier <= op2_absolute;
        end

    end
    // éƒ¨åˆ†ç§¯ï¼šä¹˜æ•°æœ«ä½ä¸?1ï¼Œç”±è¢«ä¹˜æ•°å·¦ç§»å¾—åˆ°ï¼›ä¹˜æ•°æœ«ä½ä¸?0ï¼Œéƒ¨åˆ†ç§¯ä¸?0
    wire [8191:0] partial_product;
    assign partial_product = multiplier[0] ? multiplicand:8192'd0;        //è‹¥æ­¤æ—¶yçš„æœ€ä½ä½ä¸?1ï¼Œåˆ™æŠŠxèµ‹å?¼ç»™éƒ¨åˆ†ç§¯partial_productï¼Œå¦åˆ™æŠŠ0èµ‹å?¼ç»™partial_product
    
    //ç´¯åŠ å™?
    reg [8191:0] product_temp;		//ä¸´æ—¶ç»“æœ
    always @ (posedge clk or negedge rst_n)  //â‘?//clkä¿¡å·ä»?0å˜ä¸º1æ—¶ï¼Œæ¿?å‘æ­¤æ®µè¯­å¥çš„æ‰§è¡Œï¼Œä½†è¯­å¥çš„æ‰§è¡Œéœ€è¦æ—¶é—?
    begin
        if(!rst_n) begin
            product_temp <= 8192'd0;
        end
        else if (mult_valid)
        begin
            product_temp <= product_temp + partial_product;
        end      
        else if (mult_begin)
        begin
        product_temp <= 8192'd0;
        end
     end
     
    //ä¹˜æ³•ç»“æœçš„ç¬¦å·ä½å’Œä¹˜æ³•ç»“æ?
    reg product_sign;	//ä¹˜ç§¯ç»“æœçš„ç¬¦å?
    always @ (posedge clk or negedge rst_n)  // ä¹˜ç§¯â‘?
    begin
        if(!rst_n) begin
            product_sign <= 1'b0;
        end
        else if (mult_valid)
        begin
              product_sign <= op1_sign ^ op2_sign;
        end
    end 
    //è‹¥ä¹˜æ³•ç»“æœä¸ºè´Ÿæ•°ï¼Œåˆ™éœ?è¦å¯¹ç»“æœå–å+1
    
    assign product = product_sign ? (~product_temp+1) : product_temp;
endmodule
