{
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "mem",
        "openmips_min_sopc_tb",
        "openmips_min_sopc_tb",
        "ex",
        "ex",
        "ex_mem",
        "ex_mem",
        "inst_rom",
        "inst_rom",
        "id_ex",
        "id_ex",
        "regfile",
        "regfile",
        "mem_wb",
        "mem_wb",
        "hilo_reg",
        "hilo_reg",
        "ctrl",
        "ctrl",
        "div",
        "div"
    ],
    "PrevCompiledModules": {
        "div": {
            "rzVRz_d": {
                "mode": 4,
                "bytes": 18193,
                "mod": "div",
                "archive": "archive.8/_7866_archive_1.a",
                "out": "rzVRz_d.o",
                "checksum": 0
            }
        },
        "openmips_min_sopc_tb": {
            "gvrSa_d": {
                "mode": 4,
                "bytes": 90391,
                "mod": "openmips_min_sopc_tb",
                "checksum": 0,
                "out": "gvrSa_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7403,
                "mod": "...MASTER...",
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "mem": {
            "FSbWZ_d": {
                "mode": 4,
                "bytes": 9890,
                "mod": "mem",
                "checksum": 0,
                "out": "FSbWZ_d.o",
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "inst_rom": {
            "vnxvv_d": {
                "mode": 4,
                "bytes": 9375,
                "mod": "inst_rom",
                "checksum": 0,
                "out": "vnxvv_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        },
        "ex_mem": {
            "K7u6h_d": {
                "mode": 4,
                "bytes": 13752,
                "mod": "ex_mem",
                "checksum": 0,
                "out": "K7u6h_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "mode": 4,
                "bytes": 33397,
                "mod": "std",
                "checksum": 0,
                "out": "reYIK_d.o",
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "hilo_reg": {
            "yUwqV_d": {
                "mode": 4,
                "bytes": 8718,
                "mod": "hilo_reg",
                "checksum": 0,
                "out": "yUwqV_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        },
        "mem_wb": {
            "usA8F_d": {
                "mode": 4,
                "bytes": 11717,
                "mod": "mem_wb",
                "checksum": 0,
                "out": "usA8F_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        },
        "ctrl": {
            "FzTxA_d": {
                "mode": 4,
                "bytes": 8143,
                "mod": "ctrl",
                "checksum": 0,
                "out": "FzTxA_d.o",
                "archive": "archive.8/_7866_archive_1.a"
            }
        }
    },
    "Misc": {
        "archive_dir": "archive.8",
        "cwd": "/home/tjx/DIY_CPU",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/tjx/DIY_CPU/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/tjx/DIY_CPU/simv.daidir"
    },
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.7866.json"
    ],
    "NameTable": {
        "hilo_reg": [
            "hilo_reg",
            "yUwqV",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ex_mem": [
            "ex_mem",
            "K7u6h",
            "module"
        ],
        "inst_rom": [
            "inst_rom",
            "vnxvv",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "mem": [
            "mem",
            "FSbWZ",
            "module"
        ],
        "div": [
            "div",
            "rzVRz",
            "module"
        ],
        "ex": [
            "ex",
            "r2dgF",
            "module"
        ],
        "id_ex": [
            "id_ex",
            "UmCUI",
            "module"
        ],
        "openmips_min_sopc_tb": [
            "openmips_min_sopc_tb",
            "gvrSa",
            "module"
        ],
        "regfile": [
            "regfile",
            "Nxspn",
            "module"
        ],
        "ctrl": [
            "ctrl",
            "FzTxA",
            "module"
        ],
        "mem_wb": [
            "mem_wb",
            "usA8F",
            "module"
        ]
    },
    "stat": {
        "mopSpeed": 125900.15312078351,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.323656,
            "ru_maxrss_kb": 86920,
            "ru_stime_sec": 0.229966,
            "ru_majflt": 132,
            "ru_minflt": 5563,
            "ru_nvcsw": 174,
            "ru_nivcsw": 644
        },
        "nMops": 16609,
        "ru_self_end": {
            "ru_utime_sec": 0.45557799999999998,
            "ru_maxrss_kb": 97740,
            "ru_stime_sec": 0.437886,
            "ru_majflt": 175,
            "ru_minflt": 8322,
            "ru_nvcsw": 227,
            "ru_nivcsw": 806
        },
        "mop/quad": 2.069141646941572,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "outputSizePerQuad": 38.0,
        "nQuads": 8027,
        "totalObjSize": 307046,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 18800,
            "ru_stime_sec": 0.012159,
            "ru_majflt": 0,
            "ru_minflt": 203,
            "ru_nvcsw": 1,
            "ru_nivcsw": 15
        },
        "quadSpeed": 60846.560846560853,
        "Frontend(%)": 71.042938860085428,
        "CodeGen(%)": 28.957061139914568
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 103297
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}