0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/timing/xsim/sort_tb_time_synth.v,1590640433,verilog,,D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sim_1/imports/new/lab1_sort_tb.v,,glbl;register;register_0;register_1;register_2;sort,,,,,,,,
D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sim_1/imports/new/lab1_sort_tb.v,1587726646,verilog,,,,sort_tb,,,,,,,,
