INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:52:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 fork9/control/generateBlocks[3].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.065ns period=6.130ns})
  Destination:            buffer14/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.065ns period=6.130ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.130ns  (clk rise@6.130ns - clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.247ns (21.235%)  route 4.625ns (78.765%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.613 - 6.130 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1550, unset)         0.508     0.508    fork9/control/generateBlocks[3].regblock/clk
    SLICE_X16Y159        FDSE                                         r  fork9/control/generateBlocks[3].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y159        FDSE (Prop_fdse_C_Q)         0.232     0.740 r  fork9/control/generateBlocks[3].regblock/transmitValue_reg/Q
                         net (fo=12, routed)          0.461     1.201    mem_controller4/read_arbiter/data/transmitValue
    SLICE_X10Y158        LUT6 (Prop_lut6_I2_O)        0.119     1.320 r  mem_controller4/read_arbiter/data/Memory[0][31]_i_3/O
                         net (fo=12, routed)          0.420     1.739    init0/control/init13_outs_valid
    SLICE_X10Y162        LUT6 (Prop_lut6_I3_O)        0.043     1.782 r  init0/control/transmitValue_i_3__0/O
                         net (fo=38, routed)          0.495     2.277    buffer8/fifo/p_2_in
    SLICE_X9Y153         LUT6 (Prop_lut6_I1_O)        0.043     2.320 r  buffer8/fifo/Memory[0][0]_i_37__0/O
                         net (fo=1, routed)           0.577     2.897    cmpi2/Memory_reg[0][0]_i_7_7
    SLICE_X7Y158         LUT6 (Prop_lut6_I2_O)        0.043     2.940 r  cmpi2/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.000     2.940    cmpi2/Memory[0][0]_i_20_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.127 r  cmpi2/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.127    cmpi2/Memory_reg[0][0]_i_7_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.176 r  cmpi2/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.176    cmpi2/Memory_reg[0][0]_i_3_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.283 r  cmpi2/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=10, routed)          0.170     3.453    buffer60/fifo/result[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I4_O)        0.123     3.576 r  buffer60/fifo/Head[2]_i_6/O
                         net (fo=1, routed)           0.352     3.929    buffer60/fifo/buffer60_outs
    SLICE_X8Y164         LUT6 (Prop_lut6_I3_O)        0.043     3.972 f  buffer60/fifo/Head[2]_i_4/O
                         net (fo=4, routed)           0.275     4.246    buffer60/fifo/Empty_reg_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.043     4.289 r  buffer60/fifo/transmitValue_i_2__33/O
                         net (fo=4, routed)           0.262     4.551    buffer60/fifo/transmitValue_i_2__33_n_0
    SLICE_X10Y164        LUT6 (Prop_lut6_I3_O)        0.043     4.594 r  buffer60/fifo/transmitValue_i_2__71/O
                         net (fo=2, routed)           0.604     5.198    init0/control/transmitValue_reg_10
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.043     5.241 r  init0/control/transmitValue_i_3__16/O
                         net (fo=12, routed)          0.194     5.435    buffer46/fifo/anyBlockStop
    SLICE_X13Y162        LUT6 (Prop_lut6_I4_O)        0.043     5.478 r  buffer46/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.332     5.810    fork6/control/generateBlocks[11].regblock/transmitValue_reg_5
    SLICE_X12Y162        LUT6 (Prop_lut6_I2_O)        0.043     5.853 f  fork6/control/generateBlocks[11].regblock/fullReg_i_4__4/O
                         net (fo=27, routed)          0.223     6.076    fork4/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.043     6.119 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.261     6.380    buffer14/E[0]
    SLICE_X15Y165        FDRE                                         r  buffer14/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.130     6.130 r  
                                                      0.000     6.130 r  clk (IN)
                         net (fo=1550, unset)         0.483     6.613    buffer14/clk
    SLICE_X15Y165        FDRE                                         r  buffer14/dataReg_reg[12]/C
                         clock pessimism              0.000     6.613    
                         clock uncertainty           -0.035     6.577    
    SLICE_X15Y165        FDRE (Setup_fdre_C_CE)      -0.194     6.383    buffer14/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  0.003    




