xpm_cdc.sv,systemverilog,xpm,../../../../../../Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl/verilog"incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl/verilog"incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl/verilog"incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl"
lmk_vio.v,verilog,xil_defaultlib,../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/sim/lmk_vio.v,incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl/verilog"incdir="../../../../Patricks_LMK_code.gen/sources_1/ip/lmk_vio/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
