
---------- Begin Simulation Statistics ----------
final_tick                                10794360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    392                       # Simulator instruction rate (inst/s)
host_mem_usage                                7627044                       # Number of bytes of host memory used
host_op_rate                                      401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18464.28                       # Real time elapsed on the host
host_tick_rate                                 386448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7233945                       # Number of instructions simulated
sim_ops                                       7405550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007135                       # Number of seconds simulated
sim_ticks                                  7135486875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.395560                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266705                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               279578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                373                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2193                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271348                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2133                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              426                       # Number of indirect misses.
system.cpu.branchPred.lookups                  289930                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          402                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1699082                       # Number of instructions committed
system.cpu.committedOps                       1722137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.354407                       # CPI: cycles per instruction
system.cpu.discardedOps                          6325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             865465                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59373                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524876                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1743451                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                          5699412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1124860     65.32%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    784      0.05%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  61552      3.57%     68.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534941     31.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1722137                       # Class of committed instruction
system.cpu.quiesceCycles                      5717367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3955961                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        494196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165541                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          167                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           127                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       246784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        246784                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       494246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       501494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 995463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        28736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15846734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744486                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004336                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744486                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1241542274                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7338125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              357000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1419125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5148105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          995477095                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             948750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1697973875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1364526990                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300764                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300764    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300764                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    680271125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1983855657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734761354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2718617011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1102142031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478707226                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2580849257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3085997688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2213468580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5299466268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          189                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1695189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       125570                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1820759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1695189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1695189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1695189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       125570                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1820759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10563584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5259328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478707226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1722097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1480429322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2305098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734761354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            737066453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2305098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2213468580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1722097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2217495775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000357868250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87700                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82177                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5322331975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9651114475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32274.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58524.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  146114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    252                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.063996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.774651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.339400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          349      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          405      2.42%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          237      1.41%      5.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          274      1.64%      7.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      1.47%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          281      1.68%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          206      1.23%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          328      1.96%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14424     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1940.152941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    999.791079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      4.71%      4.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.18%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           24     28.24%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     47.06%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.41%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     966.894118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    813.164741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    238.193400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.88%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      9.41%     15.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72     84.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10553984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5259904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10563584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5259328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1479.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       737.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1480.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    737.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7135378750                       # Total gap between requests
system.mem_ctrls.avgGap                      28860.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10541696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1477361837.344841241837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1722096.924185008742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2520360.602583267726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 734626815.496735095978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9641766580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9347895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9203902875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122565885125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48686.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35812851.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1496165.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3785533710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    385980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2965736290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9898877.077562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2321426.747331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5707250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7220865375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3573494625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       895675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           895675                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       895675                       # number of overall hits
system.cpu.icache.overall_hits::total          895675                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          189                       # number of overall misses
system.cpu.icache.overall_misses::total           189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8208750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8208750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8208750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8208750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       895864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       895864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       895864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       895864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43432.539683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43432.539683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43432.539683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43432.539683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7913500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7913500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7913500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7913500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       895675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          895675                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8208750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8208750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       895864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       895864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43432.539683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43432.539683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7913500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7913500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.627846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              606894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26386.695652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.627846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.596929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1791917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1791917                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        98561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            98561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        98561                       # number of overall hits
system.cpu.dcache.overall_hits::total           98561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          276                       # number of overall misses
system.cpu.dcache.overall_misses::total           276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22928125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22928125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22928125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22928125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        98837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        98837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        98837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        98837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83072.916667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83072.916667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83072.916667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83072.916667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.dcache.writebacks::total               167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16187625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16187625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16187625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16187625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7845875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7845875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78580.703883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78580.703883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78580.703883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78580.703883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.974785                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.974785                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9427125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9427125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73649.414062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73649.414062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9168750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9168750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7845875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7845875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72194.881890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72194.881890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.725762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.725762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91222.972973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91222.972973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7018875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7018875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2564181625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2564181625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10390.388457                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10390.388457                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65897                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65897                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       180887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       180887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2492412149                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2492412149                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13778.835124                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13778.835124                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.962115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.641892                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.962115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2369826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2369826                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10794360000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10794485000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    392                       # Simulator instruction rate (inst/s)
host_mem_usage                                7627044                       # Number of bytes of host memory used
host_op_rate                                      401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18464.44                       # Real time elapsed on the host
host_tick_rate                                 386452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7233954                       # Number of instructions simulated
sim_ops                                       7405565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007136                       # Number of seconds simulated
sim_ticks                                  7135611875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.393530                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  266706                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               279585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                374                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2195                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271348                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2133                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              426                       # Number of indirect misses.
system.cpu.branchPred.lookups                  289939                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5622                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          402                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1699091                       # Number of instructions committed
system.cpu.committedOps                       1722152                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.354507                       # CPI: cycles per instruction
system.cpu.discardedOps                          6330                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             865487                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59373                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524876                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1743603                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298106                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                          5699612                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1124868     65.32%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    784      0.05%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  61558      3.57%     68.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534941     31.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1722152                       # Class of committed instruction
system.cpu.quiesceCycles                      5717367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3956009                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        494200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165543                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          168                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           128                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       246784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        246784                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       494249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       501497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 995469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        28864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15846926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744488                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004336                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744488                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1241549649                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7338125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              359875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1419125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5153855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          995477095                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             953750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1697973875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1364526990                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300764                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300764    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300764                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    680271125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1983820904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    734748483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2718569387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1102122724                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478681322                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2580804046                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3085943628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2213429805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5299373433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          190                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          204                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1704129                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       125567                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1829696                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1704129                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1704129                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1704129                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       125567                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1829696                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10563648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5259392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478681322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1731036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1480412358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2314027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    734748483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            737062510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2314027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2213429805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1731036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2217474868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000357868250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87700                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82178                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5322331975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9651140725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32274.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58524.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153833                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  146114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    252                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.063996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.774651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.339400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          349      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          405      2.42%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          237      1.41%      5.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          274      1.64%      7.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      1.47%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          281      1.68%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          206      1.23%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          328      1.96%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14424     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1940.152941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    999.791079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      4.71%      4.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.18%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           24     28.24%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     47.06%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.41%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     966.894118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    813.164741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    238.193400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.88%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      9.41%     15.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72     84.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10554048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5259904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10563648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5259392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1479.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       737.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1480.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    737.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7135685625                       # Total gap between requests
system.mem_ctrls.avgGap                      28861.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10541696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1477335957.261548757553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1731035.854581146268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2520316.451488611754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 734613946.473931550980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9641766580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9374145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9203902875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122565885125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58483.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48570.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35674042.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1496165.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3785533710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    385980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2965861290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9898877.077562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2321426.747331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5707250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7220990375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3573494625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       895685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           895685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       895685                       # number of overall hits
system.cpu.icache.overall_hits::total          895685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          190                       # number of overall misses
system.cpu.icache.overall_misses::total           190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8251875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8251875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8251875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8251875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       895875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       895875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       895875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       895875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.921053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.921053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.921053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.921053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7955125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7955125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7955125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7955125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41869.078947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41869.078947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41869.078947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41869.078947                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       895685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          895685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8251875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8251875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       895875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       895875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.921053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.921053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7955125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7955125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41869.078947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41869.078947                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.627888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2603752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               332                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7842.626506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.627888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.596929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1791940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1791940                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        98566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            98566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        98566                       # number of overall hits
system.cpu.dcache.overall_hits::total           98566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          277                       # number of overall misses
system.cpu.dcache.overall_misses::total           277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22988750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22988750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22988750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22988750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        98843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        98843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        98843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        98843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82991.877256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82991.877256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82991.877256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82991.877256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16246750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16246750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16246750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16246750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7845875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7845875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002094                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78486.714976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78486.714976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78486.714976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78486.714976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.974785                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.974785                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9487750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9487750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73548.449612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73548.449612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9227875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9227875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7845875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7845875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72092.773438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72092.773438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.725762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.725762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91222.972973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91222.972973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7018875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7018875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2564181625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2564181625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10390.388457                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10390.388457                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65897                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65897                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       180887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       180887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2492412149                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2492412149                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13778.835124                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13778.835124                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.960732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              103296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.666203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.960732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2369851                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2369851                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10794485000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
