Name:S.Sriharshan 
company:CODETECH IT SOLUTIONS 
ID:CT4VLSI4317 
Domain:VLSI 
Duration:JULY 10-2024 TO AUGUST 10-2024
Mentor:Neela Santhosh Kumar

Overview of Project

Objective:

The objective of this project is to Design digital circits like logic gates,adders and multiplexers using verilog HDL within vlsi software

key Activities:

To perform decision-making operations and task coordination

Technologies used:

Verilog HDL: Hardware description language to implement digital design
![Screenshot 2024-07-17 205701](https://github.com/user-attachments/assets/21a90db0-a192-40bb-9382-908fef0efe81)
![Screenshot 2024-07-17 205830](https://github.com/user-attachments/assets/5c15face-d41b-4928-937f-854524dd5f19)
![Screenshot 2024-07-17 205946](https://github.com/user-attachments/assets/a785388f-45ea-4610-9260-00d9bff96717)



