Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 14 12:21:49 2023
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: WE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.034ns  (logic 5.329ns (48.298%)  route 5.705ns (51.702%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=5, routed)           2.339     3.802    REG/RE_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.152     3.954 r  REG/outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.366     7.320    outp_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.714    11.034 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.034    outp[0]
    M3                                                                r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 5.090ns (46.610%)  route 5.831ns (53.390%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=5, routed)           2.339     3.802    REG/RE_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.926 r  REG/outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.491     7.418    outp_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.921 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.921    outp[1]
    L3                                                                r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.702ns  (logic 5.333ns (49.834%)  route 5.369ns (50.166%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=5, routed)           2.342     3.805    REG/RE_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.152     3.957 r  REG/outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.027     6.984    outp_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.718    10.702 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.702    outp[3]
    K3                                                                r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 5.099ns (48.495%)  route 5.415ns (51.505%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=5, routed)           2.342     3.805    REG/RE_IBUF
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.929 r  REG/outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.073     7.002    outp_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    10.514 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.514    outp[2]
    A16                                                               r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 5.092ns (54.379%)  route 4.272ns (45.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=5, routed)           1.687     3.150    REG/RE_IBUF
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     3.274 r  REG/outp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.585     5.859    outp_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         3.505     9.364 r  outp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.364    outp[4]
    C15                                                               r  outp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            REG/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 1.730ns (23.231%)  route 5.717ns (76.769%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.652     5.108    REG/Cin_IBUF
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  REG/state_reg[4]_i_2/O
                         net (fo=3, routed)           0.594     5.827    REG/FA/FA2c
    SLICE_X0Y39          LUT5 (Prop_lut5_I0_O)        0.150     5.977 r  REG/state_reg[4]_i_1/O
                         net (fo=1, routed)           1.470     7.446    REG/S[4]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            REG/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 1.704ns (23.601%)  route 5.516ns (76.399%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.652     5.108    REG/Cin_IBUF
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  REG/state_reg[4]_i_2/O
                         net (fo=3, routed)           0.594     5.827    REG/FA/FA2c
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.124     5.951 r  REG/state_reg[3]_i_1/O
                         net (fo=1, routed)           1.269     7.220    REG/S[3]
    SLICE_X0Y61          LDCE                                         r  REG/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            REG/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 1.704ns (24.450%)  route 5.265ns (75.550%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.652     5.108    REG/Cin_IBUF
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.232 r  REG/state_reg[4]_i_2/O
                         net (fo=3, routed)           0.309     5.541    REG/FA/FA2c
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.124     5.665 r  REG/state_reg[2]_i_1/O
                         net (fo=1, routed)           1.304     6.969    REG/S[2]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            REG/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 1.608ns (24.799%)  route 4.876ns (75.201%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.652     5.108    REG/Cin_IBUF
    SLICE_X0Y40          LUT5 (Prop_lut5_I4_O)        0.152     5.260 r  REG/state_reg[1]_i_1/O
                         net (fo=1, routed)           1.224     6.484    REG/S[1]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            REG/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 1.580ns (24.740%)  route 4.806ns (75.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.494     4.950    REG/Cin_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.074 r  REG/state_reg[0]_i_1/O
                         net (fo=1, routed)           1.312     6.386    REG/S[0]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            REG/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.264ns (23.485%)  route 0.859ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.348     0.567    REG/B_IBUF[0]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.045     0.612 r  REG/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.511     1.123    REG/S[0]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            REG/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.285ns (24.463%)  route 0.880ns (75.537%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    G19                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.389     0.626    REG/A_IBUF[1]
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.048     0.674 r  REG/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.491     1.165    REG/S[1]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            REG/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.240ns  (logic 0.254ns (20.454%)  route 0.987ns (79.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.484     0.692    REG/A_IBUF[2]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.045     0.737 r  REG/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.503     1.240    REG/S[2]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            REG/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.330ns  (logic 0.254ns (19.072%)  route 1.077ns (80.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.483     0.691    REG/A_IBUF[2]
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.736 r  REG/state_reg[3]_i_1/O
                         net (fo=1, routed)           0.594     1.330    REG/S[3]
    SLICE_X0Y61          LDCE                                         r  REG/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            REG/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.257ns (18.115%)  route 1.160ns (81.885%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.483     0.691    REG/A_IBUF[2]
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.048     0.739 r  REG/state_reg[4]_i_1/O
                         net (fo=1, routed)           0.678     1.417    REG/S[4]
    SLICE_X0Y63          LDCE                                         r  REG/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG/state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            outp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.409ns (49.530%)  route 1.436ns (50.470%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  REG/state_reg[4]/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG/state_reg[4]/Q
                         net (fo=1, routed)           0.716     0.874    REG/state[4]
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  REG/outp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.720     1.639    outp_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     2.845 r  outp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.845    outp[4]
    C15                                                               r  outp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG/state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.416ns (49.704%)  route 1.433ns (50.296%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  REG/state_reg[2]/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG/state_reg[2]/Q
                         net (fo=1, routed)           0.483     0.641    REG/state[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.686 r  REG/outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.949     1.636    outp_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     2.848 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.848    outp[2]
    A16                                                               r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG/state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.479ns (48.369%)  route 1.579ns (51.631%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          LDCE                         0.000     0.000 r  REG/state_reg[3]/G
    SLICE_X0Y61          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG/state_reg[3]/Q
                         net (fo=1, routed)           0.587     0.745    REG/state[3]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.043     0.788 r  REG/outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.992     1.780    outp_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.278     3.059 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.059    outp[3]
    K3                                                                r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.407ns (45.379%)  route 1.694ns (54.621%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  REG/state_reg[1]/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG/state_reg[1]/Q
                         net (fo=1, routed)           0.486     0.644    REG/state[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.689 r  REG/outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.208     1.897    outp_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.102 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.102    outp[1]
    L3                                                                r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.481ns (47.512%)  route 1.636ns (52.488%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  REG/state_reg[0]/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  REG/state_reg[0]/Q
                         net (fo=1, routed)           0.464     0.622    REG/state[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.048     0.670 r  REG/outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.173     1.842    outp_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.275     3.118 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.118    outp[0]
    M3                                                                r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------





