/*
 * Ripped off from arch/arm64/include/asm/sysreg.h
 *
 * Copyright (C) 2016, Red Hat Inc, Andrew Jones <drjones@redhat.com>
 *
 * This work is licensed under the terms of the GNU LGPL, version 2.
 */
#ifndef _ASMARM64_SYSREG_H_
#define _ASMARM64_SYSREG_H_

#include <linux/const.h>

#define sys_reg(op0, op1, crn, crm, op2) \
	((((op0)&3)<<19)|((op1)<<16)|((crn)<<12)|((crm)<<8)|((op2)<<5))

#ifdef __ASSEMBLER__
	.irp	num,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
	.equ	.L__reg_num_x\num, \num
	.endr
	.equ	.L__reg_num_xzr, 31

	.macro	mrs_s, rt, sreg
	.inst	0xd5200000|(\sreg)|(.L__reg_num_\rt)
	.endm

	.macro	msr_s, sreg, rt
	.inst	0xd5000000|(\sreg)|(.L__reg_num_\rt)
	.endm
#else
#include <libcflat.h>
#include <bitops.h>

#define read_sysreg(r) ({					\
	u64 __val;						\
	asm volatile("mrs %0, " xstr(r) : "=r" (__val));	\
	__val;							\
})

#define write_sysreg(v, r) do {					\
	u64 __val = (u64)v;					\
	asm volatile("msr " xstr(r) ", %x0" : : "rZ" (__val));	\
} while (0)

#define read_sysreg_s(r) ({					\
	u64 __val;						\
	asm volatile("mrs_s %0, " xstr(r) : "=r" (__val));	\
	__val;							\
})

#define write_sysreg_s(v, r) do {				\
	u64 __val = (u64)v;					\
	asm volatile("msr_s " xstr(r) ", %x0" : : "rZ" (__val));\
} while (0)

#define write_regn_el0(__reg, __n, __val) \
	write_sysreg((__val), __reg ## __n ## _el0)

#define read_regn_el0(__reg, __n) \
	read_sysreg(__reg ## __n ## _el0)

asm(
"	.irp	num,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30\n"
"	.equ	.L__reg_num_x\\num, \\num\n"
"	.endr\n"
"	.equ	.L__reg_num_xzr, 31\n"
"\n"
"	.macro	mrs_s, rt, sreg\n"
"	.inst	0xd5200000|(\\sreg)|(.L__reg_num_\\rt)\n"
"	.endm\n"
"\n"
"	.macro	msr_s, sreg, rt\n"
"	.inst	0xd5000000|(\\sreg)|(.L__reg_num_\\rt)\n"
"	.endm\n"
);
#endif /* __ASSEMBLER__ */

#define ID_AA64ISAR0_EL1_RNDR_SHIFT	60
#define ID_AA64PFR1_EL1_MTE_SHIFT	8

#define ICC_PMR_EL1			sys_reg(3, 0, 4, 6, 0)
#define ICC_SGI1R_EL1			sys_reg(3, 0, 12, 11, 5)
#define ICC_IAR1_EL1			sys_reg(3, 0, 12, 12, 0)
#define ICC_EOIR1_EL1			sys_reg(3, 0, 12, 12, 1)
#define ICC_GRPEN1_EL1			sys_reg(3, 0, 12, 12, 7)

#define TFSR_EL1			sys_reg(3, 0, 5, 6, 0)
#define TFSR_EL1_TF0                    _BITULL(0)
#define TFSR_EL1_TF1                    _BITULL(1)

/* System Control Register (SCTLR_EL1) bits */
#define SCTLR_EL1_ATA		_BITULL(43)
#define SCTLR_EL1_ATA0		_BITULL(42)
#define SCTLR_EL1_LSMAOE	_BITULL(29)
#define SCTLR_EL1_NTLSMD	_BITULL(28)
#define SCTLR_EL1_EE		_BITULL(25)
#define SCTLR_EL1_SPAN		_BITULL(23)
#define SCTLR_EL1_EIS		_BITULL(22)
#define SCTLR_EL1_TSCXT		_BITULL(20)
#define SCTLR_EL1_WXN		_BITULL(19)
#define SCTLR_EL1_I		_BITULL(12)
#define SCTLR_EL1_EOS		_BITULL(11)
#define SCTLR_EL1_SED		_BITULL(8)
#define SCTLR_EL1_ITD		_BITULL(7)
#define SCTLR_EL1_SA0		_BITULL(4)
#define SCTLR_EL1_SA		_BITULL(3)
#define SCTLR_EL1_C		_BITULL(2)
#define SCTLR_EL1_A		_BITULL(1)
#define SCTLR_EL1_M		_BITULL(0)

#define SCTLR_EL1_TCF_SHIFT	40
#define SCTLR_EL1_TCF_MASK	GENMASK_ULL(41, 40)

#define SCTLR_EL1_TCF0_SHIFT	38
#define SCTLR_EL1_TCF0_MASK	GENMASK_ULL(39, 38)

#define INIT_SCTLR_EL1_MMU_OFF	\
			(SCTLR_EL1_ITD | SCTLR_EL1_SED | SCTLR_EL1_EOS | \
			 SCTLR_EL1_TSCXT | SCTLR_EL1_EIS | SCTLR_EL1_SPAN | \
			 SCTLR_EL1_NTLSMD | SCTLR_EL1_LSMAOE)

#define ZCR_EL1		S3_0_C1_C2_0
#define ZCR_EL1_LEN	GENMASK(3, 0)

#define RNDR		S3_3_C2_C4_0

#endif /* _ASMARM64_SYSREG_H_ */
