{
  "module_name": "dmub_dcn315.h",
  "hash_id": "1d77912ccadbfe8731c4d72877061695facf9848313769657335b1e1a20bf079",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dmub/src/dmub_dcn315.h",
  "human_readable_source": " \n\n#ifndef _DMUB_DCN315_H_\n#define _DMUB_DCN315_H_\n\n#include \"dmub_dcn31.h\"\n\n#define DMUB_DCN315_FIELDS() \\\n\tDMUB_SF(DMCUB_CNTL, DMCUB_ENABLE) \\\n\tDMUB_SF(DMCUB_CNTL, DMCUB_TRACEPORT_EN) \\\n\tDMUB_SF(DMCUB_CNTL2, DMCUB_SOFT_RESET) \\\n\tDMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET) \\\n\tDMUB_SF(DMCUB_SEC_CNTL, DMCUB_MEM_UNIT_ID) \\\n\tDMUB_SF(DMCUB_SEC_CNTL, DMCUB_SEC_RESET_STATUS) \\\n\tDMUB_SF(DMCUB_REGION3_CW0_TOP_ADDRESS, DMCUB_REGION3_CW0_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW0_TOP_ADDRESS, DMCUB_REGION3_CW0_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW1_TOP_ADDRESS, DMCUB_REGION3_CW1_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW1_TOP_ADDRESS, DMCUB_REGION3_CW1_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW2_TOP_ADDRESS, DMCUB_REGION3_CW2_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW2_TOP_ADDRESS, DMCUB_REGION3_CW2_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW3_TOP_ADDRESS, DMCUB_REGION3_CW3_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW3_TOP_ADDRESS, DMCUB_REGION3_CW3_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW4_TOP_ADDRESS, DMCUB_REGION3_CW4_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW4_TOP_ADDRESS, DMCUB_REGION3_CW4_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW5_TOP_ADDRESS, DMCUB_REGION3_CW5_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW5_TOP_ADDRESS, DMCUB_REGION3_CW5_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW6_TOP_ADDRESS, DMCUB_REGION3_CW6_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW6_TOP_ADDRESS, DMCUB_REGION3_CW6_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION3_CW7_TOP_ADDRESS, DMCUB_REGION3_CW7_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION3_CW7_TOP_ADDRESS, DMCUB_REGION3_CW7_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION4_TOP_ADDRESS, DMCUB_REGION4_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION4_TOP_ADDRESS, DMCUB_REGION4_ENABLE) \\\n\tDMUB_SF(DMCUB_REGION5_TOP_ADDRESS, DMCUB_REGION5_TOP_ADDRESS) \\\n\tDMUB_SF(DMCUB_REGION5_TOP_ADDRESS, DMCUB_REGION5_ENABLE) \\\n\tDMUB_SF(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE) \\\n\tDMUB_SF(MMHUBBUB_SOFT_RESET, DMUIF_SOFT_RESET) \\\n\tDMUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE) \\\n\tDMUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET) \\\n\tDMUB_SF(DMCUB_INBOX0_WPTR, DMCUB_INBOX0_WPTR) \\\n\tDMUB_SF(DMCUB_INTERRUPT_ENABLE, DMCUB_GPINT2_INT_EN) \\\n\tDMUB_SF(DMCUB_INTERRUPT_ACK, DMCUB_GPINT2_INT_ACK)\n\nextern const struct dmub_srv_dcn31_regs dmub_srv_dcn315_regs;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}