// Seed: 3758505043
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_4 = 1 == 1 - id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin
    id_8 <= id_15;
    repeat (id_1) id_16;
    #1;
    id_13 <= id_14;
    id_14 <= id_1;
    id_14 = $display(1);
  end
  wire id_17;
  id_18(
      .id_0(1), .id_1(1), .id_2(1), .id_3(-id_3), .id_4(id_3)
  );
  always @(posedge 1 or posedge 1) begin
    id_7 = id_6;
  end
  module_0(
      id_6, id_12, id_3
  );
  assign id_10 = 1;
endmodule
