-----------------------------------------------
library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;
-----------------------------------------------

entity iitb_risc is 
	port( instruction	: in	std_logic_vector(15 downto 0);
	      CLK, RST: in  std_logic );
end entity;


architecture behave of iitb_risc is
	signal control_signal : std_logic_vector(30 downto 0);
	signal carry, zero : std_logic

-----------------------------------------------
      component datapath is 
	port( control_store : in std_logic_vector(30 downto 0);
	      CLK, RST: in  std_logic
	      C,Z     : out std_logic );
	end component;

      component statetable1 is
	port
	(	clk		 			: in	std_logic;
		opcode				: in	std_logic_vector(3 downto 0);
		reset	 				: in	std_logic;
		C_bit,Z_bit	: in 	std_logic;
		carry, zero     : in 	std_logic;
		control_store: out std_logic_vector(30 downto 0));
	end component;
-----------------------------------------------

begin 

fsm: statetable1
port map(clk => CLK, opcode => instruction(15 downto 12), reset => RST, C_bit => instruction(1), Z_bit => instruction(0),
		carry => C, zero => Z, control_store => control_signal);

total_flow: datapath 
port map( control_store => control_signal, CLK => CLK, RST=> RST, C => carry, Z => zero );
-----------------------------------------------	



end behave;

