// Seed: 2704831195
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  wire ["" : 1] id_8;
  assign id_6 = id_4 > id_0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    output wor   id_0,
    input  uwire _id_1,
    input  tri   id_2
);
  wire [1 : id_1] id_4;
  assign {-1'b0, ""} = id_1;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
endmodule
