{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670932973523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670932973524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 09:02:52 2022 " "Processing started: Tue Dec 13 09:02:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670932973524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670932973524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto03 -c projeto03 " "Command: quartus_sta projeto03 -c projeto03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670932973524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670932973673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670932973850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670932973850 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670932973920 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670932973920 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670932974081 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto03.sdc " "Synopsys Design Constraints File file not found: 'projeto03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670932974103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670932974104 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670932974105 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterY\[0\]~0\|combout " "Node \"syncgen\|CounterY\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterY\[0\]~0\|datab " "Node \"syncgen\|CounterY\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal1~0\|datad " "Node \"syncgen\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal1~0\|combout " "Node \"syncgen\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal1~1\|datad " "Node \"syncgen\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal1~1\|combout " "Node \"syncgen\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterY\[0\]~0\|datad " "Node \"syncgen\|CounterY\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974107 ""}  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 24 -1 0 } } { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1670932974107 ""}
{ "Warning" "WSTA_SCC_LOOP" "76 " "Found combinational loop of 76 nodes" { { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~0\|datab " "Node \"syncgen\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~0\|cout " "Node \"syncgen\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~2\|cin " "Node \"syncgen\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~2\|combout " "Node \"syncgen\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|LessThan1~1\|datab " "Node \"syncgen\|LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|LessThan1~1\|combout " "Node \"syncgen\|LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal0~0\|dataa " "Node \"syncgen\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal0~0\|combout " "Node \"syncgen\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|LessThan1~1\|datac " "Node \"syncgen\|LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~28\|datac " "Node \"syncgen\|CounterX~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~28\|combout " "Node \"syncgen\|CounterX~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~16\|datad " "Node \"syncgen\|Add0~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~16\|combout " "Node \"syncgen\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~28\|datab " "Node \"syncgen\|CounterX~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|LessThan1~1\|datad " "Node \"syncgen\|LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[6\]~25\|datac " "Node \"syncgen\|CounterX\[6\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[6\]~25\|combout " "Node \"syncgen\|CounterX\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal0~0\|datab " "Node \"syncgen\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~27\|dataa " "Node \"syncgen\|CounterX~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~27\|combout " "Node \"syncgen\|CounterX~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~14\|dataa " "Node \"syncgen\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~14\|cout " "Node \"syncgen\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~16\|cin " "Node \"syncgen\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~14\|combout " "Node \"syncgen\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX~27\|datac " "Node \"syncgen\|CounterX~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~1\|dataa " "Node \"Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~1\|combout " "Node \"Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal0~0\|datac " "Node \"syncgen\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~12\|dataa " "Node \"syncgen\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~12\|cout " "Node \"syncgen\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~14\|cin " "Node \"syncgen\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~12\|combout " "Node \"syncgen\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~12\|datab " "Node \"syncgen\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~1\|datac " "Node \"Equal1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~10\|dataa " "Node \"syncgen\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~10\|cout " "Node \"syncgen\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~12\|cin " "Node \"syncgen\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~10\|combout " "Node \"syncgen\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[6\]~25\|datad " "Node \"syncgen\|CounterX\[6\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~10\|datab " "Node \"syncgen\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~8\|dataa " "Node \"syncgen\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~8\|cout " "Node \"syncgen\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~10\|cin " "Node \"syncgen\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~8\|combout " "Node \"syncgen\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~1\|datab " "Node \"Equal1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~8\|datab " "Node \"syncgen\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~1\|datad " "Node \"Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|dataa " "Node \"Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|combout " "Node \"Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Equal0~0\|datad " "Node \"syncgen\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~6\|dataa " "Node \"syncgen\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~6\|cout " "Node \"syncgen\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~8\|cin " "Node \"syncgen\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~6\|combout " "Node \"syncgen\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~6\|datab " "Node \"syncgen\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|datac " "Node \"Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~4\|dataa " "Node \"syncgen\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~4\|cout " "Node \"syncgen\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~6\|cin " "Node \"syncgen\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~4\|combout " "Node \"syncgen\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|LessThan1~1\|dataa " "Node \"syncgen\|LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~4\|datab " "Node \"syncgen\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~2\|dataa " "Node \"syncgen\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~2\|cout " "Node \"syncgen\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~4\|cin " "Node \"syncgen\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[0\]~19\|datad " "Node \"syncgen\|CounterX\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[0\]~19\|combout " "Node \"syncgen\|CounterX\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~0\|dataa " "Node \"syncgen\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~0\|combout " "Node \"syncgen\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[1\]~20\|datab " "Node \"syncgen\|CounterX\[1\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[1\]~20\|combout " "Node \"syncgen\|CounterX\[1\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|datab " "Node \"Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[0\]~19\|datac " "Node \"syncgen\|CounterX\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~0\|datad " "Node \"Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|CounterX\[1\]~20\|datac " "Node \"syncgen\|CounterX\[1\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""} { "Warning" "WSTA_SCC_NODE" "syncgen\|Add0~2\|datab " "Node \"syncgen\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670932974108 ""}  } { { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 25 -1 0 } } { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 27 -1 0 } } { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 12 -1 0 } } { "vga.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/vga.v" 6 -1 0 } } { "drawer.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projeto03/drawer.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1670932974108 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670932974112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670932974112 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670932974112 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670932974114 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1670932974122 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670932974125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670932974171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670932974204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670932974696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670932974745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670932974745 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670932974746 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670932974746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974784 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670932974796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670932974907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670932974907 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670932974907 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670932974908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670932974930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670932975427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670932975428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 91 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670932975500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 09:02:55 2022 " "Processing ended: Tue Dec 13 09:02:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670932975500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670932975500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670932975500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670932975500 ""}
