Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 17:42:52 2025
| Host         : cosmos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       363         
HPDR-1     Warning           Port pin direction inconsistency  25          
LUTAR-1    Warning           LUT drives async reset alert      66          
TIMING-18  Warning           Missing input or output delay     2           
TIMING-20  Warning           Non-clocked latch                 32          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (427)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1601)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (427)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[9]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: u_lcd_rgb_char/clkdiv/clk_25m_reg/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: u_touch_top/i2c_dri_m/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1601)
---------------------------------------------------
 There are 1601 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.425        0.000                      0                  933        0.201        0.000                      0                  933        7.000        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.425        0.000                      0                  540        0.201        0.000                      0                  540        9.500        0.000                       0                   442  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.096        0.000                      0                  393        0.617        0.000                      0                  393  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 7.492ns (41.180%)  route 10.701ns (58.820%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 18.673 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.403    16.497    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.297    16.794 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_i_1/O
                         net (fo=1, routed)           0.739    17.532    overall_FSM/game_controller/mole/next_moles[13]
    SLICE_X22Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.480    18.673    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]/C
                         clock pessimism              0.488    19.161    
                         clock uncertainty           -0.102    19.058    
    SLICE_X22Y26         FDPE (Setup_fdpe_C_D)       -0.101    18.957    overall_FSM/game_controller/mole/moles_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.971ns  (logic 7.485ns (41.650%)  route 10.486ns (58.350%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.403    16.497    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.290    16.787 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__1_i_1/O
                         net (fo=1, routed)           0.524    17.310    overall_FSM/game_controller/mole/gen_location_n_22
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.478    18.671    overall_FSM/game_controller/mole/clk_out1
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/C
                         clock pessimism              0.488    19.159    
                         clock uncertainty           -0.102    19.056    
    SLICE_X24Y24         FDPE (Setup_fdpe_C_D)       -0.238    18.818    overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -17.310    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.858ns  (logic 7.523ns (42.127%)  route 10.335ns (57.873%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 18.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.033    13.954    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.299    14.253 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23/O
                         net (fo=1, routed)           0.540    14.793    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.917 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    14.917    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    15.134 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3/O
                         net (fo=16, routed)          1.148    16.282    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.325    16.607 r  overall_FSM/game_controller/mole/gen_location/moles_reg[12]_rep_i_1/O
                         net (fo=1, routed)           0.590    17.197    overall_FSM/game_controller/mole/gen_location_n_40
    SLICE_X30Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.484    18.677    overall_FSM/game_controller/mole/clk_out1
    SLICE_X30Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/C
                         clock pessimism              0.488    19.165    
                         clock uncertainty           -0.102    19.062    
    SLICE_X30Y26         FDPE (Setup_fdpe_C_D)       -0.260    18.802    overall_FSM/game_controller/mole/moles_reg_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.847ns  (logic 7.131ns (39.956%)  route 10.716ns (60.044%))
  Logic Levels:           21  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.311    14.232    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.299    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5/O
                         net (fo=1, routed)           0.695    15.226    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    15.350 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2/O
                         net (fo=16, routed)          1.068    16.418    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2_n_0
    SLICE_X22Y22         LUT5 (Prop_lut5_I1_O)        0.150    16.568 r  overall_FSM/game_controller/mole/gen_location/moles_reg[8]_rep__2_i_1/O
                         net (fo=1, routed)           0.619    17.186    overall_FSM/game_controller/mole/gen_location_n_46
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/C
                         clock pessimism              0.488    19.162    
                         clock uncertainty           -0.102    19.059    
    SLICE_X22Y22         FDPE (Setup_fdpe_C_D)       -0.260    18.799    overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.707ns  (logic 7.523ns (42.485%)  route 10.184ns (57.515%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 18.673 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.033    13.954    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.299    14.253 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23/O
                         net (fo=1, routed)           0.540    14.793    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.917 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    14.917    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    15.134 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3/O
                         net (fo=16, routed)          0.973    16.107    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3_n_0
    SLICE_X22Y23         LUT5 (Prop_lut5_I3_O)        0.325    16.432 r  overall_FSM/game_controller/mole/gen_location/moles_reg[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.615    17.047    overall_FSM/game_controller/mole/gen_location_n_31
    SLICE_X22Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.480    18.673    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/C
                         clock pessimism              0.488    19.161    
                         clock uncertainty           -0.102    19.058    
    SLICE_X22Y23         FDPE (Setup_fdpe_C_D)       -0.283    18.775    overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.906ns  (logic 7.492ns (41.842%)  route 10.414ns (58.158%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.383    16.477    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I3_O)        0.297    16.774 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep_i_1/O
                         net (fo=1, routed)           0.471    17.245    overall_FSM/game_controller/mole/gen_location_n_24
    SLICE_X25Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.478    18.671    overall_FSM/game_controller/mole/clk_out1
    SLICE_X25Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/C
                         clock pessimism              0.488    19.159    
                         clock uncertainty           -0.102    19.056    
    SLICE_X25Y24         FDPE (Setup_fdpe_C_D)       -0.047    19.009    overall_FSM/game_controller/mole/moles_reg_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -17.245    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.904ns  (logic 7.492ns (41.846%)  route 10.412ns (58.154%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 18.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.332    16.425    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X28Y27         LUT5 (Prop_lut5_I3_O)        0.297    16.722 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_i_1/O
                         net (fo=1, routed)           0.521    17.243    overall_FSM/game_controller/mole/next_moles[1]
    SLICE_X28Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.485    18.678    overall_FSM/game_controller/mole/clk_out1
    SLICE_X28Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]/C
                         clock pessimism              0.488    19.166    
                         clock uncertainty           -0.102    19.063    
    SLICE_X28Y27         FDPE (Setup_fdpe_C_D)       -0.045    19.018    overall_FSM/game_controller/mole/moles_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                         -17.243    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 7.486ns (42.486%)  route 10.134ns (57.514%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.146    16.239    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I3_O)        0.291    16.530 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep__2_i_1/O
                         net (fo=1, routed)           0.429    16.959    overall_FSM/game_controller/mole/gen_location_n_29
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/C
                         clock pessimism              0.488    19.162    
                         clock uncertainty           -0.102    19.059    
    SLICE_X22Y27         FDPE (Setup_fdpe_C_D)       -0.271    18.788    overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.776ns  (logic 7.492ns (42.147%)  route 10.284ns (57.853%))
  Logic Levels:           22  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    13.868    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    14.167 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    14.755    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    14.879 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    14.879    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    15.093 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.146    16.239    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I3_O)        0.297    16.536 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_i_1/O
                         net (fo=1, routed)           0.579    17.115    overall_FSM/game_controller/mole/next_moles[9]
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/C
                         clock pessimism              0.488    19.162    
                         clock uncertainty           -0.102    19.059    
    SLICE_X22Y27         FDPE (Setup_fdpe_C_D)       -0.108    18.951    overall_FSM/game_controller/mole/moles_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[12]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.597ns  (logic 7.099ns (40.342%)  route 10.498ns (59.658%))
  Logic Levels:           21  (CARRY4=12 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.673    -0.661    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X21Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.637     0.432    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.117     0.549 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.933     1.482    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X21Y37         LDCE (SetClr_ldce_CLR_Q)     1.092     2.574 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/Q
                         net (fo=10, routed)          0.787     3.360    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_n_0
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.484 r  overall_FSM/game_controller/mole/gen_location/rand_reg[7]_C_i_1/O
                         net (fo=6, routed)           0.867     4.352    overall_FSM/game_controller/mole/gen_location/random_data[8]
    SLICE_X13Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.737 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466/CO[3]
                         net (fo=1, routed)           0.000     4.737    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_466_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415/CO[3]
                         net (fo=1, routed)           0.000     4.851    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_415_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.185 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358/O[1]
                         net (fo=3, routed)           0.890     6.075    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_358_n_6
    SLICE_X15Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.378 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349/O
                         net (fo=1, routed)           0.613     6.991    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_349_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.376 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261/CO[3]
                         net (fo=1, routed)           0.000     7.376    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_261_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.490    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.604    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587     8.525    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303     8.828 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614     9.442    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.846 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.846    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    10.717    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.447 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    11.995    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    12.298 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.298    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.699 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.699    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.921 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.311    14.232    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.299    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5/O
                         net (fo=1, routed)           0.695    15.226    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    15.350 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2/O
                         net (fo=16, routed)          1.086    16.436    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.118    16.554 r  overall_FSM/game_controller/mole/gen_location/moles_reg[12]_rep__1_i_1/O
                         net (fo=1, routed)           0.382    16.936    overall_FSM/game_controller/mole/gen_location_n_42
    SLICE_X29Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.482    18.675    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep__1/C
                         clock pessimism              0.488    19.163    
                         clock uncertainty           -0.102    19.060    
    SLICE_X29Y25         FDPE (Setup_fdpe_C_D)       -0.283    18.777    overall_FSM/game_controller/mole/moles_reg_reg[12]_rep__1
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/genblk1[0].kill_list_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.532%)  route 0.149ns (44.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.554    -0.472    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y29         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.331 r  overall_FSM/game_controller/mole/moles_reg_reg[2]/Q
                         net (fo=125, routed)         0.149    -0.182    overall_FSM/game_controller/mole/moles[2]
    SLICE_X30Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.137 r  overall_FSM/game_controller/mole/genblk1[0].kill_list[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    overall_FSM/game_controller/kill_list17_out
    SLICE_X30Y29         FDCE                                         r  overall_FSM/game_controller/genblk1[0].kill_list_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.820    -0.707    overall_FSM/game_controller/clk_out1
    SLICE_X30Y29         FDCE                                         r  overall_FSM/game_controller/genblk1[0].kill_list_reg[0]/C
                         clock pessimism              0.249    -0.458    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.338    overall_FSM/game_controller/genblk1[0].kill_list_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_touch_top/i2c_dri_m/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/i2c_dri_m/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.561    -0.465    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  u_touch_top/i2c_dri_m/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.204    u_touch_top/i2c_dri_m/clk_cnt[9]
    SLICE_X23Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.159 r  u_touch_top/i2c_dri_m/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    u_touch_top/i2c_dri_m/clk_cnt_2[9]
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[9]/C
                         clock pessimism              0.233    -0.465    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.092    -0.373    u_touch_top/i2c_dri_m/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/kill_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/kill_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.562    -0.464    overall_FSM/game_controller/clk_out1
    SLICE_X33Y9          FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  overall_FSM/game_controller/kill_reg_reg[5]/Q
                         net (fo=10, routed)          0.133    -0.191    overall_FSM/game_controller/kill[5]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045    -0.146 r  overall_FSM/game_controller/kill_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    overall_FSM/game_controller/p_0_in__0[5]
    SLICE_X33Y9          FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/clk_out1
    SLICE_X33Y9          FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[5]/C
                         clock pessimism              0.233    -0.464    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.372    overall_FSM/game_controller/kill_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_touch_top/i2c_dri_m/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/i2c_dri_m/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.561    -0.465    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.128    -0.337 r  u_touch_top/i2c_dri_m/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.098    -0.240    u_touch_top/i2c_dri_m/clk_cnt[7]
    SLICE_X23Y47         LUT6 (Prop_lut6_I0_O)        0.099    -0.141 r  u_touch_top/i2c_dri_m/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_touch_top/i2c_dri_m/clk_cnt_2[8]
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[8]/C
                         clock pessimism              0.233    -0.465    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.092    -0.373    u_touch_top/i2c_dri_m/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/timer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/timer_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.585    -0.441    overall_FSM/game_controller/clk_out1
    SLICE_X2Y4           FDCE                                         r  overall_FSM/game_controller/timer_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.128    -0.313 r  overall_FSM/game_controller/timer_reg_reg[4]/Q
                         net (fo=16, routed)          0.107    -0.207    overall_FSM/game_controller/timer[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I4_O)        0.099    -0.108 r  overall_FSM/game_controller/timer_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    overall_FSM/game_controller/p_0_in__3[5]
    SLICE_X2Y4           FDCE                                         r  overall_FSM/game_controller/timer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.853    -0.674    overall_FSM/game_controller/clk_out1
    SLICE_X2Y4           FDCE                                         r  overall_FSM/game_controller/timer_reg_reg[5]/C
                         clock pessimism              0.233    -0.441    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.092    -0.349    overall_FSM/game_controller/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/score_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/score_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.556    -0.470    overall_FSM/game_controller/clk_out1
    SLICE_X22Y15         FDCE                                         r  overall_FSM/game_controller/score_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  overall_FSM/game_controller/score_reg_reg[8]/Q
                         net (fo=12, routed)          0.089    -0.241    overall_FSM/game_controller/score[8]
    SLICE_X22Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 r  overall_FSM/game_controller/score_reg0_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.117    overall_FSM/game_controller/score_reg0_inferred__0/i___0_carry__1_n_6
    SLICE_X22Y15         FDCE                                         r  overall_FSM/game_controller/score_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.822    -0.705    overall_FSM/game_controller/clk_out1
    SLICE_X22Y15         FDCE                                         r  overall_FSM/game_controller/score_reg_reg[9]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X22Y15         FDCE (Hold_fdce_C_D)         0.105    -0.365    overall_FSM/game_controller/score_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/i2c_dri_m/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.495%)  route 0.155ns (45.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X22Y46         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.155    -0.170    u_touch_top/i2c_dri_m/clk_cnt[4]
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.125 r  u_touch_top/i2c_dri_m/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    u_touch_top/i2c_dri_m/clk_cnt_2[4]
    SLICE_X22Y46         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.828    -0.699    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X22Y46         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
                         clock pessimism              0.233    -0.466    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.092    -0.374    u_touch_top/i2c_dri_m/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/i2c_dri_m/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.311%)  route 0.156ns (45.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X22Y46         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.156    -0.169    u_touch_top/i2c_dri_m/clk_cnt[4]
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.124 r  u_touch_top/i2c_dri_m/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.124    u_touch_top/i2c_dri_m/dri_clk_i_1_n_0
    SLICE_X22Y46         FDPE                                         r  u_touch_top/i2c_dri_m/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.828    -0.699    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X22Y46         FDPE                                         r  u_touch_top/i2c_dri_m/dri_clk_reg/C
                         clock pessimism              0.233    -0.466    
    SLICE_X22Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.374    u_touch_top/i2c_dri_m/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/runaway_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/runaway_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.169%)  route 0.116ns (33.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.562    -0.464    overall_FSM/game_controller/clk_out1
    SLICE_X35Y9          FDCE                                         r  overall_FSM/game_controller/runaway_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.336 r  overall_FSM/game_controller/runaway_reg_reg[0]/Q
                         net (fo=122, routed)         0.116    -0.220    overall_FSM/game_controller/runaway[0]
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.099    -0.121 r  overall_FSM/game_controller/runaway_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    overall_FSM/game_controller/p_0_in[5]
    SLICE_X35Y9          FDCE                                         r  overall_FSM/game_controller/runaway_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.831    -0.696    overall_FSM/game_controller/clk_out1
    SLICE_X35Y9          FDCE                                         r  overall_FSM/game_controller/runaway_reg_reg[5]/C
                         clock pessimism              0.232    -0.464    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    -0.373    overall_FSM/game_controller/runaway_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/i2c_dri_m/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.821%)  route 0.190ns (50.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X22Y46         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/i2c_dri_m/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.190    -0.135    u_touch_top/i2c_dri_m/clk_cnt[4]
    SLICE_X23Y47         LUT5 (Prop_lut5_I3_O)        0.048    -0.087 r  u_touch_top/i2c_dri_m/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    u_touch_top/i2c_dri_m/clk_cnt_2[7]
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    u_touch_top/i2c_dri_m/clk_out1
    SLICE_X23Y47         FDCE                                         r  u_touch_top/i2c_dri_m/clk_cnt_reg[7]/C
                         clock pessimism              0.249    -0.449    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.107    -0.342    u_touch_top/i2c_dri_m/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y9       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y9       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y9       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y9       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y9       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11      overall_FSM/game_controller/clk_1s_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.096ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[10]_rep/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 0.890ns (9.593%)  route 8.387ns (90.407%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 18.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.515     8.606    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X20Y23         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.484    18.677    overall_FSM/game_controller/mole/clk_out1
    SLICE_X20Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep/C
                         clock pessimism              0.488    19.165    
                         clock uncertainty           -0.102    19.062    
    SLICE_X20Y23         FDPE (Recov_fdpe_C_PRE)     -0.361    18.701    overall_FSM/game_controller/mole/moles_reg_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.096ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__1/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 0.890ns (9.593%)  route 8.387ns (90.407%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 18.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.515     8.606    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X20Y23         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.484    18.677    overall_FSM/game_controller/mole/clk_out1
    SLICE_X20Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__1/C
                         clock pessimism              0.488    19.165    
                         clock uncertainty           -0.102    19.062    
    SLICE_X20Y23         FDPE (Recov_fdpe_C_PRE)     -0.361    18.701    overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.439ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.890ns (9.850%)  route 8.146ns (90.150%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.273     8.364    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X22Y21         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.483    18.676    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y21         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep/C
                         clock pessimism              0.588    19.264    
                         clock uncertainty           -0.102    19.162    
    SLICE_X22Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    18.803    overall_FSM/game_controller/mole/moles_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 10.439    

Slack (MET) :             10.478ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__2/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.890ns (9.895%)  route 8.104ns (90.105%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.232     8.322    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X22Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__2/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X22Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.478ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.890ns (9.895%)  route 8.104ns (90.105%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.232     8.322    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X22Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X22Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.478ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.890ns (9.895%)  route 8.104ns (90.105%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.232     8.322    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X22Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X22Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.478ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.890ns (9.895%)  route 8.104ns (90.105%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.232     8.322    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X22Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X22Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.483ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.890ns (9.900%)  route 8.100ns (90.100%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.227     8.318    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X23Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X23Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[10]/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X23Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 10.483    

Slack (MET) :             10.483ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__0/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.890ns (9.900%)  route 8.100ns (90.100%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.227     8.318    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X23Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X23Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__0/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X23Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 10.483    

Slack (MET) :             10.483ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/level_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.890ns (9.900%)  route 8.100ns (90.100%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.662    -0.672    overall_FSM/game_controller/clk_out1
    SLICE_X34Y19         FDCE                                         r  overall_FSM/game_controller/level_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  overall_FSM/game_controller/level_reg_reg[3]/Q
                         net (fo=128, routed)         2.333     2.179    overall_FSM/game_controller/mole/moles_reg[19]_i_9_1[3]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.303 f  overall_FSM/game_controller/mole/moles_reg[19]_i_31/O
                         net (fo=1, routed)           1.130     3.433    overall_FSM/game_controller/mole/moles_reg[19]_i_31_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.557 f  overall_FSM/game_controller/mole/moles_reg[19]_i_9/O
                         net (fo=3, routed)           1.409     4.967    overall_FSM/game_controller/mole/game_over
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.091 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         3.227     8.318    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X23Y22         FDPE                                         f  overall_FSM/game_controller/mole/moles_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    18.674    overall_FSM/game_controller/mole/clk_out1
    SLICE_X23Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]/C
                         clock pessimism              0.588    19.262    
                         clock uncertainty           -0.102    19.160    
    SLICE_X23Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    18.801    overall_FSM/game_controller/mole/moles_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 10.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.133%)  route 0.354ns (62.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.561    -0.465    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q
                         net (fo=4, routed)           0.223    -0.079    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[26]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.034 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.098    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2_n_0
    SLICE_X17Y47         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X17Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/C
                         clock pessimism              0.268    -0.427    
    SLICE_X17Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.951%)  route 0.357ns (63.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q
                         net (fo=4, routed)           0.167    -0.136    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[11]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.091 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.190     0.099    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2_n_0
    SLICE_X19Y42         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/C
                         clock pessimism              0.268    -0.429    
    SLICE_X19Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.691%)  route 0.383ns (67.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q
                         net (fo=4, routed)           0.201    -0.121    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[24]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.076 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.107    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2_n_0
    SLICE_X16Y44         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_C/C
                         clock pessimism              0.249    -0.447    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_C
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.554%)  route 0.385ns (67.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.563    -0.463    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y46         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.322 r  overall_FSM/game_controller/mole/gen_location/seed_reg[16]/Q
                         net (fo=4, routed)           0.149    -0.174    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[16]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.237     0.108    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC_i_2_n_0
    SLICE_X17Y42         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X17Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_C/C
                         clock pessimism              0.249    -0.448    
    SLICE_X17Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_C
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.189ns (34.875%)  route 0.353ns (65.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.321 f  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q
                         net (fo=4, routed)           0.155    -0.167    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[30]
    SLICE_X16Y48         LUT2 (Prop_lut2_I0_O)        0.048    -0.119 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.198     0.080    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_1_n_0
    SLICE_X16Y48         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y48         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/C
                         clock pessimism              0.249    -0.446    
    SLICE_X16Y48         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.583    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.257%)  route 0.401ns (65.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.561    -0.465    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  overall_FSM/game_controller/mole/gen_location/seed_reg[31]/Q
                         net (fo=4, routed)           0.213    -0.088    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[31]
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.043 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.145    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_i_2_n_0
    SLICE_X14Y49         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X14Y49         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_C/C
                         clock pessimism              0.268    -0.427    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_C
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.831%)  route 0.428ns (67.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.299    -0.003    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.042 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.128     0.170    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X16Y39         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y39         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_C/C
                         clock pessimism              0.268    -0.430    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.497    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.094%)  route 0.412ns (68.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[21]/Q
                         net (fo=4, routed)           0.165    -0.157    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[21]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.112 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.247     0.136    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_i_2_n_0
    SLICE_X18Y43         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X18Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/C
                         clock pessimism              0.249    -0.447    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.050%)  route 0.423ns (66.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y46         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q
                         net (fo=4, routed)           0.303     0.001    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[20]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.046 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.120     0.166    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2_n_0
    SLICE_X18Y45         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X18Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/C
                         clock pessimism              0.268    -0.428    
    SLICE_X18Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.212ns (36.847%)  route 0.363ns (63.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.302 f  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q
                         net (fo=4, routed)           0.167    -0.136    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[11]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.048    -0.088 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.109    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_1_n_0
    SLICE_X18Y42         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X18Y42         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/C
                         clock pessimism              0.268    -0.429    
    SLICE_X18Y42         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.586    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.695    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1630 Endpoints
Min Delay          1630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/timer_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.058ns  (logic 2.635ns (12.513%)  route 18.423ns (87.487%))
  Logic Levels:           15  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          0.702     5.168    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_15/O
                         net (fo=85, routed)          3.515     8.807    u_lcd_rgb_char/lcd_driver/DI[2]
    SLICE_X21Y7          LUT4 (Prop_lut4_I1_O)        0.124     8.931 f  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_76/O
                         net (fo=180, routed)         3.207    12.138    u_lcd_rgb_char/lcd_driver/h_cnt_reg[1]_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.262 f  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_255/O
                         net (fo=29, routed)          4.145    16.407    overall_FSM/game_controller/timer_data[7]_i_48
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124    16.531 r  overall_FSM/game_controller/timer_data[7]_i_646/O
                         net (fo=1, routed)           0.663    17.194    overall_FSM/game_controller/timer_data[7]_i_646_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.124    17.318 f  overall_FSM/game_controller/timer_data[7]_i_419/O
                         net (fo=1, routed)           0.743    18.061    overall_FSM/game_controller/timer_data[7]_i_419_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124    18.185 f  overall_FSM/game_controller/timer_data[7]_i_167/O
                         net (fo=1, routed)           0.883    19.068    overall_FSM/game_controller/timer_data[7]_i_167_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    19.192 f  overall_FSM/game_controller/timer_data[7]_i_63/O
                         net (fo=1, routed)           0.000    19.192    u_lcd_rgb_char/lcd_driver/timer_data_reg[7]_i_7_2
    SLICE_X11Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    19.404 f  u_lcd_rgb_char/lcd_driver/timer_data_reg[7]_i_29/O
                         net (fo=1, routed)           0.000    19.404    u_lcd_rgb_char/lcd_driver/timer_data_reg[7]_i_29_n_0
    SLICE_X11Y6          MUXF8 (Prop_muxf8_I1_O)      0.094    19.498 f  u_lcd_rgb_char/lcd_driver/timer_data_reg[7]_i_7/O
                         net (fo=1, routed)           1.244    20.742    u_lcd_rgb_char/lcd_driver/timer_data_reg[7]_i_7_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I5_O)        0.316    21.058 r  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_1/O
                         net (fo=1, routed)           0.000    21.058    u_lcd_rgb_char/lcd_screen/timer_data_reg[7]_0
    SLICE_X24Y6          FDPE                                         r  u_lcd_rgb_char/lcd_screen/timer_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.197ns  (logic 7.940ns (41.361%)  route 11.257ns (58.639%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[8])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[8]
                         net (fo=1, routed)           1.124    18.279    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_97
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.403 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_2/O
                         net (fo=1, routed)           0.670    19.073    u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_2_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    19.197 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    19.197    u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.162ns  (logic 7.940ns (41.437%)  route 11.222ns (58.563%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[0])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[0]
                         net (fo=1, routed)           1.137    18.292    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_105
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.416 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_2/O
                         net (fo=1, routed)           0.622    19.038    u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_2_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.124    19.162 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    19.162    u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_1_n_0
    SLICE_X35Y7          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.047ns  (logic 7.940ns (41.686%)  route 11.107ns (58.314%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[1])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[1]
                         net (fo=1, routed)           0.843    17.998    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_104
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.122 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_2/O
                         net (fo=1, routed)           0.801    18.923    u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    19.047 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    19.047    u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.006ns  (logic 7.940ns (41.776%)  route 11.066ns (58.224%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[5])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[5]
                         net (fo=1, routed)           0.933    18.088    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_100
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.212 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_2/O
                         net (fo=1, routed)           0.670    18.882    u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_2_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124    19.006 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    19.006    u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_1_n_0
    SLICE_X32Y7          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.989ns  (logic 7.940ns (41.813%)  route 11.049ns (58.187%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[7])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[7]
                         net (fo=1, routed)           0.996    18.151    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_98
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_2/O
                         net (fo=1, routed)           0.590    18.865    u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    18.989 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    18.989    u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/statistics_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.927ns  (logic 3.149ns (16.638%)  route 15.778ns (83.362%))
  Logic Levels:           15  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          0.702     5.168    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_15/O
                         net (fo=85, routed)          3.517     8.809    u_lcd_rgb_char/lcd_driver/DI[2]
    SLICE_X21Y7          LUT3 (Prop_lut3_I1_O)        0.150     8.959 r  u_lcd_rgb_char/lcd_driver/statistics[7]_i_255/O
                         net (fo=87, routed)          3.441    12.400    overall_FSM/game_controller/statistics_reg[7]_i_118_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I3_O)        0.326    12.726 f  overall_FSM/game_controller/statistics[7]_i_1206/O
                         net (fo=1, routed)           0.000    12.726    u_lcd_rgb_char/lcd_driver/statistics[7]_i_346_0
    SLICE_X41Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    12.943 f  u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_680/O
                         net (fo=1, routed)           0.803    13.746    u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_680_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.299    14.045 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_346/O
                         net (fo=1, routed)           0.814    14.859    u_lcd_rgb_char/lcd_driver/statistics[7]_i_346_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    14.983 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_170/O
                         net (fo=1, routed)           0.000    14.983    u_lcd_rgb_char/lcd_driver/statistics[7]_i_170_n_0
    SLICE_X39Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    15.200 f  u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_76/O
                         net (fo=1, routed)           0.953    16.153    u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_76_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299    16.452 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_30/O
                         net (fo=1, routed)           1.121    17.573    u_lcd_rgb_char/lcd_driver/statistics[7]_i_30_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.124    17.697 r  u_lcd_rgb_char/lcd_driver/statistics[7]_i_7/O
                         net (fo=1, routed)           1.105    18.803    u_lcd_rgb_char/lcd_driver/statistics[7]_i_7_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.927 r  u_lcd_rgb_char/lcd_driver/statistics[7]_i_1/O
                         net (fo=1, routed)           0.000    18.927    u_lcd_rgb_char/lcd_screen/statistics_reg[7]_0
    SLICE_X29Y13         FDPE                                         r  u_lcd_rgb_char/lcd_screen/statistics_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.925ns  (logic 7.940ns (41.954%)  route 10.985ns (58.046%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.832     9.552    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.332     9.884 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_13/O
                         net (fo=1, routed)           0.000     9.884    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[2]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.264 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.381 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.381    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.696 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206    11.902    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[6])
                                                      5.253    17.155 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[6]
                         net (fo=1, routed)           0.852    18.007    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_99
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    18.131 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_2/O
                         net (fo=1, routed)           0.670    18.801    u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    18.925 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    18.925    u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.863ns  (logic 7.952ns (42.157%)  route 10.911ns (57.843%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.724     9.444    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I0_O)        0.332     9.776 r  overall_FSM/game_controller/mole/rom_mole_addr0__3_i_13/O
                         net (fo=1, routed)           0.000     9.776    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_2[2]
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.174 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.174    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_3_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.601 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_1/O[3]
                         net (fo=3, routed)           0.745    11.346    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3_0[10]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[12]_P[2])
                                                      5.252    16.598 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3/P[2]
                         net (fo=1, routed)           1.211    17.809    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3_n_103
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.933 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_2/O
                         net (fo=1, routed)           0.806    18.739    u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124    18.863 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    18.863    u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.729ns  (logic 7.952ns (42.459%)  route 10.777ns (57.541%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE                         0.000     0.000 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/C
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.995     1.473    u_lcd_rgb_char/lcd_driver/v_cnt_reg[8]
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.295     1.768 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.657     2.426    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_5_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.550 r  u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.607     3.157    u_lcd_rgb_char/lcd_driver/lcd_de_OBUF_inst_i_2_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.281 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19/O
                         net (fo=17, routed)          1.061     4.343    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_19_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.467 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16/O
                         net (fo=16, routed)          1.103     5.570    u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.720 r  u_lcd_rgb_char/lcd_driver/rom_bg_addr0_i_7/O
                         net (fo=61, routed)          3.724     9.444    overall_FSM/game_controller/mole/pixel_ypos_w[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I0_O)        0.332     9.776 r  overall_FSM/game_controller/mole/rom_mole_addr0__3_i_13/O
                         net (fo=1, routed)           0.000     9.776    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_2[2]
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.174 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.174    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_3_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.601 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__3_i_1/O[3]
                         net (fo=3, routed)           0.745    11.346    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3_0[10]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[12]_P[4])
                                                      5.252    16.598 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3/P[4]
                         net (fo=1, routed)           1.213    17.811    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__3_n_101
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.935 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[4]_i_2/O
                         net (fo=1, routed)           0.670    18.605    u_lcd_rgb_char/lcd_screen/rom_mole_addr[4]_i_2_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I0_O)        0.124    18.729 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    18.729    u_lcd_rgb_char/lcd_screen/rom_mole_addr[4]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.181%)  route 0.063ns (27.819%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[3]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/i2c_dri_m/data_r_reg[3]/Q
                         net (fo=2, routed)           0.063     0.227    u_touch_top/i2c_dri_m/data_r[3]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[6]/C
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/i2c_dri_m/data_r_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    u_touch_top/i2c_dri_m/data_r[6]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[15]/C
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[15]/Q
                         net (fo=6, routed)           0.122     0.263    u_touch_top/u_touch_dri/tp_x_coord[15]
    SLICE_X36Y34         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[5]/C
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[5]/Q
                         net (fo=8, routed)           0.132     0.273    u_touch_top/u_touch_dri/tp_x_coord[5]
    SLICE_X36Y33         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[1]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/i2c_dri_m/data_r_reg[1]/Q
                         net (fo=2, routed)           0.115     0.279    u_touch_top/i2c_dri_m/data_r[1]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/addr_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.946%)  route 0.141ns (50.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[0]/C
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[0]/Q
                         net (fo=1, routed)           0.141     0.282    u_touch_top/i2c_dri_m/addr_t_reg[7]_0[0]
    SLICE_X27Y40         FDCE                                         r  u_touch_top/i2c_dri_m/addr_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.552%)  route 0.149ns (51.448%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[2]/C
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/i2c_dri_m/data_r_reg[2]/Q
                         net (fo=2, routed)           0.149     0.290    u_touch_top/i2c_dri_m/data_r[2]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[5]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/i2c_dri_m/data_r_reg[5]/Q
                         net (fo=2, routed)           0.127     0.291    u_touch_top/i2c_dri_m/data_r[5]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/data_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/i2c_data_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/data_r_reg[7]/C
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/i2c_dri_m/data_r_reg[7]/Q
                         net (fo=2, routed)           0.127     0.291    u_touch_top/i2c_dri_m/data_r[7]
    SLICE_X33Y40         FDCE                                         r  u_touch_top/i2c_dri_m/i2c_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/i2c_dri_m/reg_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/i2c_dri_m/reg_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.101%)  route 0.109ns (36.899%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE                         0.000     0.000 r  u_touch_top/i2c_dri_m/reg_cnt_reg[2]/C
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/i2c_dri_m/reg_cnt_reg[2]/Q
                         net (fo=6, routed)           0.109     0.250    u_touch_top/i2c_dri_m/Q[2]
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  u_touch_top/i2c_dri_m/reg_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    u_touch_top/i2c_dri_m/p_0_in[4]
    SLICE_X26Y41         FDCE                                         r  u_touch_top/i2c_dri_m/reg_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/timer_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/timer_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.981ns  (logic 2.629ns (15.482%)  route 14.352ns (84.518%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.728    -0.606    overall_FSM/game_controller/clk_out1
    SLICE_X3Y5           FDCE                                         r  overall_FSM/game_controller/timer_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.419    -0.187 r  overall_FSM/game_controller/timer_reg_reg[9]/Q
                         net (fo=44, routed)          1.094     0.907    overall_FSM/game_controller/timer[9]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.296     1.203 r  overall_FSM/game_controller/timer_data[7]_i_302/O
                         net (fo=11, routed)          0.827     2.030    overall_FSM/game_controller/timer_data[7]_i_302_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     2.154 f  overall_FSM/game_controller/timer_data[7]_i_304/O
                         net (fo=14, routed)          0.552     2.707    overall_FSM/game_controller/timer_data[7]_i_304_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.124     2.831 f  overall_FSM/game_controller/timer_data[7]_i_306/O
                         net (fo=11, routed)          0.700     3.531    overall_FSM/game_controller/timer_data[7]_i_306_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124     3.655 r  overall_FSM/game_controller/timer_data[7]_i_188/O
                         net (fo=151, routed)         2.820     6.475    overall_FSM/game_controller/timer_reg_reg[1]_0
    SLICE_X14Y4          LUT4 (Prop_lut4_I2_O)        0.124     6.599 r  overall_FSM/game_controller/timer_data[7]_i_316/O
                         net (fo=64, routed)          3.013     9.612    overall_FSM/game_controller/timer_data[7]_i_316_n_0
    SLICE_X23Y2          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  overall_FSM/game_controller/timer_data[7]_i_335/O
                         net (fo=37, routed)          1.210    10.946    overall_FSM/game_controller/timer_reg_reg[2]_1
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.118    11.064 r  overall_FSM/game_controller/timer_data[7]_i_499/O
                         net (fo=6, routed)           0.969    12.033    u_lcd_rgb_char/lcd_driver/timer_data[7]_i_131
    SLICE_X16Y5          LUT6 (Prop_lut6_I2_O)        0.326    12.359 f  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_313/O
                         net (fo=1, routed)           0.670    13.029    overall_FSM/game_controller/timer_data[7]_i_52_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.153 f  overall_FSM/game_controller/timer_data[7]_i_131/O
                         net (fo=1, routed)           0.543    13.696    overall_FSM/game_controller/timer_data[7]_i_131_n_0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.820 f  overall_FSM/game_controller/timer_data[7]_i_52/O
                         net (fo=1, routed)           0.814    14.634    u_lcd_rgb_char/lcd_driver/timer_data[7]_i_4_0
    SLICE_X21Y3          LUT3 (Prop_lut3_I2_O)        0.152    14.786 f  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_19/O
                         net (fo=1, routed)           0.436    15.223    u_lcd_rgb_char/lcd_driver/timer_data[7]_i_19_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.326    15.549 f  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_4/O
                         net (fo=1, routed)           0.702    16.251    u_lcd_rgb_char/lcd_driver/timer_data[7]_i_4_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    16.375 r  u_lcd_rgb_char/lcd_driver/timer_data[7]_i_1/O
                         net (fo=1, routed)           0.000    16.375    u_lcd_rgb_char/lcd_screen/timer_data_reg[7]_0
    SLICE_X24Y6          FDPE                                         r  u_lcd_rgb_char/lcd_screen/timer_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/runaway_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/statistics_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.502ns  (logic 2.849ns (17.265%)  route 13.653ns (82.735%))
  Logic Levels:           12  (LUT5=3 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.750    -0.584    overall_FSM/game_controller/clk_out1
    SLICE_X36Y9          FDCE                                         r  overall_FSM/game_controller/runaway_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.165 r  overall_FSM/game_controller/runaway_reg_reg[7]/Q
                         net (fo=10, routed)          1.114     0.949    overall_FSM/game_controller/runaway[7]
    SLICE_X36Y9          LUT5 (Prop_lut5_I3_O)        0.327     1.276 r  overall_FSM/game_controller/statistics[7]_i_1408/O
                         net (fo=1, routed)           0.725     2.001    overall_FSM/game_controller/statistics[7]_i_1408_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.333 r  overall_FSM/game_controller/statistics[7]_i_1035/O
                         net (fo=104, routed)         3.356     5.689    overall_FSM/game_controller/statistics[7]_i_1035_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124     5.813 r  overall_FSM/game_controller/statistics[7]_i_717/O
                         net (fo=111, routed)         2.994     8.807    overall_FSM/game_controller/statistics[7]_i_717_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.931 f  overall_FSM/game_controller/statistics[7]_i_1152/O
                         net (fo=2, routed)           0.668     9.599    u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_680_2
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.723 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_1205/O
                         net (fo=1, routed)           0.000     9.723    u_lcd_rgb_char/lcd_driver/statistics[7]_i_1205_n_0
    SLICE_X41Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.935 f  u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_680/O
                         net (fo=1, routed)           0.803    10.737    u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_680_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.299    11.036 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_346/O
                         net (fo=1, routed)           0.814    11.851    u_lcd_rgb_char/lcd_driver/statistics[7]_i_346_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.975 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_170/O
                         net (fo=1, routed)           0.000    11.975    u_lcd_rgb_char/lcd_driver/statistics[7]_i_170_n_0
    SLICE_X39Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    12.192 f  u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_76/O
                         net (fo=1, routed)           0.953    13.145    u_lcd_rgb_char/lcd_driver/statistics_reg[7]_i_76_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I0_O)        0.299    13.444 f  u_lcd_rgb_char/lcd_driver/statistics[7]_i_30/O
                         net (fo=1, routed)           1.121    14.565    u_lcd_rgb_char/lcd_driver/statistics[7]_i_30_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.124    14.689 r  u_lcd_rgb_char/lcd_driver/statistics[7]_i_7/O
                         net (fo=1, routed)           1.105    15.794    u_lcd_rgb_char/lcd_driver/statistics[7]_i_7_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.918 r  u_lcd_rgb_char/lcd_driver/statistics[7]_i_1/O
                         net (fo=1, routed)           0.000    15.918    u_lcd_rgb_char/lcd_screen/statistics_reg[7]_0
    SLICE_X29Y13         FDPE                                         r  u_lcd_rgb_char/lcd_screen/statistics_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/score_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/final_score_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.852ns  (logic 4.705ns (29.680%)  route 11.147ns (70.320%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.664    -0.670    overall_FSM/game_controller/clk_out1
    SLICE_X22Y13         FDCE                                         r  overall_FSM/game_controller/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.214 r  overall_FSM/game_controller/score_reg_reg[2]/Q
                         net (fo=30, routed)          1.062     0.848    overall_FSM/game_controller/score[2]
    SLICE_X20Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.972 r  overall_FSM/game_controller/final_score[23]_i_502/O
                         net (fo=1, routed)           0.000     0.972    overall_FSM/game_controller/final_score[23]_i_502_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.505 r  overall_FSM/game_controller/final_score_reg[23]_i_488/CO[3]
                         net (fo=1, routed)           0.000     1.505    overall_FSM/game_controller/final_score_reg[23]_i_488_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.622 r  overall_FSM/game_controller/final_score_reg[23]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.622    overall_FSM/game_controller/final_score_reg[23]_i_471_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.861 r  overall_FSM/game_controller/final_score_reg[23]_i_402/O[2]
                         net (fo=14, routed)          1.335     3.196    overall_FSM/game_controller/final_score_reg[23]_i_402_n_5
    SLICE_X18Y15         LUT5 (Prop_lut5_I1_O)        0.301     3.497 r  overall_FSM/game_controller/final_score[23]_i_475/O
                         net (fo=2, routed)           0.667     4.165    overall_FSM/game_controller/final_score[23]_i_475_n_0
    SLICE_X19Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  overall_FSM/game_controller/final_score[23]_i_479/O
                         net (fo=1, routed)           0.000     4.289    overall_FSM/game_controller/final_score[23]_i_479_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.687 r  overall_FSM/game_controller/final_score_reg[23]_i_406/CO[3]
                         net (fo=5, routed)           1.155     5.842    overall_FSM/game_controller/final_score_reg[23]_i_406_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.966 f  overall_FSM/game_controller/final_score[23]_i_404/O
                         net (fo=2, routed)           0.643     6.609    overall_FSM/game_controller/u_lcd_rgb_char/lcd_screen/score_data20[2]
    SLICE_X17Y15         LUT3 (Prop_lut3_I1_O)        0.150     6.759 r  overall_FSM/game_controller/final_score[23]_i_341/O
                         net (fo=76, routed)          1.044     7.804    overall_FSM/game_controller/u_lcd_rgb_char/lcd_screen/sel0[3]
    SLICE_X17Y17         LUT5 (Prop_lut5_I4_O)        0.326     8.130 f  overall_FSM/game_controller/final_score[23]_i_346/O
                         net (fo=14, routed)          2.344    10.473    overall_FSM/game_controller/score_reg_reg[9]_0
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.152    10.625 f  overall_FSM/game_controller/final_score[23]_i_427/O
                         net (fo=2, routed)           0.852    11.477    overall_FSM/game_controller/final_score[23]_i_427_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.809 f  overall_FSM/game_controller/final_score[23]_i_366/O
                         net (fo=1, routed)           0.000    11.809    overall_FSM/game_controller/final_score[23]_i_366_n_0
    SLICE_X12Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    12.056 f  overall_FSM/game_controller/final_score_reg[23]_i_291/O
                         net (fo=1, routed)           0.000    12.056    overall_FSM/game_controller/final_score_reg[23]_i_291_n_0
    SLICE_X12Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    12.154 f  overall_FSM/game_controller/final_score_reg[23]_i_134/O
                         net (fo=1, routed)           1.124    13.278    overall_FSM/game_controller/final_score_reg[23]_i_134_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I3_O)        0.319    13.597 f  overall_FSM/game_controller/final_score[23]_i_51/O
                         net (fo=1, routed)           0.000    13.597    u_lcd_rgb_char/lcd_driver/final_score_reg[23]_i_7_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    13.842 f  u_lcd_rgb_char/lcd_driver/final_score_reg[23]_i_23/O
                         net (fo=1, routed)           0.000    13.842    u_lcd_rgb_char/lcd_driver/final_score_reg[23]_i_23_n_0
    SLICE_X14Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    13.946 f  u_lcd_rgb_char/lcd_driver/final_score_reg[23]_i_7/O
                         net (fo=1, routed)           0.920    14.866    u_lcd_rgb_char/lcd_driver/final_score_reg[23]_i_7_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.316    15.182 r  u_lcd_rgb_char/lcd_driver/final_score[23]_i_1/O
                         net (fo=1, routed)           0.000    15.182    u_lcd_rgb_char/lcd_screen/p_1_out[0]
    SLICE_X19Y10         FDPE                                         r  u_lcd_rgb_char/lcd_screen/final_score_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.444ns  (logic 7.046ns (52.409%)  route 6.398ns (47.591%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[8])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[8]
                         net (fo=1, routed)           1.124    11.841    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_97
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_2/O
                         net (fo=1, routed)           0.670    12.635    u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_2_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.759 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    12.759    u_lcd_rgb_char/lcd_screen/rom_mole_addr[8]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.409ns  (logic 7.046ns (52.545%)  route 6.363ns (47.455%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[0])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[0]
                         net (fo=1, routed)           1.137    11.854    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_105
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.978 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_2/O
                         net (fo=1, routed)           0.622    12.601    u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_2_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.124    12.725 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    12.725    u_lcd_rgb_char/lcd_screen/rom_mole_addr[0]_i_1_n_0
    SLICE_X35Y7          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 7.046ns (52.998%)  route 6.249ns (47.002%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[1])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[1]
                         net (fo=1, routed)           0.843    11.561    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_104
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.685 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_2/O
                         net (fo=1, routed)           0.801    12.486    u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    12.610 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    12.610    u_lcd_rgb_char/lcd_screen/rom_mole_addr[1]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.254ns  (logic 7.046ns (53.162%)  route 6.208ns (46.838%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[5])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[5]
                         net (fo=1, routed)           0.933    11.651    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_100
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_2/O
                         net (fo=1, routed)           0.670    12.445    u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_2_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124    12.569 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    12.569    u_lcd_rgb_char/lcd_screen/rom_mole_addr[5]_i_1_n_0
    SLICE_X32Y7          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.237ns  (logic 7.046ns (53.230%)  route 6.191ns (46.770%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[7])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[7]
                         net (fo=1, routed)           0.996    11.714    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_98
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.838 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_2/O
                         net (fo=1, routed)           0.590    12.428    u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    12.552 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    12.552    u_lcd_rgb_char/lcd_screen/rom_mole_addr[7]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.173ns  (logic 7.046ns (53.489%)  route 6.127ns (46.511%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[6])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[6]
                         net (fo=1, routed)           0.852    11.570    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_99
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.694 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_2/O
                         net (fo=1, routed)           0.670    12.364    u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_2_n_0
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.124    12.488 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    12.488    u_lcd_rgb_char/lcd_screen/rom_mole_addr[6]_i_1_n_0
    SLICE_X32Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.045ns  (logic 7.046ns (54.014%)  route 5.999ns (45.986%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.649    -0.685    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDPE (Prop_fdpe_C_Q)         0.456    -0.229 r  overall_FSM/game_controller/mole/moles_reg_reg[11]/Q
                         net (fo=60, routed)          3.398     3.169    overall_FSM/game_controller/mole/moles[11]
    SLICE_X30Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.293 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_14/O
                         net (fo=1, routed)           0.000     3.293    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_2[1]
    SLICE_X30Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.826 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.826    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.943 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.943    u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.258 r  u_lcd_rgb_char/lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.206     5.465    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_0[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[12]_P[2])
                                                      5.253    10.718 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1/P[2]
                         net (fo=1, routed)           0.588    11.306    u_lcd_rgb_char/lcd_screen/rom_mole_addr0__1_n_103
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.430 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_2/O
                         net (fo=1, routed)           0.806    12.236    u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124    12.360 r  u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    12.360    u_lcd_rgb_char/lcd_screen/rom_mole_addr[2]_i_1_n_0
    SLICE_X33Y6          FDCE                                         r  u_lcd_rgb_char/lcd_screen/rom_mole_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.467ns (35.349%)  route 0.854ns (64.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.501    -1.306    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.367    -0.939 r  overall_FSM/game_controller/mole/gen_location/seed_reg[21]/Q
                         net (fo=4, routed)           0.398    -0.541    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[21]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.441 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.456     0.015    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_i_2_n_0
    SLICE_X18Y44         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.349ns  (logic 0.518ns (38.392%)  route 0.831ns (61.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.499    -1.308    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.418    -0.890 r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q
                         net (fo=4, routed)           0.381    -0.509    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[11]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.100    -0.409 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.451     0.041    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2_n_0
    SLICE_X19Y43         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.356ns  (logic 0.467ns (34.440%)  route 0.889ns (65.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.501    -1.306    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.367    -0.939 r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q
                         net (fo=4, routed)           0.480    -0.459    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[24]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.100    -0.359 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.409     0.050    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2_n_0
    SLICE_X17Y44         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.367ns  (logic 0.467ns (34.155%)  route 0.900ns (65.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.500    -1.307    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y46         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.367    -0.940 r  overall_FSM/game_controller/mole/gen_location/seed_reg[16]/Q
                         net (fo=4, routed)           0.363    -0.577    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[16]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.100    -0.477 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.538     0.060    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC_i_2_n_0
    SLICE_X21Y43         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.389ns  (logic 0.467ns (33.616%)  route 0.922ns (66.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.501    -1.306    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.367    -0.939 r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q
                         net (fo=4, routed)           0.375    -0.564    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[30]
    SLICE_X16Y48         LUT2 (Prop_lut2_I0_O)        0.100    -0.464 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.548     0.083    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2_n_0
    SLICE_X16Y47         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.415ns  (logic 0.518ns (36.606%)  route 0.897ns (63.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.500    -1.307    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.418    -0.889 r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q
                         net (fo=4, routed)           0.488    -0.401    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[26]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.100    -0.301 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.409     0.108    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2_n_0
    SLICE_X18Y46         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.518ns (36.434%)  route 0.904ns (63.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.500    -1.307    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.418    -0.889 r  overall_FSM/game_controller/mole/gen_location/seed_reg[31]/Q
                         net (fo=4, routed)           0.484    -0.405    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[31]
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.100    -0.305 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.420     0.115    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_i_2_n_0
    SLICE_X15Y49         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.209ns (35.410%)  route 0.381ns (64.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.561    -0.465    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  overall_FSM/game_controller/mole/gen_location/seed_reg[29]/Q
                         net (fo=4, routed)           0.199    -0.103    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[29]
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.058 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.125    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_i_2_n_0
    SLICE_X17Y48         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.476ns  (logic 0.514ns (34.835%)  route 0.962ns (65.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.499    -1.308    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.418    -0.890 r  overall_FSM/game_controller/mole/gen_location/seed_reg[3]/Q
                         net (fo=4, routed)           0.368    -0.523    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[3]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.096    -0.427 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.594     0.168    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X17Y37         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.209ns (32.502%)  route 0.434ns (67.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.560    -0.466    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y46         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q
                         net (fo=4, routed)           0.303     0.001    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[20]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.046 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.177    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2_n_0
    SLICE_X17Y45         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530    11.530 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.010     5.805 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     7.565    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.666 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     9.343    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.091ns (2.864%)  route 3.086ns (97.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.487    -1.320    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           564 Endpoints
Min Delay           564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.894ns  (logic 8.278ns (37.810%)  route 13.616ns (62.190%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.403    20.859    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.297    21.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_i_1/O
                         net (fo=1, routed)           0.739    21.894    overall_FSM/game_controller/mole/next_moles[13]
    SLICE_X22Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.480    -1.327    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.672ns  (logic 8.271ns (38.165%)  route 13.401ns (61.835%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.403    20.859    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.290    21.149 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__1_i_1/O
                         net (fo=1, routed)           0.524    21.672    overall_FSM/game_controller/mole/gen_location_n_22
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.478    -1.329    overall_FSM/game_controller/mole/clk_out1
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.607ns  (logic 8.278ns (38.313%)  route 13.328ns (61.687%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.383    20.839    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I3_O)        0.297    21.136 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep_i_1/O
                         net (fo=1, routed)           0.471    21.607    overall_FSM/game_controller/mole/gen_location_n_24
    SLICE_X25Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.478    -1.329    overall_FSM/game_controller/mole/clk_out1
    SLICE_X25Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.605ns  (logic 8.278ns (38.317%)  route 13.327ns (61.683%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.332    20.787    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X28Y27         LUT5 (Prop_lut5_I3_O)        0.297    21.084 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_i_1/O
                         net (fo=1, routed)           0.521    21.605    overall_FSM/game_controller/mole/next_moles[1]
    SLICE_X28Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.485    -1.322    overall_FSM/game_controller/mole/clk_out1
    SLICE_X28Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.559ns  (logic 8.309ns (38.542%)  route 13.250ns (61.458%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.033    18.316    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.299    18.615 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23/O
                         net (fo=1, routed)           0.540    19.155    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_23_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.124    19.279 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    19.279    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    19.496 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3/O
                         net (fo=16, routed)          1.148    20.644    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_3_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.325    20.969 r  overall_FSM/game_controller/mole/gen_location/moles_reg[12]_rep_i_1/O
                         net (fo=1, routed)           0.590    21.559    overall_FSM/game_controller/mole/gen_location_n_40
    SLICE_X30Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.484    -1.323    overall_FSM/game_controller/mole/clk_out1
    SLICE_X30Y26         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[12]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.548ns  (logic 7.917ns (36.742%)  route 13.631ns (63.258%))
  Logic Levels:           20  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          1.311    18.594    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.299    18.893 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5/O
                         net (fo=1, routed)           0.695    19.588    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_5_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.712 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2/O
                         net (fo=16, routed)          1.068    20.780    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_2_n_0
    SLICE_X22Y22         LUT5 (Prop_lut5_I1_O)        0.150    20.930 r  overall_FSM/game_controller/mole/gen_location/moles_reg[8]_rep__2_i_1/O
                         net (fo=1, routed)           0.619    21.548    overall_FSM/game_controller/mole/gen_location_n_46
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    -1.326    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__2/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.493ns  (logic 8.278ns (38.516%)  route 13.214ns (61.484%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.220    20.675    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.297    20.972 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep_i_1/O
                         net (fo=1, routed)           0.521    21.493    overall_FSM/game_controller/mole/gen_location_n_26
    SLICE_X20Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.482    -1.325    overall_FSM/game_controller/mole/clk_out1
    SLICE_X20Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.492ns  (logic 8.278ns (38.518%)  route 13.213ns (61.482%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.407    20.863    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I3_O)        0.297    21.160 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__2_i_1/O
                         net (fo=1, routed)           0.332    21.492    overall_FSM/game_controller/mole/gen_location_n_23
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.478    -1.329    overall_FSM/game_controller/mole/clk_out1
    SLICE_X24Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__2/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.477ns  (logic 8.278ns (38.545%)  route 13.199ns (61.455%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.146    20.601    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I3_O)        0.297    20.898 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_i_1/O
                         net (fo=1, routed)           0.579    21.477    overall_FSM/game_controller/mole/next_moles[9]
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.481    -1.326    overall_FSM/game_controller/mole/clk_out1
    SLICE_X22Y27         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.455ns  (logic 8.278ns (38.584%)  route 13.177ns (61.416%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          3.522     4.996    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.120 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.782     5.902    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X20Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     6.800 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/Q
                         net (fo=11, routed)          0.743     7.543    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.667 r  overall_FSM/game_controller/mole/gen_location/rand_reg[4]_C_i_1/O
                         net (fo=7, routed)           1.053     8.720    overall_FSM/game_controller/mole/gen_location/random_data[5]
    SLICE_X12Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.270 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414/CO[3]
                         net (fo=1, routed)           0.000     9.270    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_414_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.489 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357/O[0]
                         net (fo=3, routed)           0.634    10.123    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_357_n_7
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.295    10.418 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.908    11.326    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202/CO[3]
                         net (fo=1, routed)           0.000    11.852    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_202_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.966    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_136_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123/O[1]
                         net (fo=3, routed)           0.587    12.887    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_123_n_6
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.303    13.190 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91/O
                         net (fo=1, routed)           0.614    13.804    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_91_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.208 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.208    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_55_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.531 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54/O[1]
                         net (fo=1, routed)           0.548    15.079    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_54_n_6
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.809 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/O[1]
                         net (fo=1, routed)           0.548    16.357    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_6
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.303    16.660 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    16.660    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.061 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.061    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49/O[0]
                         net (fo=19, routed)          0.947    18.230    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_49_n_7
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299    18.529 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22/O
                         net (fo=1, routed)           0.588    19.117    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_22_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.124    19.241 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9/O
                         net (fo=1, routed)           0.000    19.241    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_9_n_0
    SLICE_X6Y31          MUXF7 (Prop_muxf7_I1_O)      0.214    19.455 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3/O
                         net (fo=15, routed)          1.112    20.568    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[17]_i_3_n_0
    SLICE_X20Y24         LUT5 (Prop_lut5_I3_O)        0.297    20.865 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep__1_i_1/O
                         net (fo=1, routed)           0.590    21.455    overall_FSM/game_controller/mole/gen_location_n_28
    SLICE_X20Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.482    -1.325    overall_FSM/game_controller/mole/clk_out1
    SLICE_X20Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.268ns (47.753%)  route 0.293ns (52.247%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/G
    SLICE_X18Y44         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/Q
                         net (fo=6, routed)           0.162     0.385    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_n_0
    SLICE_X16Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  overall_FSM/game_controller/mole/gen_location/rand_reg[20]_C_i_1/O
                         net (fo=4, routed)           0.132     0.561    overall_FSM/game_controller/mole/gen_location/random_data[21]
    SLICE_X16Y45         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y45         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.276ns (44.860%)  route 0.339ns (55.140%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/G
    SLICE_X21Y42         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/Q
                         net (fo=11, routed)          0.187     0.418    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.463 r  overall_FSM/game_controller/mole/gen_location/rand_reg[6]_C_i_1/O
                         net (fo=6, routed)           0.152     0.615    overall_FSM/game_controller/mole/gen_location/random_data[7]
    SLICE_X20Y40         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X20Y40         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.276ns (44.848%)  route 0.339ns (55.152%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/G
    SLICE_X21Y42         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/Q
                         net (fo=11, routed)          0.187     0.418    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.463 r  overall_FSM/game_controller/mole/gen_location/rand_reg[6]_C_i_1/O
                         net (fo=6, routed)           0.152     0.615    overall_FSM/game_controller/mole/gen_location/random_data[7]
    SLICE_X19Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.269ns (43.302%)  route 0.352ns (56.698%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
    SLICE_X21Y39         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/Q
                         net (fo=12, routed)          0.160     0.384    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  overall_FSM/game_controller/mole/gen_location/rand_reg[3]_C_i_1/O
                         net (fo=7, routed)           0.192     0.621    overall_FSM/game_controller/mole/gen_location/random_data[4]
    SLICE_X16Y37         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.827    -0.700    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y37         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.203ns (32.136%)  route 0.429ns (67.864%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
    SLICE_X17Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.237     0.395    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.191     0.632    overall_FSM/game_controller/mole/gen_location/random_data[3]
    SLICE_X19Y38         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y38         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.269ns (41.739%)  route 0.375ns (58.261%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
    SLICE_X21Y39         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/Q
                         net (fo=12, routed)          0.160     0.384    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_n_0
    SLICE_X19Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  overall_FSM/game_controller/mole/gen_location/rand_reg[3]_C_i_1/O
                         net (fo=7, routed)           0.215     0.644    overall_FSM/game_controller/mole/gen_location/random_data[4]
    SLICE_X18Y37         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.827    -0.700    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X18Y37         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.265ns (41.015%)  route 0.381ns (58.985%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/G
    SLICE_X17Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/Q
                         net (fo=4, routed)           0.315     0.535    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_n_0
    SLICE_X13Y48         LUT3 (Prop_lut3_I1_O)        0.045     0.580 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_5/O
                         net (fo=3, routed)           0.066     0.646    overall_FSM/game_controller/mole/gen_location/random_data[29]
    SLICE_X12Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.203ns (31.371%)  route 0.444ns (68.629%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
    SLICE_X17Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.237     0.395    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.207     0.647    overall_FSM/game_controller/mole/gen_location/random_data[3]
    SLICE_X16Y38         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.829    -0.698    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X16Y38         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.265ns (40.918%)  route 0.383ns (59.082%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/G
    SLICE_X18Y40         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/Q
                         net (fo=10, routed)          0.175     0.395    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC_n_0
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  overall_FSM/game_controller/mole/gen_location/rand_reg[9]_C_i_1/O
                         net (fo=6, routed)           0.207     0.648    overall_FSM/game_controller/mole/gen_location/random_data[10]
    SLICE_X19Y41         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.830    -0.697    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X19Y41         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.285ns (42.723%)  route 0.382ns (57.277%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC/G
    SLICE_X10Y48         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC/Q
                         net (fo=5, routed)           0.175     0.415    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.460 r  overall_FSM/game_controller/mole/gen_location/rand_reg[22]_C_i_1/O
                         net (fo=4, routed)           0.207     0.667    overall_FSM/game_controller/mole/gen_location/random_data[23]
    SLICE_X11Y46         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.834    -0.693    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y46         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_C/C





