// Seed: 1550055250
module module_0;
  reg id_1, id_2;
  initial @(negedge id_3) if (-1'b0) id_3 <= -1;
  assign id_3 = id_2;
  assign id_1 = id_3;
  assign id_1 = -1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  assign id_7 = (id_5);
  assign id_3 = 1'b0;
  initial id_7[1?1'd0 : 1/-1] = -1;
  logic [7:0] id_11, id_12;
  wire id_13;
  initial id_12 = id_4;
  assign id_11[-1] = id_10;
  always if (-1);
endmodule
