Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMD/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_FIR_HLS_top glbl -Oenable_linking_all_libraries -prj FIR_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s FIR_HLS 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FIR_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_b_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_b_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_b_FIR_dec_int_41_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_b_FIR_dec_int_41_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_b_FIR_dec_int_42_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_b_FIR_dec_int_42_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_b_FIR_dec_int_43_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_b_FIR_dec_int_43_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_H_accu_FIR_dec_40_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_H_accu_FIR_dec_40_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_H_accu_FIR_dec_43_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_H_accu_FIR_dec_43_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_DECIMATOR_Pipeline_VITIS_LOOP_41_1_b_FIR_dec_int_40_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR_Pipeline_VITIS_LOOP_41_1_b_FIR_dec_int_40_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_FIR_filter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_FIR_filter_2_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_2_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR_b_FIR_dec_int_418_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR_b_FIR_dec_int_418_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR_b_FIR_dec_int_429_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR_b_FIR_dec_int_429_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR_b_FIR_dec_int_4310_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR_b_FIR_dec_int_4310_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_mac_muladd_16s_9ns_30s_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_30s_30_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_30s_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_mac_muladd_16s_9ns_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_32s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module FIR_HLS_mac_muladd_16s_9ns_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/FIR_HLS_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v10/Multirate_v10/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.FIR_HLS_Block_entry_b_FIR_dec_in...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_H_accu_FIR_dec...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_H_accu_FIR_dec...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_b_FIR_dec_int_...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_b_FIR_dec_int_...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_b_FIR_dec_int_...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_15s_31_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_2_Pipeline_VI...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_2
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_Pipeline_VITIS...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_14s_30_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR_Pipeline_VITIS...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_32s_3...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_32s_3...
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR
Compiling module xil_defaultlib.FIR_HLS_Block_entry_b_FIR_dec_in...
Compiling module xil_defaultlib.FIR_HLS_mul_16s_16s_31_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_Block_entry_b_FIR_dec_in...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR_H_accu_FIR_...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR_b_FIR_dec_i...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR_b_FIR_dec_i...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR_b_FIR_dec_i...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR_Pipeline_VI...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_30s_3...
Compiling module xil_defaultlib.FIR_HLS_mac_muladd_16s_9ns_30s_3...
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR
Compiling module xil_defaultlib.FIR_HLS_regslice_both(DataWidth=...
Compiling module xil_defaultlib.FIR_HLS_Block_entry_b_FIR_dec_in...
Compiling module xil_defaultlib.FIR_HLS
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_FIR_HLS_top
Compiling module work.glbl
Built simulation snapshot FIR_HLS
