PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CF:	 IX0.0,		link count = 1
 _f2_1       OR   F_CF:	 IX0.1,		link count = 2
 _f3_1       OR   F_CF:	 IX0.2,		link count = 3
 IX0					link count = 3
 IX0.0					link count = 3
 IX0.1					link count = 5
 IX0.2					link count = 7
 IX0.6					link count = 9
 IX0.7					link count = 11
 QX0					link count = 13
 QX0.7      AND   GATE:	 IX0.7,	 IX0.6,		link count = 15
 QX0.7_0     OR   OUTX:	 QX0.7,		link count = 18
 iClock					link count = 18
 link count = 18
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 IX0        0 199
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.6      0   1
 IX0.7      0   1
 QX0        0 128
 QX0.7      2   1
 QX0.7_0    1 128
 iClock    -1   3
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CF:	0x0(),	:iClock,
 _f2_1       OR   F_CF:	0x0(),	:iClock,
 _f3_1       OR   F_CF:	0x0(),	:iClock,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f1_1,
 IX0.1     INPX   GATE:	_f2_1,
 IX0.2     INPX   GATE:	_f3_1,
 IX0.6     INPX   GATE:	QX0.7,
 IX0.7     INPX   GATE:	QX0.7,
 QX0       INPB   OUTW:	0x80
 QX0.7      AND   GATE:	QX0.7_0,
 QX0.7_0     OR   OUTX:	QX0	0x80
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    |	_f2_1:	1 inputs
	    |	_f3_1:	1 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    ]	QX0:	0000 inputs
	    &	QX0.7:	2 inputs
	    |	QX0.7_0:	1 inputs
== Pass 4:
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.6:	+1
IX0.7:	+1
QX0.7:	+2
== Init complete =======
