<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_196{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_196{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_196{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_196{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_196{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t6_196{left:525px;bottom:998px;letter-spacing:-0.12px;}
#t7_196{left:525px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t8_196{left:525px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t9_196{left:525px;bottom:943px;letter-spacing:-0.12px;}
#ta_196{left:189px;bottom:918px;letter-spacing:-0.14px;}
#tb_196{left:525px;bottom:918px;letter-spacing:-0.12px;}
#tc_196{left:189px;bottom:894px;letter-spacing:-0.13px;}
#td_196{left:432px;bottom:894px;letter-spacing:-0.14px;}
#te_196{left:525px;bottom:894px;letter-spacing:-0.12px;}
#tf_196{left:525px;bottom:872px;letter-spacing:-0.11px;}
#tg_196{left:525px;bottom:855px;letter-spacing:-0.11px;}
#th_196{left:189px;bottom:831px;letter-spacing:-0.14px;}
#ti_196{left:525px;bottom:831px;letter-spacing:-0.12px;}
#tj_196{left:85px;bottom:807px;letter-spacing:-0.17px;}
#tk_196{left:142px;bottom:807px;letter-spacing:-0.17px;}
#tl_196{left:189px;bottom:807px;letter-spacing:-0.15px;}
#tm_196{left:432px;bottom:807px;letter-spacing:-0.15px;}
#tn_196{left:525px;bottom:807px;letter-spacing:-0.11px;}
#to_196{left:525px;bottom:785px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#tp_196{left:525px;bottom:768px;letter-spacing:-0.12px;}
#tq_196{left:525px;bottom:752px;letter-spacing:-0.11px;}
#tr_196{left:525px;bottom:730px;letter-spacing:-0.11px;}
#ts_196{left:189px;bottom:706px;letter-spacing:-0.13px;}
#tt_196{left:525px;bottom:706px;letter-spacing:-0.11px;}
#tu_196{left:525px;bottom:684px;letter-spacing:-0.11px;}
#tv_196{left:525px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#tw_196{left:525px;bottom:651px;letter-spacing:-0.11px;}
#tx_196{left:525px;bottom:634px;letter-spacing:-0.09px;}
#ty_196{left:525px;bottom:613px;letter-spacing:-0.12px;}
#tz_196{left:525px;bottom:596px;letter-spacing:-0.12px;}
#t10_196{left:525px;bottom:574px;letter-spacing:-0.12px;}
#t11_196{left:525px;bottom:553px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_196{left:525px;bottom:532px;letter-spacing:-0.12px;}
#t13_196{left:525px;bottom:510px;letter-spacing:-0.12px;}
#t14_196{left:525px;bottom:489px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t15_196{left:525px;bottom:467px;letter-spacing:-0.13px;}
#t16_196{left:525px;bottom:446px;letter-spacing:-0.11px;}
#t17_196{left:525px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t18_196{left:525px;bottom:408px;letter-spacing:-0.11px;}
#t19_196{left:189px;bottom:383px;letter-spacing:-0.11px;}
#t1a_196{left:525px;bottom:383px;letter-spacing:-0.13px;}
#t1b_196{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t1c_196{left:525px;bottom:359px;letter-spacing:-0.12px;}
#t1d_196{left:525px;bottom:338px;letter-spacing:-0.11px;}
#t1e_196{left:525px;bottom:321px;letter-spacing:-0.12px;}
#t1f_196{left:525px;bottom:304px;letter-spacing:-0.12px;}
#t1g_196{left:189px;bottom:279px;letter-spacing:-0.14px;}
#t1h_196{left:525px;bottom:279px;letter-spacing:-0.12px;}
#t1i_196{left:189px;bottom:255px;letter-spacing:-0.13px;}
#t1j_196{left:525px;bottom:255px;letter-spacing:-0.12px;}
#t1k_196{left:525px;bottom:234px;letter-spacing:-0.11px;}
#t1l_196{left:525px;bottom:217px;letter-spacing:-0.1px;}
#t1m_196{left:189px;bottom:192px;letter-spacing:-0.14px;}
#t1n_196{left:525px;bottom:192px;letter-spacing:-0.12px;}
#t1o_196{left:189px;bottom:168px;letter-spacing:-0.13px;}
#t1p_196{left:525px;bottom:168px;letter-spacing:-0.12px;}
#t1q_196{left:525px;bottom:147px;letter-spacing:-0.11px;}
#t1r_196{left:525px;bottom:130px;letter-spacing:-0.12px;}
#t1s_196{left:525px;bottom:113px;letter-spacing:-0.11px;}
#t1t_196{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1u_196{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t1v_196{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1w_196{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t1x_196{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1y_196{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t1z_196{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t20_196{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t21_196{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_196{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_196{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_196{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_196{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_196{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts196" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg196" style="-webkit-user-select: none;"><object width="935" height="1210" data="196/196.svg" type="image/svg+xml" id="pdf196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_196" class="t s1_196">2-180 </span><span id="t2_196" class="t s1_196">Vol. 4 </span>
<span id="t3_196" class="t s2_196">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_196" class="t s3_196">29 </span><span id="t5_196" class="t s3_196">Package </span><span id="t6_196" class="t s3_196">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t7_196" class="t s3_196">When set to 1, indicates that TDP Limit for Turbo mode </span>
<span id="t8_196" class="t s3_196">is programmable. When set to 0, indicates TDP Limit for </span>
<span id="t9_196" class="t s3_196">Turbo mode is not programmable. </span>
<span id="ta_196" class="t s3_196">39:30 </span><span id="tb_196" class="t s3_196">Reserved </span>
<span id="tc_196" class="t s3_196">47:40 </span><span id="td_196" class="t s3_196">Package </span><span id="te_196" class="t s3_196">Maximum Efficiency Ratio (R/O) </span>
<span id="tf_196" class="t s3_196">This is the minimum ratio (maximum efficiency) that </span>
<span id="tg_196" class="t s3_196">the processor can operate, in units of 100MHz. </span>
<span id="th_196" class="t s3_196">63:48 </span><span id="ti_196" class="t s3_196">Reserved </span>
<span id="tj_196" class="t s3_196">E2H </span><span id="tk_196" class="t s3_196">226 </span><span id="tl_196" class="t s3_196">MSR_PKG_CST_CONFIG_CONTROL </span><span id="tm_196" class="t s3_196">Core </span><span id="tn_196" class="t s3_196">C-State Configuration Control (R/W) </span>
<span id="to_196" class="t s3_196">Note: C-state values are processor specific C-state code </span>
<span id="tp_196" class="t s3_196">names, unrelated to MWAIT extension C-state </span>
<span id="tq_196" class="t s3_196">parameters or ACPI C-States. </span>
<span id="tr_196" class="t s3_196">See http://biosbits.org. </span>
<span id="ts_196" class="t s3_196">2:0 </span><span id="tt_196" class="t s3_196">Package C-State Limit (R/W) </span>
<span id="tu_196" class="t s3_196">Specifies the lowest processor-specific C-state code </span>
<span id="tv_196" class="t s3_196">name (consuming the least power) for the package. The </span>
<span id="tw_196" class="t s3_196">default is set as factory-configured package C-state </span>
<span id="tx_196" class="t s3_196">limit. </span>
<span id="ty_196" class="t s3_196">The following C-state code name encodings are </span>
<span id="tz_196" class="t s3_196">supported: </span>
<span id="t10_196" class="t s3_196">000b: C0/C1 (no package C-sate support) </span>
<span id="t11_196" class="t s3_196">001b: C2 </span>
<span id="t12_196" class="t s3_196">010b: C6 no retention </span>
<span id="t13_196" class="t s3_196">011b: C6 retention </span>
<span id="t14_196" class="t s3_196">100b: C7 </span>
<span id="t15_196" class="t s3_196">101b: C7s </span>
<span id="t16_196" class="t s3_196">111: No package C-state limit </span>
<span id="t17_196" class="t s3_196">Note: This field cannot be used to limit package C-state </span>
<span id="t18_196" class="t s3_196">to C3. </span>
<span id="t19_196" class="t s3_196">9:3 </span><span id="t1a_196" class="t s3_196">Reserved </span>
<span id="t1b_196" class="t s3_196">10 </span><span id="t1c_196" class="t s3_196">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1d_196" class="t s3_196">When set, will map IO_read instructions sent to IO </span>
<span id="t1e_196" class="t s3_196">register specified by MSR_PMG_IO_CAPTURE_BASE to </span>
<span id="t1f_196" class="t s3_196">MWAIT instructions. </span>
<span id="t1g_196" class="t s3_196">14:11 </span><span id="t1h_196" class="t s3_196">Reserved </span>
<span id="t1i_196" class="t s3_196">15 </span><span id="t1j_196" class="t s3_196">CFG Lock (R/WO) </span>
<span id="t1k_196" class="t s3_196">When set, locks bits 15:0 of this register until next </span>
<span id="t1l_196" class="t s3_196">reset. </span>
<span id="t1m_196" class="t s3_196">24:16 </span><span id="t1n_196" class="t s3_196">Reserved </span>
<span id="t1o_196" class="t s3_196">25 </span><span id="t1p_196" class="t s3_196">C3 State Auto Demotion Enable (R/W) </span>
<span id="t1q_196" class="t s3_196">When set, the processor will conditionally demote </span>
<span id="t1r_196" class="t s3_196">C6/C7 requests to C3 based on uncore auto-demote </span>
<span id="t1s_196" class="t s3_196">information. </span>
<span id="t1t_196" class="t s4_196">Table 2-20. </span><span id="t1u_196" class="t s4_196">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t1v_196" class="t s5_196">Register </span>
<span id="t1w_196" class="t s5_196">Address </span><span id="t1x_196" class="t s5_196">Register Name / Bit Fields </span><span id="t1y_196" class="t s5_196">Scope </span><span id="t1z_196" class="t s5_196">Bit Description </span>
<span id="t20_196" class="t s5_196">Hex </span><span id="t21_196" class="t s5_196">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
