// Seed: 1736720027
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = 1;
  assign id_2 = -1 ? 1 : -1 == 1'b0 >> -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    output wand id_2,
    output wor  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd37,
    parameter id_36 = 32'd4
) (
    input uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply1 _id_10,
    output uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output tri1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output wor id_17,
    output tri1 id_18,
    output wand id_19,
    input tri1 id_20,
    output tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    input wor id_24,
    input supply0 id_25,
    output logic id_26,
    input wand id_27,
    input wire id_28,
    input wand id_29,
    input wire id_30,
    input tri1 id_31,
    input tri0 id_32,
    input tri id_33,
    input tri0 id_34,
    input wand id_35,
    input wand _id_36
);
  logic [id_10 : id_36  /  -1 'h0 -  -1 'b0] id_38;
  ;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38
  );
  generate
    for (id_39 = 1; id_10; id_26 = -1) begin : LABEL_0
      assign id_14 = -1;
    end : SymbolIdentifier
  endgenerate
endmodule
