// Seed: 120227355
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
  wire id_4;
  integer id_5 = "";
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    input uwire id_7
);
  supply0 id_9;
  module_0(
      id_3, id_9, id_1
  );
  initial begin
    $display(1'b0, id_7, id_9);
    assume #1  (1)
    else $display(1, 1);
  end
endmodule
