 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mux_4to1_16bit_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:41 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sel[0] (input port)
  Endpoint: out[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U78/ZN (INV_X1)                          0.01      0.03       0.03 r
  n59 (net)                      1                   0.00       0.03 r
  U72/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n57 (net)                      8                   0.00       0.09 r
  U115/ZN (AOI22_X1)                       0.01      0.04       0.13 f
  n87 (net)                      1                   0.00       0.13 f
  U117/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[12] (net)                  1                   0.00       0.15 r
  out[12] (out)                            0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U60/ZN (INV_X1)                          0.01      0.03       0.03 r
  n39 (net)                      1                   0.00       0.03 r
  U71/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n53 (net)                      8                   0.00       0.09 r
  U113/ZN (AOI22_X1)                       0.01      0.04       0.13 f
  n85 (net)                      1                   0.00       0.13 f
  U114/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[11] (net)                  1                   0.00       0.15 r
  out[11] (out)                            0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U78/ZN (INV_X1)                          0.01      0.03       0.03 r
  n59 (net)                      1                   0.00       0.03 r
  U72/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n57 (net)                      8                   0.00       0.09 r
  U110/ZN (AOI22_X1)                       0.01      0.04       0.13 f
  n83 (net)                      1                   0.00       0.13 f
  U112/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[10] (net)                  1                   0.00       0.15 r
  out[10] (out)                            0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U60/ZN (INV_X1)                          0.01      0.03       0.03 r
  n39 (net)                      1                   0.00       0.03 r
  U71/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n53 (net)                      8                   0.00       0.09 r
  U107/ZN (AOI22_X1)                       0.01      0.04       0.13 f
  n81 (net)                      1                   0.00       0.13 f
  U109/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[9] (net)                   1                   0.00       0.15 r
  out[9] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U60/ZN (INV_X1)                          0.01      0.03       0.03 r
  n39 (net)                      1                   0.00       0.03 r
  U71/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n53 (net)                      8                   0.00       0.09 r
  U101/ZN (AOI22_X1)                       0.01      0.04       0.13 f
  n77 (net)                      1                   0.00       0.13 f
  U103/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[7] (net)                   1                   0.00       0.15 r
  out[7] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U78/ZN (INV_X1)                          0.01      0.03       0.03 r
  n59 (net)                      1                   0.00       0.03 r
  U72/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n57 (net)                      8                   0.00       0.09 r
  U98/ZN (AOI22_X1)                        0.01      0.04       0.13 f
  n75 (net)                      1                   0.00       0.13 f
  U100/ZN (NAND2_X1)                       0.01      0.03       0.15 r
  out[6] (net)                   1                   0.00       0.15 r
  out[6] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U60/ZN (INV_X1)                          0.01      0.03       0.03 r
  n39 (net)                      1                   0.00       0.03 r
  U71/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n53 (net)                      8                   0.00       0.09 r
  U95/ZN (AOI22_X1)                        0.01      0.04       0.13 f
  n73 (net)                      1                   0.00       0.13 f
  U97/ZN (NAND2_X1)                        0.01      0.03       0.15 r
  out[5] (net)                   1                   0.00       0.15 r
  out[5] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U60/ZN (INV_X1)                          0.01      0.03       0.03 r
  n39 (net)                      1                   0.00       0.03 r
  U71/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n53 (net)                      8                   0.00       0.09 r
  U89/ZN (AOI22_X1)                        0.01      0.04       0.13 f
  n69 (net)                      1                   0.00       0.13 f
  U91/ZN (NAND2_X1)                        0.01      0.03       0.15 r
  out[3] (net)                   1                   0.00       0.15 r
  out[3] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U78/ZN (INV_X1)                          0.01      0.03       0.03 r
  n59 (net)                      1                   0.00       0.03 r
  U72/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n57 (net)                      8                   0.00       0.09 r
  U86/ZN (AOI22_X1)                        0.01      0.04       0.13 f
  n67 (net)                      1                   0.00       0.13 f
  U88/ZN (NAND2_X1)                        0.01      0.03       0.15 r
  out[2] (net)                   1                   0.00       0.15 r
  out[2] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: out[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_4to1_16bit_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                  11                   0.00       0.00 f
  U78/ZN (INV_X1)                          0.01      0.03       0.03 r
  n59 (net)                      1                   0.00       0.03 r
  U72/ZN (AND2_X2)                         0.02      0.06       0.09 r
  n57 (net)                      8                   0.00       0.09 r
  U79/ZN (AOI22_X1)                        0.01      0.04       0.13 f
  n63 (net)                      1                   0.00       0.13 f
  U82/ZN (NAND2_X1)                        0.01      0.03       0.15 r
  out[0] (net)                   1                   0.00       0.15 r
  out[0] (out)                             0.01      0.00       0.15 r
  data arrival time                                             0.15

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


1
