// Seed: 287991480
macromodule module_0 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3
);
  assign id_0 = -1'b0;
  assign module_1.id_6 = 0;
  assign module_2.id_0 = 0;
endmodule
program module_1 #(
    parameter id_6 = 32'd93
) (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 _id_6,
    output wire id_7
);
  logic [-1 : id_6] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
endprogram
module module_2 #(
    parameter id_1  = 32'd90,
    parameter id_18 = 32'd39
) (
    input tri0 id_0,
    input tri0 _id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input tri0 id_5
    , _id_18,
    output uwire id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri id_11,
    output wire id_12,
    output supply0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri id_16
);
  assign id_4 = -1;
  wire [id_1 : 1  -  id_18] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_2,
      id_4
  );
endmodule
