

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s'
================================================================
* Date:           Thu Jul  4 19:02:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.636 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_289  |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s  |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   144|     1969|    37292|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       62|    -|
|Register             |        -|     -|      551|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   144|     2520|    37356|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|       ~0|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_289  |dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s  |        0|  144|  1969|  37292|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                        |                                                                  |        0|  144|  1969|  37292|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |layer22_out_blk_n  |   9|          2|    1|          2|
    |layer23_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|    5|         13|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   4|   0|    4|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_V_10_reg_1096                                                                        |   6|   0|    6|          0|
    |data_V_11_reg_1101                                                                        |   6|   0|    6|          0|
    |data_V_12_reg_1106                                                                        |   6|   0|    6|          0|
    |data_V_13_reg_1111                                                                        |   6|   0|    6|          0|
    |data_V_14_reg_1116                                                                        |   6|   0|    6|          0|
    |data_V_15_reg_1121                                                                        |   6|   0|    6|          0|
    |data_V_16_reg_1126                                                                        |   6|   0|    6|          0|
    |data_V_17_reg_1131                                                                        |   6|   0|    6|          0|
    |data_V_18_reg_1136                                                                        |   6|   0|    6|          0|
    |data_V_19_reg_1141                                                                        |   6|   0|    6|          0|
    |data_V_1_reg_1056                                                                         |   6|   0|    6|          0|
    |data_V_20_reg_1146                                                                        |   6|   0|    6|          0|
    |data_V_21_reg_1151                                                                        |   6|   0|    6|          0|
    |data_V_22_reg_1156                                                                        |   6|   0|    6|          0|
    |data_V_23_reg_1161                                                                        |   6|   0|    6|          0|
    |data_V_24_reg_1166                                                                        |   6|   0|    6|          0|
    |data_V_25_reg_1171                                                                        |   6|   0|    6|          0|
    |data_V_26_reg_1176                                                                        |   6|   0|    6|          0|
    |data_V_27_reg_1181                                                                        |   6|   0|    6|          0|
    |data_V_28_reg_1186                                                                        |   6|   0|    6|          0|
    |data_V_29_reg_1191                                                                        |   6|   0|    6|          0|
    |data_V_2_reg_1361                                                                         |   6|   0|    6|          0|
    |data_V_30_reg_1196                                                                        |   6|   0|    6|          0|
    |data_V_31_reg_1201                                                                        |   6|   0|    6|          0|
    |data_V_32_reg_1206                                                                        |   6|   0|    6|          0|
    |data_V_33_reg_1211                                                                        |   6|   0|    6|          0|
    |data_V_34_reg_1216                                                                        |   6|   0|    6|          0|
    |data_V_35_reg_1221                                                                        |   6|   0|    6|          0|
    |data_V_36_reg_1226                                                                        |   6|   0|    6|          0|
    |data_V_37_reg_1231                                                                        |   6|   0|    6|          0|
    |data_V_38_reg_1236                                                                        |   6|   0|    6|          0|
    |data_V_39_reg_1241                                                                        |   6|   0|    6|          0|
    |data_V_3_reg_1061                                                                         |   6|   0|    6|          0|
    |data_V_40_reg_1246                                                                        |   6|   0|    6|          0|
    |data_V_41_reg_1251                                                                        |   6|   0|    6|          0|
    |data_V_42_reg_1256                                                                        |   6|   0|    6|          0|
    |data_V_43_reg_1261                                                                        |   6|   0|    6|          0|
    |data_V_44_reg_1266                                                                        |   6|   0|    6|          0|
    |data_V_45_reg_1271                                                                        |   6|   0|    6|          0|
    |data_V_46_reg_1276                                                                        |   6|   0|    6|          0|
    |data_V_47_reg_1281                                                                        |   6|   0|    6|          0|
    |data_V_48_reg_1286                                                                        |   6|   0|    6|          0|
    |data_V_49_reg_1291                                                                        |   6|   0|    6|          0|
    |data_V_4_reg_1066                                                                         |   6|   0|    6|          0|
    |data_V_50_reg_1296                                                                        |   6|   0|    6|          0|
    |data_V_51_reg_1301                                                                        |   6|   0|    6|          0|
    |data_V_52_reg_1306                                                                        |   6|   0|    6|          0|
    |data_V_53_reg_1311                                                                        |   6|   0|    6|          0|
    |data_V_54_reg_1316                                                                        |   6|   0|    6|          0|
    |data_V_55_reg_1321                                                                        |   6|   0|    6|          0|
    |data_V_56_reg_1326                                                                        |   6|   0|    6|          0|
    |data_V_57_reg_1331                                                                        |   6|   0|    6|          0|
    |data_V_58_reg_1336                                                                        |   6|   0|    6|          0|
    |data_V_59_reg_1341                                                                        |   6|   0|    6|          0|
    |data_V_5_reg_1071                                                                         |   6|   0|    6|          0|
    |data_V_60_reg_1346                                                                        |   6|   0|    6|          0|
    |data_V_61_reg_1351                                                                        |   6|   0|    6|          0|
    |data_V_62_reg_1356                                                                        |   6|   0|    6|          0|
    |data_V_63_reg_1051                                                                        |   6|   0|    6|          0|
    |data_V_6_reg_1076                                                                         |   6|   0|    6|          0|
    |data_V_7_reg_1081                                                                         |   6|   0|    6|          0|
    |data_V_8_reg_1086                                                                         |   6|   0|    6|          0|
    |data_V_9_reg_1091                                                                         |   6|   0|    6|          0|
    |data_V_reg_1046                                                                           |   6|   0|    6|          0|
    |grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_289_ap_start_reg  |   1|   0|    1|          0|
    |res_V_1_reg_1371                                                                          |  16|   0|   16|          0|
    |res_V_2_reg_1376                                                                          |  16|   0|   16|          0|
    |res_V_3_reg_1381                                                                          |  16|   0|   16|          0|
    |res_V_4_reg_1386                                                                          |  16|   0|   16|          0|
    |res_V_5_reg_1391                                                                          |  16|   0|   16|          0|
    |res_V_6_reg_1396                                                                          |  16|   0|   16|          0|
    |res_V_7_reg_1401                                                                          |  16|   0|   16|          0|
    |res_V_8_reg_1406                                                                          |  16|   0|   16|          0|
    |res_V_9_reg_1411                                                                          |  16|   0|   16|          0|
    |res_V_reg_1366                                                                            |  16|   0|   16|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 551|   0|  551|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config23>|  return value|
|layer22_out_dout            |   in|  384|     ap_fifo|                                                           layer22_out|       pointer|
|layer22_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer22_out|       pointer|
|layer22_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer22_out|       pointer|
|layer22_out_empty_n         |   in|    1|     ap_fifo|                                                           layer22_out|       pointer|
|layer22_out_read            |  out|    1|     ap_fifo|                                                           layer22_out|       pointer|
|layer23_out_din             |  out|  160|     ap_fifo|                                                           layer23_out|       pointer|
|layer23_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer23_out|       pointer|
|layer23_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer23_out|       pointer|
|layer23_out_full_n          |   in|    1|     ap_fifo|                                                           layer23_out|       pointer|
|layer23_out_write           |  out|    1|     ap_fifo|                                                           layer23_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

