<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p979" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_979{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_979{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_979{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_979{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_979{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_979{left:168px;bottom:1038px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t7_979{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_979{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t9_979{left:96px;bottom:942px;letter-spacing:0.14px;}
#ta_979{left:168px;bottom:942px;letter-spacing:0.15px;}
#tb_979{left:96px;bottom:907px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tc_979{left:96px;bottom:885px;letter-spacing:0.11px;word-spacing:-0.47px;}
#td_979{left:96px;bottom:864px;letter-spacing:0.09px;word-spacing:-0.43px;}
#te_979{left:96px;bottom:843px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tf_979{left:96px;bottom:821px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tg_979{left:96px;bottom:800px;letter-spacing:-0.01px;}
#th_979{left:96px;bottom:765px;letter-spacing:0.13px;word-spacing:-0.55px;}
#ti_979{left:96px;bottom:743px;letter-spacing:0.11px;word-spacing:-0.57px;}
#tj_979{left:96px;bottom:722px;letter-spacing:0.11px;word-spacing:-0.48px;}
#tk_979{left:96px;bottom:687px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tl_979{left:96px;bottom:665px;letter-spacing:0.1px;word-spacing:-0.93px;}
#tm_979{left:96px;bottom:644px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tn_979{left:96px;bottom:623px;letter-spacing:0.11px;word-spacing:-0.47px;}
#to_979{left:96px;bottom:601px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tp_979{left:96px;bottom:580px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tq_979{left:96px;bottom:558px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tr_979{left:96px;bottom:523px;letter-spacing:0.11px;word-spacing:-0.92px;}
#ts_979{left:96px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tt_979{left:96px;bottom:467px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tu_979{left:96px;bottom:445px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tv_979{left:96px;bottom:406px;letter-spacing:0.14px;}
#tw_979{left:168px;bottom:406px;letter-spacing:0.17px;}
#tx_979{left:96px;bottom:371px;letter-spacing:0.14px;word-spacing:-0.48px;}
#ty_979{left:96px;bottom:349px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tz_979{left:96px;bottom:328px;letter-spacing:0.14px;word-spacing:-0.58px;}
#t10_979{left:302px;bottom:328px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t11_979{left:775px;bottom:328px;letter-spacing:0.12px;}
#t12_979{left:96px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.83px;}
#t13_979{left:683px;bottom:306px;letter-spacing:0.11px;word-spacing:-0.82px;}
#t14_979{left:96px;bottom:285px;letter-spacing:0.12px;word-spacing:-0.95px;}
#t15_979{left:694px;bottom:285px;letter-spacing:0.12px;word-spacing:-1px;}
#t16_979{left:96px;bottom:264px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t17_979{left:564px;bottom:264px;letter-spacing:0.09px;word-spacing:-0.46px;}
#t18_979{left:96px;bottom:242px;letter-spacing:0.15px;word-spacing:-0.67px;}
#t19_979{left:624px;bottom:242px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1a_979{left:96px;bottom:221px;letter-spacing:0.16px;word-spacing:-0.49px;}
#t1b_979{left:96px;bottom:186px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1c_979{left:96px;bottom:164px;letter-spacing:0.19px;}
#t1d_979{left:96px;bottom:129px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1e_979{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_979{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_979{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_979{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_979{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_979{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_979{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts979" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg979Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg979" style="-webkit-user-select: none;"><object width="935" height="1210" data="979/979.svg" type="image/svg+xml" id="pdf979" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_979" class="t s1_979">Secure Virtual Machine </span><span id="t2_979" class="t s2_979">524 </span>
<span id="t3_979" class="t s3_979">24593—Rev. 3.41—June 2023 </span><span id="t4_979" class="t s3_979">AMD64 Technology </span>
<span id="t5_979" class="t s4_979">15.14.3 </span><span id="t6_979" class="t s4_979">Shutdown Intercept </span>
<span id="t7_979" class="t s5_979">When this intercept occurs, any condition that normally causes a shutdown causes a #VMEXIT to the </span>
<span id="t8_979" class="t s5_979">VMM instead. After an intercepted shutdown, the state saved in the VMCB is undefined. </span>
<span id="t9_979" class="t s4_979">15.14.4 </span><span id="ta_979" class="t s4_979">Pause Intercept Filtering </span>
<span id="tb_979" class="t s5_979">On processors that support Pause filtering (indicated by CPUID Fn8000_000A_EDX[PauseFilter] = </span>
<span id="tc_979" class="t s5_979">1), the VMCB provides a 16 bit PAUSE Filter Count value. On VMRUN this value is loaded into an </span>
<span id="td_979" class="t s5_979">internal counter. Each time a PAUSE instruction is executed, this counter is decremented until it </span>
<span id="te_979" class="t s5_979">reaches zero at which time a #VMEXIT is generated if PAUSE intercept is enabled. If the PAUSE </span>
<span id="tf_979" class="t s5_979">Filter Count is set to zero and PAUSE Intercept is enabled, every PAUSE instruction will cause a </span>
<span id="tg_979" class="t s5_979">#VMEXIT. </span>
<span id="th_979" class="t s5_979">In addition, some processor families support Advanced Pause Filtering (indicated by CPUID </span>
<span id="ti_979" class="t s5_979">Fn8000_000A_EDX[PauseFilterThreshold] = 1). In this mode, a 16-bit PAUSE Filter Threshold field </span>
<span id="tj_979" class="t s5_979">is added in the VMCB. The threshold value is a cycle count that is used to reset the pause counter. </span>
<span id="tk_979" class="t s5_979">As with simple Pause filtering, VMRUN loads the PAUSE count VMCB value into an internal </span>
<span id="tl_979" class="t s5_979">counter. Then, on each PAUSE instruction the processor checks the elapsed number of cycles since the </span>
<span id="tm_979" class="t s5_979">most recent PAUSE instruction against the PAUSE Filter Threshold. If the elapsed cycle count is </span>
<span id="tn_979" class="t s5_979">greater than the PAUSE Filter Threshold, then the internal pause count is reloaded from the VMCB </span>
<span id="to_979" class="t s5_979">and execution continues. If the elapsed cycle count is less than the PAUSE Filter Threshold, then the </span>
<span id="tp_979" class="t s5_979">internal pause count is decremented. If the count value is less than zero and PAUSE intercept is </span>
<span id="tq_979" class="t s5_979">enabled, a #VMEXIT is triggered. </span>
<span id="tr_979" class="t s5_979">If Advanced Pause Filtering is supported and PAUSE Filter Threshold field is set to zero, the filter will </span>
<span id="ts_979" class="t s5_979">operate in the simpler, count only mode. </span>
<span id="tt_979" class="t s5_979">See Section 3.3, “Processor Feature Identification,” on page 71 for more information on using the </span>
<span id="tu_979" class="t s5_979">CPUID instruction. </span>
<span id="tv_979" class="t s4_979">15.14.5 </span><span id="tw_979" class="t s4_979">Bus Lock Threshold </span>
<span id="tx_979" class="t s5_979">On processors that support Bus Lock Threshold (indicated by CPUID Fn8000_000A_EDX[29] </span>
<span id="ty_979" class="t s5_979">BusLockThreshold=1), the VMCB provides a Bus Lock Threshold enable bit and an unsigned 16-bit </span>
<span id="tz_979" class="t s5_979">Bus Lock Threshold count. </span><span id="t10_979" class="t s5_979">On VMRUN, this value is loaded into an internal count register. </span><span id="t11_979" class="t s5_979">Before </span>
<span id="t12_979" class="t s5_979">the processor executes a bus lock in the guest, it checks the value of this register. </span><span id="t13_979" class="t s5_979">If the value is greater </span>
<span id="t14_979" class="t s5_979">than 0, the processor executes the bus lock successfully and decrements the count. </span><span id="t15_979" class="t s5_979">If the value is 0, the </span>
<span id="t16_979" class="t s5_979">bus lock is not executed and a #VMEXIT to the VMM is taken. </span><span id="t17_979" class="t s5_979">A Bus Lock Threshold #VMEXIT is </span>
<span id="t18_979" class="t s5_979">reported to the VMM with VMEXIT code A5h, VMEXIT_BUSLOCK. </span><span id="t19_979" class="t s5_979">EXITINFO1 and </span>
<span id="t1a_979" class="t s5_979">EXITINFO2 are set to 0 on a VMEXIT_BUSLOCK. </span>
<span id="t1b_979" class="t s5_979">On a #VMEXIT, the processor writes the current value of the Bus Lock Threshold Counter to the </span>
<span id="t1c_979" class="t s5_979">VMCB. </span>
<span id="t1d_979" class="t s5_979">Section 7.3.3 on page 195 describes the conditions under which a bus lock is executed. </span>
<span id="t1e_979" class="t s6_979">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
