m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb
vRisingEdge_DFlipFlop_SyncReset
Z0 !s110 1603781430
!i10b 1
!s100 S1d@z<zS5O34bIgF@KES[0
IgOkDGWoNHJ6?BI0`HfP7i3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset
w1603781129
8/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/RisingEdge_DFlipFlop_SyncReset.v
F/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/RisingEdge_DFlipFlop_SyncReset.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1603781430.000000
!s107 /home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/RisingEdge_DFlipFlop_SyncReset.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/RisingEdge_DFlipFlop_SyncReset.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@rising@edge_@d@flip@flop_@sync@reset
vtb_RisingEdge_DFlipFlop_SyncReset
R0
!i10b 1
!s100 <nECFn`j8<>ACo:o393l<2
ILYOD1bVhncm1NP^]k4n?81
R1
R2
w1603781241
8/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/tb_RisingEdge_DFlipFlop_SyncReset.v
F/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/tb_RisingEdge_DFlipFlop_SyncReset.v
L0 3
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/tb_RisingEdge_DFlipFlop_SyncReset.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/RisingEdge_DFlipFlop_SyncReset/tb_RisingEdge_DFlipFlop_SyncReset.v|
!i113 1
R5
R6
ntb_@rising@edge_@d@flip@flop_@sync@reset
