// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan32(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1892[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<198>;
	.reg .b16 	%rs<133>;
	.reg .b32 	%r<1639>;
	.reg .f32 	%f<794>;
	.reg .b64 	%rd<188>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r79, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd55, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r86, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r86, 33919;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r87, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r87, 33919;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r80, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r88, %r4, 9;
	or.b32  	%r89, %r3, %r1;
	or.b32  	%r90, %r89, %r88;
	mul.wide.u32 	%rd60, %r90, 4;
	add.s64 	%rd5, %rd4, %rd60;
	mov.u32 	%r91, 1;
	st.global.u32 	[%rd5], %r91;
	setp.gt.u32 	%p3, %r80, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r81, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r81, %r80;
	setp.gt.s32 	%p5, %r81, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r82, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r92, %r81, %r80;
	and.b32  	%r93, %r92, 255;
	setp.ne.s32 	%p7, %r93, 0;
	setp.gt.u32 	%p8, %r82, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r83, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r83, %r82;
	setp.gt.s32 	%p11, %r83, 2047;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	sub.s32 	%r94, %r83, %r82;
	add.s32 	%r95, %r94, 3;
	and.b32  	%r96, %r95, 7;
	setp.eq.s32 	%p13, %r96, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r84, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r84, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r85, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r84, %r85;
	setp.lt.s32 	%p16, %r85, 385;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass179
	bfe.u32 	%r42, %r1, 1, 1;
	and.b32  	%r43, %r1, 1;
	bfe.u32 	%r44, %r1, 2, 1;
	shl.b32 	%r101, %r44, 1;
	shl.b32 	%r102, %r43, 2;
	shl.b32 	%r103, %r42, 3;
	or.b32  	%r104, %r102, %r103;
	or.b32  	%r105, %r101, %r104;
	shr.u32 	%r45, %r1, 4;
	or.b32  	%r46, %r45, %r105;
	shl.b32 	%r47, %r46, 1;
	or.b32  	%r106, %r47, -127;
	cvt.rn.f32.s32 	%f46, %r106;
	mov.f32 	%f47, 0f43810000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f793, 0f3F800000;
	mov.f32 	%f786, %f793;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L588
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r114, %f74;
	and.b32  	%r115, %r114, -2147483648;
	or.b32  	%r116, %r115, 1056964608;
	mov.b32 	%f75, %r116;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r117, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r118, %r117, 1;
	setp.eq.b32 	%p26, %r118, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r119, %r117, 2;
	setp.eq.s32 	%p27, %r119, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f786, %f99, %f100;
$L__BB0_15:                             // %L592
	or.b32  	%r120, %r47, -95;
	cvt.rn.f32.s32 	%f104, %r120;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f787, %f793;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L606
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r128, %f132;
	and.b32  	%r129, %r128, -2147483648;
	or.b32  	%r130, %r129, 1056964608;
	mov.b32 	%f133, %r130;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r131, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r132, %r131, 1;
	setp.eq.b32 	%p37, %r132, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r133, %r131, 2;
	setp.eq.s32 	%p38, %r133, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f787, %f157, %f158;
$L__BB0_17:                             // %L610
	or.b32  	%r137, %r47, -63;
	cvt.rn.f32.s32 	%f163, %r137;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f788, %f793;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L686
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r145, %f191;
	and.b32  	%r146, %r145, -2147483648;
	or.b32  	%r147, %r146, 1056964608;
	mov.b32 	%f192, %r147;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r148, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r149, %r148, 1;
	setp.eq.b32 	%p48, %r149, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r150, %r148, 2;
	setp.eq.s32 	%p49, %r150, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f788, %f216, %f217;
$L__BB0_19:                             // %L690
	or.b32  	%r151, %r47, -31;
	cvt.rn.f32.s32 	%f221, %r151;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f789, %f793;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L704
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r159, %f249;
	and.b32  	%r160, %r159, -2147483648;
	or.b32  	%r161, %r160, 1056964608;
	mov.b32 	%f250, %r161;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r162, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r163, %r162, 1;
	setp.eq.b32 	%p59, %r163, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r164, %r162, 2;
	setp.eq.s32 	%p60, %r164, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f789, %f274, %f275;
$L__BB0_21:                             // %L708
	or.b32  	%r168, %r47, 1;
	cvt.rn.f32.s32 	%f280, %r168;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f790, %f793;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L784
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r176, %f308;
	and.b32  	%r177, %r176, -2147483648;
	or.b32  	%r178, %r177, 1056964608;
	mov.b32 	%f309, %r178;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r179, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r180, %r179, 1;
	setp.eq.b32 	%p70, %r180, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r181, %r179, 2;
	setp.eq.s32 	%p71, %r181, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f790, %f333, %f334;
$L__BB0_23:                             // %L788
	or.b32  	%r182, %r47, 33;
	cvt.rn.f32.s32 	%f338, %r182;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f791, %f793;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L802
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r190, %f366;
	and.b32  	%r191, %r190, -2147483648;
	or.b32  	%r192, %r191, 1056964608;
	mov.b32 	%f367, %r192;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r193, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r194, %r193, 1;
	setp.eq.b32 	%p81, %r194, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r195, %r193, 2;
	setp.eq.s32 	%p82, %r195, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f791, %f391, %f392;
$L__BB0_25:                             // %L806
	or.b32  	%r199, %r47, 65;
	cvt.rn.f32.s32 	%f397, %r199;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f792, %f793;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L882
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r207, %f425;
	and.b32  	%r208, %r207, -2147483648;
	or.b32  	%r209, %r208, 1056964608;
	mov.b32 	%f426, %r209;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r210, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r211, %r210, 1;
	setp.eq.b32 	%p92, %r211, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r212, %r210, 2;
	setp.eq.s32 	%p93, %r212, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f792, %f450, %f451;
$L__BB0_27:                             // %L886
	or.b32  	%r213, %r47, 97;
	cvt.rn.f32.s32 	%f455, %r213;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L900
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r221, %f483;
	and.b32  	%r222, %r221, -2147483648;
	or.b32  	%r223, %r222, 1056964608;
	mov.b32 	%f484, %r223;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r224, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r225, %r224, 1;
	setp.eq.b32 	%p103, %r225, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r226, %r224, 2;
	setp.eq.s32 	%p104, %r226, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f793, %f508, %f509;
$L__BB0_29:                             // %L904
	setp.le.s32 	%p163, %r81, %r80;
	mov.u32 	%r1623, 0;
	@%p163 bra 	$L__BB0_38;
// %bb.30:                              // %L1488.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r107, %f51;
	mov.b32 	%r121, %f109;
	mov.b32 	%r138, %f168;
	mov.b32 	%r152, %f226;
	mov.b32 	%r169, %f285;
	mov.b32 	%r183, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r108, %r107, -2147483648;
	and.b32  	%r122, %r121, -2147483648;
	and.b32  	%r139, %r138, -2147483648;
	and.b32  	%r153, %r152, -2147483648;
	and.b32  	%r170, %r169, -2147483648;
	and.b32  	%r184, %r183, -2147483648;
	mov.b32 	%r200, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r109, %r108, 1056964608;
	or.b32  	%r123, %r122, 1056964608;
	or.b32  	%r140, %r139, 1056964608;
	or.b32  	%r154, %r153, 1056964608;
	or.b32  	%r171, %r170, 1056964608;
	or.b32  	%r185, %r184, 1056964608;
	and.b32  	%r201, %r200, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r109;
	mov.b32 	%f110, %r123;
	mov.b32 	%f169, %r140;
	mov.b32 	%f227, %r154;
	mov.b32 	%f286, %r171;
	mov.b32 	%f344, %r185;
	or.b32  	%r202, %r201, 1056964608;
	mov.b32 	%r214, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r202;
	and.b32  	%r215, %r214, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r216, %r215, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r216;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r110, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r124, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r141, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r155, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r172, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r186, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	add.s32 	%r111, %r110, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r125, %r124, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r142, %r141, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r156, %r155, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r173, %r172, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r187, %r186, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r203, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r112, %r111, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r126, %r125, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r143, %r142, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r157, %r156, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r174, %r173, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r188, %r187, 1;
	add.s32 	%r204, %r203, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	shl.b32 	%r34, %r1, 2;
	shl.b32 	%r36, %r4, 5;
	and.b32  	%r39, %r1, 18;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r112, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r126, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r143, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r157, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r174, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r188, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r205, %r204, 1;
	cvt.rzi.s32.f32 	%r217, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r35, %r34, 4;
	shl.b32 	%r37, %r1, 1;
	or.b32  	%r97, %r39, %r36;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r113, %r111, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r127, %r125, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r144, %r142, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r158, %r156, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r175, %r173, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r189, %r187, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r205, 1;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	and.b32  	%r38, %r37, 8;
	or.b32  	%r98, %r97, %r35;
	setp.eq.s32 	%p22, %r113, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r127, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r144, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r158, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r175, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r189, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r206, %r204, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r219, %r218, 1;
	or.b32  	%r99, %r98, %r38;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r206, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r219, 1;
	bfe.u32 	%r100, %r99, 1, 10;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r220, %r218, 2;
	ld.param.u64 	%rd1, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd61, %r100, 4;
	mul.f32 	%f102, %f786, %f43;
	mov.f32 	%f103, 0f42000000;
	mul.f32 	%f160, %f787, %f5;
	mul.f32 	%f219, %f788, %f10;
	mul.f32 	%f277, %f789, %f16;
	mul.f32 	%f336, %f790, %f21;
	mul.f32 	%f394, %f791, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r220, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd62, %rd1, %rd61;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f792, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r40, [%rd62];
	shr.u32 	%r41, %r1, 1;
	mov.b32 	%r136, %f162;
	mov.b32 	%r135, %f3;
	mov.b32 	%r167, %f279;
	mov.b32 	%r166, %f14;
	mov.b32 	%r198, %f396;
	mov.b32 	%r197, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r134, %r136, %r135;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r165, %r167, %r166;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r196, %r198, %r197;
	// end inline asm
	mul.f32 	%f510, %f793, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r229, %f512;
	mov.b32 	%r228, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r227, %r229, %r228;
	// end inline asm
	mul.lo.s32 	%r266, %r46, 31;
	and.b32  	%r267, %r266, 63;
	cvt.rn.f32.s32 	%f513, %r267;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r268, %f515;
	and.b32  	%r269, %r268, -2147483648;
	or.b32  	%r270, %r269, 1056964608;
	mov.b32 	%f516, %r270;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r271, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r272, %r271, 1;
	setp.eq.b32 	%p108, %r272, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r273, %r271, 2;
	setp.eq.s32 	%p109, %r273, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r274, %r271, 1;
	and.b32  	%r275, %r274, 2;
	setp.eq.s32 	%p110, %r275, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r276, %r266, 48;
	and.b32  	%r277, %r276, 63;
	cvt.rn.f32.s32 	%f547, %r277;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r278, %f549;
	and.b32  	%r279, %r278, -2147483648;
	or.b32  	%r280, %r279, 1056964608;
	mov.b32 	%f550, %r280;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r281, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r282, %r281, 1;
	setp.eq.b32 	%p115, %r282, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r283, %r281, 2;
	setp.eq.s32 	%p116, %r283, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r284, %r281, 1;
	and.b32  	%r285, %r284, 2;
	setp.eq.s32 	%p117, %r285, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r231, %f546;
	mov.b32 	%r232, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r230, %r232, %r231;
	// end inline asm
	mov.b32 	%r234, %f543;
	mov.b32 	%r235, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r233, %r235, %r234;
	// end inline asm
	shr.u32 	%r11, %r1, 3;
	and.b32  	%r286, %r11, 2;
	and.b32  	%r287, %r41, 4;
	or.b32  	%r288, %r44, %r286;
	or.b32  	%r289, %r288, %r287;
	and.b32  	%r290, %r37, 6;
	mul.lo.s32 	%r291, %r289, %r290;
	and.b32  	%r292, %r291, 14;
	cvt.rn.f32.s32 	%f580, %r292;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r293, %f583;
	and.b32  	%r294, %r293, -2147483648;
	or.b32  	%r295, %r294, 1056964608;
	mov.b32 	%f584, %r295;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r296, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r297, %r296, 1;
	setp.eq.b32 	%p122, %r297, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r298, %r296, 2;
	setp.eq.s32 	%p123, %r298, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r299, %r296, 1;
	and.b32  	%r300, %r299, 2;
	setp.eq.s32 	%p124, %r300, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r301, %r37, 8;
	mul.lo.s32 	%r302, %r289, %r301;
	and.b32  	%r303, %r302, 14;
	cvt.rn.f32.s32 	%f614, %r303;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r304, %f616;
	and.b32  	%r305, %r304, -2147483648;
	or.b32  	%r306, %r305, 1056964608;
	mov.b32 	%f617, %r306;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r307, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r308, %r307, 1;
	setp.eq.b32 	%p129, %r308, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r309, %r307, 2;
	setp.eq.s32 	%p130, %r309, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r310, %r307, 1;
	and.b32  	%r311, %r310, 2;
	setp.eq.s32 	%p131, %r311, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r237, %f613;
	mov.b32 	%r238, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r236, %r238, %r237;
	// end inline asm
	mov.b32 	%r240, %f610;
	mov.b32 	%r241, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r239, %r241, %r240;
	// end inline asm
	xor.b32  	%r243, %r240, -2147483648;
	xor.b32  	%r244, %r241, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r242, %r244, %r243;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r245, %r238, %r237;
	// end inline asm
	shl.b32 	%r312, %r42, 1;
	mul.lo.s32 	%r313, %r312, %r289;
	cvt.rn.f32.s32 	%f647, %r313;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r314, %f649;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r315, 1056964608;
	mov.b32 	%f650, %r316;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r317, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r318, %r317, 1;
	setp.eq.b32 	%p136, %r318, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r319, %r317, 2;
	setp.eq.s32 	%p137, %r319, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r320, %r317, 1;
	and.b32  	%r321, %r320, 2;
	setp.eq.s32 	%p138, %r321, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r322, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r323, %r289, 2;
	add.s32 	%r324, %r313, %r323;
	cvt.rn.f32.s32 	%f680, %r324;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r325, %f682;
	and.b32  	%r326, %r325, -2147483648;
	or.b32  	%r327, %r326, 1056964608;
	mov.b32 	%f683, %r327;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r328, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r329, %r328, 1;
	setp.eq.b32 	%p143, %r329, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r330, %r328, 2;
	setp.eq.s32 	%p144, %r330, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r331, %r328, 1;
	and.b32  	%r332, %r331, 2;
	setp.eq.s32 	%p145, %r332, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r333, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r250, %f712;
	mov.b32 	%r249, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r248, %r250, %r249;
	// end inline asm
	xor.b32  	%r253, %r333, -2147483648;
	xor.b32  	%r252, %r322, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r251, %r253, %r252;
	// end inline asm
	bfe.u32 	%r334, %r1, 3, 1;
	setp.eq.s32 	%p148, %r334, %r43;
	mul.lo.s32 	%r335, %r312, %r288;
	cvt.rn.f32.s32 	%f713, %r335;
	mov.f32 	%f714, 0f40800000;
	div.approx.f32 	%f715, %f713, %f714;
	add.f32 	%f716, %f715, %f715;
	mov.b32 	%r336, %f716;
	and.b32  	%r337, %r336, -2147483648;
	or.b32  	%r338, %r337, 1056964608;
	mov.b32 	%f717, %r338;
	add.f32 	%f718, %f716, %f717;
	cvt.rzi.f32.f32 	%f719, %f718;
	abs.f32 	%f720, %f716;
	setp.gt.f32 	%p149, %f720, 0f4B000000;
	selp.f32 	%f721, %f716, %f719, %p149;
	cvt.rzi.f32.f32 	%f722, %f716;
	setp.lt.f32 	%p150, %f720, 0f3F000000;
	selp.f32 	%f723, %f722, %f721, %p150;
	cvt.rzi.s32.f32 	%r339, %f723;
	fma.rn.f32 	%f724, %f723, 0fBF000000, %f715;
	mul.f32 	%f725, %f724, %f724;
	fma.rn.f32 	%f726, %f725, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f727, %f725, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f728, %f726, %f725, 0fC0A55DF6;
	fma.rn.f32 	%f729, %f727, %f725, 0f4081E0CF;
	fma.rn.f32 	%f730, %f725, %f724, 0f00000000;
	fma.rn.f32 	%f731, %f729, %f725, 0fC09DE9E6;
	fma.rn.f32 	%f732, %f728, %f730, 0f00000000;
	fma.rn.f32 	%f733, %f731, %f725, 0f3F800000;
	fma.rn.f32 	%f734, %f724, 0f40490FDB, %f732;
	and.b32  	%r340, %r339, 1;
	setp.eq.b32 	%p151, %r340, 1;
	selp.f32 	%f735, %f733, %f734, %p151;
	selp.f32 	%f736, %f734, %f733, %p151;
	and.b32  	%r341, %r339, 2;
	setp.eq.s32 	%p152, %r341, 0;
	neg.f32 	%f737, %f735;
	selp.f32 	%f738, %f735, %f737, %p152;
	add.s32 	%r342, %r339, 1;
	and.b32  	%r343, %r342, 2;
	setp.eq.s32 	%p153, %r343, 0;
	sub.f32 	%f739, %f71, %f736;
	selp.f32 	%f740, %f736, %f739, %p153;
	cvt.rzi.f32.f32 	%f741, %f715;
	setp.eq.f32 	%p154, %f741, %f715;
	mul.f32 	%f742, %f715, 0f00000000;
	selp.f32 	%f743, %f742, %f738, %p154;
	abs.f32 	%f744, %f715;
	setp.gt.f32 	%p155, %f744, 0f4B800000;
	add.f32 	%f745, %f743, 0f3F800000;
	selp.f32 	%f746, %f745, %f740, %p155;
	selp.f32 	%f747, 0f3F800000, 0f00000000, %p148;
	mul.f32 	%f748, %f746, %f747;
	neg.f32 	%f749, %f747;
	mul.f32 	%f750, %f743, %f749;
	shl.b32 	%r344, %r44, 2;
	add.s32 	%r345, %r335, %r344;
	and.b32  	%r346, %r345, 6;
	cvt.rn.f32.s32 	%f751, %r346;
	div.approx.f32 	%f752, %f751, %f714;
	add.f32 	%f753, %f752, %f752;
	mov.b32 	%r347, %f753;
	and.b32  	%r348, %r347, -2147483648;
	or.b32  	%r349, %r348, 1056964608;
	mov.b32 	%f754, %r349;
	add.f32 	%f755, %f753, %f754;
	cvt.rzi.f32.f32 	%f756, %f755;
	abs.f32 	%f757, %f753;
	setp.gt.f32 	%p156, %f757, 0f4B000000;
	selp.f32 	%f758, %f753, %f756, %p156;
	cvt.rzi.f32.f32 	%f759, %f753;
	setp.lt.f32 	%p157, %f757, 0f3F000000;
	selp.f32 	%f760, %f759, %f758, %p157;
	cvt.rzi.s32.f32 	%r350, %f760;
	fma.rn.f32 	%f761, %f760, 0fBF000000, %f752;
	mul.f32 	%f762, %f761, %f761;
	fma.rn.f32 	%f763, %f762, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f764, %f762, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f765, %f763, %f762, 0fC0A55DF6;
	fma.rn.f32 	%f766, %f764, %f762, 0f4081E0CF;
	fma.rn.f32 	%f767, %f762, %f761, 0f00000000;
	fma.rn.f32 	%f768, %f766, %f762, 0fC09DE9E6;
	fma.rn.f32 	%f769, %f765, %f767, 0f00000000;
	fma.rn.f32 	%f770, %f768, %f762, 0f3F800000;
	fma.rn.f32 	%f771, %f761, 0f40490FDB, %f769;
	and.b32  	%r351, %r350, 1;
	setp.eq.b32 	%p158, %r351, 1;
	selp.f32 	%f772, %f770, %f771, %p158;
	selp.f32 	%f773, %f771, %f770, %p158;
	and.b32  	%r352, %r350, 2;
	setp.eq.s32 	%p159, %r352, 0;
	neg.f32 	%f774, %f772;
	selp.f32 	%f775, %f772, %f774, %p159;
	add.s32 	%r353, %r350, 1;
	and.b32  	%r354, %r353, 2;
	setp.eq.s32 	%p160, %r354, 0;
	sub.f32 	%f776, %f71, %f773;
	selp.f32 	%f777, %f773, %f776, %p160;
	cvt.rzi.f32.f32 	%f778, %f752;
	setp.eq.f32 	%p161, %f778, %f752;
	mul.f32 	%f779, %f752, 0f00000000;
	selp.f32 	%f780, %f779, %f775, %p161;
	abs.f32 	%f781, %f752;
	setp.gt.f32 	%p162, %f781, 0f4B800000;
	add.f32 	%f782, %f780, 0f3F800000;
	selp.f32 	%f783, %f782, %f777, %p162;
	mul.f32 	%f784, %f783, %f747;
	mul.f32 	%f785, %f780, %f749;
	mov.b32 	%r255, %f748;
	mov.b32 	%r256, %f784;
	// begin inline asm
	cvt.rn.f16x2.f32 %r254, %r256, %r255;
	// end inline asm
	mov.b32 	%r261, %f750;
	xor.b32  	%r258, %r261, -2147483648;
	mov.b32 	%r262, %f785;
	xor.b32  	%r259, %r262, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r257, %r259, %r258;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r260, %r262, %r261;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r263, %r256, %r255;
	// end inline asm
	and.b32  	%r356, %r34, 16;
	shl.b32 	%r357, %r2, 2;
	and.b32  	%r22, %r357, 32;
	and.b32  	%r358, %r41, 8;
	or.b32  	%r359, %r22, %r358;
	and.b32  	%r360, %r37, 16;
	or.b32  	%r361, %r360, %r359;
	and.b32  	%r362, %r2, 7;
	or.b32  	%r23, %r362, %r361;
	add.s32 	%r363, %r4, %r84;
	shl.b32 	%r364, %r363, 5;
	and.b32  	%r365, %r34, 28;
	or.b32  	%r24, %r365, %r364;
	and.b32  	%r25, %r1, 8;
	shl.b32 	%r366, %r1, 4;
	or.b32  	%r367, %r25, %r366;
	shr.u32 	%r368, %r367, 2;
	and.b32  	%r369, %r368, 14;
	or.b32  	%r370, %r369, %r356;
	or.b32  	%r371, %r370, 1;
	shr.u32 	%r372, %r2, 1;
	and.b32  	%r373, %r3, 32;
	or.b32  	%r374, %r360, %r372;
	or.b32  	%r375, %r374, %r373;
	or.b32  	%r376, %r39, %r35;
	or.b32  	%r377, %r376, %r38;
	shr.u32 	%r378, %r377, 1;
	mul.lo.s32 	%r379, %r378, 65;
	add.s32 	%r380, %r379, %r375;
	or.b32  	%r381, %r375, 8;
	add.s32 	%r382, %r379, %r381;
	shl.b32 	%r383, %r2, 1;
	and.b32  	%r384, %r383, 14;
	shl.b32 	%r385, %r82, 16;
	add.s32 	%r386, %r385, -196608;
	and.b32  	%r387, %r357, 28;
	or.b32  	%r388, %r387, %r11;
	and.b32  	%r389, %r36, 2016;
	or.b32  	%r390, %r388, %r389;
	shl.b32 	%r391, %r390, 5;
	or.b32  	%r26, %r365, %r391;
	cvt.s64.s32 	%rd6, %r386;
	shr.u32 	%r392, %r2, 3;
	or.b32  	%r393, %r392, 2;
	or.b32  	%r394, %r392, 4;
	or.b32  	%r395, %r392, 6;
	mul.lo.s32 	%r396, %r45, 65;
	mul.lo.s32 	%r397, %r392, 1057;
	bfe.s32 	%r398, %r2, 2, 1;
	and.b32  	%r399, %r398, 130;
	bfe.s32 	%r400, %r2, 1, 1;
	and.b32  	%r401, %r400, 260;
	and.b32  	%r402, %r2, 1;
	neg.s32 	%r403, %r402;
	and.b32  	%r404, %r403, 520;
	add.s32 	%r405, %r370, %r404;
	add.s32 	%r406, %r405, %r396;
	add.s32 	%r407, %r406, %r397;
	add.s32 	%r408, %r407, %r399;
	add.s32 	%r409, %r408, %r401;
	mul.wide.u32 	%rd63, %r409, 4;
	mov.u64 	%rd64, shmem;
	add.s64 	%rd7, %rd64, %rd63;
	add.s32 	%r410, %r406, 32;
	add.s32 	%r411, %r410, %r397;
	add.s32 	%r412, %r411, %r399;
	add.s32 	%r413, %r412, %r401;
	mul.wide.u32 	%rd65, %r413, 4;
	add.s64 	%rd8, %rd64, %rd65;
	add.s32 	%r414, %r371, %r404;
	add.s32 	%r415, %r414, %r396;
	add.s32 	%r416, %r415, %r397;
	add.s32 	%r417, %r416, %r399;
	add.s32 	%r418, %r417, %r401;
	mul.wide.u32 	%rd66, %r418, 4;
	add.s64 	%rd9, %rd64, %rd66;
	add.s32 	%r419, %r415, 32;
	add.s32 	%r420, %r419, %r397;
	add.s32 	%r421, %r420, %r399;
	add.s32 	%r422, %r421, %r401;
	mul.wide.u32 	%rd67, %r422, 4;
	add.s64 	%rd10, %rd64, %rd67;
	mul.lo.s32 	%r423, %r393, 1057;
	add.s32 	%r424, %r406, %r423;
	add.s32 	%r425, %r424, %r399;
	add.s32 	%r426, %r425, %r401;
	mul.wide.u32 	%rd68, %r426, 4;
	add.s64 	%rd11, %rd64, %rd68;
	add.s32 	%r427, %r410, %r423;
	add.s32 	%r428, %r427, %r399;
	add.s32 	%r429, %r428, %r401;
	mul.wide.u32 	%rd69, %r429, 4;
	add.s64 	%rd12, %rd64, %rd69;
	add.s32 	%r430, %r415, %r423;
	add.s32 	%r431, %r430, %r399;
	add.s32 	%r432, %r431, %r401;
	mul.wide.u32 	%rd70, %r432, 4;
	add.s64 	%rd13, %rd64, %rd70;
	add.s32 	%r433, %r419, %r423;
	add.s32 	%r434, %r433, %r399;
	add.s32 	%r435, %r434, %r401;
	mul.wide.u32 	%rd71, %r435, 4;
	add.s64 	%rd14, %rd64, %rd71;
	mul.lo.s32 	%r436, %r394, 1057;
	add.s32 	%r437, %r406, %r436;
	add.s32 	%r438, %r437, %r399;
	add.s32 	%r439, %r438, %r401;
	mul.wide.u32 	%rd72, %r439, 4;
	add.s64 	%rd15, %rd64, %rd72;
	add.s32 	%r440, %r410, %r436;
	add.s32 	%r441, %r440, %r399;
	add.s32 	%r442, %r441, %r401;
	mul.wide.u32 	%rd73, %r442, 4;
	add.s64 	%rd16, %rd64, %rd73;
	add.s32 	%r443, %r415, %r436;
	add.s32 	%r444, %r443, %r399;
	add.s32 	%r445, %r444, %r401;
	mul.wide.u32 	%rd74, %r445, 4;
	add.s64 	%rd17, %rd64, %rd74;
	add.s32 	%r446, %r419, %r436;
	add.s32 	%r447, %r446, %r399;
	add.s32 	%r448, %r447, %r401;
	mul.wide.u32 	%rd75, %r448, 4;
	add.s64 	%rd18, %rd64, %rd75;
	mul.lo.s32 	%r449, %r395, 1057;
	add.s32 	%r450, %r406, %r449;
	add.s32 	%r451, %r450, %r399;
	add.s32 	%r452, %r451, %r401;
	mul.wide.u32 	%rd76, %r452, 4;
	add.s64 	%rd19, %rd64, %rd76;
	add.s32 	%r453, %r410, %r449;
	add.s32 	%r454, %r453, %r399;
	add.s32 	%r455, %r454, %r401;
	mul.wide.u32 	%rd77, %r455, 4;
	add.s64 	%rd20, %rd64, %rd77;
	add.s32 	%r456, %r415, %r449;
	add.s32 	%r457, %r456, %r399;
	add.s32 	%r458, %r457, %r401;
	mul.wide.u32 	%rd78, %r458, 4;
	add.s64 	%rd21, %rd64, %rd78;
	add.s32 	%r459, %r419, %r449;
	add.s32 	%r460, %r459, %r399;
	add.s32 	%r461, %r460, %r401;
	mul.wide.u32 	%rd79, %r461, 4;
	add.s64 	%rd22, %rd64, %rd79;
	bfe.s32 	%r462, %r1, 1, 1;
	and.b32  	%r463, %r462, 65;
	setp.eq.s32 	%p164, %r43, 0;
	selp.b32 	%r464, 0, 130, %p164;
	bfe.s32 	%r465, %r1, 2, 1;
	and.b32  	%r466, %r465, 260;
	mul.lo.s32 	%r467, %r45, 520;
	or.b32  	%r468, %r384, %r45;
	mul.lo.s32 	%r469, %r468, 65;
	add.s32 	%r470, %r370, %r469;
	add.s32 	%r471, %r470, %r397;
	mul.wide.u32 	%rd80, %r471, 4;
	add.s64 	%rd23, %rd64, %rd80;
	cvt.u64.u32 	%rd81, %r397;
	cvt.u64.u32 	%rd82, %r370;
	cvt.u64.u32 	%rd83, %r469;
	add.s64 	%rd84, %rd83, %rd82;
	add.s64 	%rd85, %rd84, %rd81;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd24, %rd64, %rd86;
	add.s32 	%r472, %r469, %r356;
	cvt.u64.u32 	%rd87, %r472;
	cvt.u64.u32 	%rd88, %r369;
	add.s64 	%rd89, %rd87, %rd88;
	add.s64 	%rd90, %rd89, %rd81;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd25, %rd64, %rd91;
	cvt.u64.u32 	%rd92, %r371;
	add.s64 	%rd93, %rd83, %rd92;
	add.s64 	%rd94, %rd93, %rd81;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd26, %rd64, %rd95;
	add.s32 	%r473, %r470, %r423;
	mul.wide.u32 	%rd96, %r473, 4;
	add.s64 	%rd27, %rd64, %rd96;
	cvt.u64.u32 	%rd97, %r423;
	add.s64 	%rd98, %rd84, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd28, %rd64, %rd99;
	add.s64 	%rd100, %rd89, %rd97;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd29, %rd64, %rd101;
	add.s64 	%rd102, %rd93, %rd97;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd30, %rd64, %rd103;
	add.s32 	%r474, %r470, %r436;
	mul.wide.u32 	%rd104, %r474, 4;
	add.s64 	%rd31, %rd64, %rd104;
	cvt.u64.u32 	%rd105, %r436;
	add.s64 	%rd106, %rd84, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd32, %rd64, %rd107;
	add.s64 	%rd108, %rd89, %rd105;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd33, %rd64, %rd109;
	add.s64 	%rd110, %rd93, %rd105;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd34, %rd64, %rd111;
	add.s32 	%r475, %r470, %r449;
	mul.wide.u32 	%rd112, %r475, 4;
	add.s64 	%rd35, %rd64, %rd112;
	cvt.u64.u32 	%rd113, %r449;
	add.s64 	%rd114, %rd84, %rd113;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd36, %rd64, %rd115;
	add.s64 	%rd116, %rd89, %rd113;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd37, %rd64, %rd117;
	add.s64 	%rd118, %rd93, %rd113;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd38, %rd64, %rd119;
	mul.wide.u32 	%rd120, %r382, 4;
	add.s64 	%rd39, %rd64, %rd120;
	or.b32  	%r476, %r463, %r464;
	or.b32  	%r477, %r476, %r466;
	add.s32 	%r478, %r477, %r381;
	add.s32 	%r479, %r478, %r467;
	mul.wide.u32 	%rd121, %r479, 4;
	add.s64 	%rd40, %rd64, %rd121;
	mul.wide.u32 	%rd122, %r380, 4;
	add.s64 	%rd41, %rd64, %rd122;
	add.s32 	%r480, %r477, %r375;
	add.s32 	%r481, %r480, %r467;
	mul.wide.u32 	%rd123, %r481, 4;
	add.s64 	%rd42, %rd64, %rd123;
	mov.u16 	%rs104, 25600;
	mov.u16 	%rs106, 21504;
	mov.u16 	%rs114, 18432;
	mov.u16 	%rs128, -14592;
	mov.u32 	%r1625, %r1623;
	mov.u32 	%r1626, %r1623;
	mov.u32 	%r1627, %r1623;
	mov.u32 	%r1628, %r1623;
	mov.u32 	%r1635, %r1623;
	mov.u32 	%r1636, %r1623;
	mov.u32 	%r33, %r1623;
	bra.uni 	$L__BB0_31;
$L__BB0_37:                             // %pass9209
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r1616, %r1624, %r26;
	or.b32  	%r1617, %r1616, 262144;
	cvt.s64.s32 	%rd156, %r1617;
	add.s64 	%rd157, %rd156, %rd6;
	shr.u64 	%rd158, %rd157, 38;
	add.s64 	%rd159, %rd157, %rd158;
	shr.s64 	%rd160, %rd159, 26;
	setp.lt.s64 	%p189, %rd157, 0;
	and.b64  	%rd161, %rd159, -67108864;
	setp.ne.s64 	%p190, %rd161, %rd157;
	and.pred  	%p191, %p189, %p190;
	selp.u64 	%rd162, 1, 0, %p191;
	sub.s64 	%rd163, %rd162, %rd160;
	shl.b64 	%rd164, %rd163, 26;
	add.s64 	%rd165, %rd164, %rd157;
	shl.b64 	%rd166, %rd165, 2;
	add.s64 	%rd167, %rd3, %rd166;
	st.global.v4.u32 	[%rd167], {%r71, %r73, %r72, %r74};
	or.b32  	%r1618, %r1616, 393216;
	cvt.s64.s32 	%rd168, %r1618;
	add.s64 	%rd169, %rd168, %rd6;
	shr.u64 	%rd170, %rd169, 38;
	add.s64 	%rd171, %rd169, %rd170;
	shr.s64 	%rd172, %rd171, 26;
	setp.lt.s64 	%p192, %rd169, 0;
	and.b64  	%rd173, %rd171, -67108864;
	setp.ne.s64 	%p193, %rd173, %rd169;
	and.pred  	%p194, %p192, %p193;
	selp.u64 	%rd174, 1, 0, %p194;
	sub.s64 	%rd175, %rd174, %rd172;
	shl.b64 	%rd176, %rd175, 26;
	add.s64 	%rd177, %rd176, %rd169;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd3, %rd178;
	st.global.v4.u32 	[%rd179], {%r75, %r77, %r76, %r78};
	setp.ne.s32 	%p195, %r33, 32512;
	add.s32 	%r33, %r33, 256;
	add.s32 	%r1619, %r33, %r80;
	setp.lt.s32 	%p196, %r1619, %r81;
	and.pred  	%p197, %p195, %p196;
	@%p197 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_38;
$L__BB0_31:                             // %L1488
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p165, %r25, 0;
	or.b32  	%r547, %r33, %r23;
	add.s32 	%r548, %r547, %r80;
	mad.lo.s32 	%r549, %r548, 12288, %r24;
	mul.hi.s32 	%r550, %r549, 715827883;
	shr.u32 	%r551, %r550, 31;
	shr.s32 	%r552, %r550, 26;
	add.s32 	%r553, %r552, %r551;
	setp.lt.s32 	%p166, %r549, 0;
	mul.lo.s32 	%r554, %r553, 402653184;
	setp.ne.s32 	%p167, %r554, %r549;
	and.pred  	%p168, %p166, %p167;
	selp.s32 	%r555, -1, 0, %p168;
	add.s32 	%r556, %r553, %r555;
	mad.lo.s32 	%r557, %r556, -402653184, %r549;
	mul.wide.s32 	%rd124, %r557, 4;
	add.s64 	%rd125, %rd2, %rd124;
	ld.global.v4.u32 	{%r558, %r559, %r560, %r561}, [%rd125];
	or.b32  	%r562, %r547, 64;
	add.s32 	%r563, %r562, %r80;
	mad.lo.s32 	%r564, %r563, 12288, %r24;
	mul.hi.s32 	%r565, %r564, 715827883;
	shr.u32 	%r566, %r565, 31;
	shr.s32 	%r567, %r565, 26;
	add.s32 	%r568, %r567, %r566;
	setp.lt.s32 	%p169, %r564, 0;
	mul.lo.s32 	%r569, %r568, 402653184;
	setp.ne.s32 	%p170, %r569, %r564;
	and.pred  	%p171, %p169, %p170;
	selp.s32 	%r570, -1, 0, %p171;
	add.s32 	%r571, %r568, %r570;
	mad.lo.s32 	%r572, %r571, -402653184, %r564;
	mul.wide.s32 	%rd126, %r572, 4;
	add.s64 	%rd127, %rd2, %rd126;
	ld.global.v4.u32 	{%r573, %r574, %r575, %r576}, [%rd127];
	or.b32  	%r577, %r547, 128;
	add.s32 	%r578, %r577, %r80;
	mad.lo.s32 	%r579, %r578, 12288, %r24;
	mul.hi.s32 	%r580, %r579, 715827883;
	shr.u32 	%r581, %r580, 31;
	shr.s32 	%r582, %r580, 26;
	add.s32 	%r583, %r582, %r581;
	setp.lt.s32 	%p172, %r579, 0;
	mul.lo.s32 	%r584, %r583, 402653184;
	setp.ne.s32 	%p173, %r584, %r579;
	and.pred  	%p174, %p172, %p173;
	selp.s32 	%r585, -1, 0, %p174;
	add.s32 	%r586, %r583, %r585;
	mad.lo.s32 	%r587, %r586, -402653184, %r579;
	mul.wide.s32 	%rd128, %r587, 4;
	add.s64 	%rd129, %rd2, %rd128;
	ld.global.v4.u32 	{%r588, %r589, %r590, %r591}, [%rd129];
	or.b32  	%r592, %r547, 192;
	add.s32 	%r593, %r592, %r80;
	mad.lo.s32 	%r594, %r593, 12288, %r24;
	mul.hi.s32 	%r595, %r594, 715827883;
	shr.u32 	%r596, %r595, 31;
	shr.s32 	%r597, %r595, 26;
	add.s32 	%r598, %r597, %r596;
	setp.lt.s32 	%p175, %r594, 0;
	mul.lo.s32 	%r599, %r598, 402653184;
	setp.ne.s32 	%p176, %r599, %r594;
	and.pred  	%p177, %p175, %p176;
	selp.s32 	%r600, -1, 0, %p177;
	add.s32 	%r601, %r598, %r600;
	mad.lo.s32 	%r602, %r601, -402653184, %r594;
	mul.wide.s32 	%rd130, %r602, 4;
	add.s64 	%rd131, %rd2, %rd130;
	ld.global.v4.u32 	{%r603, %r604, %r605, %r606}, [%rd131];
	selp.b32 	%r607, %r560, %r558, %p165;
	shfl.sync.bfly.b32	%r608, %r607, 8, 31, -1;
	selp.b32 	%r483, %r558, %r608, %p165;
	selp.b32 	%r484, %r608, %r560, %p165;
	selp.b32 	%r609, %r561, %r559, %p165;
	shfl.sync.bfly.b32	%r610, %r609, 8, 31, -1;
	selp.b32 	%r491, %r559, %r610, %p165;
	selp.b32 	%r492, %r610, %r561, %p165;
	selp.b32 	%r611, %r575, %r573, %p165;
	shfl.sync.bfly.b32	%r612, %r611, 8, 31, -1;
	selp.b32 	%r499, %r573, %r612, %p165;
	selp.b32 	%r500, %r612, %r575, %p165;
	selp.b32 	%r613, %r576, %r574, %p165;
	shfl.sync.bfly.b32	%r614, %r613, 8, 31, -1;
	selp.b32 	%r507, %r574, %r614, %p165;
	selp.b32 	%r508, %r614, %r576, %p165;
	selp.b32 	%r615, %r590, %r588, %p165;
	shfl.sync.bfly.b32	%r616, %r615, 8, 31, -1;
	selp.b32 	%r515, %r588, %r616, %p165;
	selp.b32 	%r516, %r616, %r590, %p165;
	selp.b32 	%r617, %r591, %r589, %p165;
	shfl.sync.bfly.b32	%r618, %r617, 8, 31, -1;
	selp.b32 	%r523, %r589, %r618, %p165;
	selp.b32 	%r524, %r618, %r591, %p165;
	selp.b32 	%r619, %r605, %r603, %p165;
	shfl.sync.bfly.b32	%r620, %r619, 8, 31, -1;
	selp.b32 	%r531, %r603, %r620, %p165;
	selp.b32 	%r532, %r620, %r605, %p165;
	selp.b32 	%r621, %r606, %r604, %p165;
	shfl.sync.bfly.b32	%r622, %r621, 8, 31, -1;
	selp.b32 	%r539, %r604, %r622, %p165;
	selp.b32 	%r540, %r622, %r606, %p165;
	mov.u32 	%r541, 21520;
	// begin inline asm
	prmt.b32 %r482, %r483, %r484, %r541;
	// end inline asm
	mov.u32 	%r545, 30258;
	// begin inline asm
	prmt.b32 %r486, %r483, %r484, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r490, %r491, %r492, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r491, %r492, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r499, %r500, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r499, %r500, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r507, %r508, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r507, %r508, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r515, %r516, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r515, %r516, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r523, %r524, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r523, %r524, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r531, %r532, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r531, %r532, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r539, %r540, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r539, %r540, %r545;
	// end inline asm
	st.shared.u32 	[%rd7], %r482;
	st.shared.u32 	[%rd8], %r486;
	st.shared.u32 	[%rd9], %r490;
	st.shared.u32 	[%rd10], %r494;
	st.shared.u32 	[%rd11], %r498;
	st.shared.u32 	[%rd12], %r502;
	st.shared.u32 	[%rd13], %r506;
	st.shared.u32 	[%rd14], %r510;
	st.shared.u32 	[%rd15], %r514;
	st.shared.u32 	[%rd16], %r518;
	st.shared.u32 	[%rd17], %r522;
	st.shared.u32 	[%rd18], %r526;
	st.shared.u32 	[%rd19], %r530;
	st.shared.u32 	[%rd20], %r534;
	st.shared.u32 	[%rd21], %r538;
	st.shared.u32 	[%rd22], %r542;
	bar.sync 	0;
	mov.u32 	%r1632, 256;
	mov.u64 	%rd184, %rd42;
	mov.u64 	%rd185, %rd41;
	mov.u64 	%rd186, %rd40;
	mov.u64 	%rd187, %rd39;
	mov.u32 	%r1633, %r1628;
	mov.u32 	%r1634, %r1627;
	mov.u32 	%r1637, %r1626;
	mov.u32 	%r1638, %r1625;
$L__BB0_32:                             // %pass5753
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1628, %r1636;
	mov.u32 	%r1627, %r1635;
	mov.u32 	%r1625, %r1634;
	mov.u32 	%r1626, %r1633;
	ld.shared.u32 	%r1635, [%rd184];
	// begin inline asm
	mov.b32 %r628, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r639, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r627, %r1635, -2004318072;
	mov.u32 	%r626, 983055;
	// begin inline asm
	lop3.b32 %r625, %r626, %r627, %r628, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r629, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r630, %r628, %r629;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r633, %r625, %r630;
	// end inline asm
	mov.u32 	%r637, 15728880;
	// begin inline asm
	lop3.b32 %r636, %r637, %r627, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r640, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r641, %r639, %r640;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r644, %r636, %r641;
	// end inline asm
	shr.u32 	%r649, %r627, 8;
	// begin inline asm
	lop3.b32 %r647, %r626, %r649, %r628, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r651, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r652, %r628, %r651;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r655, %r647, %r652;
	// end inline asm
	// begin inline asm
	lop3.b32 %r658, %r637, %r649, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r662, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r663, %r639, %r662;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r666, %r658, %r663;
	// end inline asm
	// begin inline asm
	mov.b32 %r674, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r685, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r673, %r1638, -2004318072;
	// begin inline asm
	lop3.b32 %r671, %r626, %r673, %r674, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r675, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r676, %r674, %r675;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r679, %r671, %r676;
	// end inline asm
	// begin inline asm
	lop3.b32 %r682, %r637, %r673, %r685, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r686, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r687, %r685, %r686;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r690, %r682, %r687;
	// end inline asm
	shr.u32 	%r695, %r673, 8;
	// begin inline asm
	lop3.b32 %r693, %r626, %r695, %r674, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r697, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r698, %r674, %r697;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r701, %r693, %r698;
	// end inline asm
	// begin inline asm
	lop3.b32 %r704, %r637, %r695, %r685, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r708, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r709, %r685, %r708;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r712, %r704, %r709;
	// end inline asm
	mov.u32 	%r720, 0;
	// begin inline asm
	fma.rn.f16x2 %r717, %r134, %r679, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r723, %r134, %r690, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r729, %r134, %r701, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r735, %r134, %r712, %r720;
	// end inline asm
	// begin inline asm
	mov.b32 %r744, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r755, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r743, %r1625, -2004318072;
	// begin inline asm
	lop3.b32 %r741, %r626, %r743, %r744, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r745, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r746, %r744, %r745;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r749, %r741, %r746;
	// end inline asm
	// begin inline asm
	lop3.b32 %r752, %r637, %r743, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r756, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r757, %r755, %r756;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r760, %r752, %r757;
	// end inline asm
	shr.u32 	%r765, %r743, 8;
	// begin inline asm
	lop3.b32 %r763, %r626, %r765, %r744, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r768, %r744, %r767;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r771, %r763, %r768;
	// end inline asm
	// begin inline asm
	lop3.b32 %r774, %r637, %r765, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r779, %r755, %r778;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r782, %r774, %r779;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r785, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r787, %r785, %r749, %r717;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r791, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r793, %r791, %r760, %r723;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r797, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r799, %r797, %r771, %r729;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r803, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r805, %r803, %r782, %r735;
	// end inline asm
	// begin inline asm
	mov.b32 %r814, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r825, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r813, %r1627, -2004318072;
	// begin inline asm
	lop3.b32 %r811, %r626, %r813, %r814, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r815, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r816, %r814, %r815;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r819, %r811, %r816;
	// end inline asm
	// begin inline asm
	lop3.b32 %r822, %r637, %r813, %r825, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r826, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r827, %r825, %r826;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r830, %r822, %r827;
	// end inline asm
	shr.u32 	%r835, %r813, 8;
	// begin inline asm
	lop3.b32 %r833, %r626, %r835, %r814, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r837, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r838, %r814, %r837;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r841, %r833, %r838;
	// end inline asm
	// begin inline asm
	lop3.b32 %r844, %r637, %r835, %r825, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r848, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r849, %r825, %r848;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r852, %r844, %r849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r857, %r196, %r819, %r787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r863, %r196, %r830, %r793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r869, %r196, %r841, %r799;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r875, %r196, %r852, %r805;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r879, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r910, %r879, %r633, %r857;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r885, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r907, %r885, %r644, %r863;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r891, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r919, %r891, %r655, %r869;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r897, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r916, %r897, %r666, %r875;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r903, %r233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r905, %r903, %r907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r908, %r230, %r910, %r905;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r912, %r233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r914, %r912, %r916;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r917, %r230, %r919, %r914;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r921, %r233, %r910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r924, %r230, %r907, %r921;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r928, %r233, %r919;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r931, %r230, %r916, %r928;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r962, %r959}, {%r236, %r242, %r239, %r245}, {%r908, %r924}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r971, %r968}, {%r236, %r242, %r239, %r245}, {%r917, %r931}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r955, %r251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r957, %r955, %r959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r960, %r248, %r962, %r957;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r964, %r251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r966, %r964, %r968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r969, %r248, %r971, %r966;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r973, %r251, %r962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r976, %r248, %r959, %r973;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r980, %r251, %r971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r983, %r248, %r968, %r980;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r987, %r988}, {%r254, %r260, %r257, %r263}, {%r960, %r976}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r997, %r998}, {%r254, %r260, %r257, %r263}, {%r969, %r983}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1007, %r40, %r987;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1010, %r40, %r988;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1013, %r40, %r997;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1016, %r40, %r998;
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs128, %rs128};
	// end inline asm
	mov.u16 	%rs51, 18176;
	// begin inline asm
	mov.b32 %r1020, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1021, %r1007, %r1019;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1024, %r1021, %r1020;
	// end inline asm
	// begin inline asm
	mov.b32 %r1027, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1028, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1029, %r1010, %r1027;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1032, %r1029, %r1028;
	// end inline asm
	// begin inline asm
	mov.b32 %r1035, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1036, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1037, %r1013, %r1035;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1040, %r1037, %r1036;
	// end inline asm
	// begin inline asm
	mov.b32 %r1043, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1044, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1045, %r1016, %r1043;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1048, %r1045, %r1044;
	// end inline asm
	mov.u16 	%rs65, 26112;
	// begin inline asm
	mov.b32 %r1054, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1052, %r1024, %r1054;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1055, %r1032, %r1054;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1058, %r1040, %r1054;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1061, %r1048, %r1054;
	// end inline asm
	mov.u32 	%r1067, 25152;
	// begin inline asm
	prmt.b32 %r1064, %r1052, %r1058, %r1067;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1068, %r1055, %r1061, %r1067;
	// end inline asm
	shl.b32 	%r1075, %r1068, 4;
	mov.u32 	%r1073, 252645135;
	// begin inline asm
	lop3.b32 %r1072, %r1073, %r1064, %r1075, 202;
	// end inline asm
	st.shared.u32 	[%rd185], %r1072;
	ld.shared.u32 	%r1636, [%rd186];
	// begin inline asm
	mov.b32 %r1081, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1080, %r1636, -2004318072;
	// begin inline asm
	lop3.b32 %r1078, %r626, %r1080, %r1081, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1082, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1083, %r1081, %r1082;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1086, %r1078, %r1083;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1089, %r637, %r1080, %r1092, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1093, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1094, %r1092, %r1093;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1097, %r1089, %r1094;
	// end inline asm
	shr.u32 	%r1102, %r1080, 8;
	// begin inline asm
	lop3.b32 %r1100, %r626, %r1102, %r1081, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1104, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1105, %r1081, %r1104;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1108, %r1100, %r1105;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1111, %r637, %r1102, %r1092, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1115, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1116, %r1092, %r1115;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1119, %r1111, %r1116;
	// end inline asm
	// begin inline asm
	mov.b32 %r1127, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1138, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1126, %r1637, -2004318072;
	// begin inline asm
	lop3.b32 %r1124, %r626, %r1126, %r1127, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1128, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1129, %r1127, %r1128;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1132, %r1124, %r1129;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1135, %r637, %r1126, %r1138, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1139, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1140, %r1138, %r1139;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1143, %r1135, %r1140;
	// end inline asm
	shr.u32 	%r1148, %r1126, 8;
	// begin inline asm
	lop3.b32 %r1146, %r626, %r1148, %r1127, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1150, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1151, %r1127, %r1150;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1154, %r1146, %r1151;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1157, %r637, %r1148, %r1138, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1161, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1162, %r1138, %r1161;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1165, %r1157, %r1162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1170, %r134, %r1132, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1176, %r134, %r1143, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r134, %r1154, %r720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r134, %r1165, %r720;
	// end inline asm
	// begin inline asm
	mov.b32 %r1197, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1208, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1196, %r1626, -2004318072;
	// begin inline asm
	lop3.b32 %r1194, %r626, %r1196, %r1197, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1198, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1199, %r1197, %r1198;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1202, %r1194, %r1199;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1205, %r637, %r1196, %r1208, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1209, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1210, %r1208, %r1209;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1213, %r1205, %r1210;
	// end inline asm
	shr.u32 	%r1218, %r1196, 8;
	// begin inline asm
	lop3.b32 %r1216, %r626, %r1218, %r1197, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1220, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1221, %r1197, %r1220;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1224, %r1216, %r1221;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1227, %r637, %r1218, %r1208, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1231, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1232, %r1208, %r1231;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1235, %r1227, %r1232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1238, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1240, %r1238, %r1202, %r1170;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1244, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1246, %r1244, %r1213, %r1176;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1250, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1252, %r1250, %r1224, %r1182;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1256, %r165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1258, %r1256, %r1235, %r1188;
	// end inline asm
	// begin inline asm
	mov.b32 %r1267, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1278, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1266, %r1628, -2004318072;
	// begin inline asm
	lop3.b32 %r1264, %r626, %r1266, %r1267, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1268, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1269, %r1267, %r1268;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1272, %r1264, %r1269;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1275, %r637, %r1266, %r1278, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1279, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1280, %r1278, %r1279;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1283, %r1275, %r1280;
	// end inline asm
	shr.u32 	%r1288, %r1266, 8;
	// begin inline asm
	lop3.b32 %r1286, %r626, %r1288, %r1267, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1290, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1291, %r1267, %r1290;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1294, %r1286, %r1291;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1297, %r637, %r1288, %r1278, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1301, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1302, %r1278, %r1301;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1305, %r1297, %r1302;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1310, %r196, %r1272, %r1240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r196, %r1283, %r1246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1322, %r196, %r1294, %r1252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r196, %r1305, %r1258;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1332, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1363, %r1332, %r1086, %r1310;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1338, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1360, %r1338, %r1097, %r1316;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1344, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1372, %r1344, %r1108, %r1322;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1350, %r227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1369, %r1350, %r1119, %r1328;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1356, %r233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1358, %r1356, %r1360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1361, %r230, %r1363, %r1358;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1365, %r233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1367, %r1365, %r1369;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1370, %r230, %r1372, %r1367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1374, %r233, %r1363;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1377, %r230, %r1360, %r1374;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1381, %r233, %r1372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1384, %r230, %r1369, %r1381;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1415, %r1412}, {%r236, %r242, %r239, %r245}, {%r1361, %r1377}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1424, %r1421}, {%r236, %r242, %r239, %r245}, {%r1370, %r1384}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1408, %r251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1410, %r1408, %r1412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1413, %r248, %r1415, %r1410;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1417, %r251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r1417, %r1421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1422, %r248, %r1424, %r1419;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1426, %r251, %r1415;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1429, %r248, %r1412, %r1426;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1433, %r251, %r1424;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1436, %r248, %r1421, %r1433;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1440, %r1441}, {%r254, %r260, %r257, %r263}, {%r1413, %r1429}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1450, %r1451}, {%r254, %r260, %r257, %r263}, {%r1422, %r1436}, {%r720, %r720};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1460, %r40, %r1440;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1463, %r40, %r1441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1466, %r40, %r1450;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r40, %r1451;
	// end inline asm
	// begin inline asm
	mov.b32 %r1472, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1473, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1474, %r1460, %r1472;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1477, %r1474, %r1473;
	// end inline asm
	// begin inline asm
	mov.b32 %r1480, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1481, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1482, %r1463, %r1480;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1485, %r1482, %r1481;
	// end inline asm
	// begin inline asm
	mov.b32 %r1488, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1489, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1490, %r1466, %r1488;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1493, %r1490, %r1489;
	// end inline asm
	// begin inline asm
	mov.b32 %r1496, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1497, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1498, %r1469, %r1496;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1501, %r1498, %r1497;
	// end inline asm
	// begin inline asm
	mov.b32 %r1507, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1505, %r1477, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1508, %r1485, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1511, %r1493, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1514, %r1501, %r1507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1517, %r1505, %r1511, %r1067;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1521, %r1508, %r1514, %r1067;
	// end inline asm
	shl.b32 	%r1528, %r1521, 4;
	// begin inline asm
	lop3.b32 %r1525, %r1073, %r1517, %r1528, 202;
	// end inline asm
	st.shared.u32 	[%rd187], %r1525;
	add.s32 	%r1632, %r1632, -32;
	add.s64 	%rd187, %rd187, 4228;
	add.s64 	%rd186, %rd186, 4228;
	add.s64 	%rd185, %rd185, 4228;
	add.s64 	%rd184, %rd184, 4228;
	setp.eq.s32 	%p178, %r1632, 0;
	mov.u32 	%r1633, %r1628;
	mov.u32 	%r1634, %r1627;
	mov.u32 	%r1637, %r1626;
	mov.u32 	%r1638, %r1625;
	@%p178 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit9609
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	or.b32  	%r59, %r33, %r22;
	ld.shared.u32 	%r1534, [%rd23];
	ld.shared.u32 	%r1535, [%rd24+128];
	ld.shared.u32 	%r1542, [%rd25+4];
	ld.shared.u32 	%r1543, [%rd26+128];
	or.b32  	%r60, %r59, 64;
	ld.shared.u32 	%r1550, [%rd27];
	ld.shared.u32 	%r1551, [%rd28+128];
	ld.shared.u32 	%r1558, [%rd29+4];
	ld.shared.u32 	%r1559, [%rd30+128];
	ld.shared.u32 	%r1566, [%rd31];
	ld.shared.u32 	%r1567, [%rd32+128];
	ld.shared.u32 	%r1574, [%rd33+4];
	ld.shared.u32 	%r1575, [%rd34+128];
	ld.shared.u32 	%r1582, [%rd35];
	ld.shared.u32 	%r1583, [%rd36+128];
	ld.shared.u32 	%r1590, [%rd37+4];
	ld.shared.u32 	%r1591, [%rd38+128];
	// begin inline asm
	prmt.b32 %r1529, %r1534, %r1535, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1533, %r1534, %r1535, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1537, %r1542, %r1543, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1541, %r1542, %r1543, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1545, %r1550, %r1551, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1549, %r1550, %r1551, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1553, %r1558, %r1559, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1557, %r1558, %r1559, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1561, %r1566, %r1567, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1565, %r1566, %r1567, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1569, %r1574, %r1575, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1573, %r1574, %r1575, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1577, %r1582, %r1583, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1581, %r1582, %r1583, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1585, %r1590, %r1591, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1589, %r1590, %r1591, %r545;
	// end inline asm
	selp.b32 	%r1593, %r1533, %r1529, %p165;
	shfl.sync.bfly.b32	%r65, %r1593, 8, 31, -1;
	selp.b32 	%r1594, %r1541, %r1537, %p165;
	shfl.sync.bfly.b32	%r66, %r1594, 8, 31, -1;
	selp.b32 	%r1595, %r1549, %r1545, %p165;
	shfl.sync.bfly.b32	%r1596, %r1595, 8, 31, -1;
	selp.b32 	%r1597, %r1557, %r1553, %p165;
	shfl.sync.bfly.b32	%r1598, %r1597, 8, 31, -1;
	selp.b32 	%r1599, %r1565, %r1561, %p165;
	shfl.sync.bfly.b32	%r1600, %r1599, 8, 31, -1;
	selp.b32 	%r1601, %r1573, %r1569, %p165;
	shfl.sync.bfly.b32	%r1602, %r1601, 8, 31, -1;
	selp.b32 	%r1603, %r1581, %r1577, %p165;
	shfl.sync.bfly.b32	%r1604, %r1603, 8, 31, -1;
	selp.b32 	%r1605, %r1589, %r1585, %p165;
	shfl.sync.bfly.b32	%r1606, %r1605, 8, 31, -1;
	setp.lt.u32 	%p180, %r59, 96;
	shl.b32 	%r1624, %r59, 11;
	@%p180 bra 	$L__BB0_35;
// %bb.34:                              // %pass8977
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r1607, %r66, %r1541, %p165;
	selp.b32 	%r1608, %r1537, %r66, %p165;
	selp.b32 	%r1609, %r65, %r1533, %p165;
	selp.b32 	%r1610, %r1529, %r65, %p165;
	or.b32  	%r1612, %r26, %r1624;
	cvt.u64.u32 	%rd132, %r1612;
	add.s64 	%rd133, %rd132, %rd6;
	shr.u64 	%rd134, %rd133, 38;
	add.s64 	%rd135, %rd133, %rd134;
	shr.s64 	%rd136, %rd135, 26;
	setp.lt.s64 	%p182, %rd133, 0;
	and.b64  	%rd137, %rd135, -67108864;
	setp.ne.s64 	%p183, %rd137, %rd133;
	and.pred  	%p184, %p182, %p183;
	selp.u64 	%rd138, 1, 0, %p184;
	sub.s64 	%rd139, %rd138, %rd136;
	shl.b64 	%rd140, %rd139, 26;
	add.s64 	%rd141, %rd140, %rd133;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd143, %rd3, %rd142;
	st.global.v4.u32 	[%rd143], {%r1610, %r1608, %r1609, %r1607};
$L__BB0_35:                             // %pass8999
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r71, %r1561, %r1600, %p165;
	selp.b32 	%r72, %r1600, %r1565, %p165;
	selp.b32 	%r73, %r1569, %r1602, %p165;
	selp.b32 	%r74, %r1602, %r1573, %p165;
	selp.b32 	%r75, %r1577, %r1604, %p165;
	selp.b32 	%r76, %r1604, %r1581, %p165;
	selp.b32 	%r77, %r1585, %r1606, %p165;
	selp.b32 	%r78, %r1606, %r1589, %p165;
	setp.lt.u32 	%p185, %r60, 96;
	@%p185 bra 	$L__BB0_37;
// %bb.36:                              // %pass9093
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r67, %r1545, %r1596, %p165;
	selp.b32 	%r68, %r1596, %r1549, %p165;
	selp.b32 	%r69, %r1553, %r1598, %p165;
	selp.b32 	%r70, %r1598, %r1557, %p165;
	shl.b32 	%r1613, %r60, 11;
	or.b32  	%r1614, %r26, %r1613;
	cvt.u64.u32 	%rd144, %r1614;
	add.s64 	%rd145, %rd144, %rd6;
	shr.u64 	%rd146, %rd145, 38;
	add.s64 	%rd147, %rd145, %rd146;
	shr.s64 	%rd148, %rd147, 26;
	setp.lt.s64 	%p186, %rd145, 0;
	and.b64  	%rd149, %rd147, -67108864;
	setp.ne.s64 	%p187, %rd149, %rd145;
	and.pred  	%p188, %p186, %p187;
	selp.u64 	%rd150, 1, 0, %p188;
	sub.s64 	%rd151, %rd150, %rd148;
	shl.b64 	%rd152, %rd151, 26;
	add.s64 	%rd153, %rd152, %rd145;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd3, %rd154;
	st.global.v4.u32 	[%rd155], {%r67, %r69, %r68, %r70};
	bra.uni 	$L__BB0_37;
$L__BB0_38:                             // %L20177
	st.global.u32 	[%rd5], %r1623;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r1622, 2;
	st.global.u32 	[%rd5], %r1622;
	mov.u64 	%rd182, exception1892;
	cvta.global.u64 	%rd183, %rd182;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd183;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd55;
	st.param.b32 	[param0+8], %r79;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r1621, 3;
	st.global.u32 	[%rd5], %r1621;
	mov.u64 	%rd180, exception1892;
	cvta.global.u64 	%rd181, %rd180;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd181;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd55;
	st.param.b32 	[param0+8], %r79;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd56, exception1;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd55;
	st.param.b32 	[param0+8], %r79;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd58, exception1;
	cvta.global.u64 	%rd59, %rd58;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd59;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd55;
	st.param.b32 	[param0+8], %r79;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
