// Seed: 2199476605
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wand id_2[(  -1  &  -1  ) : -1],
    output tri id_3,
    output tri id_4
);
  logic id_6;
  ;
  parameter id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd86,
    parameter id_2 = 32'd30
) (
    output tri   _id_0,
    input  tri   id_1,
    input  uwire _id_2,
    output tri   id_3
    , id_10,
    input  tri1  id_4,
    input  tri   id_5
    , id_11#(
        .id_12(1)
    ) = -1,
    input  tri1  id_6,
    output tri1  id_7,
    input  tri   id_8 [id_0 : id_2]
);
  wire id_13;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_6,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
