VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7a9676256
Revision: v8.0.0-7558-g7a9676256
Compiled: 2024-06-19T15:34:41
Compiler: Clang 14.0.0 on Linux-5.15.0-89-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../vpr_arch_files/k4_N8_simple_fpga.xml /soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/yosys/outputs/add_syn.eblif --gen_post_synthesis_netlist on --write_rr_graph rr.xml --disp on --timing_report_detail aggregated --sdc_file fpga.sdc --route_chan_width 80 --constant_net_method route --write_vpr_constraints out_constraints.xml --fix_clusters vpr_pin_place

Using up to 1 parallel worker(s)

Architecture file: /soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../vpr_arch_files/k4_N8_simple_fpga.xml
Circuit name: add_syn

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 16.7 MiB, delta_rss +1.8 MiB)

Timing analysis: ON
Circuit netlist file: add_syn.net
Circuit placement file: add_syn.place
Circuit routing file: add_syn.route
Circuit SDC file: fpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'vpr_pin_place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 80
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 80
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: AGGREGATED
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: clbsite[0].I[32] unconnected pin in architecture.
Warning 2: clbsite[0].I[33] unconnected pin in architecture.
Warning 3: clbsite[0].I[34] unconnected pin in architecture.
Warning 4: clbsite[0].I[35] unconnected pin in architecture.
Warning 5: clbsite[0].I[36] unconnected pin in architecture.
Warning 6: clbsite[0].I[37] unconnected pin in architecture.
Warning 7: clbsite[0].I[38] unconnected pin in architecture.
Warning 8: clbsite[0].I[39] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.4 MiB)
Circuit file: /soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/yosys/outputs/add_syn.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.8 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 112
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 114
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 163
    .input :      17
    .latch :       2
    .output:     128
    0-LUT  :       1
    4-LUT  :      15
  Nets  : 35
    Avg Fanout:     5.1
    Max Fanout:   118.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 215
  Timing Graph Edges: 232
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 2 pins (0.9%), 2 blocks (1.2%)
# Load Timing Constraints
Warning 9: set_input_delay command matched but was not applied to primary output 'OUT[0]'
Warning 10: set_input_delay command matched but was not applied to primary output 'OUT[1]'
Warning 11: set_input_delay command matched but was not applied to primary output 'OUT[2]'
Warning 12: set_input_delay command matched but was not applied to primary output 'OUT[3]'
Warning 13: set_input_delay command matched but was not applied to primary output 'OUT[4]'
Warning 14: set_input_delay command matched but was not applied to primary output 'OUT[5]'
Warning 15: set_input_delay command matched but was not applied to primary output 'OUT[6]'
Warning 16: set_input_delay command matched but was not applied to primary output 'OUT[7]'
Warning 17: set_input_delay command matched but was not applied to primary output 'OUT[8]'
Warning 18: set_input_delay command matched but was not applied to primary output 'OUT[9]'
Warning 19: set_input_delay command matched but was not applied to primary output 'OUT[10]'
Warning 20: set_input_delay command matched but was not applied to primary output 'OUT[11]'
Warning 21: set_input_delay command matched but was not applied to primary output 'OUT[12]'
Warning 22: set_input_delay command matched but was not applied to primary output 'OUT[13]'
Warning 23: set_input_delay command matched but was not applied to primary output 'OUT[14]'
Warning 24: set_input_delay command matched but was not applied to primary output 'OUT[15]'
Warning 25: set_input_delay command matched but was not applied to primary output 'OUT[16]'
Warning 26: set_input_delay command matched but was not applied to primary output 'OUT[17]'
Warning 27: set_input_delay command matched but was not applied to primary output 'OUT[18]'
Warning 28: set_input_delay command matched but was not applied to primary output 'OUT[19]'
Warning 29: set_input_delay command matched but was not applied to primary output 'OUT[20]'
Warning 30: set_input_delay command matched but was not applied to primary output 'OUT[21]'
Warning 31: set_input_delay command matched but was not applied to primary output 'OUT[22]'
Warning 32: set_input_delay command matched but was not applied to primary output 'OUT[23]'
Warning 33: set_input_delay command matched but was not applied to primary output 'OUT[24]'
Warning 34: set_input_delay command matched but was not applied to primary output 'OUT[25]'
Warning 35: set_input_delay command matched but was not applied to primary output 'OUT[26]'
Warning 36: set_input_delay command matched but was not applied to primary output 'OUT[27]'
Warning 37: set_input_delay command matched but was not applied to primary output 'OUT[28]'
Warning 38: set_input_delay command matched but was not applied to primary output 'OUT[29]'
Warning 39: set_input_delay command matched but was not applied to primary output 'OUT[30]'
Warning 40: set_input_delay command matched but was not applied to primary output 'OUT[31]'
Warning 41: set_input_delay command matched but was not applied to primary output 'OUT[32]'
Warning 42: set_input_delay command matched but was not applied to primary output 'OUT[33]'
Warning 43: set_input_delay command matched but was not applied to primary output 'OUT[34]'
Warning 44: set_input_delay command matched but was not applied to primary output 'OUT[35]'
Warning 45: set_input_delay command matched but was not applied to primary output 'OUT[36]'
Warning 46: set_input_delay command matched but was not applied to primary output 'OUT[37]'
Warning 47: set_input_delay command matched but was not applied to primary output 'OUT[38]'
Warning 48: set_input_delay command matched but was not applied to primary output 'OUT[39]'
Warning 49: set_input_delay command matched but was not applied to primary output 'OUT[40]'
Warning 50: set_input_delay command matched but was not applied to primary output 'OUT[41]'
Warning 51: set_input_delay command matched but was not applied to primary output 'OUT[42]'
Warning 52: set_input_delay command matched but was not applied to primary output 'OUT[43]'
Warning 53: set_input_delay command matched but was not applied to primary output 'OUT[44]'
Warning 54: set_input_delay command matched but was not applied to primary output 'OUT[45]'
Warning 55: set_input_delay command matched but was not applied to primary output 'OUT[46]'
Warning 56: set_input_delay command matched but was not applied to primary output 'OUT[47]'
Warning 57: set_input_delay command matched but was not applied to primary output 'OUT[48]'
Warning 58: set_input_delay command matched but was not applied to primary output 'OUT[49]'
Warning 59: set_input_delay command matched but was not applied to primary output 'OUT[50]'
Warning 60: set_input_delay command matched but was not applied to primary output 'OUT[51]'
Warning 61: set_input_delay command matched but was not applied to primary output 'OUT[52]'
Warning 62: set_input_delay command matched but was not applied to primary output 'OUT[53]'
Warning 63: set_input_delay command matched but was not applied to primary output 'OUT[54]'
Warning 64: set_input_delay command matched but was not applied to primary output 'OUT[55]'
Warning 65: set_input_delay command matched but was not applied to primary output 'OUT[56]'
Warning 66: set_input_delay command matched but was not applied to primary output 'OUT[57]'
Warning 67: set_input_delay command matched but was not applied to primary output 'OUT[58]'
Warning 68: set_input_delay command matched but was not applied to primary output 'OUT[59]'
Warning 69: set_input_delay command matched but was not applied to primary output 'OUT[60]'
Warning 70: set_input_delay command matched but was not applied to primary output 'OUT[61]'
Warning 71: set_input_delay command matched but was not applied to primary output 'OUT[62]'
Warning 72: set_input_delay command matched but was not applied to primary output 'OUT[63]'
Warning 73: set_input_delay command matched but was not applied to primary output 'OUT[64]'
Warning 74: set_input_delay command matched but was not applied to primary output 'OUT[65]'
Warning 75: set_input_delay command matched but was not applied to primary output 'OUT[66]'
Warning 76: set_input_delay command matched but was not applied to primary output 'OUT[67]'
Warning 77: set_input_delay command matched but was not applied to primary output 'OUT[68]'
Warning 78: set_input_delay command matched but was not applied to primary output 'OUT[69]'
Warning 79: set_input_delay command matched but was not applied to primary output 'OUT[70]'
Warning 80: set_input_delay command matched but was not applied to primary output 'OUT[71]'
Warning 81: set_input_delay command matched but was not applied to primary output 'OUT[72]'
Warning 82: set_input_delay command matched but was not applied to primary output 'OUT[73]'
Warning 83: set_input_delay command matched but was not applied to primary output 'OUT[74]'
Warning 84: set_input_delay command matched but was not applied to primary output 'OUT[75]'
Warning 85: set_input_delay command matched but was not applied to primary output 'OUT[76]'
Warning 86: set_input_delay command matched but was not applied to primary output 'OUT[77]'
Warning 87: set_input_delay command matched but was not applied to primary output 'OUT[78]'
Warning 88: set_input_delay command matched but was not applied to primary output 'OUT[79]'
Warning 89: set_input_delay command matched but was not applied to primary output 'OUT[80]'
Warning 90: set_input_delay command matched but was not applied to primary output 'OUT[81]'
Warning 91: set_input_delay command matched but was not applied to primary output 'OUT[82]'
Warning 92: set_input_delay command matched but was not applied to primary output 'OUT[83]'
Warning 93: set_input_delay command matched but was not applied to primary output 'OUT[84]'
Warning 94: set_input_delay command matched but was not applied to primary output 'OUT[85]'
Warning 95: set_input_delay command matched but was not applied to primary output 'OUT[86]'
Warning 96: set_input_delay command matched but was not applied to primary output 'OUT[87]'
Warning 97: set_input_delay command matched but was not applied to primary output 'OUT[88]'
Warning 98: set_input_delay command matched but was not applied to primary output 'OUT[89]'
Warning 99: set_input_delay command matched but was not applied to primary output 'OUT[90]'
Warning 100: set_input_delay command matched but was not applied to primary output 'OUT[91]'
Warning 101: set_input_delay command matched but was not applied to primary output 'OUT[92]'
Warning 102: set_input_delay command matched but was not applied to primary output 'OUT[93]'
Warning 103: set_input_delay command matched but was not applied to primary output 'OUT[94]'
Warning 104: set_input_delay command matched but was not applied to primary output 'OUT[95]'
Warning 105: set_input_delay command matched but was not applied to primary output 'OUT[96]'
Warning 106: set_input_delay command matched but was not applied to primary output 'OUT[97]'
Warning 107: set_input_delay command matched but was not applied to primary output 'OUT[98]'
Warning 108: set_input_delay command matched but was not applied to primary output 'OUT[99]'
Warning 109: set_input_delay command matched but was not applied to primary output 'OUT[100]'
Warning 110: set_input_delay command matched but was not applied to primary output 'OUT[101]'
Warning 111: set_input_delay command matched but was not applied to primary output 'OUT[102]'
Warning 112: set_input_delay command matched but was not applied to primary output 'OUT[103]'
Warning 113: set_input_delay command matched but was not applied to primary output 'OUT[104]'
Warning 114: set_input_delay command matched but was not applied to primary output 'OUT[105]'
Warning 115: set_input_delay command matched but was not applied to primary output 'OUT[106]'
Warning 116: set_input_delay command matched but was not applied to primary output 'OUT[107]'
Warning 117: set_input_delay command matched but was not applied to primary output 'OUT[108]'
Warning 118: set_input_delay command matched but was not applied to primary output 'OUT[109]'
Warning 119: set_input_delay command matched but was not applied to primary output 'OUT[110]'
Warning 120: set_input_delay command matched but was not applied to primary output 'OUT[111]'
Warning 121: set_input_delay command matched but was not applied to primary output 'OUT[112]'
Warning 122: set_input_delay command matched but was not applied to primary output 'OUT[113]'
Warning 123: set_input_delay command matched but was not applied to primary output 'OUT[114]'
Warning 124: set_input_delay command matched but was not applied to primary output 'OUT[115]'
Warning 125: set_input_delay command matched but was not applied to primary output 'OUT[116]'
Warning 126: set_input_delay command matched but was not applied to primary output 'OUT[117]'
Warning 127: set_input_delay command matched but was not applied to primary output 'OUT[118]'
Warning 128: set_input_delay command matched but was not applied to primary output 'OUT[119]'
Warning 129: set_input_delay command matched but was not applied to primary output 'OUT[120]'
Warning 130: set_input_delay command matched but was not applied to primary output 'OUT[121]'
Warning 131: set_input_delay command matched but was not applied to primary output 'OUT[122]'
Warning 132: set_input_delay command matched but was not applied to primary output 'OUT[123]'
Warning 133: set_input_delay command matched but was not applied to primary output 'OUT[124]'
Warning 134: set_input_delay command matched but was not applied to primary output 'OUT[125]'
Warning 135: set_input_delay command matched but was not applied to primary output 'OUT[126]'
Warning 136: set_input_delay command matched but was not applied to primary output 'OUT[127]'
Warning 137: set_output_delay command matched but was not applied to primary input 'IN[0]'
Warning 138: set_output_delay command matched but was not applied to primary input 'IN[1]'
Warning 139: set_output_delay command matched but was not applied to primary input 'IN[2]'
Warning 140: set_output_delay command matched but was not applied to primary input 'IN[3]'
Warning 141: set_output_delay command matched but was not applied to primary input 'IN[4]'
Warning 142: set_output_delay command matched but was not applied to primary input 'IN[5]'
Warning 143: set_output_delay command matched but was not applied to primary input 'IN[6]'
Warning 144: set_output_delay command matched but was not applied to primary input 'IN[7]'
Warning 145: set_output_delay command matched but was not applied to primary input 'IN[8]'
Warning 146: set_output_delay command matched but was not applied to primary input 'IN[9]'
Warning 147: set_output_delay command matched but was not applied to primary input 'IN[10]'
Warning 148: set_output_delay command matched but was not applied to primary input 'IN[11]'
Warning 149: set_output_delay command matched but was not applied to primary input 'IN[12]'
Warning 150: set_output_delay command matched but was not applied to primary input 'IN[13]'
Warning 151: set_output_delay command matched but was not applied to primary input 'IN[14]'
Warning 152: set_output_delay command matched but was not applied to primary input 'IN[15]'
Warning 153: set_output_delay command matched but was not applied to primary input 'clk'

Applied 3 SDC commands from 'fpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Packing
Warning 154: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing '/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/yosys/outputs/add_syn.eblif'.

After removing unused inputs...
	total blocks: 163, total nets: 35, total inputs: 17, total outputs: 128
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 4.40544e-09
Packing with pin utilization targets: iotile:1,1 clbalutile:1,1
Packing with high fanout thresholds: iotile:128 clbalutile:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/163       3%                            1     6 x 6     
Failed route at end, repack cluster trying detailed routing at each stage.
    12/163       7%                            1     6 x 6     
    18/163      11%                            1     6 x 6     
    24/163      14%                            2     6 x 6     
Failed route at end, repack cluster trying detailed routing at each stage.
    30/163      18%                            2     6 x 6     
    36/163      22%                            2     6 x 6     
    42/163      25%                            8     6 x 6     
    48/163      29%                           14     6 x 6     
    54/163      33%                           20     6 x 6     
    60/163      36%                           26     6 x 6     
    66/163      40%                           32     6 x 6     
    72/163      44%                           38     6 x 6     
    78/163      47%                           44     6 x 6     
    84/163      51%                           50     6 x 6     
    90/163      55%                           56     6 x 6     
    96/163      58%                           62     6 x 6     
   102/163      62%                           68     6 x 6     
   108/163      66%                           74     6 x 6     
   114/163      69%                           80     6 x 6     
   120/163      73%                           86     6 x 6     
   126/163      77%                           92     6 x 6     
   132/163      80%                           98     6 x 6     
   138/163      84%                          104     6 x 6     
   144/163      88%                          110     6 x 6     
   150/163      92%                          116     6 x 6     
   156/163      95%                          122     6 x 6     
   162/163      99%                          128     6 x 6     
   168/163     103%                          134     6 x 6     
   174/163     106%                          140     6 x 6     
   180/163     110%                          146     6 x 6     

Logic Element (ble) detailed count:
  Total number of Logic Elements used : 18
  LEs used for logic and registers    : 0
  LEs used for logic only             : 16
  LEs used for registers only         : 2

Incr Slack updates 1 in 5.1241e-05 sec
Full Max Req/Worst Slack updates 1 in 2.48e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.2434e-05 sec
FPGA sized to 6 x 6 (fixedly)
Device Utilization: 0.17 (target 1.00)
	Block Utilization: 0.07 Type: insite
	Block Utilization: 0.50 Type: outsite
	Block Utilization: 0.33 Type: clbsite

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
    insite         17                                      0                            1   
   outsite        128                                      1                            0   
clbalusite          0                                      0                            0   
   clbsite          4                                  12.75                          4.5   
Absorbed logical nets 0 out of 35 nets, 35 nets not absorbed.

Netlist conversion complete.

# Packing took 0.64 seconds (max_rss 19.5 MiB, delta_rss +1.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'add_syn.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01393 seconds).
# Load packing took 0.02 seconds (max_rss 57.7 MiB, delta_rss +38.2 MiB)
Warning 155: Netlist contains 0 global net to non-global architecture pin connections
Warning 156: Logic block #3 ($undef) has only 1 output pin '$undef.O[7]'. It may be a constant generator.

Pb types usage...
  insite     : 17
   inpad     : 17
  outsite    : 128
   outpad    : 128
  clbsite    : 4
   ble       : 18
    lut4     : 16
     lut     : 16
    ff       : 2
     VPR_FF  : 2

# Create Device
## Build Device Grid
FPGA sized to 6 x 6: 36 grid tiles (fixedly)

Resource usage...
	Netlist
		17	blocks of type: insite
	Architecture
		256	blocks of type: iotile
	Netlist
		128	blocks of type: outsite
	Architecture
		256	blocks of type: iotile
	Netlist
		0	blocks of type: clbalusite
	Architecture
		12	blocks of type: clbalutile
	Netlist
		4	blocks of type: clbsite
	Architecture
		12	blocks of type: clbalutile

Device Utilization: 0.17 (target 1.00)
	Physical Tile iotile:
	Block Utilization: 0.07 Logical Block: insite
	Block Utilization: 0.50 Logical Block: outsite
	Physical Tile clbalutile:
	Block Utilization: 0.00 Logical Block: clbalusite
	Block Utilization: 0.33 Logical Block: clbsite

## Build Device Grid took 0.00 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:976
OPIN->CHANX/CHANY edge count before creating direct connections: 1928
OPIN->CHANX/CHANY edge count after creating direct connections: 1937
CHAN->CHAN type edge count:15520
## Build routing resource graph took 0.01 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 3608
  RR Graph Edges: 18433
# Create Device took 0.03 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.02 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.02 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Reading vpr_pin_place.

Warning 157: Block IN[16] has an invalid name and it is going to be skipped.
Warning 158: Block IN[17] has an invalid name and it is going to be skipped.
Warning 159: Block IN[18] has an invalid name and it is going to be skipped.
Warning 160: Block IN[19] has an invalid name and it is going to be skipped.
Warning 161: Block IN[20] has an invalid name and it is going to be skipped.
Warning 162: Block IN[21] has an invalid name and it is going to be skipped.
Warning 163: Block IN[22] has an invalid name and it is going to be skipped.
Warning 164: Block IN[23] has an invalid name and it is going to be skipped.
Warning 165: Block IN[24] has an invalid name and it is going to be skipped.
Warning 166: Block IN[25] has an invalid name and it is going to be skipped.
Warning 167: Block IN[26] has an invalid name and it is going to be skipped.
Warning 168: Block IN[27] has an invalid name and it is going to be skipped.
Warning 169: Block IN[28] has an invalid name and it is going to be skipped.
Warning 170: Block IN[29] has an invalid name and it is going to be skipped.
Warning 171: Block IN[30] has an invalid name and it is going to be skipped.
Warning 172: Block IN[31] has an invalid name and it is going to be skipped.
Warning 173: Block IN[32] has an invalid name and it is going to be skipped.
Warning 174: Block IN[33] has an invalid name and it is going to be skipped.
Warning 175: Block IN[34] has an invalid name and it is going to be skipped.
Warning 176: Block IN[35] has an invalid name and it is going to be skipped.
Warning 177: Block IN[36] has an invalid name and it is going to be skipped.
Warning 178: Block IN[37] has an invalid name and it is going to be skipped.
Warning 179: Block IN[38] has an invalid name and it is going to be skipped.
Warning 180: Block IN[39] has an invalid name and it is going to be skipped.
Warning 181: Block IN[40] has an invalid name and it is going to be skipped.
Warning 182: Block IN[41] has an invalid name and it is going to be skipped.
Warning 183: Block IN[42] has an invalid name and it is going to be skipped.
Warning 184: Block IN[43] has an invalid name and it is going to be skipped.
Warning 185: Block IN[44] has an invalid name and it is going to be skipped.
Warning 186: Block IN[45] has an invalid name and it is going to be skipped.
Warning 187: Block IN[46] has an invalid name and it is going to be skipped.
Warning 188: Block IN[47] has an invalid name and it is going to be skipped.
Warning 189: Block IN[48] has an invalid name and it is going to be skipped.
Warning 190: Block IN[49] has an invalid name and it is going to be skipped.
Warning 191: Block IN[50] has an invalid name and it is going to be skipped.
Warning 192: Block IN[51] has an invalid name and it is going to be skipped.
Warning 193: Block IN[52] has an invalid name and it is going to be skipped.
Warning 194: Block IN[53] has an invalid name and it is going to be skipped.
Warning 195: Block IN[54] has an invalid name and it is going to be skipped.
Warning 196: Block IN[55] has an invalid name and it is going to be skipped.
Warning 197: Block IN[56] has an invalid name and it is going to be skipped.
Warning 198: Block IN[57] has an invalid name and it is going to be skipped.
Warning 199: Block IN[58] has an invalid name and it is going to be skipped.
Warning 200: Block IN[59] has an invalid name and it is going to be skipped.
Warning 201: Block IN[60] has an invalid name and it is going to be skipped.
Warning 202: Block IN[61] has an invalid name and it is going to be skipped.
Warning 203: Block IN[62] has an invalid name and it is going to be skipped.
Warning 204: Block IN[63] has an invalid name and it is going to be skipped.
Warning 205: Block IN[64] has an invalid name and it is going to be skipped.
Warning 206: Block IN[65] has an invalid name and it is going to be skipped.
Warning 207: Block IN[66] has an invalid name and it is going to be skipped.
Warning 208: Block IN[67] has an invalid name and it is going to be skipped.
Warning 209: Block IN[68] has an invalid name and it is going to be skipped.
Warning 210: Block IN[69] has an invalid name and it is going to be skipped.
Warning 211: Block IN[70] has an invalid name and it is going to be skipped.
Warning 212: Block IN[71] has an invalid name and it is going to be skipped.
Warning 213: Block IN[72] has an invalid name and it is going to be skipped.
Warning 214: Block IN[73] has an invalid name and it is going to be skipped.
Warning 215: Block IN[74] has an invalid name and it is going to be skipped.
Warning 216: Block IN[75] has an invalid name and it is going to be skipped.
Warning 217: Block IN[76] has an invalid name and it is going to be skipped.
Warning 218: Block IN[77] has an invalid name and it is going to be skipped.
Warning 219: Block IN[78] has an invalid name and it is going to be skipped.
Warning 220: Block IN[79] has an invalid name and it is going to be skipped.
Warning 221: Block IN[80] has an invalid name and it is going to be skipped.
Warning 222: Block IN[81] has an invalid name and it is going to be skipped.
Warning 223: Block IN[82] has an invalid name and it is going to be skipped.
Warning 224: Block IN[83] has an invalid name and it is going to be skipped.
Warning 225: Block IN[84] has an invalid name and it is going to be skipped.
Warning 226: Block IN[85] has an invalid name and it is going to be skipped.
Warning 227: Block IN[86] has an invalid name and it is going to be skipped.
Warning 228: Block IN[87] has an invalid name and it is going to be skipped.
Warning 229: Block IN[88] has an invalid name and it is going to be skipped.
Warning 230: Block IN[89] has an invalid name and it is going to be skipped.
Warning 231: Block IN[90] has an invalid name and it is going to be skipped.
Warning 232: Block IN[91] has an invalid name and it is going to be skipped.
Warning 233: Block IN[92] has an invalid name and it is going to be skipped.
Warning 234: Block IN[93] has an invalid name and it is going to be skipped.
Warning 235: Block IN[94] has an invalid name and it is going to be skipped.
Warning 236: Block IN[95] has an invalid name and it is going to be skipped.
Warning 237: Block IN[96] has an invalid name and it is going to be skipped.
Warning 238: Block IN[97] has an invalid name and it is going to be skipped.
Warning 239: Block IN[98] has an invalid name and it is going to be skipped.
Warning 240: Block IN[99] has an invalid name and it is going to be skipped.
Warning 241: Block IN[100] has an invalid name and it is going to be skipped.
Warning 242: Block IN[101] has an invalid name and it is going to be skipped.
Warning 243: Block IN[102] has an invalid name and it is going to be skipped.
Warning 244: Block IN[103] has an invalid name and it is going to be skipped.
Warning 245: Block IN[104] has an invalid name and it is going to be skipped.
Warning 246: Block IN[105] has an invalid name and it is going to be skipped.
Warning 247: Block IN[106] has an invalid name and it is going to be skipped.
Warning 248: Block IN[107] has an invalid name and it is going to be skipped.
Warning 249: Block IN[108] has an invalid name and it is going to be skipped.
Warning 250: Block IN[109] has an invalid name and it is going to be skipped.
Warning 251: Block IN[110] has an invalid name and it is going to be skipped.
Warning 252: Block IN[111] has an invalid name and it is going to be skipped.
Warning 253: Block IN[112] has an invalid name and it is going to be skipped.
Warning 254: Block IN[113] has an invalid name and it is going to be skipped.
Warning 255: Block IN[114] has an invalid name and it is going to be skipped.
Warning 256: Block IN[115] has an invalid name and it is going to be skipped.
Warning 257: Block IN[116] has an invalid name and it is going to be skipped.
Warning 258: Block IN[117] has an invalid name and it is going to be skipped.
Warning 259: Block IN[118] has an invalid name and it is going to be skipped.
Warning 260: Block IN[119] has an invalid name and it is going to be skipped.
Warning 261: Block IN[120] has an invalid name and it is going to be skipped.
Warning 262: Block IN[121] has an invalid name and it is going to be skipped.
Warning 263: Block IN[122] has an invalid name and it is going to be skipped.
Warning 264: Block IN[123] has an invalid name and it is going to be skipped.
Warning 265: Block IN[124] has an invalid name and it is going to be skipped.
Warning 266: Block IN[125] has an invalid name and it is going to be skipped.
Warning 267: Block IN[126] has an invalid name and it is going to be skipped.
Warning 268: Block IN[127] has an invalid name and it is going to be skipped.
Successfully read constraints file vpr_pin_place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)

There are 178 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 166

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 2.07556 td_cost: 4.95434e-08
Initial placement estimated Critical Path Delay (CPD): 6.81247 ns
Initial placement estimated setup Total Negative Slack (sTNS): -44.0176 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.31247 ns

Initial placement estimated setup slack histogram:
[ -6.3e-09: -5.7e-09) 3 ( 25.0%) |*************************************************
[ -5.7e-09: -5.1e-09) 1 (  8.3%) |****************
[ -5.1e-09: -4.6e-09) 2 ( 16.7%) |*********************************
[ -4.6e-09:   -4e-09) 0 (  0.0%) |
[   -4e-09: -3.4e-09) 0 (  0.0%) |
[ -3.4e-09: -2.8e-09) 2 ( 16.7%) |*********************************
[ -2.8e-09: -2.2e-09) 0 (  0.0%) |
[ -2.2e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09:   -1e-09) 3 ( 25.0%) |*************************************************
[   -1e-09: -4.6e-10) 1 (  8.3%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

