Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Documentos/GitHub/trabSD/vhdl/tb_trabSD_isim_beh.exe -prj D:/Documentos/GitHub/trabSD/vhdl/tb_trabSD_beh.prj work.tb_trabSD 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/ipcore_dir/mem_entrada.vhd" into library work
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/ipcore_dir/mem_peso.vhd" into library work
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/ipcore_dir/mem_mascara.vhd" into library work
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/ipcore_dir/mem_saida.vhd" into library work
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/trabSD.vhd" into library work
Parsing VHDL file "D:/Documentos/GitHub/trabSD/vhdl/tb_trabSD.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity trabSD [trabsd_default]
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture mem_entrada_a of entity mem_entrada [mem_entrada_default]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture mem_peso_a of entity mem_peso [mem_peso_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture mem_mascara_a of entity mem_mascara [mem_mascara_default]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture mem_saida_a of entity mem_saida [mem_saida_default]
Compiling architecture behavior of entity tb_trabsd
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 46 VHDL Units
Built simulation executable D:/Documentos/GitHub/trabSD/vhdl/tb_trabSD_isim_beh.exe
Fuse Memory Usage: 43812 KB
Fuse CPU Usage: 842 ms
