$date
	Thu May 19 21:23:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitSampleCounter_tb $end
$var wire 1 ! idEnable $end
$var wire 1 " dataOut $end
$var reg 1 # clk $end
$var reg 1 $ dataIn $end
$var reg 4 % enable [3:0] $end
$scope module bsc $end
$var wire 1 # clk $end
$var wire 1 $ dataIn $end
$var wire 1 " dataOut $end
$var wire 4 & enable [3:0] $end
$var wire 1 ! idEnable $end
$var reg 4 ' count [3:0] $end
$var reg 1 ( data $end
$var reg 1 ) id $end
$var reg 1 * startFlag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
x)
x(
bx '
b0 &
b0 %
0$
1#
x"
x!
$end
#1
0#
#2
1#
#3
0#
#4
b1 %
b1 &
1#
#5
0#
#6
0*
b0 '
1!
1)
1#
#7
0#
#8
b100 %
b100 &
1#
#9
0#
#10
1#
#11
0#
#12
1$
b111 %
b111 &
1#
#13
0#
#14
1#
#15
0#
#16
0$
b1 %
b1 &
1#
#17
0#
#18
1#
#19
0#
#20
1$
b0 %
b0 &
1#
#21
0#
#22
1*
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
1#
#31
0#
#32
1#
