# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.0 Build 178 05/31/2012 SJ Web Edition
# Date created = 18:56:27  July 15, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		xillydemo_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX15BF14C8
set_global_assignment -name TOP_LEVEL_ENTITY xillydemo
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:56:27  JULY 15, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION 12.0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V

set_global_assignment -name SDC_FILE src/xillydemo.sdc
set_global_assignment -name VERILOG_FILE src/xillybus.v
set_global_assignment -name VHDL_FILE src/xillydemo.vhd
set_global_assignment -name VERILOG_FILE "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v"
set_global_assignment -name VERILOG_FILE "../pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v"
set_global_assignment -name VERILOG_FILE ../pcie_core/pcie_c4_1x.v
set_global_assignment -name VERILOG_FILE ../pcie_core/pcie_c4_1x_core.v
set_global_assignment -name VERILOG_FILE ../pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v
set_global_assignment -name VERILOG_FILE ../pcie_core/pcie_c4_1x_serdes.v
set_global_assignment -name QXP_FILE ../core/xillybus_core.qxp

set_location_assignment PIN_E7 -to clk_125
set_location_assignment PIN_E6 -to "clk_125(n)"
set_location_assignment PIN_M6 -to user_led[3]
set_location_assignment PIN_N5 -to user_led[2]
set_location_assignment PIN_C13 -to user_led[1]
set_location_assignment PIN_N8 -to user_led[0]
set_location_assignment PIN_A9 -to clk_50
set_location_assignment PIN_A10 -to pcie_perstn
set_location_assignment PIN_J2 -to pcie_rx
set_location_assignment PIN_J1 -to "pcie_rx(n)"
set_location_assignment PIN_G2 -to pcie_tx
set_location_assignment PIN_G1 -to "pcie_tx(n)"
set_location_assignment PIN_J6 -to pcie_refclk
set_location_assignment PIN_J7 -to "pcie_refclk(n)"

set_instance_assignment -name IO_STANDARD HCSL -to pcie_refclk
set_instance_assignment -name IO_STANDARD LVDS -to clk_125
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top