library ieee;
use ieee.std_logic_1164.all;
entity rdfff is
       port(d,clk,rst: in bit; q: out bit);
end rdfff;
architecture behavior of rdfff is
begin
    process(rst,clk)
begin
    if(rst='1')then
      q<='0';
     elsif(clk' event and clk='1')then
     end if;
end process;
end behavior;