m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/general/Quartus-lite-19.1.0.670-windows
Eadd_tb
Z0 w1586887988
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/simulation
Z4 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl
Z5 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl
l0
L13
V;TmIgSSa0[S;HdjLzRfKG3
!s100 NgQhV=@]_dc48O6^dDm=K1
Z6 OV;C;10.5b;63
32
Z7 !s110 1587025174
!i10b 1
Z8 !s108 1587025174.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl|
Z10 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asim
R1
R2
DEx4 work 6 add_tb 0 22 ;TmIgSSa0[S;HdjLzRfKG3
l30
L16
Vji7<WGC_1M7nN8JIPR8CZ2
!s100 QOD^g?X9933GXGnLDEC;R1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eforloop_tb
Z13 w1586886381
R3
Z14 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl
Z15 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl
l0
L1
V[HlVPmZNe1?efIm[]WNMX3
!s100 fh7z6iK@Ldj_ZS7<5KCDD2
R6
32
Z16 !s110 1587025173
!i10b 1
Z17 !s108 1587025173.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl|
Z19 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl|
!i113 1
R11
R12
Asim
DEx4 work 10 forloop_tb 0 22 [HlVPmZNe1?efIm[]WNMX3
l5
L4
VSQkYHEKXzJ<;QBDiF9gfA0
!s100 S7h`S3CMl22kmkd^8F7Ve3
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Efulladder1bit
Z20 w1586886773
R1
R2
R3
Z21 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl
Z22 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl
l0
L15
V^;dRD>c?W5mnVoo`XJNgA3
!s100 :lHGGiBnD7aU3`<3QVST`0
R6
32
R7
!i10b 1
R8
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl|
Z24 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl|
!i113 1
R11
R12
Alogic
R1
R2
DEx4 work 13 fulladder1bit 0 22 ^;dRD>c?W5mnVoo`XJNgA3
l25
L24
V27V_Zda3g9QgRAdY4U`G<3
!s100 5<>bJj<YiP?jBDFBQ9`9W3
R6
32
R7
!i10b 1
R8
R23
R24
!i113 1
R11
R12
Efulladder4bit
Z25 w1586886909
R1
R2
R3
Z26 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl
Z27 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl
l0
L16
VOj7V_EiI;6=Eb8;P[1k`43
!s100 7zTc@o_5Q4SUUIKolNYU`1
R6
32
R7
!i10b 1
R8
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl|
Z29 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl|
!i113 1
R11
R12
Alogic
R1
R2
Z30 DEx4 work 13 fulladder4bit 0 22 Oj7V_EiI;6=Eb8;P[1k`43
l37
L27
Z31 VWNIhHW4b858YNoMSg@z@N1
Z32 !s100 KLF7zkbS8@3^dE6<FIAb70
R6
32
R7
!i10b 1
R8
R28
R29
!i113 1
R11
R12
Ehelloworld_tb
Z33 w1586886402
R3
Z34 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl
Z35 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl
l0
L1
VBLCh8Xl:@DR5dSM166:>]0
!s100 Y<T=HhFKOeDo8=HSbnehH3
R6
32
R16
!i10b 1
R17
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl|
Z37 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl|
!i113 1
R11
R12
Asim
DEx4 work 13 helloworld_tb 0 22 BLCh8Xl:@DR5dSM166:>]0
l5
L4
VK@UzjRn3]d2`k?`z:0C5j3
!s100 bObXSh>ERiA?UHXRJFIPE0
R6
32
R16
!i10b 1
R17
R36
R37
!i113 1
R11
R12
Esimloop_tb
Z38 w1586886414
R3
Z39 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl
Z40 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl
l0
L1
V0ITk57Y5K>hYK9?5JW?7E1
!s100 CcOc_GZEi__=1UIBz0>WZ3
R6
32
R16
!i10b 1
R17
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl|
Z42 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl|
!i113 1
R11
R12
Asim
DEx4 work 10 simloop_tb 0 22 0ITk57Y5K>hYK9?5JW?7E1
l5
L4
V9U?Y=k:Y:jQYL@cb0Nefb0
!s100 bm8?m8GXcl]TKn8l3ozGY1
R6
32
R16
!i10b 1
R17
R41
R42
!i113 1
R11
R12
Et1q6_tb
Z43 w1587015723
Z44 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
Z45 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl
Z46 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl
l0
L10
VcLk==:G54CAh^f0bCKg4^1
!s100 eDI^NT^>B=9oX6KF8<hX52
R6
32
R7
!i10b 1
R8
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl|
Z48 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl|
!i113 1
R11
R12
Asim
R44
R1
R2
DEx4 work 7 t1q6_tb 0 22 cLk==:G54CAh^f0bCKg4^1
l17
L13
VOK5[W7Wb=_OH=kL9SfM_62
!s100 HO5[j3MRJTV8:zj9]8cT52
R6
32
R7
!i10b 1
R8
R47
R48
!i113 1
R11
R12
Ewloop_tb
Z49 w1586886732
R3
Z50 8C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl
Z51 FC:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl
l0
L1
VFB6]en5VCWgX]:HX6hoTl0
!s100 dFdh3lX2TQNb=Jiad47Bi3
R6
32
R16
!i10b 1
R17
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl|
Z53 !s107 C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl|
!i113 1
R11
R12
Asim
DEx4 work 8 wloop_tb 0 22 FB6]en5VCWgX]:HX6hoTl0
l5
L4
V<B;^9nhcK3iNZdjSX@FHO3
!s100 k>jzJjk;Ao9A^RV[H:IZL3
R6
32
R16
!i10b 1
R17
R52
R53
!i113 1
R11
R12
