<stg><name>des_dec</name>


<trans_list>

<trans id="403" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="12" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="19" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %input_r) nounwind, !map !8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 %key) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @des_dec_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %key_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %key) nounwind

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %input_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %init_perm_res_0 = phi i64 [ 0, %0 ], [ %init_perm_res, %2 ]

]]></Node>
<StgValue><ssdm name="init_perm_res_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln171 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln171, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln174_1 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %IP_addr = getelementptr [64 x i7]* @IP, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="IP_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
:3  %IP_load = load i7* %IP_addr, align 1

]]></Node>
<StgValue><ssdm name="IP_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="64">
<![CDATA[
:8  %trunc_ln174_1 = trunc i64 %init_perm_res_0 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %L = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %init_perm_res_0, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="L"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:1  %R = trunc i64 %init_perm_res_0 to i32

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
:3  %IP_load = load i7* %IP_addr, align 1

]]></Node>
<StgValue><ssdm name="IP_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln174 = sub i7 -64, %IP_load

]]></Node>
<StgValue><ssdm name="sub_ln174"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln174 = zext i7 %sub_ln174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %lshr_ln174 = lshr i64 %input_read, %zext_ln174

]]></Node>
<StgValue><ssdm name="lshr_ln174"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64">
<![CDATA[
:7  %trunc_ln174 = trunc i64 %lshr_ln174 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:9  %init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln174_1, i1 %trunc_ln174)

]]></Node>
<StgValue><ssdm name="init_perm_res"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %permuted_choice_1_0 = phi i64 [ 0, %3 ], [ %permuted_choice_1, %5 ]

]]></Node>
<StgValue><ssdm name="permuted_choice_1_0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i6 [ 0, %3 ], [ %i_5, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln182 = icmp eq i6 %i_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_5 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln182, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln184_1 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %PC1_addr = getelementptr [56 x i6]* @PC1, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="PC1_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6">
<![CDATA[
:3  %PC1_load = load i6* %PC1_addr, align 1

]]></Node>
<StgValue><ssdm name="PC1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="64">
<![CDATA[
:9  %trunc_ln184_1 = trunc i64 %permuted_choice_1_0 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln184_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="32">
<![CDATA[
:0  %C_1 = alloca i28

]]></Node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="32">
<![CDATA[
:1  %D = alloca i28

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:2  %sub_key_15 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
:3  %sub_key_15_1 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
:4  %sub_key_15_2 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:5  %sub_key_15_3 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:6  %sub_key_15_4 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_4"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:7  %sub_key_15_5 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:8  %sub_key_15_6 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_6"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
:9  %sub_key_15_7 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:10  %sub_key_15_8 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
:11  %sub_key_15_9 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:12  %sub_key_15_10 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_10"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:13  %sub_key_15_11 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_11"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
:14  %sub_key_15_12 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_12"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
:15  %sub_key_15_13 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_13"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
:16  %sub_key_15_14 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_14"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
:17  %sub_key_15_15 = alloca i64

]]></Node>
<StgValue><ssdm name="sub_key_15_15"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="28" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %C = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %permuted_choice_1_0, i32 28, i32 55)

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="64">
<![CDATA[
:19  %D_1 = trunc i64 %permuted_choice_1_0 to i28

]]></Node>
<StgValue><ssdm name="D_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
:20  store i28 %D_1, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  store i28 %C, i28* %C_1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %7

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln182"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6">
<![CDATA[
:3  %PC1_load = load i6* %PC1_addr, align 1

]]></Node>
<StgValue><ssdm name="PC1_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln184_2 = zext i6 %PC1_load to i7

]]></Node>
<StgValue><ssdm name="zext_ln184_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln184 = sub i7 -64, %zext_ln184_2

]]></Node>
<StgValue><ssdm name="sub_ln184"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln184 = zext i7 %sub_ln184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %lshr_ln184 = lshr i64 %key_read, %zext_ln184

]]></Node>
<StgValue><ssdm name="lshr_ln184"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
:8  %trunc_ln184 = trunc i64 %lshr_ln184 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:10  %permuted_choice_1 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln184_1, i1 %trunc_ln184)

]]></Node>
<StgValue><ssdm name="permuted_choice_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %4

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_2 = phi i5 [ 0, %6 ], [ %i_7, %loop3_end ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln192 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_7 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln192, label %.preheader3.preheader, label %loop3_begin

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln192"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop3_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
loop3_begin:2  %C_1_load = load i28* %C_1

]]></Node>
<StgValue><ssdm name="C_1_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
loop3_begin:3  %D_load = load i28* %D

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:4  %empty_11 = icmp eq i5 %i_2, 15

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:5  %empty_12 = icmp eq i5 %i_2, 8

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:6  %empty_13 = or i1 %empty_12, %empty_11

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:7  %empty_14 = icmp eq i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:8  %empty_15 = or i1 %empty_14, %empty_13

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop3_begin:9  %empty_16 = icmp eq i5 %i_2, 0

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop3_begin:10  %empty_17 = or i1 %empty_16, %empty_15

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop3_begin:11  br i1 %empty_17, label %._crit_edge14, label %8

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="28">
<![CDATA[
:0  %trunc_ln203 = trunc i28 %C_1_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %C_1_load, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:2  %C_2 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln203, i2 %tmp_3)

]]></Node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="28">
<![CDATA[
:3  %trunc_ln204 = trunc i28 %D_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_s = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %D_load, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:5  %D_2 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln204, i2 %tmp_s)

]]></Node>
<StgValue><ssdm name="D_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
:6  store i28 %D_2, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
:7  store i28 %C_2, i28* %C_1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %branch16.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
._crit_edge14:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %C_1_load, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge14:1  %trunc_ln197 = trunc i28 %C_1_load to i27

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
._crit_edge14:2  %C_3 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %trunc_ln197, i1 %tmp_2)

]]></Node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
._crit_edge14:3  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %D_load, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge14:4  %trunc_ln198 = trunc i28 %D_load to i27

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
._crit_edge14:5  %D_3 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %trunc_ln198, i1 %tmp_4)

]]></Node>
<StgValue><ssdm name="D_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
._crit_edge14:6  store i28 %D_3, i28* %D

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="28">
<![CDATA[
._crit_edge14:7  store i28 %C_3, i28* %C_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
<literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:8  br label %branch16.preheader

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="5">
<![CDATA[
branch16.preheader:19  %trunc_ln214 = trunc i5 %i_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %s_output_1 = alloca i32

]]></Node>
<StgValue><ssdm name="s_output_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:1  store i32 0, i32* %s_output_1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch16.preheader:0  %C_1_load_1 = load i28* %C_1

]]></Node>
<StgValue><ssdm name="C_1_load_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch16.preheader:1  %D_load_1 = load i28* %D

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:2  %sub_key_15_load = load i64* %sub_key_15

]]></Node>
<StgValue><ssdm name="sub_key_15_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:3  %sub_key_15_1_load = load i64* %sub_key_15_1

]]></Node>
<StgValue><ssdm name="sub_key_15_1_load"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:4  %sub_key_15_2_load = load i64* %sub_key_15_2

]]></Node>
<StgValue><ssdm name="sub_key_15_2_load"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:5  %sub_key_15_3_load = load i64* %sub_key_15_3

]]></Node>
<StgValue><ssdm name="sub_key_15_3_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:6  %sub_key_15_4_load = load i64* %sub_key_15_4

]]></Node>
<StgValue><ssdm name="sub_key_15_4_load"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:7  %sub_key_15_5_load = load i64* %sub_key_15_5

]]></Node>
<StgValue><ssdm name="sub_key_15_5_load"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:8  %sub_key_15_6_load = load i64* %sub_key_15_6

]]></Node>
<StgValue><ssdm name="sub_key_15_6_load"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:9  %sub_key_15_7_load = load i64* %sub_key_15_7

]]></Node>
<StgValue><ssdm name="sub_key_15_7_load"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:10  %sub_key_15_8_load = load i64* %sub_key_15_8

]]></Node>
<StgValue><ssdm name="sub_key_15_8_load"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:11  %sub_key_15_9_load = load i64* %sub_key_15_9

]]></Node>
<StgValue><ssdm name="sub_key_15_9_load"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:12  %sub_key_15_10_load = load i64* %sub_key_15_10

]]></Node>
<StgValue><ssdm name="sub_key_15_10_load"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:13  %sub_key_15_11_load = load i64* %sub_key_15_11

]]></Node>
<StgValue><ssdm name="sub_key_15_11_load"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:14  %sub_key_15_12_load = load i64* %sub_key_15_12

]]></Node>
<StgValue><ssdm name="sub_key_15_12_load"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:15  %sub_key_15_13_load = load i64* %sub_key_15_13

]]></Node>
<StgValue><ssdm name="sub_key_15_13_load"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:16  %sub_key_15_14_load = load i64* %sub_key_15_14

]]></Node>
<StgValue><ssdm name="sub_key_15_14_load"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
branch16.preheader:17  %sub_key_15_15_load = load i64* %sub_key_15_15

]]></Node>
<StgValue><ssdm name="sub_key_15_15_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="56" op_0_bw="56" op_1_bw="28" op_2_bw="28">
<![CDATA[
branch16.preheader:18  %tmp_9 = call i56 @_ssdm_op_BitConcatenate.i56.i28.i28(i28 %C_1_load_1, i28 %D_load_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:20  %sub_key_0_21_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 0, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i64 %sub_key_15_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_0_21_ph"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:21  %sub_key_1_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_1_load, i64 0, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i64 %sub_key_15_1_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_1_2_ph"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:22  %sub_key_2_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 0, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i64 %sub_key_15_2_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_2_2_ph"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:23  %sub_key_3_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 0, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i64 %sub_key_15_3_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_3_2_ph"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:24  %sub_key_4_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 0, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i64 %sub_key_15_4_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_4_2_ph"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:25  %sub_key_5_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 0, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i64 %sub_key_15_5_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_5_2_ph"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:26  %sub_key_6_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 0, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i64 %sub_key_15_6_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_6_2_ph"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:27  %sub_key_7_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 0, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i64 %sub_key_15_7_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_7_2_ph"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:28  %sub_key_8_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 0, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i64 %sub_key_15_8_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_8_2_ph"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:29  %sub_key_9_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 0, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i64 %sub_key_15_9_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_9_2_ph"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:30  %sub_key_10_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 0, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i64 %sub_key_15_10_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_10_2_ph"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:31  %sub_key_11_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 0, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i64 %sub_key_15_11_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_11_2_ph"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:32  %sub_key_12_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 0, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i64 %sub_key_15_12_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_12_2_ph"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:33  %sub_key_13_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i64 0, i64 %sub_key_15_13_load, i64 %sub_key_15_13_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_13_2_ph"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:34  %sub_key_14_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 %sub_key_15_14_load, i64 0, i64 %sub_key_15_14_load, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_14_2_ph"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
branch16.preheader:35  %sub_key_15_2_ph = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 %sub_key_15_15_load, i64 0, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="sub_key_15_2_ph"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:36  store i64 %sub_key_15_2_ph, i64* %sub_key_15_15

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:37  store i64 %sub_key_14_2_ph, i64* %sub_key_15_14

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:38  store i64 %sub_key_13_2_ph, i64* %sub_key_15_13

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:39  store i64 %sub_key_12_2_ph, i64* %sub_key_15_12

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:40  store i64 %sub_key_11_2_ph, i64* %sub_key_15_11

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:41  store i64 %sub_key_10_2_ph, i64* %sub_key_15_10

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:42  store i64 %sub_key_9_2_ph, i64* %sub_key_15_9

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:43  store i64 %sub_key_8_2_ph, i64* %sub_key_15_8

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:44  store i64 %sub_key_7_2_ph, i64* %sub_key_15_7

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:45  store i64 %sub_key_6_2_ph, i64* %sub_key_15_6

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:46  store i64 %sub_key_5_2_ph, i64* %sub_key_15_5

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:47  store i64 %sub_key_4_2_ph, i64* %sub_key_15_4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:48  store i64 %sub_key_3_2_ph, i64* %sub_key_15_3

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:49  store i64 %sub_key_2_2_ph, i64* %sub_key_15_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:50  store i64 %sub_key_1_2_ph, i64* %sub_key_15_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16.preheader:51  store i64 %sub_key_0_21_ph, i64* %sub_key_15

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch16.preheader:52  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
branch16:0  %j_0 = phi i6 [ 0, %branch16.preheader ], [ %j, %branch16.backedge ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch16:1  %icmp_ln216 = icmp eq i6 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch16:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch16:3  %j = add i6 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch16:4  br i1 %icmp_ln216, label %loop3_end, label %9

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="6">
<![CDATA[
:18  %zext_ln218 = zext i6 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %PC2_addr = getelementptr [48 x i6]* @PC2, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="PC2_addr"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6">
<![CDATA[
:20  %PC2_load = load i6* %PC2_addr, align 1

]]></Node>
<StgValue><ssdm name="PC2_load"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop3_end:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
loop3_end:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %sub_key_15_load_2 = load i64* %sub_key_15

]]></Node>
<StgValue><ssdm name="sub_key_15_load_2"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %sub_key_15_1_load_2 = load i64* %sub_key_15_1

]]></Node>
<StgValue><ssdm name="sub_key_15_1_load_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %sub_key_15_2_load_2 = load i64* %sub_key_15_2

]]></Node>
<StgValue><ssdm name="sub_key_15_2_load_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %sub_key_15_3_load_2 = load i64* %sub_key_15_3

]]></Node>
<StgValue><ssdm name="sub_key_15_3_load_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:4  %sub_key_15_4_load_2 = load i64* %sub_key_15_4

]]></Node>
<StgValue><ssdm name="sub_key_15_4_load_2"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:5  %sub_key_15_5_load_2 = load i64* %sub_key_15_5

]]></Node>
<StgValue><ssdm name="sub_key_15_5_load_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:6  %sub_key_15_6_load_2 = load i64* %sub_key_15_6

]]></Node>
<StgValue><ssdm name="sub_key_15_6_load_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:7  %sub_key_15_7_load_2 = load i64* %sub_key_15_7

]]></Node>
<StgValue><ssdm name="sub_key_15_7_load_2"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:8  %sub_key_15_8_load_2 = load i64* %sub_key_15_8

]]></Node>
<StgValue><ssdm name="sub_key_15_8_load_2"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9  %sub_key_15_9_load_2 = load i64* %sub_key_15_9

]]></Node>
<StgValue><ssdm name="sub_key_15_9_load_2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10  %sub_key_15_10_load_2 = load i64* %sub_key_15_10

]]></Node>
<StgValue><ssdm name="sub_key_15_10_load_2"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:11  %sub_key_15_11_load_2 = load i64* %sub_key_15_11

]]></Node>
<StgValue><ssdm name="sub_key_15_11_load_2"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:12  %sub_key_15_12_load_2 = load i64* %sub_key_15_12

]]></Node>
<StgValue><ssdm name="sub_key_15_12_load_2"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:13  %sub_key_15_13_load_2 = load i64* %sub_key_15_13

]]></Node>
<StgValue><ssdm name="sub_key_15_13_load_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:14  %sub_key_15_14_load_2 = load i64* %sub_key_15_14

]]></Node>
<StgValue><ssdm name="sub_key_15_14_load_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:15  %sub_key_15_15_load_2 = load i64* %sub_key_15_15

]]></Node>
<StgValue><ssdm name="sub_key_15_15_load_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln216"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
:17  %tmp_6 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_load_2, i64 %sub_key_15_1_load_2, i64 %sub_key_15_2_load_2, i64 %sub_key_15_3_load_2, i64 %sub_key_15_4_load_2, i64 %sub_key_15_5_load_2, i64 %sub_key_15_6_load_2, i64 %sub_key_15_7_load_2, i64 %sub_key_15_8_load_2, i64 %sub_key_15_9_load_2, i64 %sub_key_15_10_load_2, i64 %sub_key_15_11_load_2, i64 %sub_key_15_12_load_2, i64 %sub_key_15_13_load_2, i64 %sub_key_15_14_load_2, i64 %sub_key_15_15_load_2, i4 %trunc_ln214) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6">
<![CDATA[
:20  %PC2_load = load i6* %PC2_addr, align 1

]]></Node>
<StgValue><ssdm name="PC2_load"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:21  %sub_ln218 = sub i6 -8, %PC2_load

]]></Node>
<StgValue><ssdm name="sub_ln218"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="56" op_0_bw="6">
<![CDATA[
:22  %zext_ln218_1 = zext i6 %sub_ln218 to i56

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:23  %lshr_ln218 = lshr i56 %tmp_9, %zext_ln218_1

]]></Node>
<StgValue><ssdm name="lshr_ln218"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="56">
<![CDATA[
:24  %trunc_ln218 = trunc i56 %lshr_ln218 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="64">
<![CDATA[
:25  %trunc_ln218_1 = trunc i64 %tmp_6 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln218_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:26  %sub_key_0 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln218_1, i1 %trunc_ln218)

]]></Node>
<StgValue><ssdm name="sub_key_0"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:27  switch i4 %trunc_ln214, label %branch15 [
    i4 0, label %.branch16.backedge_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln218"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch14:0  store i64 %sub_key_0, i64* %sub_key_15_14

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch13:0  store i64 %sub_key_0, i64* %sub_key_15_13

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch12:0  store i64 %sub_key_0, i64* %sub_key_15_12

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch11:0  store i64 %sub_key_0, i64* %sub_key_15_11

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch10:0  store i64 %sub_key_0, i64* %sub_key_15_10

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch9:0  store i64 %sub_key_0, i64* %sub_key_15_9

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch8:0  store i64 %sub_key_0, i64* %sub_key_15_8

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch7:0  store i64 %sub_key_0, i64* %sub_key_15_7

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch6:0  store i64 %sub_key_0, i64* %sub_key_15_6

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch5:0  store i64 %sub_key_0, i64* %sub_key_15_5

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch4:0  store i64 %sub_key_0, i64* %sub_key_15_4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch3:0  store i64 %sub_key_0, i64* %sub_key_15_3

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch2:0  store i64 %sub_key_0, i64* %sub_key_15_2

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch1:0  store i64 %sub_key_0, i64* %sub_key_15_1

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
.branch16.backedge_crit_edge:0  store i64 %sub_key_0, i64* %sub_key_15

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.branch16.backedge_crit_edge:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
branch15:0  store i64 %sub_key_0, i64* %sub_key_15_15

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln214" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch16.backedge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch16.backedge:0  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader3:0  %temp = phi i32 [ %R_1, %Pipeline_loop4_end ], [ %R, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader3:1  %L_0 = phi i32 [ %temp, %Pipeline_loop4_end ], [ %L, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="L_0"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:2  %i_3 = phi i5 [ %i_8, %Pipeline_loop4_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %icmp_ln223 = icmp eq i5 %i_3, -16

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:5  %i_8 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:6  br i1 %icmp_ln223, label %16, label %Pipeline_loop4_begin

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pipeline_loop4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln223"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pipeline_loop4_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
Pipeline_loop4_begin:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %pre_output = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %temp, i32 %L_0)

]]></Node>
<StgValue><ssdm name="pre_output"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %s_input_0 = phi i64 [ 0, %Pipeline_loop4_begin ], [ %s_input, %11 ]

]]></Node>
<StgValue><ssdm name="s_input_0"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_1 = phi i6 [ 0, %Pipeline_loop4_begin ], [ %j_6, %11 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln227 = icmp eq i6 %j_1, -16

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %j_6 = add i6 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln227, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln229 = zext i6 %j_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %E_addr = getelementptr [48 x i6]* @E, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="E_addr"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6">
<![CDATA[
:3  %E_load = load i6* %E_addr, align 1

]]></Node>
<StgValue><ssdm name="E_load"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="63" op_0_bw="64">
<![CDATA[
:8  %trunc_ln229_1 = trunc i64 %s_input_0 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln229_1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64">
<![CDATA[
:0  %sub_key_15_load_1 = load i64* %sub_key_15

]]></Node>
<StgValue><ssdm name="sub_key_15_load_1"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64">
<![CDATA[
:1  %sub_key_15_1_load_1 = load i64* %sub_key_15_1

]]></Node>
<StgValue><ssdm name="sub_key_15_1_load_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64">
<![CDATA[
:2  %sub_key_15_2_load_1 = load i64* %sub_key_15_2

]]></Node>
<StgValue><ssdm name="sub_key_15_2_load_1"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64">
<![CDATA[
:3  %sub_key_15_3_load_1 = load i64* %sub_key_15_3

]]></Node>
<StgValue><ssdm name="sub_key_15_3_load_1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
:4  %sub_key_15_4_load_1 = load i64* %sub_key_15_4

]]></Node>
<StgValue><ssdm name="sub_key_15_4_load_1"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
:5  %sub_key_15_5_load_1 = load i64* %sub_key_15_5

]]></Node>
<StgValue><ssdm name="sub_key_15_5_load_1"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
:6  %sub_key_15_6_load_1 = load i64* %sub_key_15_6

]]></Node>
<StgValue><ssdm name="sub_key_15_6_load_1"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
:7  %sub_key_15_7_load_1 = load i64* %sub_key_15_7

]]></Node>
<StgValue><ssdm name="sub_key_15_7_load_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
:8  %sub_key_15_8_load_1 = load i64* %sub_key_15_8

]]></Node>
<StgValue><ssdm name="sub_key_15_8_load_1"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
:9  %sub_key_15_9_load_1 = load i64* %sub_key_15_9

]]></Node>
<StgValue><ssdm name="sub_key_15_9_load_1"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64">
<![CDATA[
:10  %sub_key_15_10_load_1 = load i64* %sub_key_15_10

]]></Node>
<StgValue><ssdm name="sub_key_15_10_load_1"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
:11  %sub_key_15_11_load_1 = load i64* %sub_key_15_11

]]></Node>
<StgValue><ssdm name="sub_key_15_11_load_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64">
<![CDATA[
:12  %sub_key_15_12_load_1 = load i64* %sub_key_15_12

]]></Node>
<StgValue><ssdm name="sub_key_15_12_load_1"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
:13  %sub_key_15_13_load_1 = load i64* %sub_key_15_13

]]></Node>
<StgValue><ssdm name="sub_key_15_13_load_1"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
:14  %sub_key_15_14_load_1 = load i64* %sub_key_15_14

]]></Node>
<StgValue><ssdm name="sub_key_15_14_load_1"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
:15  %sub_key_15_15_load_1 = load i64* %sub_key_15_15

]]></Node>
<StgValue><ssdm name="sub_key_15_15_load_1"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="5">
<![CDATA[
:16  %trunc_ln232 = trunc i5 %i_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %xor_ln232 = xor i4 %trunc_ln232, -1

]]></Node>
<StgValue><ssdm name="xor_ln232"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
:18  %tmp_5 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %sub_key_15_load_1, i64 %sub_key_15_1_load_1, i64 %sub_key_15_2_load_1, i64 %sub_key_15_3_load_1, i64 %sub_key_15_4_load_1, i64 %sub_key_15_5_load_1, i64 %sub_key_15_6_load_1, i64 %sub_key_15_7_load_1, i64 %sub_key_15_8_load_1, i64 %sub_key_15_9_load_1, i64 %sub_key_15_10_load_1, i64 %sub_key_15_11_load_1, i64 %sub_key_15_12_load_1, i64 %sub_key_15_13_load_1, i64 %sub_key_15_14_load_1, i64 %sub_key_15_15_load_1, i4 %xor_ln232) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="48" op_0_bw="64">
<![CDATA[
:19  %trunc_ln232_1 = trunc i64 %s_input_0 to i48

]]></Node>
<StgValue><ssdm name="trunc_ln232_1"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="48" op_0_bw="64">
<![CDATA[
:20  %trunc_ln232_2 = trunc i64 %tmp_5 to i48

]]></Node>
<StgValue><ssdm name="trunc_ln232_2"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="47" op_0_bw="64">
<![CDATA[
:21  %trunc_ln232_3 = trunc i64 %s_input_0 to i47

]]></Node>
<StgValue><ssdm name="trunc_ln232_3"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="47" op_0_bw="64">
<![CDATA[
:22  %trunc_ln232_4 = trunc i64 %tmp_5 to i47

]]></Node>
<StgValue><ssdm name="trunc_ln232_4"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:23  %xor_ln232_1 = xor i47 %trunc_ln232_4, %trunc_ln232_3

]]></Node>
<StgValue><ssdm name="xor_ln232_1"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:24  %xor_ln232_2 = xor i48 %trunc_ln232_2, %trunc_ln232_1

]]></Node>
<StgValue><ssdm name="xor_ln232_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %13

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln227"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6">
<![CDATA[
:3  %E_load = load i6* %E_addr, align 1

]]></Node>
<StgValue><ssdm name="E_load"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %sub_ln229 = sub i6 -32, %E_load

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
:5  %zext_ln229_1 = zext i6 %sub_ln229 to i32

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %lshr_ln229 = lshr i32 %temp, %zext_ln229_1

]]></Node>
<StgValue><ssdm name="lshr_ln229"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32">
<![CDATA[
:7  %trunc_ln229 = trunc i32 %lshr_ln229 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:9  %s_input = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln229_1, i1 %trunc_ln229)

]]></Node>
<StgValue><ssdm name="s_input"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %10

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_2 = phi i4 [ 0, %12 ], [ %j_7, %14 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln235 = icmp eq i4 %j_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_7 = add i4 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln235, label %.preheader.preheader, label %14

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="4">
<![CDATA[
:2  %trunc_ln240 = trunc i4 %j_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln240, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln240 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %shl_ln240 = shl i4 %j_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln240"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="4">
<![CDATA[
:6  %zext_ln240_1 = zext i4 %shl_ln240 to i6

]]></Node>
<StgValue><ssdm name="zext_ln240_1"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="4">
<![CDATA[
:7  %zext_ln240_2 = zext i4 %shl_ln240 to i7

]]></Node>
<StgValue><ssdm name="zext_ln240_2"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %sub_ln240 = sub i7 %zext_ln240, %zext_ln240_2

]]></Node>
<StgValue><ssdm name="sub_ln240"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:14  %shl_ln240_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln240, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln240_1"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="5">
<![CDATA[
:15  %zext_ln240_5 = zext i5 %shl_ln240_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln240_5"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %sub_ln240_1 = sub i6 -22, %zext_ln240_1

]]></Node>
<StgValue><ssdm name="sub_ln240_1"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %sub_ln240_2 = sub i6 %sub_ln240_1, %zext_ln240_5

]]></Node>
<StgValue><ssdm name="sub_ln240_2"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:26  %sub_ln243 = sub i6 -21, %zext_ln240_1

]]></Node>
<StgValue><ssdm name="sub_ln243"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:27  %sub_ln243_1 = sub i6 %sub_ln243, %zext_ln240_5

]]></Node>
<StgValue><ssdm name="sub_ln243_1"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="7">
<![CDATA[
:9  %sext_ln240 = sext i7 %sub_ln240 to i32

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="47" op_0_bw="32">
<![CDATA[
:10  %zext_ln240_3 = zext i32 %sext_ln240 to i47

]]></Node>
<StgValue><ssdm name="zext_ln240_3"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="48" op_0_bw="32">
<![CDATA[
:11  %zext_ln240_4 = zext i32 %sext_ln240 to i48

]]></Node>
<StgValue><ssdm name="zext_ln240_4"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:12  %lshr_ln240 = lshr i48 -136339441844224, %zext_ln240_4

]]></Node>
<StgValue><ssdm name="lshr_ln240"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:13  %and_ln240 = and i48 %lshr_ln240, %xor_ln232_2

]]></Node>
<StgValue><ssdm name="and_ln240"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="48" op_0_bw="6">
<![CDATA[
:18  %zext_ln240_6 = zext i6 %sub_ln240_2 to i48

]]></Node>
<StgValue><ssdm name="zext_ln240_6"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:19  %lshr_ln240_1 = lshr i48 %and_ln240, %zext_ln240_6

]]></Node>
<StgValue><ssdm name="lshr_ln240_1"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="48">
<![CDATA[
:20  %trunc_ln240_1 = trunc i48 %lshr_ln240_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln240_1"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
:21  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %lshr_ln240_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %or_ln241 = or i1 %tmp_7, %trunc_ln240_1

]]></Node>
<StgValue><ssdm name="or_ln241"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %lshr_ln240_1, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:24  %lshr_ln243 = lshr i47 -8796093022208, %zext_ln240_3

]]></Node>
<StgValue><ssdm name="lshr_ln243"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:25  %and_ln243 = and i47 %lshr_ln243, %xor_ln232_1

]]></Node>
<StgValue><ssdm name="and_ln243"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="47" op_0_bw="6">
<![CDATA[
:28  %zext_ln243 = zext i6 %sub_ln243_1 to i47

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:29  %lshr_ln243_1 = lshr i47 %and_ln243, %zext_ln243

]]></Node>
<StgValue><ssdm name="lshr_ln243_1"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="1" op_3_bw="4">
<![CDATA[
:30  %tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %tmp_8, i1 %or_ln241, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
:31  %sext_ln246 = sext i8 %tmp_10 to i9

]]></Node>
<StgValue><ssdm name="sext_ln246"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="47">
<![CDATA[
:32  %trunc_ln246 = trunc i47 %lshr_ln243_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8">
<![CDATA[
:33  %sext_ln246_1 = sext i8 %trunc_ln246 to i9

]]></Node>
<StgValue><ssdm name="sext_ln246_1"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34  %add_ln246 = add i9 %sext_ln246_1, %sext_ln246

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="9">
<![CDATA[
:35  %sext_ln246_2 = sext i9 %add_ln246 to i11

]]></Node>
<StgValue><ssdm name="sext_ln246_2"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
:36  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="10">
<![CDATA[
:37  %zext_ln246 = zext i10 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38  %add_ln246_1 = add i11 %sext_ln246_2, %zext_ln246

]]></Node>
<StgValue><ssdm name="add_ln246_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="11">
<![CDATA[
:39  %sext_ln246_3 = sext i11 %add_ln246_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln246_3"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %S_addr = getelementptr [512 x i4]* @S, i64 0, i64 %sext_ln246_3

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="9">
<![CDATA[
:41  %S_load = load i4* %S_addr, align 1

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %s_output_1_load = load i32* %s_output_1

]]></Node>
<StgValue><ssdm name="s_output_1_load"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="9">
<![CDATA[
:41  %S_load = load i4* %S_addr, align 1

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="32">
<![CDATA[
:42  %trunc_ln246_1 = trunc i32 %s_output_1_load to i28

]]></Node>
<StgValue><ssdm name="trunc_ln246_1"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:43  %s_output = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln246_1, i4 %S_load)

]]></Node>
<StgValue><ssdm name="s_output"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:44  store i32 %s_output, i32* %s_output_1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %13

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="362" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %f_function_res_0 = phi i32 [ %f_function_res, %15 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="f_function_res_0"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:1  %j_3 = phi i6 [ %j_8, %15 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %icmp_ln252 = icmp eq i6 %j_3, -32

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %j_8 = add i6 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln252, label %Pipeline_loop4_end, label %15

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln254 = zext i6 %j_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %P_addr = getelementptr [32 x i6]* @P, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="5">
<![CDATA[
:4  %P_load = load i6* %P_addr, align 1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="31" op_0_bw="32">
<![CDATA[
:9  %trunc_ln254_1 = trunc i32 %f_function_res_0 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln254_1"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Pipeline_loop4_end:0  %R_1 = xor i32 %f_function_res_0, %L_0

]]></Node>
<StgValue><ssdm name="R_1"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pipeline_loop4_end:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
Pipeline_loop4_end:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %s_output_1_load_1 = load i32* %s_output_1

]]></Node>
<StgValue><ssdm name="s_output_1_load_1"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln252"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="5">
<![CDATA[
:4  %P_load = load i6* %P_addr, align 1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %sub_ln254 = sub i6 -32, %P_load

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
:6  %zext_ln254_1 = zext i6 %sub_ln254 to i32

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %lshr_ln254 = lshr i32 %s_output_1_load_1, %zext_ln254_1

]]></Node>
<StgValue><ssdm name="lshr_ln254"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32">
<![CDATA[
:8  %trunc_ln254 = trunc i32 %lshr_ln254 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:10  %f_function_res = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln254_1, i1 %trunc_ln254)

]]></Node>
<StgValue><ssdm name="f_function_res"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_4 = phi i7 [ 0, %16 ], [ %i_6, %18 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %inv_init_perm_res_0 = phi i64 [ 0, %16 ], [ %inv_init_perm_res, %18 ]

]]></Node>
<StgValue><ssdm name="inv_init_perm_res_0"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln267 = icmp eq i7 %i_4, -64

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_6 = add i7 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln267, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln270_1 = zext i7 %i_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln270_1"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %PI_addr = getelementptr [64 x i7]* @PI, i64 0, i64 %zext_ln270_1

]]></Node>
<StgValue><ssdm name="PI_addr"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="6">
<![CDATA[
:3  %PI_load = load i7* %PI_addr, align 1

]]></Node>
<StgValue><ssdm name="PI_load"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="63" op_0_bw="64">
<![CDATA[
:8  %trunc_ln270_1 = trunc i64 %inv_init_perm_res_0 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="64">
<![CDATA[
:0  ret i64 %inv_init_perm_res_0

]]></Node>
<StgValue><ssdm name="ret_ln274"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="395" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln267"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="6">
<![CDATA[
:3  %PI_load = load i7* %PI_addr, align 1

]]></Node>
<StgValue><ssdm name="PI_load"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln270 = sub i7 -64, %PI_load

]]></Node>
<StgValue><ssdm name="sub_ln270"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln270 = zext i7 %sub_ln270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %lshr_ln270 = lshr i64 %pre_output, %zext_ln270

]]></Node>
<StgValue><ssdm name="lshr_ln270"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="64">
<![CDATA[
:7  %trunc_ln270 = trunc i64 %lshr_ln270 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:9  %inv_init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln270_1, i1 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="inv_init_perm_res"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %17

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
