INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/BarrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/BranchComparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/ImmediateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/Multiplexer_three_to_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/Multiplexer_two_to_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/PC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/RISCVMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Usman/Desktop/Project Final/RISCV_processor.srcs/sim_1/new/RISCVMain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_tb
