/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 288 160)
	(text "controller" (rect 5 0 40 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "enable" (rect 0 0 24 12)(font "Arial" ))
		(text "enable" (rect 21 43 45 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "data_in[7..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "data_in[7..0]" (rect 21 59 69 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "state_switch[1..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "state_switch[1..0]" (rect 21 75 88 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "RAM_WR" (rect 0 0 49 12)(font "Arial" ))
		(text "RAM_WR" (rect 202 27 251 39)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 1))
	)
	(port
		(pt 272 48)
		(output)
		(text "RAM_ADDR[1..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "RAM_ADDR[1..0]" (rect 171 43 251 55)(font "Arial" ))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "RAM_DATA_OUT[7..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "RAM_DATA_OUT[7..0]" (rect 145 59 251 71)(font "Arial" ))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "R_data_out[7..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "R_data_out[7..0]" (rect 183 75 251 87)(font "Arial" ))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 96)
		(output)
		(text "G_data_out[7..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "G_data_out[7..0]" (rect 184 91 251 103)(font "Arial" ))
		(line (pt 272 96)(pt 256 96)(line_width 3))
	)
	(port
		(pt 272 112)
		(output)
		(text "B_data_out[7..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "B_data_out[7..0]" (rect 185 107 251 119)(font "Arial" ))
		(line (pt 272 112)(pt 256 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 256 128)(line_width 1))
	)
)
