// Seed: 95271425
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_3 = 1;
  tri  id_12 = 1'b0, id_13;
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wand id_2,
    output wand id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wand id_7
);
  assign id_0 = id_6;
  assign id_0 = 1'd0;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_4,
      id_1,
      id_6,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.type_20 = 0;
endmodule
