INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arnav/fp_ws_systolic/fp_ws_systolic.srcs/sources_1/new/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arnav/fp_ws_systolic/fp_ws_systolic.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arnav/fp_ws_systolic/fp_ws_systolic.srcs/sources_1/new/pe_fp4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_fp4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arnav/fp_ws_systolic/fp_ws_systolic.srcs/sources_1/new/top_fp4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fp4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arnav/fp_ws_systolic/fp_ws_systolic.srcs/sim_1/new/tb_fp4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp4x4
