// Seed: 3114441673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6, id_7, id_8, id_9, id_10;
  always @(posedge 1) begin : LABEL_0
    $clog2(51);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd72
) (
    input supply1 id_0,
    output wand _id_1,
    input tri0 _id_2,
    input uwire id_3,
    output wor id_4
);
  wire id_6;
  assign id_4 = -1'b0;
  logic [id_1 : id_2] id_7;
  ;
  assign id_1 = id_2;
  always force id_1 = 1;
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7
  );
  initial
  fork : SymbolIdentifier
  join_none : SymbolIdentifier
endmodule
