
Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="EvenBenjamin_lib:ads3_testbenk:schematic"
define CapJT ( N__5  N__2 ) 
parameters  C=1 
C:C7  N__1 N__2 C=0.937*C pF 
L:L1  N__5 N__1 L=0.647e-9*C^-0.0414 R=3.74*C^-0.195 Ohm Noise=yes  
C:C10  N__2 0 C=0.0317 pF 
C:C9  N__5 0 C=0.0317 pF 
end CapJT
define JTInd0603low ( N__5  N__4 ) 
parameters  L=1 
C:C4  N__5 N__4 C=(-0.0008283*L^2 + 4.498e-007*L + 0.0381) pF 
C:C3  N__4 0 C=0.039 pF 
C:C2  N__5 0 C=0.039 pF 
C:C1  N__5 N__3 C=(0.06824*ln(L)+0.1291) pF 
L:L2  N__3 N__4 L=(0.9259*L^-0.02804) nH R=(0.0979*L^0.6291) Ohm Noise=yes  
L:L1  N__5 N__3 L=(-1.012e-7*L^2 + 0.9352*L - 0.7427) nH Noise=yes  
R:R2  N__5 N__3 R=1989 Ohm Noise=yes 
end JTInd0603low
define PA_1800MHz ( N__19  N__48 ) 
;parameters 
model MSub1 MSUB H=0.508 mm Er=3.38 Mur=1 Cond=5.87e7 Hu=1.0e+033 mm T=38 um TanD=0.0027 Rough=0 mm DielectricLossModel=1 FreqForEpsrTanD=1.0 GHz LowFreqForTanD=1.0 kHz HighFreqForTanD=1.0 THz RoughnessModel=2 
MTEE_ADS:Tee1  N__33 N__5 N__4 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MLIN2:TL1  N__19 N__33 Subst="MSub1" W=1.133 mm L=20 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL4  N__5 N__2 Subst="MSub1" W=1.133 mm L=6.605 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLEF2:TL3  N__10 Subst="MSub1" W=1.133 mm L=14.089 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MTEE_ADS:Tee2  N__7 N__11 N__10 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee3  N__31 N__15 N__29 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee4  N__40 N__9 N__52 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee5  N__47 N__17 N__8 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee6  N__37 N__20 N__24 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee7  N__26 N__23 N__21 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MTEE_ADS:Tee8  N__28 N__36 N__34 Subst="MSub1" W1=1.133 mm W2=1.133 mm W3=1.133 mm 
MLEF2:TL2  N__4 Subst="MSub1" W=1.133 mm L=20.836 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL5  N__22 N__7 Subst="MSub1" W=1.133 mm L=10.345 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL6  N__11 N__48 Subst="MSub1" W=1.133 mm L=20 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
#uselib "ckt" , "S2P"
S2P:SNP1  N__12 N__13 N__32 File="Z:\Documents\radioADS\EvenBenjamin_wrk\data\FPD1000AS.s2p" Type="touchstone" InterpMode="linear" InterpDom="" ExtrapMode="constant" Temp=27.0 CheckPassivity=0 
VIAGND:V1  N__32 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
VIAGND:V2  N__32 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
MLIN2:TL7  N__14 N__12 Subst="MSub1" W=2.2 mm L=3 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL8  N__13 N__36 Subst="MSub1" W=1.133 mm L=2 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL9  N__27 N__34 Subst="MSub1" W=1.133 mm L=10 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MCORN:Corn1  N__35 N__27 Subst="MSub1" W=1.133 mm 
MLIN2:TL10  N__35 N__26 Subst="MSub1" W=1.133 mm L=15 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
VIAGND:V3  N__6 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
MLIN2:TL11  N__23 N__39 Subst="MSub1" W=1.133 mm L=10 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MCORN:Corn2  N__39 N__38 Subst="MSub1" W=1.133 mm 
MLIN2:TL12  N__37 N__38 Subst="MSub1" W=1.133 mm L=8.64 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL13  0 N__20 Subst="MSub1" W=1.133 mm L=5 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
VIAGND:V4  N__25 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
CapJT:Kap1  N__28 N__22 C=33 
CapJT:Kap2  N__21 N__6 C=68 
#uselib "SMT_CapacitorLibrary" , "scCapp2_19950814" 
scCapp2_19950814:C1  N__24 N__25 family="sc_spr_293D_C010_X9_19960828" PART_NUM=1 
#uselib "SMT_ResistorLibrary" , "srTfrDiscrete_19971030" 
srTfrDiscrete_19971030:R1  N__43 N__14 family="sr_irc_CR_0805_J_19960828" PART_NUM=34 
CapJT:Kap3  N__2 N__9 C=3.9 
CapJT:Kap4  N__43 N__14 C=8.2 
MLIN2:TL14  N__42 N__43 Subst="MSub1" W=2.2 mm L=1 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MSTEP:Step1  N__40 N__42 Subst="MSub1" W1=1.133 mm W2=2.2 mm 
JTInd0603low:Kap5  N__51 N__52 L=1.8 
MLIN2:TL15  N__15 N__51 Subst="MSub1" W=1.133 mm L=5 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
#uselib "SMT_CapacitorLibrary" , "scCapp2_19950814" 
scCapp2_19950814:C2  N__8 N__30 family="sc_spr_293D_C010_X9_19960828" PART_NUM=1 
VIAGND:V5  N__30 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
MLIN2:TL16  N__45 N__31 Subst="MSub1" W=1.133 mm L=5 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
#uselib "SMT_ResistorLibrary" , "srTfrDiscrete_19971030" 
srTfrDiscrete_19971030:R2  N__46 N__45 family="sr_irc_CR_0805_J_19960828" PART_NUM=0 
CapJT:Kap6  N__18 N__29 C=33 
VIAGND:V6  N__18 Subst="MSub1" D=0.8 mm T=0.3 mm Rho=1.0 W=2 mm 
MLIN2:TL17  N__47 N__46 Subst="MSub1" W=1.133 mm L=5 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
MLIN2:TL18  0 N__17 Subst="MSub1" W=1.133 mm L=5 mm Wall1=2.5e+028 mm Wall2=2.5e+028 mm Mod=1 
end PA_1800MHz
PA_1800MHz:I__0  N__1 N__4 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=0.5 GHz Stop=6 GHz Step=10 MHz 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
aele Mu1=mu(S);
aele MuPrime1=mu_prime(S);
aele MaxGain1=max_gain(S);
aele SmGamma1=sm_gamma1(S);
aele SmGamma2=sm_gamma2(S);
Port:Term1  N__1 0 Num=1 Z=50 Ohm Noise=yes 
Port:Term2  N__4 0 Num=2 Z=50 Ohm Noise=yes 
