$date
	Mon Apr  8 08:59:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_newram2 $end
$var wire 16 ! ram_b_data_out [15:0] $end
$var wire 8 " ram_a_data_out [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ local_reset $end
$var reg 12 % ram_a_address [11:0] $end
$var reg 1 & ram_a_clk_enable $end
$var reg 8 ' ram_a_data_in [7:0] $end
$var reg 11 ( ram_b_address [10:0] $end
$var reg 1 ) ram_b_clk_enable $end
$var reg 1 * reset $end
$scope module fb $end
$var wire 12 + PortAAddr [11:0] $end
$var wire 1 # PortAClk $end
$var wire 1 & PortAClkEnable $end
$var wire 8 , PortADataIn [7:0] $end
$var wire 1 * PortAReset $end
$var wire 1 - PortAWriteEnable $end
$var wire 11 . PortBAddr [10:0] $end
$var wire 1 # PortBClk $end
$var wire 1 ) PortBClkEnable $end
$var wire 16 / PortBDataIn [15:0] $end
$var wire 1 * PortBReset $end
$var wire 1 0 PortBWriteEnable $end
$var wire 1 1 clk_a $end
$var wire 16 2 data_b_in [15:0] $end
$var wire 16 3 data_b_out_p2 [15:0] $end
$var wire 16 4 data_b_out_p1 [15:0] $end
$var wire 16 5 data_a_out_p2 [15:0] $end
$var wire 16 6 data_a_out_p1 [15:0] $end
$var wire 16 7 data_a_in [15:0] $end
$var wire 12 8 addr_b_p2 [11:0] $end
$var wire 12 9 addr_b_p1 [11:0] $end
$var wire 12 : addr_a [11:0] $end
$var wire 16 ; PortBDataOut [15:0] $end
$var wire 8 < PortADataOut [7:0] $end
$scope module mpram_ins_p1 $end
$var wire 24 = RAddr [23:0] $end
$var wire 12 > WAddr [11:0] $end
$var wire 16 ? WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var wire 32 @ RData [31:0] $end
$scope begin genblk1 $end
$scope module mrram_ins $end
$var wire 24 A RAddr [23:0] $end
$var wire 12 B WAddr [11:0] $end
$var wire 16 C WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 32 D RData [31:0] $end
$var integer 32 E _i_ [31:0] $end
$scope begin RPORTrpi[0] $end
$scope module dpram_i $end
$var wire 12 F RAddr [11:0] $end
$var wire 12 G WAddr [11:0] $end
$var wire 16 H WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 I bypass1 $end
$var wire 1 J bypass2 $end
$var wire 1 1 clk $end
$var wire 16 K RData_i [15:0] $end
$var reg 12 L RAddr_r [11:0] $end
$var reg 16 M RData [15:0] $end
$var reg 12 N WAddr_r [11:0] $end
$var reg 16 O WData_r [15:0] $end
$var reg 1 P WEnb_r $end
$scope module dpram_inst $end
$var wire 12 Q RAddr [11:0] $end
$var wire 12 R WAddr [11:0] $end
$var wire 16 S WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 16 T RData [15:0] $end
$var integer 32 U i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin RPORTrpi[1] $end
$scope module dpram_i $end
$var wire 12 V RAddr [11:0] $end
$var wire 12 W WAddr [11:0] $end
$var wire 16 X WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 Y bypass1 $end
$var wire 1 Z bypass2 $end
$var wire 1 1 clk $end
$var wire 16 [ RData_i [15:0] $end
$var reg 12 \ RAddr_r [11:0] $end
$var reg 16 ] RData [15:0] $end
$var reg 12 ^ WAddr_r [11:0] $end
$var reg 16 _ WData_r [15:0] $end
$var reg 1 ` WEnb_r $end
$scope module dpram_inst $end
$var wire 12 a RAddr [11:0] $end
$var wire 12 b WAddr [11:0] $end
$var wire 16 c WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 16 d RData [15:0] $end
$var integer 32 e i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module mpram_ins_p2 $end
$var wire 24 f RAddr [23:0] $end
$var wire 12 g WAddr [11:0] $end
$var wire 16 h WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var wire 32 i RData [31:0] $end
$scope begin genblk1 $end
$scope module mrram_ins $end
$var wire 24 j RAddr [23:0] $end
$var wire 12 k WAddr [11:0] $end
$var wire 16 l WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 32 m RData [31:0] $end
$var integer 32 n _i_ [31:0] $end
$scope begin RPORTrpi[0] $end
$scope module dpram_i $end
$var wire 12 o RAddr [11:0] $end
$var wire 12 p WAddr [11:0] $end
$var wire 16 q WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 r bypass1 $end
$var wire 1 s bypass2 $end
$var wire 1 1 clk $end
$var wire 16 t RData_i [15:0] $end
$var reg 12 u RAddr_r [11:0] $end
$var reg 16 v RData [15:0] $end
$var reg 12 w WAddr_r [11:0] $end
$var reg 16 x WData_r [15:0] $end
$var reg 1 y WEnb_r $end
$scope module dpram_inst $end
$var wire 12 z RAddr [11:0] $end
$var wire 12 { WAddr [11:0] $end
$var wire 16 | WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 16 } RData [15:0] $end
$var integer 32 ~ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin RPORTrpi[1] $end
$scope module dpram_i $end
$var wire 12 !" RAddr [11:0] $end
$var wire 12 "" WAddr [11:0] $end
$var wire 16 #" WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 $" bypass1 $end
$var wire 1 %" bypass2 $end
$var wire 1 1 clk $end
$var wire 16 &" RData_i [15:0] $end
$var reg 12 '" RAddr_r [11:0] $end
$var reg 16 (" RData [15:0] $end
$var reg 12 )" WAddr_r [11:0] $end
$var reg 16 *" WData_r [15:0] $end
$var reg 1 +" WEnb_r $end
$scope module dpram_inst $end
$var wire 12 ," RAddr [11:0] $end
$var wire 12 -" WAddr [11:0] $end
$var wire 16 ." WData [15:0] $end
$var wire 1 - WEnb $end
$var wire 1 1 clk $end
$var reg 16 /" RData [15:0] $end
$var integer 32 0" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0"
bx /"
b0 ."
b0 -"
b0 ,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
0%"
0$"
b0 #"
b0 ""
b0 !"
bx ~
bx }
b0 |
b0 {
b1 z
xy
bx x
bx w
bx v
bx u
bx t
0s
0r
b0 q
b0 p
b1 o
b11 n
bx m
b0 l
b0 k
b1 j
bx i
b0 h
b0 g
b1 f
bx e
bx d
b0 c
b0 b
b0 a
x`
bx _
bx ^
bx ]
bx \
bx [
0Z
0Y
b0 X
b0 W
b0 V
bx U
bx T
b0 S
b0 R
b0 Q
xP
bx O
bx N
bx M
bx L
bx K
0J
0I
b0 H
b0 G
b0 F
b11 E
bx D
b0 C
b0 B
b0 A
bx @
b0 ?
b0 >
b0 =
bx <
bx ;
b0 :
b0 9
b1 8
b0 7
bx 6
bx 5
bx 4
bx 3
b0 2
01
00
b0 /
b0 .
1-
b0 ,
b0 +
0*
1)
b0 (
b0 '
1&
b0 %
0$
0#
bx "
bx !
$end
#7520
b0 O
b0 L
b0 N
1P
b0 _
b0 \
b0 ^
1`
b0 x
b1 u
b0 w
1y
b0 *"
b0 '"
b0 )"
1+"
b10 U
b10 e
b10 ~
b10 0"
11
1$
1#
#15040
01
0#
#22560
b0 "
b0 <
b0xxxxxxxx !
b0xxxxxxxx ;
b0 5
b0 6
b0 4
b0xxxxxxxxxxxxxxxx i
b0xxxxxxxxxxxxxxxx m
b11 n
b0 @
b0 D
b11 E
b0 ("
b0 ]
b0 M
b0 &"
b0 /"
b0 [
b0 d
b0 K
b0 T
b10 0"
b10 ~
b10 e
b10 U
11
1*
1#
#30080
01
0#
#37600
b10 U
b10 e
b10 ~
b10 0"
11
0$
1#
#45120
01
0#
#52640
b10 0"
b10 ~
b10 e
b10 U
11
0*
1#
#60160
01
0#
#67680
b10 U
b10 e
b10 ~
b10 0"
11
1$
1#
#75200
01
0#
#82720
b10 0"
b10 ~
b10 e
b10 U
11
1*
1#
#90240
01
0#
#97760
b10 U
b10 e
b10 ~
b10 0"
11
0$
1#
#105280
01
0#
#112800
b10 0"
b10 ~
b10 e
b10 U
11
0*
1#
#120320
01
0#
#127840
b1000001 O
b1000001 _
b1000001 x
b1000001 *"
b10 U
b10 e
b10 ~
b10 0"
11
b1000001 7
b1000001 ?
b1000001 C
b1000001 H
b1000001 S
b1000001 X
b1000001 c
b1000001 h
b1000001 l
b1000001 q
b1000001 |
b1000001 #"
b1000001 ."
b1000001 '
b1000001 ,
1#
#135360
01
0#
#142880
bx "
bx <
b1000001xxxxxxxx !
b1000001xxxxxxxx ;
bx 5
bx 6
b1000001 4
bx i
bx m
bx0000000001000001 @
bx0000000001000001 D
bx ("
bx ]
b1000001 M
b1000010 *"
b1 '"
b1 )"
bx &"
bx /"
b1000010 x
b1 w
b1000010 _
b1 \
b1 ^
bx [
bx d
b1000010 O
b1 N
b1000001 K
b1000001 T
b10 0"
b10 ~
b10 e
b10 U
b1 V
b1 a
b11 E
b1 !"
b1 ,"
b11 n
11
b1000010 7
b1000010 ?
b1000010 C
b1000010 H
b1000010 S
b1000010 X
b1000010 c
b1000010 h
b1000010 l
b1000010 q
b1000010 |
b1000010 #"
b1000010 ."
b1000010 '
b1000010 ,
b1000000000000 =
b1000000000000 A
b1000000000001 f
b1000000000001 j
b1 :
b1 >
b1 B
b1 G
b1 R
b1 W
b1 b
b1 g
b1 k
b1 p
b1 {
b1 ""
b1 -"
b1 %
b1 +
1#
#150400
01
0#
#157920
b100000101000010 !
b100000101000010 ;
b1000010 3
bx0000000001000010 i
bx0000000001000010 m
b1000010 v
b1000011 O
b10 N
b1000011 _
b10 \
b10 ^
b1000010 t
b1000010 }
b1000011 x
b10 w
b1000011 *"
b10 '"
b10 )"
b10 U
b10 e
b10 ~
b10 0"
b10 V
b10 a
b11 E
b10 !"
b10 ,"
b11 n
11
b1000011 7
b1000011 ?
b1000011 C
b1000011 H
b1000011 S
b1000011 X
b1000011 c
b1000011 h
b1000011 l
b1000011 q
b1000011 |
b1000011 #"
b1000011 ."
b1000011 '
b1000011 ,
b10000000000000 =
b10000000000000 A
b10000000000001 f
b10000000000001 j
b10 :
b10 >
b10 B
b10 G
b10 R
b10 W
b10 b
b10 g
b10 k
b10 p
b10 {
b10 ""
b10 -"
b10 %
b10 +
1#
#165440
01
0#
#172960
b1000011xxxxxxxx !
b1000011xxxxxxxx ;
bx 3
b1000011 4
bx i
bx m
bx0000000001000011 @
bx0000000001000011 D
bx v
b1000011 M
b1000100 *"
b11 '"
b11 )"
b1000100 x
b11 u
b11 w
bx t
bx }
b1000100 _
b11 \
b11 ^
b1000100 O
b10 L
b11 N
b1000011 K
b1000011 T
b10 0"
b10 ~
b10 e
b10 U
b11 V
b11 a
b10 F
b10 Q
b11 E
b11 !"
b11 ,"
b11 o
b11 z
b11 n
11
b10 9
b11 8
b1 (
b1 .
b1000100 7
b1000100 ?
b1000100 C
b1000100 H
b1000100 S
b1000100 X
b1000100 c
b1000100 h
b1000100 l
b1000100 q
b1000100 |
b1000100 #"
b1000100 ."
b1000100 '
b1000100 ,
b11000000000010 =
b11000000000010 A
b11000000000011 f
b11000000000011 j
b11 :
b11 >
b11 B
b11 G
b11 R
b11 W
b11 b
b11 g
b11 k
b11 p
b11 {
b11 ""
b11 -"
b11 %
b11 +
1#
#180480
01
0#
#188000
b1000100 "
b1000100 <
b100001101000100 !
b100001101000100 ;
b1000100 6
b1000100 5
b1000100 3
b10001000000000001000011 @
b10001000000000001000011 D
b11 E
b10001000000000001000100 i
b10001000000000001000100 m
b11 n
b1000100 ]
b1000100 v
b1000100 ("
b1000100 [
b1000100 d
b1000100 t
b1000100 }
b1000100 &"
b1000100 /"
b10 U
b10 e
b10 ~
b10 0"
11
1#
#195520
01
0#
#203040
b10 0"
b10 ~
b10 e
b10 U
11
1#
#210560
01
0#
#218080
b10 U
b10 e
b10 ~
b10 0"
11
1#
#225600
01
0#
#233120
b10 0"
b10 ~
b10 e
b10 U
11
1#
