Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/41-openroad-repairantennas/1-diodeinsertion/freq_psc.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   freq_psc
Die area:                 ( 0 0 ) ( 83030 93750 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     447
Number of terminals:      37
Number of snets:          2
Number of nets:           356

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 110.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11625.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1410.
[INFO DRT-0033] via shape region query size = 135.
[INFO DRT-0033] met2 shape region query size = 92.
[INFO DRT-0033] via2 shape region query size = 108.
[INFO DRT-0033] met3 shape region query size = 105.
[INFO DRT-0033] via3 shape region query size = 108.
[INFO DRT-0033] met4 shape region query size = 31.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 376 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 104 unique inst patterns.
[INFO DRT-0084]   Complete 199 groups.
#scanned instances     = 447
#unique  instances     = 110
#stdCellGenAp          = 2940
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 2255
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1045
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:02, memory = 140.71 (MB), peak = 140.71 (MB)

[INFO DRT-0157] Number of guides:     1997

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 12 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 736.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 528.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 265.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 24.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1001 vertical wires in 1 frboxes and 552 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 58 vertical wires in 1 frboxes and 138 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 145.37 (MB), peak = 145.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.74 (MB), peak = 145.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 156.07 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:01, memory = 170.42 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:01, memory = 170.68 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:02, memory = 170.68 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        3      5      2      7
Short                0     12      0      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 533.14 (MB), peak = 533.14 (MB)
Total wire length = 4709 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2477 um.
Total wire length on LAYER met2 = 2117 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1963.
Up-via summary (total 1963):

-----------------------
 FR_MASTERSLICE       0
            li1    1015
           met1     924
           met2      24
           met3       0
           met4       0
-----------------------
                   1963


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 533.14 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 545.00 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:01, memory = 556.08 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 557.11 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:01, memory = 557.11 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:02, memory = 557.25 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met3
Metal Spacing        5      6
Short               12      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 558.34 (MB), peak = 578.51 (MB)
Total wire length = 4711 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2480 um.
Total wire length on LAYER met2 = 2115 um.
Total wire length on LAYER met3 = 115 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1960.
Up-via summary (total 1960):

-----------------------
 FR_MASTERSLICE       0
            li1    1012
           met1     924
           met2      24
           met3       0
           met4       0
-----------------------
                   1960


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 558.34 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 558.34 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 560.38 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 560.38 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:00, memory = 576.11 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:00, memory = 579.46 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 579.46 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 593.12 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:02, memory = 594.73 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 594.73 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        9      1
Short                9      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:02, memory = 594.73 (MB), peak = 619.16 (MB)
Total wire length = 4704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2458 um.
Total wire length on LAYER met2 = 2126 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1975.
Up-via summary (total 1975):

-----------------------
 FR_MASTERSLICE       0
            li1    1012
           met1     939
           met2      24
           met3       0
           met4       0
-----------------------
                   1975


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 623.09 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 623.09 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 623.09 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 640.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 640.36 (MB), peak = 640.36 (MB)
Total wire length = 4704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2419 um.
Total wire length on LAYER met2 = 2143 um.
Total wire length on LAYER met3 = 140 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1986.
Up-via summary (total 1986):

-----------------------
 FR_MASTERSLICE       0
            li1    1012
           met1     947
           met2      27
           met3       0
           met4       0
-----------------------
                   1986


[INFO DRT-0198] Complete detail routing.
Total wire length = 4704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2419 um.
Total wire length on LAYER met2 = 2143 um.
Total wire length on LAYER met3 = 140 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1986.
Up-via summary (total 1986):

-----------------------
 FR_MASTERSLICE       0
            li1    1012
           met1     947
           met2      27
           met3       0
           met4       0
-----------------------
                   1986


[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:08, memory = 640.36 (MB), peak = 640.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                52     195.19
  Tap cell                                 70      87.58
  Clock buffer                              6     132.63
  Timing Repair Buffer                     48     251.49
  Inverter                                 63     236.48
  Clock inverter                            2      10.01
  Sequential cell                          33     829.55
  Multi-Input combinational cell          173    1271.22
  Total                                   447    3014.14
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/43-openroad-detailedrouting/freq_psc.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/43-openroad-detailedrouting/freq_psc.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/43-openroad-detailedrouting/freq_psc.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/43-openroad-detailedrouting/freq_psc.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-23_18-05-50/43-openroad-detailedrouting/freq_psc.sdc'…
