 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mult_accum
Version: M-2016.12
Date   : Mon Nov 20 10:16:58 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by clk)
  Endpoint: prod_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_accum_DW02_mult_0
                     ZeroWireload          tcbn40lpbwptc
  mult_accum         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  mult_accum_DW01_add_1
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.75       0.75 r
  A[1] (in)                                               0.02       0.77 r
  mult_15/A[1] (mult_accum_DW02_mult_0)                   0.00       0.77 r
  mult_15/U17/ZN (INVD1BWP)                               0.04       0.81 f
  mult_15/U99/ZN (NR2D0BWP)                               0.07       0.88 r
  mult_15/U4/Z (AN2XD1BWP)                                0.07       0.94 r
  mult_15/S2_2_3/CO (FA1D0BWP)                            0.12       1.06 r
  mult_15/S2_3_3/CO (FA1D0BWP)                            0.12       1.18 r
  mult_15/S2_4_3/CO (FA1D0BWP)                            0.12       1.31 r
  mult_15/S2_5_3/CO (FA1D0BWP)                            0.12       1.43 r
  mult_15/S2_6_3/CO (FA1D0BWP)                            0.12       1.55 r
  mult_15/S4_3/S (FA1D0BWP)                               0.14       1.69 r
  mult_15/U35/Z (XOR2D1BWP)                               0.08       1.77 f
  mult_15/FS_1/A[8] (mult_accum_DW01_add_1)               0.00       1.77 f
  mult_15/FS_1/U36/ZN (NR2D0BWP)                          0.05       1.82 r
  mult_15/FS_1/U34/Z (OA21D0BWP)                          0.07       1.89 r
  mult_15/FS_1/U31/ZN (IAO21D0BWP)                        0.08       1.97 r
  mult_15/FS_1/U26/Z (OA21D0BWP)                          0.08       2.05 r
  mult_15/FS_1/U21/ZN (OAI21D0BWP)                        0.05       2.10 f
  mult_15/FS_1/U19/ZN (NR2D0BWP)                          0.05       2.15 r
  mult_15/FS_1/U18/ZN (MOAI22D0BWP)                       0.04       2.18 f
  mult_15/FS_1/U13/Z (XOR2D1BWP)                          0.08       2.26 r
  mult_15/FS_1/SUM[13] (mult_accum_DW01_add_1)            0.00       2.26 r
  mult_15/PRODUCT[15] (mult_accum_DW02_mult_0)            0.00       2.26 r
  prod_reg_reg[15]/D (EDFQD1BWP)                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  prod_reg_reg[15]/CP (EDFQD1BWP)                         0.00       2.50 r
  library setup time                                     -0.08       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


1
