package v

import chisel3._
import chisel3.util.{Fill, Mux1H, UIntToOH, Valid}

class OtherUnitReq(param: LaneParameters) extends Bundle {
  val src:        Vec[UInt] = Vec(2, UInt(param.ELEN.W))
  val opcode:     UInt = UInt(3.W)
  val extendType: Valid[ExtendInstructionType] = Valid(new ExtendInstructionType)
  val imm:        UInt = UInt(3.W)
  val groupIndex: UInt = UInt(param.groupSizeBits.W)
  val laneIndex:  UInt = UInt(param.laneIndexBits.W)
  val sign:       Bool = Bool()
}

class OtherUnitCsr extends Bundle {
  val vSew: UInt = UInt(2.W)
  val vxrm: UInt = UInt(2.W)
}

class OtherUnitResp(param: DataPathParam) extends Bundle {
  val data: UInt = UInt(param.dataWidth.W)
  // true -> gather && vs1 <= vl max
  val gatherCheck: Bool = Bool()
  val clipFail:    Bool = Bool()
  val ffoSuccess:  Bool = Bool()
}

class OtherUnit(param: LaneParameters) extends Module {
  val req:  OtherUnitReq = IO(Input(new OtherUnitReq(param)))
  val resp: OtherUnitResp = IO(Output(new OtherUnitResp(param.datePathParam)))
  val csr:  OtherUnitCsr = IO(Input(new OtherUnitCsr))

  val ffo:      LaneFFO = Module(new LaneFFO(param.datePathParam))
  val popCount: LanePopCount = Module(new LanePopCount(param.datePathParam))
  val vSewOH:   UInt = UIntToOH(csr.vSew)(2, 0)
  // ["slide", "rgather", "merge", "mv", "clip", "compress"]
  val opcodeOH: UInt = UIntToOH(req.opcode)(5, 0)

  ffo.src := req.src.head
  ffo.resultSelect := req.opcode
  popCount.src := req.src.head

  val signValue:  Bool = req.src.head(param.ELEN - 1) && req.sign
  val signExtend: UInt = Fill(param.ELEN, signValue)

  // clip 2sew -> sew
  // vSew 0 -> sew = 8 => log2(sew) = 4
  val clipSize: UInt = Mux1H(vSewOH(2, 1), Seq(false.B ## req.src.last(4), req.src.last(5, 4))) ## req.src.last(3, 0)
  //                   Mux1H(vSewOH, Seq(req.src.last(3, 0), req.src.last(4, 0), req.src.last(5, 0)))
  val roundTail: UInt = (1.U << clipSize).asUInt
  val lostMSB:   UInt = (roundTail >> 1).asUInt
  val roundMask: UInt = roundTail - 1.U

  // v[d - 1]
  val vds1: Bool = (lostMSB & req.src.head).orR
  // v[d -2 : 0]
  val vLostLSB: Bool = (roundMask & req.src.head).orR // TODO: is this WithoutMSB
  // v[d]
  val vd: Bool = (roundTail & req.src.head).orR
  // r
  val roundR:      Bool = Mux1H(UIntToOH(csr.vxrm), Seq(vds1, vds1 & (vLostLSB | vd), false.B, !vd & (vds1 | vLostLSB)))
  val roundResult: UInt = (((signExtend ## req.src.head) >> clipSize).asUInt + roundR)(param.ELEN - 1, 0)

  // gather: vSew = 0 -> vlMax = VLEN
  val gatherCheck: Bool = Mux1H(
    vSewOH,
    Seq(req.src.head <= param.VLEN.U, req.src.head <= (param.VLEN / 2).U, req.src.head <= (param.VLEN / 4).U)
  )
  resp.gatherCheck := gatherCheck && opcodeOH(1)

  val indexRes: UInt = req.groupIndex ## req.laneIndex

  val extendSign: Bool = req.sign && Mux1H(vSewOH, Seq(req.src.head(7), req.src.head(15), req.src.head(31)))
  // todo
  val extendRes: UInt = Mux(vSewOH(2), req.src.head(31, 16), Fill(16, extendSign)) ##
    Mux(vSewOH(1), Fill(8, extendSign), req.src.head(15, 8)) ## req.src.head(7, 0)

  /**
    * 需要特别注意 vmerge/vmv 类型的指令的编码方式是一样的,
    * 区别在于vmerge是mask类型的
    * 我们不需要纠结相应的mask_bit的值,因为执行意味着它一定是1
    * 然而mask是1的情况下vmerge与vmv的行为都是一样的:都是选vs1/rs1/imm
    */
  // extend: vExtend mv ffo popCount viota
  // slide, rgather, merge, mv, clip, compress
  val r0: Bool = (opcodeOH(3, 0) ## opcodeOH(5)).orR
  val resultSelect: UInt = VecInit(
    Seq(
      req.extendType.valid && req.extendType.bits.vExtend,
      req.extendType.valid && req.extendType.bits.ffo,
      req.extendType.valid && req.extendType.bits.popCount,
      req.extendType.valid && req.extendType.bits.vid,
      !req.extendType.valid && opcodeOH(4),
      (req.extendType.valid && req.extendType.bits.mv) || (!req.extendType.valid && r0)
    )
  ).asUInt
  val result: UInt = Mux1H(
    resultSelect,
    Seq(extendRes, ffo.resp.bits, popCount.resp, indexRes, roundResult, req.src.head)
  )
  resp.data := result
  resp.ffoSuccess := ffo.resp.valid
  resp.clipFail := DontCare
}
