Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:32:30 -0000
Received: from icoremail.net (unknown [209.85.214.176])
	by mail-app2 (Coremail) with SMTP id by_KCgCn3_gE6fJbkHm6AQ--.55717S3;
	Tue, 20 Nov 2018 00:47:06 +0800 (CST)
Received: from mail-pl1-f176.google.com (unknown [209.85.214.176])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDXu0cD6fJboWVZAA--.3543S3;
	Tue, 20 Nov 2018 00:46:59 +0800 (CST)
Received: by mail-pl1-f176.google.com with SMTP id b22-v6so9405639pls.7
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 08:46:59 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:user-agent:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=v4M0xvneL7LJIjmEkGMbTn4Zw1giKXVFOKZaGfYtiD8=;
        b=NXS5xHekbwv5i++jh9mV0JRfvFL0QIOa9e2W8UtwfA3H9YwT90CJN2PFTpy4CppTl7
         l84CAN8a8F6I3NbC19itqzzzgQUhv6t0r7XBc3FeMUl9j04uSSFASOpoMAScOEUpmY/Q
         hDwhFSsO6iJ+UeM0pj7J+f9X1BFmKNfDJVOO3vKrHubo78VPFdrcB5N+0SGmJtkyVP3I
         4zqZLu3Kv55kj8k0hkoX5Zph0o0xeB11QW2QTfpevrKu5d/UBW5J3LZ8UycoP11xIP0h
         O6+iP1X2QuTrqWbEjkYAeJFVHje2sM5ZWSArkAh9FCieWTzmjWEUpmLRwQ+ynp4DpK2W
         yjqQ==
X-Gm-Message-State: AGRZ1gIK4JEcvgicxT0oAe6VueN+4tQESiSkoKHoZhsmZg8NFFGY5qXM
	oEeqcyXuYlCwg49TubQUos+gSHx5yLR2xNmphKq8zO1iTe08s8g=
X-Received: by 2002:a17:902:7e44:: with SMTP id a4mr23120273pln.338.1542646019032;
        Mon, 19 Nov 2018 08:46:59 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2896239pju;
        Mon, 19 Nov 2018 08:46:58 -0800 (PST)
X-Google-Smtp-Source: AJdET5el3b0cmr7DIKcohJVKx1R35m1rZcW9nG8NLUxpuHR2+UfBbzE+0Xly2JZiox9VcjR0dzBH
X-Received: by 2002:a65:4784:: with SMTP id e4mr20303028pgs.12.1542646018233;
        Mon, 19 Nov 2018 08:46:58 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542646018; cv=none;
        d=google.com; s=arc-20160816;
        b=nkMMGKOHLQAlJ1yAsbE0fxGlJxJ5PXO2N0ORg7metRVU8Ll2jbY4QJwjH6S6rLZJD2
         402hf5PxMi9zFmveYuOlmm17+HhxWJxTS3HfbxGsZlrm7oCwRNkg1zvbrka7wv/5Cafg
         9BfWlQoJGyy8Iyil1f4tQZawLKEvE/CHTN6NncKscEW4fgzCC7WJ598Y6pg8KNImNc1Z
         i8Zx09cAoJGOny45vBb2KaixSVBXENH3SuQ5cXoBDo47L5q8/Cs6nDHbG9lOIqztj7cT
         KHti3TaHPXFPJHQPD/4h/P6ZwnmQqKi8yRZLI8QpjgSXHSZeh6sqXvQPKYf4lCEgOwvq
         a1pg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :user-agent:references:in-reply-to:message-id:date:subject:cc:to
         :from:dkim-signature;
        bh=v4M0xvneL7LJIjmEkGMbTn4Zw1giKXVFOKZaGfYtiD8=;
        b=0IYW8uwpapODo9Wx1qWDaVv91Rr5jQ6jmR5DF0XDd1eA6fark50YWY5pglN6t/lP/O
         FrpGlN4XkxJKFMfZnMbsAXS8fvEWwYNNfBSBDmwnBFqPpSpiuXEGpTldAjvbECMpa0cu
         jdIWIwq0EAQX9plZ4hJaxGp+oPAsqohblSwpxns3l1UYxXWaKDzKNMwW7QPrPkgRzT8j
         ytshYiTntMhLmvpHKmVoXIvQJ71egBccWCQuv3+kehBFQQIUBUSTVLCLVoA5Ec42YGsc
         Qi0/758lN875p8Pp6PtJJh28U4BTAU5DT24baKV7vq/L1heqKgaMv5d0RWHDll161soZ
         VkVA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b=dfYufWQV;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id n1si38272729pgq.36.2018.11.19.08.46.44;
        Mon, 19 Nov 2018 08:46:58 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2388903AbeKTDKr (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Mon, 19 Nov 2018 22:10:47 -0500
Received: from mail.kernel.org ([198.145.29.99]:46402 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S2388013AbeKTDKr (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 22:10:47 -0500
Received: from localhost (5356596B.cm-6-7b.dynamic.ziggo.nl [83.86.89.107])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id AA672214C4;
        Mon, 19 Nov 2018 16:46:34 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1542645995;
        bh=4vmFF3PhL7RLOoV6fEM4MBJqlX/jeD4vEx60K01Xq9Y=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=dfYufWQV3Fv455zc9j2srEWM28Kf7EowEm6UqabHBYdXrq31Ri7G/axxRFNpCaQf0
         mzp7dgPXkiCIDlFVjZffkcHoSzHUpTppb2ILDIAYkdDtF1q9B5eb3Ow/EHRTBBJN2R
         58nGXm1ebj+w7iRkTmnLbUUyGJR6Z0YXlIFHV5Dc=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: linux-kernel@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        stable@vger.kernel.org, Chris Wilson <chris@chris-wilson.co.uk>,
        =?UTF-8?q?Ville=20Syrj=C3=A4l=C3=A4?= 
        <ville.syrjala@linux.intel.com>,
        Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Subject: [PATCH 4.18 168/171] drm/i915/ringbuffer: Delay after EMIT_INVALIDATE for gen4/gen5
Date: Mon, 19 Nov 2018 17:29:24 +0100
Message-Id: <20181119162641.154691055@linuxfoundation.org>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181119162618.909354448@linuxfoundation.org>
References: <20181119162618.909354448@linuxfoundation.org>
User-Agent: quilt/0.65
X-stable: review
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDXu0cD6fJboWVZAA--.3543S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZFyxXF17Gr47tr18ArW8JFb_yoW5Zry3pr
	W3Kw4rtF9aq3yfA3yaga18Wa45Gan7Xw1fWr97J34xZrn8uFyFgFySkw1rKFyDGrySgF4Y
	qrnFvF97CF98ZrDanT9S1TB71UUUUU7qnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBvb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr1j6F4UJwA2z4x0Y4vE
	x4A2jsIE14v26r4UJVWxJr1l84ACjcxK6I8E87Iv6xkF7I0E14v26F4UJVW0owAS0I0E0x
	vYzxvE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AK
	xVWUAVWUtwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48Icx
	kI7VAKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkIecxEwVCI4VWUMxkI7II2
	jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVWDJVCq3wCYIxAIcVC0I7IYx2IY6xkF7I
	0E14v26r4UJVWxJr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvEx4A2jsIEc7Cj
	xVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72
	vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E
	7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcV
	CF04k26cxKx2IYs7xG6r1j6r1xYxBIdaVFxhVjvjDU0xZFpf9x07bbSoJUUUUU=

4.18-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Chris Wilson <chris@chris-wilson.co.uk>

commit fb5bbae9b1333d44023713946fdd28db0cd85751 upstream.

Exercising the gpu reloc path strenuously revealed an issue where the
updated relocations (from MI_STORE_DWORD_IMM) were not being observed
upon execution. After some experiments with adding pipecontrols (a lot
of pipecontrols (32) as gen4/5 do not have a bit to wait on earlier pipe
controls or even the current on), it was discovered that we merely
needed to delay the EMIT_INVALIDATE by several flushes. It is important
to note that it is the EMIT_INVALIDATE as opposed to the EMIT_FLUSH that
needs the delay as opposed to what one might first expect -- that the
delay is required for the TLB invalidation to take effect (one presumes
to purge any CS buffers) as opposed to a delay after flushing to ensure
the writes have landed before triggering invalidation.

Testcase: igt/gem_tiled_fence_blits
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: stable@vger.kernel.org
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20181105094305.5767-1-chris@chris-wilson.co.uk
(cherry picked from commit 55f99bf2a9c331838c981694bc872cd1ec4070b2)
Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

---
 drivers/gpu/drm/i915/intel_ringbuffer.c |   38 ++++++++++++++++++++++++++++++--
 1 file changed, 36 insertions(+), 2 deletions(-)

--- a/drivers/gpu/drm/i915/intel_ringbuffer.c
+++ b/drivers/gpu/drm/i915/intel_ringbuffer.c
@@ -91,6 +91,7 @@ static int
 gen4_render_ring_flush(struct i915_request *rq, u32 mode)
 {
 	u32 cmd, *cs;
+	int i;
 
 	/*
 	 * read/write caches:
@@ -127,12 +128,45 @@ gen4_render_ring_flush(struct i915_reque
 			cmd |= MI_INVALIDATE_ISP;
 	}
 
-	cs = intel_ring_begin(rq, 2);
+	i = 2;
+	if (mode & EMIT_INVALIDATE)
+		i += 20;
+
+	cs = intel_ring_begin(rq, i);
 	if (IS_ERR(cs))
 		return PTR_ERR(cs);
 
 	*cs++ = cmd;
-	*cs++ = MI_NOOP;
+
+	/*
+	 * A random delay to let the CS invalidate take effect? Without this
+	 * delay, the GPU relocation path fails as the CS does not see
+	 * the updated contents. Just as important, if we apply the flushes
+	 * to the EMIT_FLUSH branch (i.e. immediately after the relocation
+	 * write and before the invalidate on the next batch), the relocations
+	 * still fail. This implies that is a delay following invalidation
+	 * that is required to reset the caches as opposed to a delay to
+	 * ensure the memory is written.
+	 */
+	if (mode & EMIT_INVALIDATE) {
+		*cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE;
+		*cs++ = i915_ggtt_offset(rq->engine->scratch) |
+			PIPE_CONTROL_GLOBAL_GTT;
+		*cs++ = 0;
+		*cs++ = 0;
+
+		for (i = 0; i < 12; i++)
+			*cs++ = MI_FLUSH;
+
+		*cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE;
+		*cs++ = i915_ggtt_offset(rq->engine->scratch) |
+			PIPE_CONTROL_GLOBAL_GTT;
+		*cs++ = 0;
+		*cs++ = 0;
+	}
+
+	*cs++ = cmd;
+
 	intel_ring_advance(rq, cs);
 
 	return 0;

