# projectAris

🕹️ a RV32I cpu simulator implemented in Verilog 

## checkpoints

- [x] **week 6** 创建仓库

- [x] **week 8** 完成[电路设计](docs/assets/cpu_design_draft.png)

- [x] **week 10** 完成 Instruction Fetch 部分代码（see [here](https://github.com/Yang-Chincheng/projectAris/tree/84fca7828e6d293057636ffb09641892f8041e0b/riscv/src)），尝试仿真运行

- [x] **week 12** 各个 CPU 模块文件基本完成，完成 `cpu.v` 连线（see code [here](https://github.com/Yang-Chincheng/projectAris/tree/fcf80fa9b4958a8108bab669fdbcd8a8f2720a13/riscv/src)）

- [x] **week 14** Simulation 通过 `gcd`

- [x] **week 16** Simulation 通过除 `tak`，`heart`，`pi` 之外的所有样例 (see code [here](https://github.com/Yang-Chincheng/projectAris/tree/eeaf6cded8560fa22d4d251d6e03b88c6a2ca6ca/riscv/src))

- [ ] **week 18** FPGA 通过所有样例


