Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/work/UART/qsys/hardware/ --output-directory=D:/work/UART/qsys/hardware/ --report-file=bsf:D:/work/UART/qsys/hardware/UART.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/work/UART/qsys/hardware/UART.qsys
Progress: Loading hardware/UART.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: UART.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/work/UART/qsys/hardware/ --output-directory=D:/work/UART/qsys/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/work/UART/qsys/hardware/UART.html --report-file=sopcinfo:D:/work/UART/qsys/hardware/UART.sopcinfo --report-file=cmp:D:/work/UART/qsys/hardware/UART.cmp --report-file=qip:D:/work/UART/qsys/hardware/synthesis/UART.qip --report-file=svd --report-file=regmap:D:/work/UART/qsys/hardware/synthesis/UART.regmap --report-file=debuginfo:D:/work/UART/qsys/hardware/synthesis/UART.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/work/UART/qsys/hardware/UART.qsys --language=VERILOG
Progress: Loading hardware/UART.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: UART.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: UART: Generating UART "UART" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_traffic_limiter_transform: After transform: 40 modules, 200 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 240 connections
Info: limiter_update_transform: After transform: 55 modules, 242 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 57 modules, 298 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info: merlin_mm_transform: After transform: 8 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 35 connections
Info: reset_adaptation_transform: After transform: 11 modules, 37 connections
Warning: UART: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: UART: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: nios2_qsys: Starting RTL generation for module 'UART_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/program/quartus/quartus/bin/eperlcmd.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=UART_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0001_nios2_qsys_gen//UART_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.07.24 17:02:37 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.07.24 17:02:37 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.07.24 17:02:39 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.07.24 17:02:39 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)     Testbench
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)     Instruction decoding
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)       Instruction fields
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)       Instruction decodes
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)       Instruction controls
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.07.24 17:02:40 (*)     Pipeline backend
Info: nios2_qsys: # 2018.07.24 17:02:42 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.07.24 17:02:45 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.07.24 17:02:45 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'UART_nios2_qsys'
Info: nios2_qsys: "UART" instantiated altera_nios2_qsys "nios2_qsys"
Info: onchip_ram: Starting RTL generation for module 'UART_onchip_ram'
Info: onchip_ram:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=UART_onchip_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0002_onchip_ram_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0002_onchip_ram_gen//UART_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'UART_onchip_ram'
Info: onchip_ram: "UART" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: uart: Starting RTL generation for module 'UART_uart'
Info: uart:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=UART_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0003_uart_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0003_uart_gen//UART_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'UART_uart'
Info: uart: "UART" instantiated altera_avalon_uart "uart"
Info: jtag_uart: Starting RTL generation for module 'UART_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=UART_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0004_jtag_uart_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0004_jtag_uart_gen//UART_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'UART_jtag_uart'
Info: jtag_uart: "UART" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys: "UART" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: pio_led: Starting RTL generation for module 'UART_pio_led'
Info: pio_led:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=UART_pio_led --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0006_pio_led_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7736_2368780704819086693.dir/0006_pio_led_gen//UART_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'UART_pio_led'
Info: pio_led: "UART" instantiated altera_avalon_pio "pio_led"
Info: pipeline_bridge_swap_transform: After transform: 50 modules, 169 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: mm_interconnect_0: "UART" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "UART" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "UART" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/work/UART/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/work/UART/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/work/UART/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/work/UART/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: UART: Done "UART" with 28 modules, 49 files, 1300863 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
