$date
	Wed May 13 17:28:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_seq_detect $end
$var wire 1 ! y $end
$upscope $end
$scope module t_seq_detect $end
$var reg 1 " in $end
$upscope $end
$scope module t_seq_detect $end
$var reg 1 # clk $end
$upscope $end
$scope module t_seq_detect $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#2
0$
#5
1#
#10
0#
#12
1"
#15
1#
#20
0#
#25
1#
#30
0#
#32
0"
#35
1!
1#
#40
0#
#42
1"
#45
0!
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#72
0"
#75
1#
#80
0#
#82
1"
#85
1#
#90
0#
#92
0"
#95
1#
#100
0#
#102
1"
#105
1#
#110
0#
#115
1#
#120
0#
#122
0"
#125
1!
1#
#130
0#
#132
1"
#135
0!
1#
#140
0#
#142
1$
#145
1#
#150
0#
#152
0"
0$
#155
1#
#160
0#
#162
1"
#165
1#
#170
0#
#175
1#
#180
0#
#182
0"
#185
1!
1#
#190
0#
#195
0!
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#242
