#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x556a2802cb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556a28023aa0 .scope module, "alu_tb" "alu_tb" 3 2;
 .timescale -9 -12;
v0x556a28067e40_0 .var "alu_decode", 3 0;
v0x556a28067f20_0 .net "hi", 31 0, v0x556a2802fdb0_0;  1 drivers
v0x556a28067ff0_0 .net "lo", 31 0, v0x556a28067650_0;  1 drivers
v0x556a280680f0_0 .var "rda", 31 0;
v0x556a280681c0_0 .var "rdx", 31 0;
v0x556a28068260_0 .net "remain", 31 0, v0x556a28067ae0_0;  1 drivers
v0x556a28068330_0 .net "result", 31 0, v0x556a28067bc0_0;  1 drivers
S_0x556a28039690 .scope module, "dut" "alu" 3 17, 4 2 0, S_0x556a28023aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_decode";
    .port_info 1 /INPUT 32 "rda";
    .port_info 2 /INPUT 32 "rdx";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "Hi";
    .port_info 5 /OUTPUT 32 "Lo";
    .port_info 6 /OUTPUT 32 "remain";
P_0x556a2801e1b0 .param/l "m" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x556a2801e1f0 .param/l "n" 0 4 4, +C4<00000000000000000000000000100000>;
v0x556a2802fdb0_0 .var "Hi", 31 0;
v0x556a28067570_0 .var "Hilo", 63 0;
v0x556a28067650_0 .var "Lo", 31 0;
L_0x7f632de87018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556a28067710_0 .net/2u *"_ivl_0", 31 0, L_0x7f632de87018;  1 drivers
v0x556a280677f0_0 .net "alu_decode", 3 0, v0x556a28067e40_0;  1 drivers
v0x556a28067920_0 .net "rda", 31 0, v0x556a280680f0_0;  1 drivers
v0x556a28067a00_0 .net "rdx", 31 0, v0x556a280681c0_0;  1 drivers
v0x556a28067ae0_0 .var "remain", 31 0;
v0x556a28067bc0_0 .var "result", 31 0;
v0x556a28067ca0_0 .net "zero", 0 0, L_0x556a28078470;  1 drivers
E_0x556a28032980 .event anyedge, v0x556a280677f0_0, v0x556a28067a00_0, v0x556a28067920_0;
L_0x556a28078470 .cmp/eq 32, v0x556a28067bc0_0, L_0x7f632de87018;
    .scope S_0x556a28039690;
T_0 ;
    %wait E_0x556a28032980;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %add;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %sub;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %add;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %sub;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x556a28067920_0;
    %pad/u 64;
    %load/vec4 v0x556a28067a00_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556a28067570_0, 0, 64;
    %load/vec4 v0x556a28067570_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556a2802fdb0_0, 0, 32;
    %load/vec4 v0x556a28067570_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556a28067650_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %div;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %mod;
    %store/vec4 v0x556a28067ae0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %or;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %and;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %xor;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x556a280677f0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v0x556a28067920_0;
    %load/vec4 v0x556a28067a00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v0x556a28067bc0_0, 0, 32;
T_0.22 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556a28023aa0;
T_1 ;
    %vpi_call/w 3 21 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556a28023aa0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$display", "rda=%d rdx=%d alu_decode=%b result=%d", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call/w 3 28 "$error", "Test ADD operation failed" {0 0 0};
T_1.0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 33 "$display", "rda=%d rdx=%d alu_decode=%b result=%d", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 34 "$error", "Test SUB operation failed" {0 0 0};
T_1.2 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 39 "$display", "rda=%d rdx=%d alu_decode=%b result=%d", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28067ff0_0 {0 0 0};
    %load/vec4 v0x556a28067ff0_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call/w 3 40 "$error", "Test MUL operation failed" {0 0 0};
T_1.4 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 45 "$display", "rda=%d rdx=%d alu_decode=%b result=%d", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call/w 3 46 "$error", "Test DIV operation failed" {0 0 0};
T_1.6 ;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 53 "$display", "rda=%h rdx=%h alu_decode=%b result=%h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 255, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call/w 3 54 "$error", "Test OR operation failed" {0 0 0};
T_1.8 ;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 59 "$display", "rda=%h rdx=%h alu_decode=%b result=%h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call/w 3 60 "$error", "Test AND operation failed" {0 0 0};
T_1.10 ;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 1000, 0;
    %vpi_call/w 3 65 "$display", "rda=%h rdx=%h alu_decode=%b result=%h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 255, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call/w 3 66 "$error", "Test XOR operation failed" {0 0 0};
T_1.12 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 10000, 0;
    %vpi_call/w 3 73 "$display", "rda: %h, rdx: %h, alu_decode: %b, result: %h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %load/vec4 v0x556a28068330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call/w 3 75 "$display", "Shift left logical (SLL) test passed!" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call/w 3 77 "$display", "Shift left logical (SLL) test failed!" {0 0 0};
T_1.15 ;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x556a28068330_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call/w 3 85 "$display", "Test failed for slt operation" {0 0 0};
T_1.16 ;
    %load/vec4 v0x556a28068330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %vpi_call/w 3 86 "$display", "Test case passed for slt operation" {0 0 0};
T_1.18 ;
    %pushi/vec4 15790320, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x556a28068330_0;
    %cmpi/e 493447, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call/w 3 93 "$display", "Test1 success for srl operation" {0 0 0};
T_1.20 ;
    %vpi_call/w 3 94 "$display", "rda=%h rdx=%h alu_decode=%b result=%h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x556a280680f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556a280681c0_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x556a28067e40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x556a28068330_0;
    %cmpi/e 152709948, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %vpi_call/w 3 101 "$display", "Test2 succces for srl with rdx=1" {0 0 0};
T_1.22 ;
    %vpi_call/w 3 102 "$display", "rda=%h rdx=%h alu_decode=%b result=%h", v0x556a280680f0_0, v0x556a280681c0_0, v0x556a28067e40_0, v0x556a28068330_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "alu.sv";
