#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000143a22c9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000143a25b2710_0 .net "PC", 31 0, L_00000143a26391a0;  1 drivers
v00000143a25b00f0_0 .net "cycles_consumed", 31 0, v00000143a25b2350_0;  1 drivers
v00000143a25b07d0_0 .var "input_clk", 0 0;
v00000143a25b0190_0 .var "rst", 0 0;
S_00000143a22d96f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000143a22c9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000143a24f2170 .functor NOR 1, v00000143a25b07d0_0, v00000143a259e180_0, C4<0>, C4<0>;
L_00000143a24f1df0 .functor AND 1, v00000143a2584fc0_0, v00000143a25856a0_0, C4<1>, C4<1>;
L_00000143a24f1c30 .functor AND 1, L_00000143a24f1df0, L_00000143a25b0230, C4<1>, C4<1>;
L_00000143a24f1e60 .functor AND 1, v00000143a2574240_0, v00000143a2572ee0_0, C4<1>, C4<1>;
L_00000143a24f1ca0 .functor AND 1, L_00000143a24f1e60, L_00000143a25b0f50, C4<1>, C4<1>;
L_00000143a24f2250 .functor AND 1, v00000143a259dc80_0, v00000143a259dbe0_0, C4<1>, C4<1>;
L_00000143a24f1ed0 .functor AND 1, L_00000143a24f2250, L_00000143a25b02d0, C4<1>, C4<1>;
L_00000143a24f0c70 .functor AND 1, v00000143a2584fc0_0, v00000143a25856a0_0, C4<1>, C4<1>;
L_00000143a24f08f0 .functor AND 1, L_00000143a24f0c70, L_00000143a25b0410, C4<1>, C4<1>;
L_00000143a24f14c0 .functor AND 1, v00000143a2574240_0, v00000143a2572ee0_0, C4<1>, C4<1>;
L_00000143a24f1fb0 .functor AND 1, L_00000143a24f14c0, L_00000143a25b0550, C4<1>, C4<1>;
L_00000143a24f2020 .functor AND 1, v00000143a259dc80_0, v00000143a259dbe0_0, C4<1>, C4<1>;
L_00000143a24f1530 .functor AND 1, L_00000143a24f2020, L_00000143a25b0730, C4<1>, C4<1>;
L_00000143a25b61c0 .functor NOT 1, L_00000143a24f2170, C4<0>, C4<0>, C4<0>;
L_00000143a25b6850 .functor NOT 1, L_00000143a24f2170, C4<0>, C4<0>, C4<0>;
L_00000143a25cc2f0 .functor NOT 1, L_00000143a24f2170, C4<0>, C4<0>, C4<0>;
L_00000143a25cce50 .functor NOT 1, L_00000143a24f2170, C4<0>, C4<0>, C4<0>;
L_00000143a25cd160 .functor NOT 1, L_00000143a24f2170, C4<0>, C4<0>, C4<0>;
L_00000143a26391a0 .functor BUFZ 32, v00000143a259d500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a25a05c0_0 .net "EX1_ALU_OPER1", 31 0, L_00000143a25b7500;  1 drivers
v00000143a25a26e0_0 .net "EX1_ALU_OPER2", 31 0, L_00000143a25cbfe0;  1 drivers
v00000143a25a2640_0 .net "EX1_PC", 31 0, v00000143a25833a0_0;  1 drivers
v00000143a25a1ce0_0 .net "EX1_PFC", 31 0, v00000143a2584480_0;  1 drivers
v00000143a25a0ca0_0 .net "EX1_PFC_to_IF", 31 0, L_00000143a25ad990;  1 drivers
v00000143a25a1600_0 .net "EX1_forward_to_B", 31 0, v00000143a25825e0_0;  1 drivers
v00000143a25a2780_0 .net "EX1_is_beq", 0 0, v00000143a25827c0_0;  1 drivers
v00000143a25a23c0_0 .net "EX1_is_bne", 0 0, v00000143a2583440_0;  1 drivers
v00000143a25a2820_0 .net "EX1_is_jal", 0 0, v00000143a2583da0_0;  1 drivers
v00000143a25a1b00_0 .net "EX1_is_jr", 0 0, v00000143a2583b20_0;  1 drivers
v00000143a25a0e80_0 .net "EX1_is_oper2_immed", 0 0, v00000143a25847a0_0;  1 drivers
v00000143a25a25a0_0 .net "EX1_memread", 0 0, v00000143a2584520_0;  1 drivers
v00000143a25a0f20_0 .net "EX1_memwrite", 0 0, v00000143a25834e0_0;  1 drivers
v00000143a25a0200_0 .net "EX1_opcode", 11 0, v00000143a25845c0_0;  1 drivers
v00000143a25a28c0_0 .net "EX1_predicted", 0 0, v00000143a2584200_0;  1 drivers
v00000143a25a1740_0 .net "EX1_rd_ind", 4 0, v00000143a2584660_0;  1 drivers
v00000143a25a1560_0 .net "EX1_rd_indzero", 0 0, v00000143a2583940_0;  1 drivers
v00000143a25a2500_0 .net "EX1_regwrite", 0 0, v00000143a2584700_0;  1 drivers
v00000143a25a17e0_0 .net "EX1_rs1", 31 0, v00000143a2582d60_0;  1 drivers
v00000143a25a20a0_0 .net "EX1_rs1_ind", 4 0, v00000143a2582040_0;  1 drivers
v00000143a25a2960_0 .net "EX1_rs2", 31 0, v00000143a2583620_0;  1 drivers
v00000143a25a1ba0_0 .net "EX1_rs2_ind", 4 0, v00000143a2583bc0_0;  1 drivers
v00000143a25a1c40_0 .net "EX1_rs2_out", 31 0, L_00000143a25cc750;  1 drivers
v00000143a25a0a20_0 .net "EX2_ALU_OPER1", 31 0, v00000143a2585240_0;  1 drivers
v00000143a25a1d80_0 .net "EX2_ALU_OPER2", 31 0, v00000143a2585ec0_0;  1 drivers
v00000143a25a2000_0 .net "EX2_ALU_OUT", 31 0, L_00000143a25ada30;  1 drivers
v00000143a25a0fc0_0 .net "EX2_PC", 31 0, v00000143a25852e0_0;  1 drivers
v00000143a25a02a0_0 .net "EX2_PFC_to_IF", 31 0, v00000143a25859c0_0;  1 drivers
v00000143a25a1e20_0 .net "EX2_forward_to_B", 31 0, v00000143a2585c40_0;  1 drivers
v00000143a25a08e0_0 .net "EX2_is_beq", 0 0, v00000143a25854c0_0;  1 drivers
v00000143a25a1ec0_0 .net "EX2_is_bne", 0 0, v00000143a2584f20_0;  1 drivers
v00000143a25a0ac0_0 .net "EX2_is_jal", 0 0, v00000143a2584840_0;  1 drivers
v00000143a25a0340_0 .net "EX2_is_jr", 0 0, v00000143a25848e0_0;  1 drivers
v00000143a25a2320_0 .net "EX2_is_oper2_immed", 0 0, v00000143a2584e80_0;  1 drivers
v00000143a25a03e0_0 .net "EX2_memread", 0 0, v00000143a2585920_0;  1 drivers
v00000143a25a0480_0 .net "EX2_memwrite", 0 0, v00000143a2585420_0;  1 drivers
v00000143a25a19c0_0 .net "EX2_opcode", 11 0, v00000143a2584980_0;  1 drivers
v00000143a25a21e0_0 .net "EX2_predicted", 0 0, v00000143a2584a20_0;  1 drivers
v00000143a25a0c00_0 .net "EX2_rd_ind", 4 0, v00000143a2584b60_0;  1 drivers
v00000143a25a1240_0 .net "EX2_rd_indzero", 0 0, v00000143a25856a0_0;  1 drivers
v00000143a25a0660_0 .net "EX2_regwrite", 0 0, v00000143a2584fc0_0;  1 drivers
v00000143a25a1f60_0 .net "EX2_rs1", 31 0, v00000143a2585a60_0;  1 drivers
v00000143a25a0de0_0 .net "EX2_rs1_ind", 4 0, v00000143a2585b00_0;  1 drivers
v00000143a25a07a0_0 .net "EX2_rs2_ind", 4 0, v00000143a2585060_0;  1 drivers
v00000143a25a0700_0 .net "EX2_rs2_out", 31 0, v00000143a2585560_0;  1 drivers
v00000143a25a0840_0 .net "ID_INST", 31 0, v00000143a258c800_0;  1 drivers
v00000143a25a0520_0 .net "ID_PC", 31 0, v00000143a258ca80_0;  1 drivers
v00000143a25a0980_0 .net "ID_PFC_to_EX", 31 0, L_00000143a25b4d30;  1 drivers
v00000143a25a16a0_0 .net "ID_PFC_to_IF", 31 0, L_00000143a25b4c90;  1 drivers
v00000143a25a2140_0 .net "ID_forward_to_B", 31 0, L_00000143a25b4010;  1 drivers
v00000143a25a0d40_0 .net "ID_is_beq", 0 0, L_00000143a25b32f0;  1 drivers
v00000143a25a2280_0 .net "ID_is_bne", 0 0, L_00000143a25b3c50;  1 drivers
v00000143a25a2460_0 .net "ID_is_j", 0 0, L_00000143a25b5410;  1 drivers
v00000143a25a1060_0 .net "ID_is_jal", 0 0, L_00000143a25b52d0;  1 drivers
v00000143a25a12e0_0 .net "ID_is_jr", 0 0, L_00000143a25b3390;  1 drivers
v00000143a25a1420_0 .net "ID_is_oper2_immed", 0 0, L_00000143a25b70a0;  1 drivers
v00000143a25a1100_0 .net "ID_memread", 0 0, L_00000143a25b5230;  1 drivers
v00000143a25a1920_0 .net "ID_memwrite", 0 0, L_00000143a25b55f0;  1 drivers
v00000143a25a11a0_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  1 drivers
v00000143a25a14c0_0 .net "ID_predicted", 0 0, v00000143a258f500_0;  1 drivers
v00000143a25a2f00_0 .net "ID_rd_ind", 4 0, v00000143a259cd80_0;  1 drivers
v00000143a25a30e0_0 .net "ID_regwrite", 0 0, L_00000143a25b5690;  1 drivers
v00000143a25a2e60_0 .net "ID_rs1", 31 0, v00000143a258a1e0_0;  1 drivers
v00000143a25a2d20_0 .net "ID_rs1_ind", 4 0, v00000143a259d6e0_0;  1 drivers
v00000143a25a2fa0_0 .net "ID_rs2", 31 0, v00000143a258a780_0;  1 drivers
v00000143a25a2be0_0 .net "ID_rs2_ind", 4 0, v00000143a259bd40_0;  1 drivers
v00000143a25a2a00_0 .net "IF_INST", 31 0, L_00000143a25b7030;  1 drivers
v00000143a25a2aa0_0 .net "IF_pc", 31 0, v00000143a259d500_0;  1 drivers
v00000143a25a2dc0_0 .net "MEM_ALU_OUT", 31 0, v00000143a2573340_0;  1 drivers
v00000143a25a2b40_0 .net "MEM_Data_mem_out", 31 0, v00000143a259f940_0;  1 drivers
v00000143a25a2c80_0 .net "MEM_memread", 0 0, v00000143a25728a0_0;  1 drivers
v00000143a25a3040_0 .net "MEM_memwrite", 0 0, v00000143a2573fc0_0;  1 drivers
v00000143a25b0370_0 .net "MEM_opcode", 11 0, v00000143a2573d40_0;  1 drivers
v00000143a25b1770_0 .net "MEM_rd_ind", 4 0, v00000143a2573c00_0;  1 drivers
v00000143a25b1450_0 .net "MEM_rd_indzero", 0 0, v00000143a2572ee0_0;  1 drivers
v00000143a25b1c70_0 .net "MEM_regwrite", 0 0, v00000143a2574240_0;  1 drivers
v00000143a25b1e50_0 .net "MEM_rs2", 31 0, v00000143a2573b60_0;  1 drivers
v00000143a25b18b0_0 .net "PC", 31 0, L_00000143a26391a0;  alias, 1 drivers
v00000143a25b1270_0 .net "STALL_ID1_FLUSH", 0 0, v00000143a258faa0_0;  1 drivers
v00000143a25b14f0_0 .net "STALL_ID2_FLUSH", 0 0, v00000143a258e740_0;  1 drivers
v00000143a25b1d10_0 .net "STALL_IF_FLUSH", 0 0, v00000143a25904a0_0;  1 drivers
v00000143a25b0c30_0 .net "WB_ALU_OUT", 31 0, v00000143a259f6c0_0;  1 drivers
v00000143a25b0ff0_0 .net "WB_Data_mem_out", 31 0, v00000143a259dfa0_0;  1 drivers
v00000143a25b0050_0 .net "WB_memread", 0 0, v00000143a259ecc0_0;  1 drivers
v00000143a25b2490_0 .net "WB_rd_ind", 4 0, v00000143a259f9e0_0;  1 drivers
v00000143a25b1810_0 .net "WB_rd_indzero", 0 0, v00000143a259dbe0_0;  1 drivers
v00000143a25b0b90_0 .net "WB_regwrite", 0 0, v00000143a259dc80_0;  1 drivers
v00000143a25b0af0_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  1 drivers
v00000143a25b16d0_0 .net *"_ivl_1", 0 0, L_00000143a24f1df0;  1 drivers
v00000143a25b05f0_0 .net *"_ivl_13", 0 0, L_00000143a24f2250;  1 drivers
v00000143a25b0a50_0 .net *"_ivl_14", 0 0, L_00000143a25b02d0;  1 drivers
v00000143a25b0870_0 .net *"_ivl_19", 0 0, L_00000143a24f0c70;  1 drivers
v00000143a25b0cd0_0 .net *"_ivl_2", 0 0, L_00000143a25b0230;  1 drivers
v00000143a25b1590_0 .net *"_ivl_20", 0 0, L_00000143a25b0410;  1 drivers
v00000143a25b19f0_0 .net *"_ivl_25", 0 0, L_00000143a24f14c0;  1 drivers
v00000143a25b0690_0 .net *"_ivl_26", 0 0, L_00000143a25b0550;  1 drivers
v00000143a25b09b0_0 .net *"_ivl_31", 0 0, L_00000143a24f2020;  1 drivers
v00000143a25b2210_0 .net *"_ivl_32", 0 0, L_00000143a25b0730;  1 drivers
v00000143a25b1950_0 .net *"_ivl_40", 31 0, L_00000143a25b4fb0;  1 drivers
L_00000143a25d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a25b1db0_0 .net *"_ivl_43", 26 0, L_00000143a25d0c58;  1 drivers
L_00000143a25d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a25b1ef0_0 .net/2u *"_ivl_44", 31 0, L_00000143a25d0ca0;  1 drivers
v00000143a25b1130_0 .net *"_ivl_52", 31 0, L_00000143a2623550;  1 drivers
L_00000143a25d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a25b22b0_0 .net *"_ivl_55", 26 0, L_00000143a25d0d30;  1 drivers
L_00000143a25d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a25b0d70_0 .net/2u *"_ivl_56", 31 0, L_00000143a25d0d78;  1 drivers
v00000143a25b1630_0 .net *"_ivl_7", 0 0, L_00000143a24f1e60;  1 drivers
v00000143a25b1a90_0 .net *"_ivl_8", 0 0, L_00000143a25b0f50;  1 drivers
v00000143a25b0910_0 .net "alu_selA", 1 0, L_00000143a25b1090;  1 drivers
v00000143a25b1b30_0 .net "alu_selB", 1 0, L_00000143a25b4470;  1 drivers
v00000143a25b04b0_0 .net "clk", 0 0, L_00000143a24f2170;  1 drivers
v00000143a25b2350_0 .var "cycles_consumed", 31 0;
v00000143a25b0e10_0 .net "exhaz", 0 0, L_00000143a24f1ca0;  1 drivers
v00000143a25b1bd0_0 .net "exhaz2", 0 0, L_00000143a24f1fb0;  1 drivers
v00000143a25affb0_0 .net "hlt", 0 0, v00000143a259e180_0;  1 drivers
v00000143a25b2530_0 .net "idhaz", 0 0, L_00000143a24f1c30;  1 drivers
v00000143a25b11d0_0 .net "idhaz2", 0 0, L_00000143a24f08f0;  1 drivers
v00000143a25b1f90_0 .net "if_id_write", 0 0, v00000143a25907c0_0;  1 drivers
v00000143a25b2030_0 .net "input_clk", 0 0, v00000143a25b07d0_0;  1 drivers
v00000143a25b23f0_0 .net "is_branch_and_taken", 0 0, L_00000143a25b5b30;  1 drivers
v00000143a25b0eb0_0 .net "memhaz", 0 0, L_00000143a24f1ed0;  1 drivers
v00000143a25b20d0_0 .net "memhaz2", 0 0, L_00000143a24f1530;  1 drivers
v00000143a25b13b0_0 .net "pc_src", 2 0, L_00000143a25b2ad0;  1 drivers
v00000143a25b25d0_0 .net "pc_write", 0 0, v00000143a25909a0_0;  1 drivers
v00000143a25b2170_0 .net "rst", 0 0, v00000143a25b0190_0;  1 drivers
v00000143a25b2670_0 .net "store_rs2_forward", 1 0, L_00000143a25b3e30;  1 drivers
v00000143a25b1310_0 .net "wdata_to_reg_file", 31 0, L_00000143a2639210;  1 drivers
E_00000143a24fafb0/0 .event negedge, v00000143a258f3c0_0;
E_00000143a24fafb0/1 .event posedge, v00000143a25724e0_0;
E_00000143a24fafb0 .event/or E_00000143a24fafb0/0, E_00000143a24fafb0/1;
L_00000143a25b0230 .cmp/eq 5, v00000143a2584b60_0, v00000143a2582040_0;
L_00000143a25b0f50 .cmp/eq 5, v00000143a2573c00_0, v00000143a2582040_0;
L_00000143a25b02d0 .cmp/eq 5, v00000143a259f9e0_0, v00000143a2582040_0;
L_00000143a25b0410 .cmp/eq 5, v00000143a2584b60_0, v00000143a2583bc0_0;
L_00000143a25b0550 .cmp/eq 5, v00000143a2573c00_0, v00000143a2583bc0_0;
L_00000143a25b0730 .cmp/eq 5, v00000143a259f9e0_0, v00000143a2583bc0_0;
L_00000143a25b4fb0 .concat [ 5 27 0 0], v00000143a259cd80_0, L_00000143a25d0c58;
L_00000143a25b5050 .cmp/ne 32, L_00000143a25b4fb0, L_00000143a25d0ca0;
L_00000143a2623550 .concat [ 5 27 0 0], v00000143a2584b60_0, L_00000143a25d0d30;
L_00000143a2624450 .cmp/ne 32, L_00000143a2623550, L_00000143a25d0d78;
S_00000143a23cd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000143a24f0b20 .functor NOT 1, L_00000143a24f1ca0, C4<0>, C4<0>, C4<0>;
L_00000143a24f11b0 .functor AND 1, L_00000143a24f1ed0, L_00000143a24f0b20, C4<1>, C4<1>;
L_00000143a24f0c00 .functor OR 1, L_00000143a24f1c30, L_00000143a24f11b0, C4<0>, C4<0>;
L_00000143a24f1f40 .functor OR 1, L_00000143a24f1c30, L_00000143a24f1ca0, C4<0>, C4<0>;
v00000143a2517b90_0 .net *"_ivl_12", 0 0, L_00000143a24f1f40;  1 drivers
v00000143a2517870_0 .net *"_ivl_2", 0 0, L_00000143a24f0b20;  1 drivers
v00000143a2516ab0_0 .net *"_ivl_5", 0 0, L_00000143a24f11b0;  1 drivers
v00000143a2518270_0 .net *"_ivl_7", 0 0, L_00000143a24f0c00;  1 drivers
v00000143a2516d30_0 .net "alu_selA", 1 0, L_00000143a25b1090;  alias, 1 drivers
v00000143a2517a50_0 .net "exhaz", 0 0, L_00000143a24f1ca0;  alias, 1 drivers
v00000143a25168d0_0 .net "idhaz", 0 0, L_00000143a24f1c30;  alias, 1 drivers
v00000143a25181d0_0 .net "memhaz", 0 0, L_00000143a24f1ed0;  alias, 1 drivers
L_00000143a25b1090 .concat8 [ 1 1 0 0], L_00000143a24f0c00, L_00000143a24f1f40;
S_00000143a23cd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000143a24f2090 .functor NOT 1, L_00000143a24f1fb0, C4<0>, C4<0>, C4<0>;
L_00000143a24f0d50 .functor AND 1, L_00000143a24f1530, L_00000143a24f2090, C4<1>, C4<1>;
L_00000143a24f09d0 .functor OR 1, L_00000143a24f08f0, L_00000143a24f0d50, C4<0>, C4<0>;
L_00000143a24f0a40 .functor NOT 1, v00000143a25847a0_0, C4<0>, C4<0>, C4<0>;
L_00000143a24f10d0 .functor AND 1, L_00000143a24f09d0, L_00000143a24f0a40, C4<1>, C4<1>;
L_00000143a24f1680 .functor OR 1, L_00000143a24f08f0, L_00000143a24f1fb0, C4<0>, C4<0>;
L_00000143a24f16f0 .functor NOT 1, v00000143a25847a0_0, C4<0>, C4<0>, C4<0>;
L_00000143a24f25d0 .functor AND 1, L_00000143a24f1680, L_00000143a24f16f0, C4<1>, C4<1>;
v00000143a2518310_0 .net "EX1_is_oper2_immed", 0 0, v00000143a25847a0_0;  alias, 1 drivers
v00000143a2518450_0 .net *"_ivl_11", 0 0, L_00000143a24f10d0;  1 drivers
v00000143a2517190_0 .net *"_ivl_16", 0 0, L_00000143a24f1680;  1 drivers
v00000143a2517c30_0 .net *"_ivl_17", 0 0, L_00000143a24f16f0;  1 drivers
v00000143a2518130_0 .net *"_ivl_2", 0 0, L_00000143a24f2090;  1 drivers
v00000143a2517d70_0 .net *"_ivl_20", 0 0, L_00000143a24f25d0;  1 drivers
v00000143a2517e10_0 .net *"_ivl_5", 0 0, L_00000143a24f0d50;  1 drivers
v00000143a2518590_0 .net *"_ivl_7", 0 0, L_00000143a24f09d0;  1 drivers
v00000143a2518630_0 .net *"_ivl_8", 0 0, L_00000143a24f0a40;  1 drivers
v00000143a2516970_0 .net "alu_selB", 1 0, L_00000143a25b4470;  alias, 1 drivers
v00000143a25170f0_0 .net "exhaz", 0 0, L_00000143a24f1fb0;  alias, 1 drivers
v00000143a2516bf0_0 .net "idhaz", 0 0, L_00000143a24f08f0;  alias, 1 drivers
v00000143a25172d0_0 .net "memhaz", 0 0, L_00000143a24f1530;  alias, 1 drivers
L_00000143a25b4470 .concat8 [ 1 1 0 0], L_00000143a24f10d0, L_00000143a24f25d0;
S_00000143a22629c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000143a24f2640 .functor NOT 1, L_00000143a24f1fb0, C4<0>, C4<0>, C4<0>;
L_00000143a24f2480 .functor AND 1, L_00000143a24f1530, L_00000143a24f2640, C4<1>, C4<1>;
L_00000143a24f26b0 .functor OR 1, L_00000143a24f08f0, L_00000143a24f2480, C4<0>, C4<0>;
L_00000143a24f2720 .functor OR 1, L_00000143a24f08f0, L_00000143a24f1fb0, C4<0>, C4<0>;
v00000143a2516dd0_0 .net *"_ivl_12", 0 0, L_00000143a24f2720;  1 drivers
v00000143a2516f10_0 .net *"_ivl_2", 0 0, L_00000143a24f2640;  1 drivers
v00000143a2517370_0 .net *"_ivl_5", 0 0, L_00000143a24f2480;  1 drivers
v00000143a25174b0_0 .net *"_ivl_7", 0 0, L_00000143a24f26b0;  1 drivers
v00000143a25175f0_0 .net "exhaz", 0 0, L_00000143a24f1fb0;  alias, 1 drivers
v00000143a2517690_0 .net "idhaz", 0 0, L_00000143a24f08f0;  alias, 1 drivers
v00000143a2495e00_0 .net "memhaz", 0 0, L_00000143a24f1530;  alias, 1 drivers
v00000143a2494780_0 .net "store_rs2_forward", 1 0, L_00000143a25b3e30;  alias, 1 drivers
L_00000143a25b3e30 .concat8 [ 1 1 0 0], L_00000143a24f26b0, L_00000143a24f2720;
S_00000143a2262b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000143a2495cc0_0 .net "EX_ALU_OUT", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a2494dc0_0 .net "EX_memread", 0 0, v00000143a2585920_0;  alias, 1 drivers
v00000143a247d800_0 .net "EX_memwrite", 0 0, v00000143a2585420_0;  alias, 1 drivers
v00000143a247d8a0_0 .net "EX_opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
v00000143a2572120_0 .net "EX_rd_ind", 4 0, v00000143a2584b60_0;  alias, 1 drivers
v00000143a25732a0_0 .net "EX_rd_indzero", 0 0, L_00000143a2624450;  1 drivers
v00000143a2573020_0 .net "EX_regwrite", 0 0, v00000143a2584fc0_0;  alias, 1 drivers
v00000143a25721c0_0 .net "EX_rs2_out", 31 0, v00000143a2585560_0;  alias, 1 drivers
v00000143a2573340_0 .var "MEM_ALU_OUT", 31 0;
v00000143a25728a0_0 .var "MEM_memread", 0 0;
v00000143a2573fc0_0 .var "MEM_memwrite", 0 0;
v00000143a2573d40_0 .var "MEM_opcode", 11 0;
v00000143a2573c00_0 .var "MEM_rd_ind", 4 0;
v00000143a2572ee0_0 .var "MEM_rd_indzero", 0 0;
v00000143a2574240_0 .var "MEM_regwrite", 0 0;
v00000143a2573b60_0 .var "MEM_rs2", 31 0;
v00000143a25733e0_0 .net "clk", 0 0, L_00000143a25cce50;  1 drivers
v00000143a25724e0_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24fadf0 .event posedge, v00000143a25724e0_0, v00000143a25733e0_0;
S_00000143a2575bd0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000143a22a14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a22a1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a22a1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a22a1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a22a15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a22a15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a22a1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a22a1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a22a16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a22a16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a22a1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a22a1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a22a1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a22a17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a22a17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a22a1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a22a1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a22a1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a22a18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a22a1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a22a1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a22a1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a22a19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a22a19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a22a1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000143a25cbe20 .functor XOR 1, L_00000143a25cbc60, v00000143a2584a20_0, C4<0>, C4<0>;
L_00000143a25cd010 .functor NOT 1, L_00000143a25cbe20, C4<0>, C4<0>, C4<0>;
L_00000143a25cd080 .functor OR 1, v00000143a25b0190_0, L_00000143a25cd010, C4<0>, C4<0>;
L_00000143a25cd0f0 .functor NOT 1, L_00000143a25cd080, C4<0>, C4<0>, C4<0>;
v00000143a2578570_0 .net "ALU_OP", 3 0, v00000143a2576130_0;  1 drivers
v00000143a2575f50_0 .net "BranchDecision", 0 0, L_00000143a25cbc60;  1 drivers
v00000143a25769f0_0 .net "CF", 0 0, v00000143a2577c10_0;  1 drivers
v00000143a2576a90_0 .net "EX_opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
v00000143a25782f0_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  alias, 1 drivers
v00000143a2578430_0 .net "ZF", 0 0, L_00000143a25cb250;  1 drivers
L_00000143a25d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143a25772b0_0 .net/2u *"_ivl_0", 31 0, L_00000143a25d0ce8;  1 drivers
v00000143a2577a30_0 .net *"_ivl_11", 0 0, L_00000143a25cd080;  1 drivers
v00000143a25786b0_0 .net *"_ivl_2", 31 0, L_00000143a25adf30;  1 drivers
v00000143a2576e50_0 .net *"_ivl_6", 0 0, L_00000143a25cbe20;  1 drivers
v00000143a25775d0_0 .net *"_ivl_8", 0 0, L_00000143a25cd010;  1 drivers
v00000143a2577df0_0 .net "alu_out", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a2576450_0 .net "alu_outw", 31 0, v00000143a25777b0_0;  1 drivers
v00000143a2577530_0 .net "is_beq", 0 0, v00000143a25854c0_0;  alias, 1 drivers
v00000143a2577850_0 .net "is_bne", 0 0, v00000143a2584f20_0;  alias, 1 drivers
v00000143a2577ad0_0 .net "is_jal", 0 0, v00000143a2584840_0;  alias, 1 drivers
v00000143a2577350_0 .net "oper1", 31 0, v00000143a2585240_0;  alias, 1 drivers
v00000143a25764f0_0 .net "oper2", 31 0, v00000143a2585ec0_0;  alias, 1 drivers
v00000143a2576db0_0 .net "pc", 31 0, v00000143a25852e0_0;  alias, 1 drivers
v00000143a2576590_0 .net "predicted", 0 0, v00000143a2584a20_0;  alias, 1 drivers
v00000143a25763b0_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
L_00000143a25adf30 .arith/sum 32, v00000143a25852e0_0, L_00000143a25d0ce8;
L_00000143a25ada30 .functor MUXZ 32, v00000143a25777b0_0, L_00000143a25adf30, v00000143a2584840_0, C4<>;
S_00000143a2575d60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000143a2575bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000143a25cbd40 .functor AND 1, v00000143a25854c0_0, L_00000143a25cb4f0, C4<1>, C4<1>;
L_00000143a25cbb80 .functor NOT 1, L_00000143a25cb4f0, C4<0>, C4<0>, C4<0>;
L_00000143a25cbbf0 .functor AND 1, v00000143a2584f20_0, L_00000143a25cbb80, C4<1>, C4<1>;
L_00000143a25cbc60 .functor OR 1, L_00000143a25cbd40, L_00000143a25cbbf0, C4<0>, C4<0>;
v00000143a25784d0_0 .net "BranchDecision", 0 0, L_00000143a25cbc60;  alias, 1 drivers
v00000143a25781b0_0 .net *"_ivl_2", 0 0, L_00000143a25cbb80;  1 drivers
v00000143a2578110_0 .net "is_beq", 0 0, v00000143a25854c0_0;  alias, 1 drivers
v00000143a2577d50_0 .net "is_beq_taken", 0 0, L_00000143a25cbd40;  1 drivers
v00000143a2576ef0_0 .net "is_bne", 0 0, v00000143a2584f20_0;  alias, 1 drivers
v00000143a2577f30_0 .net "is_bne_taken", 0 0, L_00000143a25cbbf0;  1 drivers
v00000143a2577490_0 .net "is_eq", 0 0, L_00000143a25cb4f0;  1 drivers
v00000143a2577710_0 .net "oper1", 31 0, v00000143a2585240_0;  alias, 1 drivers
v00000143a2577fd0_0 .net "oper2", 31 0, v00000143a2585ec0_0;  alias, 1 drivers
S_00000143a22b9b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000143a2575d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000143a25cb640 .functor XOR 1, L_00000143a25aea70, L_00000143a25af0b0, C4<0>, C4<0>;
L_00000143a25cc1a0 .functor XOR 1, L_00000143a25af150, L_00000143a25aeb10, C4<0>, C4<0>;
L_00000143a25cbb10 .functor XOR 1, L_00000143a25aebb0, L_00000143a25af3d0, C4<0>, C4<0>;
L_00000143a25cc280 .functor XOR 1, L_00000143a25af6f0, L_00000143a25af790, C4<0>, C4<0>;
L_00000143a25cc520 .functor XOR 1, L_00000143a25afab0, L_00000143a25af830, C4<0>, C4<0>;
L_00000143a25cbcd0 .functor XOR 1, L_00000143a25afb50, L_00000143a25af8d0, C4<0>, C4<0>;
L_00000143a25cbf00 .functor XOR 1, L_00000143a2620170, L_00000143a26207b0, C4<0>, C4<0>;
L_00000143a25cc980 .functor XOR 1, L_00000143a2620710, L_00000143a2621110, C4<0>, C4<0>;
L_00000143a25cc670 .functor XOR 1, L_00000143a2621930, L_00000143a2620350, C4<0>, C4<0>;
L_00000143a25cbdb0 .functor XOR 1, L_00000143a2620210, L_00000143a26203f0, C4<0>, C4<0>;
L_00000143a25cb2c0 .functor XOR 1, L_00000143a2620a30, L_00000143a2620ad0, C4<0>, C4<0>;
L_00000143a25ccad0 .functor XOR 1, L_00000143a2622150, L_00000143a2622510, C4<0>, C4<0>;
L_00000143a25cc3d0 .functor XOR 1, L_00000143a2620990, L_00000143a2620530, C4<0>, C4<0>;
L_00000143a25cb480 .functor XOR 1, L_00000143a2620b70, L_00000143a261ff90, C4<0>, C4<0>;
L_00000143a25cc6e0 .functor XOR 1, L_00000143a2620c10, L_00000143a2621750, C4<0>, C4<0>;
L_00000143a25cb6b0 .functor XOR 1, L_00000143a2620030, L_00000143a2620fd0, C4<0>, C4<0>;
L_00000143a25cc360 .functor XOR 1, L_00000143a26221f0, L_00000143a26202b0, C4<0>, C4<0>;
L_00000143a25cb790 .functor XOR 1, L_00000143a26214d0, L_00000143a26223d0, C4<0>, C4<0>;
L_00000143a25cb8e0 .functor XOR 1, L_00000143a2621d90, L_00000143a2620d50, C4<0>, C4<0>;
L_00000143a25cb330 .functor XOR 1, L_00000143a26217f0, L_00000143a26219d0, C4<0>, C4<0>;
L_00000143a25cb800 .functor XOR 1, L_00000143a2622010, L_00000143a2621890, C4<0>, C4<0>;
L_00000143a25cb870 .functor XOR 1, L_00000143a2622470, L_00000143a2620e90, C4<0>, C4<0>;
L_00000143a25cb950 .functor XOR 1, L_00000143a2620cb0, L_00000143a2621c50, C4<0>, C4<0>;
L_00000143a25cc910 .functor XOR 1, L_00000143a2621cf0, L_00000143a2621e30, C4<0>, C4<0>;
L_00000143a25ccb40 .functor XOR 1, L_00000143a2621ed0, L_00000143a26225b0, C4<0>, C4<0>;
L_00000143a25cb9c0 .functor XOR 1, L_00000143a2620f30, L_00000143a2621a70, C4<0>, C4<0>;
L_00000143a25cbaa0 .functor XOR 1, L_00000143a2621610, L_00000143a2620850, C4<0>, C4<0>;
L_00000143a25cba30 .functor XOR 1, L_00000143a2622650, L_00000143a26226f0, C4<0>, C4<0>;
L_00000143a25ccc20 .functor XOR 1, L_00000143a2621070, L_00000143a2621f70, C4<0>, C4<0>;
L_00000143a25cc210 .functor XOR 1, L_00000143a26220b0, L_00000143a2620df0, C4<0>, C4<0>;
L_00000143a25cb3a0 .functor XOR 1, L_00000143a26208f0, L_00000143a2621b10, C4<0>, C4<0>;
L_00000143a25cb410 .functor XOR 1, L_00000143a2622290, L_00000143a26200d0, C4<0>, C4<0>;
L_00000143a25cb4f0/0/0 .functor OR 1, L_00000143a2620670, L_00000143a2620490, L_00000143a2622330, L_00000143a2621250;
L_00000143a25cb4f0/0/4 .functor OR 1, L_00000143a26205d0, L_00000143a26212f0, L_00000143a2621390, L_00000143a2621430;
L_00000143a25cb4f0/0/8 .functor OR 1, L_00000143a2621570, L_00000143a2621bb0, L_00000143a26216b0, L_00000143a2624270;
L_00000143a25cb4f0/0/12 .functor OR 1, L_00000143a2624950, L_00000143a2622ab0, L_00000143a2622bf0, L_00000143a2622b50;
L_00000143a25cb4f0/0/16 .functor OR 1, L_00000143a2624770, L_00000143a2623cd0, L_00000143a2624bd0, L_00000143a26230f0;
L_00000143a25cb4f0/0/20 .functor OR 1, L_00000143a2622d30, L_00000143a2623690, L_00000143a2622f10, L_00000143a26243b0;
L_00000143a25cb4f0/0/24 .functor OR 1, L_00000143a2623730, L_00000143a2622dd0, L_00000143a2623b90, L_00000143a2622c90;
L_00000143a25cb4f0/0/28 .functor OR 1, L_00000143a2624810, L_00000143a2623d70, L_00000143a2624c70, L_00000143a26241d0;
L_00000143a25cb4f0/1/0 .functor OR 1, L_00000143a25cb4f0/0/0, L_00000143a25cb4f0/0/4, L_00000143a25cb4f0/0/8, L_00000143a25cb4f0/0/12;
L_00000143a25cb4f0/1/4 .functor OR 1, L_00000143a25cb4f0/0/16, L_00000143a25cb4f0/0/20, L_00000143a25cb4f0/0/24, L_00000143a25cb4f0/0/28;
L_00000143a25cb4f0 .functor NOR 1, L_00000143a25cb4f0/1/0, L_00000143a25cb4f0/1/4, C4<0>, C4<0>;
v00000143a2573660_0 .net *"_ivl_0", 0 0, L_00000143a25cb640;  1 drivers
v00000143a2572940_0 .net *"_ivl_101", 0 0, L_00000143a26202b0;  1 drivers
v00000143a2571fe0_0 .net *"_ivl_102", 0 0, L_00000143a25cb790;  1 drivers
v00000143a2572620_0 .net *"_ivl_105", 0 0, L_00000143a26214d0;  1 drivers
v00000143a25735c0_0 .net *"_ivl_107", 0 0, L_00000143a26223d0;  1 drivers
v00000143a25738e0_0 .net *"_ivl_108", 0 0, L_00000143a25cb8e0;  1 drivers
v00000143a2571ea0_0 .net *"_ivl_11", 0 0, L_00000143a25aeb10;  1 drivers
v00000143a2573700_0 .net *"_ivl_111", 0 0, L_00000143a2621d90;  1 drivers
v00000143a2572440_0 .net *"_ivl_113", 0 0, L_00000143a2620d50;  1 drivers
v00000143a25741a0_0 .net *"_ivl_114", 0 0, L_00000143a25cb330;  1 drivers
v00000143a2573e80_0 .net *"_ivl_117", 0 0, L_00000143a26217f0;  1 drivers
v00000143a25729e0_0 .net *"_ivl_119", 0 0, L_00000143a26219d0;  1 drivers
v00000143a2571f40_0 .net *"_ivl_12", 0 0, L_00000143a25cbb10;  1 drivers
v00000143a2572bc0_0 .net *"_ivl_120", 0 0, L_00000143a25cb800;  1 drivers
v00000143a2573840_0 .net *"_ivl_123", 0 0, L_00000143a2622010;  1 drivers
v00000143a25737a0_0 .net *"_ivl_125", 0 0, L_00000143a2621890;  1 drivers
v00000143a2574100_0 .net *"_ivl_126", 0 0, L_00000143a25cb870;  1 drivers
v00000143a2572f80_0 .net *"_ivl_129", 0 0, L_00000143a2622470;  1 drivers
v00000143a2572760_0 .net *"_ivl_131", 0 0, L_00000143a2620e90;  1 drivers
v00000143a2573980_0 .net *"_ivl_132", 0 0, L_00000143a25cb950;  1 drivers
v00000143a2573160_0 .net *"_ivl_135", 0 0, L_00000143a2620cb0;  1 drivers
v00000143a2573f20_0 .net *"_ivl_137", 0 0, L_00000143a2621c50;  1 drivers
v00000143a25730c0_0 .net *"_ivl_138", 0 0, L_00000143a25cc910;  1 drivers
v00000143a2573a20_0 .net *"_ivl_141", 0 0, L_00000143a2621cf0;  1 drivers
v00000143a2573200_0 .net *"_ivl_143", 0 0, L_00000143a2621e30;  1 drivers
v00000143a2572b20_0 .net *"_ivl_144", 0 0, L_00000143a25ccb40;  1 drivers
v00000143a2573480_0 .net *"_ivl_147", 0 0, L_00000143a2621ed0;  1 drivers
v00000143a2573ac0_0 .net *"_ivl_149", 0 0, L_00000143a26225b0;  1 drivers
v00000143a2572260_0 .net *"_ivl_15", 0 0, L_00000143a25aebb0;  1 drivers
v00000143a2573520_0 .net *"_ivl_150", 0 0, L_00000143a25cb9c0;  1 drivers
v00000143a2573ca0_0 .net *"_ivl_153", 0 0, L_00000143a2620f30;  1 drivers
v00000143a2573de0_0 .net *"_ivl_155", 0 0, L_00000143a2621a70;  1 drivers
v00000143a2572300_0 .net *"_ivl_156", 0 0, L_00000143a25cbaa0;  1 drivers
v00000143a2572080_0 .net *"_ivl_159", 0 0, L_00000143a2621610;  1 drivers
v00000143a2574060_0 .net *"_ivl_161", 0 0, L_00000143a2620850;  1 drivers
v00000143a25723a0_0 .net *"_ivl_162", 0 0, L_00000143a25cba30;  1 drivers
v00000143a2572da0_0 .net *"_ivl_165", 0 0, L_00000143a2622650;  1 drivers
v00000143a25742e0_0 .net *"_ivl_167", 0 0, L_00000143a26226f0;  1 drivers
v00000143a2574380_0 .net *"_ivl_168", 0 0, L_00000143a25ccc20;  1 drivers
v00000143a2571c20_0 .net *"_ivl_17", 0 0, L_00000143a25af3d0;  1 drivers
v00000143a2572580_0 .net *"_ivl_171", 0 0, L_00000143a2621070;  1 drivers
v00000143a2572c60_0 .net *"_ivl_173", 0 0, L_00000143a2621f70;  1 drivers
v00000143a2571cc0_0 .net *"_ivl_174", 0 0, L_00000143a25cc210;  1 drivers
v00000143a2571d60_0 .net *"_ivl_177", 0 0, L_00000143a26220b0;  1 drivers
v00000143a2571e00_0 .net *"_ivl_179", 0 0, L_00000143a2620df0;  1 drivers
v00000143a2572800_0 .net *"_ivl_18", 0 0, L_00000143a25cc280;  1 drivers
v00000143a2572a80_0 .net *"_ivl_180", 0 0, L_00000143a25cb3a0;  1 drivers
v00000143a2572d00_0 .net *"_ivl_183", 0 0, L_00000143a26208f0;  1 drivers
v00000143a2572e40_0 .net *"_ivl_185", 0 0, L_00000143a2621b10;  1 drivers
v00000143a2575a00_0 .net *"_ivl_186", 0 0, L_00000143a25cb410;  1 drivers
v00000143a25751e0_0 .net *"_ivl_190", 0 0, L_00000143a2622290;  1 drivers
v00000143a2574d80_0 .net *"_ivl_192", 0 0, L_00000143a26200d0;  1 drivers
v00000143a2575280_0 .net *"_ivl_194", 0 0, L_00000143a2620670;  1 drivers
v00000143a2575320_0 .net *"_ivl_196", 0 0, L_00000143a2620490;  1 drivers
v00000143a25749c0_0 .net *"_ivl_198", 0 0, L_00000143a2622330;  1 drivers
v00000143a25755a0_0 .net *"_ivl_200", 0 0, L_00000143a2621250;  1 drivers
v00000143a2575aa0_0 .net *"_ivl_202", 0 0, L_00000143a26205d0;  1 drivers
v00000143a2574600_0 .net *"_ivl_204", 0 0, L_00000143a26212f0;  1 drivers
v00000143a2575000_0 .net *"_ivl_206", 0 0, L_00000143a2621390;  1 drivers
v00000143a25753c0_0 .net *"_ivl_208", 0 0, L_00000143a2621430;  1 drivers
v00000143a2574ec0_0 .net *"_ivl_21", 0 0, L_00000143a25af6f0;  1 drivers
v00000143a25758c0_0 .net *"_ivl_210", 0 0, L_00000143a2621570;  1 drivers
v00000143a2574ba0_0 .net *"_ivl_212", 0 0, L_00000143a2621bb0;  1 drivers
v00000143a2575640_0 .net *"_ivl_214", 0 0, L_00000143a26216b0;  1 drivers
v00000143a2574420_0 .net *"_ivl_216", 0 0, L_00000143a2624270;  1 drivers
v00000143a25744c0_0 .net *"_ivl_218", 0 0, L_00000143a2624950;  1 drivers
v00000143a2575960_0 .net *"_ivl_220", 0 0, L_00000143a2622ab0;  1 drivers
v00000143a2574ce0_0 .net *"_ivl_222", 0 0, L_00000143a2622bf0;  1 drivers
v00000143a2574740_0 .net *"_ivl_224", 0 0, L_00000143a2622b50;  1 drivers
v00000143a2574e20_0 .net *"_ivl_226", 0 0, L_00000143a2624770;  1 drivers
v00000143a2575780_0 .net *"_ivl_228", 0 0, L_00000143a2623cd0;  1 drivers
v00000143a2574920_0 .net *"_ivl_23", 0 0, L_00000143a25af790;  1 drivers
v00000143a2575460_0 .net *"_ivl_230", 0 0, L_00000143a2624bd0;  1 drivers
v00000143a25746a0_0 .net *"_ivl_232", 0 0, L_00000143a26230f0;  1 drivers
v00000143a25750a0_0 .net *"_ivl_234", 0 0, L_00000143a2622d30;  1 drivers
v00000143a2575500_0 .net *"_ivl_236", 0 0, L_00000143a2623690;  1 drivers
v00000143a2574560_0 .net *"_ivl_238", 0 0, L_00000143a2622f10;  1 drivers
v00000143a25747e0_0 .net *"_ivl_24", 0 0, L_00000143a25cc520;  1 drivers
v00000143a25756e0_0 .net *"_ivl_240", 0 0, L_00000143a26243b0;  1 drivers
v00000143a2574880_0 .net *"_ivl_242", 0 0, L_00000143a2623730;  1 drivers
v00000143a2574f60_0 .net *"_ivl_244", 0 0, L_00000143a2622dd0;  1 drivers
v00000143a2574a60_0 .net *"_ivl_246", 0 0, L_00000143a2623b90;  1 drivers
v00000143a2574b00_0 .net *"_ivl_248", 0 0, L_00000143a2622c90;  1 drivers
v00000143a2575140_0 .net *"_ivl_250", 0 0, L_00000143a2624810;  1 drivers
v00000143a2575820_0 .net *"_ivl_252", 0 0, L_00000143a2623d70;  1 drivers
v00000143a2574c40_0 .net *"_ivl_254", 0 0, L_00000143a2624c70;  1 drivers
v00000143a24950e0_0 .net *"_ivl_256", 0 0, L_00000143a26241d0;  1 drivers
v00000143a25787f0_0 .net *"_ivl_27", 0 0, L_00000143a25afab0;  1 drivers
v00000143a2578c50_0 .net *"_ivl_29", 0 0, L_00000143a25af830;  1 drivers
v00000143a25789d0_0 .net *"_ivl_3", 0 0, L_00000143a25aea70;  1 drivers
v00000143a25795b0_0 .net *"_ivl_30", 0 0, L_00000143a25cbcd0;  1 drivers
v00000143a2579330_0 .net *"_ivl_33", 0 0, L_00000143a25afb50;  1 drivers
v00000143a2578a70_0 .net *"_ivl_35", 0 0, L_00000143a25af8d0;  1 drivers
v00000143a25793d0_0 .net *"_ivl_36", 0 0, L_00000143a25cbf00;  1 drivers
v00000143a2579290_0 .net *"_ivl_39", 0 0, L_00000143a2620170;  1 drivers
v00000143a2579650_0 .net *"_ivl_41", 0 0, L_00000143a26207b0;  1 drivers
v00000143a25791f0_0 .net *"_ivl_42", 0 0, L_00000143a25cc980;  1 drivers
v00000143a2578e30_0 .net *"_ivl_45", 0 0, L_00000143a2620710;  1 drivers
v00000143a2579470_0 .net *"_ivl_47", 0 0, L_00000143a2621110;  1 drivers
v00000143a2579510_0 .net *"_ivl_48", 0 0, L_00000143a25cc670;  1 drivers
v00000143a2578b10_0 .net *"_ivl_5", 0 0, L_00000143a25af0b0;  1 drivers
v00000143a2578bb0_0 .net *"_ivl_51", 0 0, L_00000143a2621930;  1 drivers
v00000143a25796f0_0 .net *"_ivl_53", 0 0, L_00000143a2620350;  1 drivers
v00000143a2578cf0_0 .net *"_ivl_54", 0 0, L_00000143a25cbdb0;  1 drivers
v00000143a2579150_0 .net *"_ivl_57", 0 0, L_00000143a2620210;  1 drivers
v00000143a2579790_0 .net *"_ivl_59", 0 0, L_00000143a26203f0;  1 drivers
v00000143a2579dd0_0 .net *"_ivl_6", 0 0, L_00000143a25cc1a0;  1 drivers
v00000143a2579830_0 .net *"_ivl_60", 0 0, L_00000143a25cb2c0;  1 drivers
v00000143a2578930_0 .net *"_ivl_63", 0 0, L_00000143a2620a30;  1 drivers
v00000143a25790b0_0 .net *"_ivl_65", 0 0, L_00000143a2620ad0;  1 drivers
v00000143a2579c90_0 .net *"_ivl_66", 0 0, L_00000143a25ccad0;  1 drivers
v00000143a25798d0_0 .net *"_ivl_69", 0 0, L_00000143a2622150;  1 drivers
v00000143a2579970_0 .net *"_ivl_71", 0 0, L_00000143a2622510;  1 drivers
v00000143a2578750_0 .net *"_ivl_72", 0 0, L_00000143a25cc3d0;  1 drivers
v00000143a2578890_0 .net *"_ivl_75", 0 0, L_00000143a2620990;  1 drivers
v00000143a2579a10_0 .net *"_ivl_77", 0 0, L_00000143a2620530;  1 drivers
v00000143a2578d90_0 .net *"_ivl_78", 0 0, L_00000143a25cb480;  1 drivers
v00000143a2578ed0_0 .net *"_ivl_81", 0 0, L_00000143a2620b70;  1 drivers
v00000143a2579d30_0 .net *"_ivl_83", 0 0, L_00000143a261ff90;  1 drivers
v00000143a2579ab0_0 .net *"_ivl_84", 0 0, L_00000143a25cc6e0;  1 drivers
v00000143a2578f70_0 .net *"_ivl_87", 0 0, L_00000143a2620c10;  1 drivers
v00000143a2579010_0 .net *"_ivl_89", 0 0, L_00000143a2621750;  1 drivers
v00000143a2579b50_0 .net *"_ivl_9", 0 0, L_00000143a25af150;  1 drivers
v00000143a2579bf0_0 .net *"_ivl_90", 0 0, L_00000143a25cb6b0;  1 drivers
v00000143a2578610_0 .net *"_ivl_93", 0 0, L_00000143a2620030;  1 drivers
v00000143a2576310_0 .net *"_ivl_95", 0 0, L_00000143a2620fd0;  1 drivers
v00000143a25773f0_0 .net *"_ivl_96", 0 0, L_00000143a25cc360;  1 drivers
v00000143a25778f0_0 .net *"_ivl_99", 0 0, L_00000143a26221f0;  1 drivers
v00000143a2577170_0 .net "a", 31 0, v00000143a2585240_0;  alias, 1 drivers
v00000143a2578390_0 .net "b", 31 0, v00000143a2585ec0_0;  alias, 1 drivers
v00000143a2576d10_0 .net "out", 0 0, L_00000143a25cb4f0;  alias, 1 drivers
v00000143a2577990_0 .net "temp", 31 0, L_00000143a26211b0;  1 drivers
L_00000143a25aea70 .part v00000143a2585240_0, 0, 1;
L_00000143a25af0b0 .part v00000143a2585ec0_0, 0, 1;
L_00000143a25af150 .part v00000143a2585240_0, 1, 1;
L_00000143a25aeb10 .part v00000143a2585ec0_0, 1, 1;
L_00000143a25aebb0 .part v00000143a2585240_0, 2, 1;
L_00000143a25af3d0 .part v00000143a2585ec0_0, 2, 1;
L_00000143a25af6f0 .part v00000143a2585240_0, 3, 1;
L_00000143a25af790 .part v00000143a2585ec0_0, 3, 1;
L_00000143a25afab0 .part v00000143a2585240_0, 4, 1;
L_00000143a25af830 .part v00000143a2585ec0_0, 4, 1;
L_00000143a25afb50 .part v00000143a2585240_0, 5, 1;
L_00000143a25af8d0 .part v00000143a2585ec0_0, 5, 1;
L_00000143a2620170 .part v00000143a2585240_0, 6, 1;
L_00000143a26207b0 .part v00000143a2585ec0_0, 6, 1;
L_00000143a2620710 .part v00000143a2585240_0, 7, 1;
L_00000143a2621110 .part v00000143a2585ec0_0, 7, 1;
L_00000143a2621930 .part v00000143a2585240_0, 8, 1;
L_00000143a2620350 .part v00000143a2585ec0_0, 8, 1;
L_00000143a2620210 .part v00000143a2585240_0, 9, 1;
L_00000143a26203f0 .part v00000143a2585ec0_0, 9, 1;
L_00000143a2620a30 .part v00000143a2585240_0, 10, 1;
L_00000143a2620ad0 .part v00000143a2585ec0_0, 10, 1;
L_00000143a2622150 .part v00000143a2585240_0, 11, 1;
L_00000143a2622510 .part v00000143a2585ec0_0, 11, 1;
L_00000143a2620990 .part v00000143a2585240_0, 12, 1;
L_00000143a2620530 .part v00000143a2585ec0_0, 12, 1;
L_00000143a2620b70 .part v00000143a2585240_0, 13, 1;
L_00000143a261ff90 .part v00000143a2585ec0_0, 13, 1;
L_00000143a2620c10 .part v00000143a2585240_0, 14, 1;
L_00000143a2621750 .part v00000143a2585ec0_0, 14, 1;
L_00000143a2620030 .part v00000143a2585240_0, 15, 1;
L_00000143a2620fd0 .part v00000143a2585ec0_0, 15, 1;
L_00000143a26221f0 .part v00000143a2585240_0, 16, 1;
L_00000143a26202b0 .part v00000143a2585ec0_0, 16, 1;
L_00000143a26214d0 .part v00000143a2585240_0, 17, 1;
L_00000143a26223d0 .part v00000143a2585ec0_0, 17, 1;
L_00000143a2621d90 .part v00000143a2585240_0, 18, 1;
L_00000143a2620d50 .part v00000143a2585ec0_0, 18, 1;
L_00000143a26217f0 .part v00000143a2585240_0, 19, 1;
L_00000143a26219d0 .part v00000143a2585ec0_0, 19, 1;
L_00000143a2622010 .part v00000143a2585240_0, 20, 1;
L_00000143a2621890 .part v00000143a2585ec0_0, 20, 1;
L_00000143a2622470 .part v00000143a2585240_0, 21, 1;
L_00000143a2620e90 .part v00000143a2585ec0_0, 21, 1;
L_00000143a2620cb0 .part v00000143a2585240_0, 22, 1;
L_00000143a2621c50 .part v00000143a2585ec0_0, 22, 1;
L_00000143a2621cf0 .part v00000143a2585240_0, 23, 1;
L_00000143a2621e30 .part v00000143a2585ec0_0, 23, 1;
L_00000143a2621ed0 .part v00000143a2585240_0, 24, 1;
L_00000143a26225b0 .part v00000143a2585ec0_0, 24, 1;
L_00000143a2620f30 .part v00000143a2585240_0, 25, 1;
L_00000143a2621a70 .part v00000143a2585ec0_0, 25, 1;
L_00000143a2621610 .part v00000143a2585240_0, 26, 1;
L_00000143a2620850 .part v00000143a2585ec0_0, 26, 1;
L_00000143a2622650 .part v00000143a2585240_0, 27, 1;
L_00000143a26226f0 .part v00000143a2585ec0_0, 27, 1;
L_00000143a2621070 .part v00000143a2585240_0, 28, 1;
L_00000143a2621f70 .part v00000143a2585ec0_0, 28, 1;
L_00000143a26220b0 .part v00000143a2585240_0, 29, 1;
L_00000143a2620df0 .part v00000143a2585ec0_0, 29, 1;
L_00000143a26208f0 .part v00000143a2585240_0, 30, 1;
L_00000143a2621b10 .part v00000143a2585ec0_0, 30, 1;
LS_00000143a26211b0_0_0 .concat8 [ 1 1 1 1], L_00000143a25cb640, L_00000143a25cc1a0, L_00000143a25cbb10, L_00000143a25cc280;
LS_00000143a26211b0_0_4 .concat8 [ 1 1 1 1], L_00000143a25cc520, L_00000143a25cbcd0, L_00000143a25cbf00, L_00000143a25cc980;
LS_00000143a26211b0_0_8 .concat8 [ 1 1 1 1], L_00000143a25cc670, L_00000143a25cbdb0, L_00000143a25cb2c0, L_00000143a25ccad0;
LS_00000143a26211b0_0_12 .concat8 [ 1 1 1 1], L_00000143a25cc3d0, L_00000143a25cb480, L_00000143a25cc6e0, L_00000143a25cb6b0;
LS_00000143a26211b0_0_16 .concat8 [ 1 1 1 1], L_00000143a25cc360, L_00000143a25cb790, L_00000143a25cb8e0, L_00000143a25cb330;
LS_00000143a26211b0_0_20 .concat8 [ 1 1 1 1], L_00000143a25cb800, L_00000143a25cb870, L_00000143a25cb950, L_00000143a25cc910;
LS_00000143a26211b0_0_24 .concat8 [ 1 1 1 1], L_00000143a25ccb40, L_00000143a25cb9c0, L_00000143a25cbaa0, L_00000143a25cba30;
LS_00000143a26211b0_0_28 .concat8 [ 1 1 1 1], L_00000143a25ccc20, L_00000143a25cc210, L_00000143a25cb3a0, L_00000143a25cb410;
LS_00000143a26211b0_1_0 .concat8 [ 4 4 4 4], LS_00000143a26211b0_0_0, LS_00000143a26211b0_0_4, LS_00000143a26211b0_0_8, LS_00000143a26211b0_0_12;
LS_00000143a26211b0_1_4 .concat8 [ 4 4 4 4], LS_00000143a26211b0_0_16, LS_00000143a26211b0_0_20, LS_00000143a26211b0_0_24, LS_00000143a26211b0_0_28;
L_00000143a26211b0 .concat8 [ 16 16 0 0], LS_00000143a26211b0_1_0, LS_00000143a26211b0_1_4;
L_00000143a2622290 .part v00000143a2585240_0, 31, 1;
L_00000143a26200d0 .part v00000143a2585ec0_0, 31, 1;
L_00000143a2620670 .part L_00000143a26211b0, 0, 1;
L_00000143a2620490 .part L_00000143a26211b0, 1, 1;
L_00000143a2622330 .part L_00000143a26211b0, 2, 1;
L_00000143a2621250 .part L_00000143a26211b0, 3, 1;
L_00000143a26205d0 .part L_00000143a26211b0, 4, 1;
L_00000143a26212f0 .part L_00000143a26211b0, 5, 1;
L_00000143a2621390 .part L_00000143a26211b0, 6, 1;
L_00000143a2621430 .part L_00000143a26211b0, 7, 1;
L_00000143a2621570 .part L_00000143a26211b0, 8, 1;
L_00000143a2621bb0 .part L_00000143a26211b0, 9, 1;
L_00000143a26216b0 .part L_00000143a26211b0, 10, 1;
L_00000143a2624270 .part L_00000143a26211b0, 11, 1;
L_00000143a2624950 .part L_00000143a26211b0, 12, 1;
L_00000143a2622ab0 .part L_00000143a26211b0, 13, 1;
L_00000143a2622bf0 .part L_00000143a26211b0, 14, 1;
L_00000143a2622b50 .part L_00000143a26211b0, 15, 1;
L_00000143a2624770 .part L_00000143a26211b0, 16, 1;
L_00000143a2623cd0 .part L_00000143a26211b0, 17, 1;
L_00000143a2624bd0 .part L_00000143a26211b0, 18, 1;
L_00000143a26230f0 .part L_00000143a26211b0, 19, 1;
L_00000143a2622d30 .part L_00000143a26211b0, 20, 1;
L_00000143a2623690 .part L_00000143a26211b0, 21, 1;
L_00000143a2622f10 .part L_00000143a26211b0, 22, 1;
L_00000143a26243b0 .part L_00000143a26211b0, 23, 1;
L_00000143a2623730 .part L_00000143a26211b0, 24, 1;
L_00000143a2622dd0 .part L_00000143a26211b0, 25, 1;
L_00000143a2623b90 .part L_00000143a26211b0, 26, 1;
L_00000143a2622c90 .part L_00000143a26211b0, 27, 1;
L_00000143a2624810 .part L_00000143a26211b0, 28, 1;
L_00000143a2623d70 .part L_00000143a26211b0, 29, 1;
L_00000143a2624c70 .part L_00000143a26211b0, 30, 1;
L_00000143a26241d0 .part L_00000143a26211b0, 31, 1;
S_00000143a22b9cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000143a2575bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000143a24fb770 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000143a25cb250 .functor NOT 1, L_00000143a25ade90, C4<0>, C4<0>, C4<0>;
v00000143a2577b70_0 .net "A", 31 0, v00000143a2585240_0;  alias, 1 drivers
v00000143a2576f90_0 .net "ALUOP", 3 0, v00000143a2576130_0;  alias, 1 drivers
v00000143a2578250_0 .net "B", 31 0, v00000143a2585ec0_0;  alias, 1 drivers
v00000143a2577c10_0 .var "CF", 0 0;
v00000143a2576630_0 .net "ZF", 0 0, L_00000143a25cb250;  alias, 1 drivers
v00000143a2578070_0 .net *"_ivl_1", 0 0, L_00000143a25ade90;  1 drivers
v00000143a25777b0_0 .var "res", 31 0;
E_00000143a24fa9f0 .event anyedge, v00000143a2576f90_0, v00000143a2577170_0, v00000143a2578390_0, v00000143a2577c10_0;
L_00000143a25ade90 .reduce/or v00000143a25777b0_0;
S_00000143a23031c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000143a2575bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000143a257a710 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a257a748 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a257a780 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a257a7b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a257a7f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a257a828 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a257a860 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a257a898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a257a8d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a257a908 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a257a940 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a257a978 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a257a9b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a257a9e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a257aa20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a257aa58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a257aa90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a257aac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a257ab00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a257ab38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a257ab70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a257aba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a257abe0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a257ac18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a257ac50 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a2576130_0 .var "ALU_OP", 3 0;
v00000143a2577cb0_0 .net "opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
E_00000143a24fb3b0 .event anyedge, v00000143a247d8a0_0;
S_00000143a2303350 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000143a25843e0_0 .net "EX1_forward_to_B", 31 0, v00000143a25825e0_0;  alias, 1 drivers
v00000143a2582540_0 .net "EX_PFC", 31 0, v00000143a2584480_0;  alias, 1 drivers
v00000143a2583300_0 .net "EX_PFC_to_IF", 31 0, L_00000143a25ad990;  alias, 1 drivers
v00000143a2583f80_0 .net "alu_selA", 1 0, L_00000143a25b1090;  alias, 1 drivers
v00000143a25836c0_0 .net "alu_selB", 1 0, L_00000143a25b4470;  alias, 1 drivers
v00000143a2583a80_0 .net "ex_haz", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a2583580_0 .net "id_haz", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a2582fe0_0 .net "is_jr", 0 0, v00000143a2583b20_0;  alias, 1 drivers
v00000143a25842a0_0 .net "mem_haz", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a2582ae0_0 .net "oper1", 31 0, L_00000143a25b7500;  alias, 1 drivers
v00000143a2583760_0 .net "oper2", 31 0, L_00000143a25cbfe0;  alias, 1 drivers
v00000143a2584020_0 .net "pc", 31 0, v00000143a25833a0_0;  alias, 1 drivers
v00000143a2582180_0 .net "rs1", 31 0, v00000143a2582d60_0;  alias, 1 drivers
v00000143a25831c0_0 .net "rs2_in", 31 0, v00000143a2583620_0;  alias, 1 drivers
v00000143a2584340_0 .net "rs2_out", 31 0, L_00000143a25cc750;  alias, 1 drivers
v00000143a2582e00_0 .net "store_rs2_forward", 1 0, L_00000143a25b3e30;  alias, 1 drivers
L_00000143a25ad990 .functor MUXZ 32, v00000143a2584480_0, L_00000143a25b7500, v00000143a2583b20_0, C4<>;
S_00000143a257ac90 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000143a2303350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000143a24fb7b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000143a25b57b0 .functor NOT 1, L_00000143a25ae250, C4<0>, C4<0>, C4<0>;
L_00000143a25b68c0 .functor NOT 1, L_00000143a25ae930, C4<0>, C4<0>, C4<0>;
L_00000143a25b5820 .functor NOT 1, L_00000143a25af650, C4<0>, C4<0>, C4<0>;
L_00000143a25b6af0 .functor NOT 1, L_00000143a25af970, C4<0>, C4<0>, C4<0>;
L_00000143a25b5890 .functor AND 32, L_00000143a25b7340, v00000143a2582d60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b5900 .functor AND 32, L_00000143a25b6930, L_00000143a2639210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b5970 .functor OR 32, L_00000143a25b5890, L_00000143a25b5900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25b5a50 .functor AND 32, L_00000143a25b5f20, v00000143a2573340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b76c0 .functor OR 32, L_00000143a25b5970, L_00000143a25b5a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25b73b0 .functor AND 32, L_00000143a25b59e0, L_00000143a25ada30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b7500 .functor OR 32, L_00000143a25b76c0, L_00000143a25b73b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a2576b30_0 .net *"_ivl_1", 0 0, L_00000143a25ae250;  1 drivers
v00000143a25768b0_0 .net *"_ivl_13", 0 0, L_00000143a25af650;  1 drivers
v00000143a2576950_0 .net *"_ivl_14", 0 0, L_00000143a25b5820;  1 drivers
v00000143a2576bd0_0 .net *"_ivl_19", 0 0, L_00000143a25aecf0;  1 drivers
v00000143a25770d0_0 .net *"_ivl_2", 0 0, L_00000143a25b57b0;  1 drivers
v00000143a257c5c0_0 .net *"_ivl_23", 0 0, L_00000143a25afbf0;  1 drivers
v00000143a257e1e0_0 .net *"_ivl_27", 0 0, L_00000143a25af970;  1 drivers
v00000143a257de20_0 .net *"_ivl_28", 0 0, L_00000143a25b6af0;  1 drivers
v00000143a257dc40_0 .net *"_ivl_33", 0 0, L_00000143a25afc90;  1 drivers
v00000143a257d060_0 .net *"_ivl_37", 0 0, L_00000143a25addf0;  1 drivers
v00000143a257d7e0_0 .net *"_ivl_40", 31 0, L_00000143a25b5890;  1 drivers
v00000143a257dce0_0 .net *"_ivl_42", 31 0, L_00000143a25b5900;  1 drivers
v00000143a257e3c0_0 .net *"_ivl_44", 31 0, L_00000143a25b5970;  1 drivers
v00000143a257da60_0 .net *"_ivl_46", 31 0, L_00000143a25b5a50;  1 drivers
v00000143a257d880_0 .net *"_ivl_48", 31 0, L_00000143a25b76c0;  1 drivers
v00000143a257cc00_0 .net *"_ivl_50", 31 0, L_00000143a25b73b0;  1 drivers
v00000143a257cde0_0 .net *"_ivl_7", 0 0, L_00000143a25ae930;  1 drivers
v00000143a257dd80_0 .net *"_ivl_8", 0 0, L_00000143a25b68c0;  1 drivers
v00000143a257c980_0 .net "ina", 31 0, v00000143a2582d60_0;  alias, 1 drivers
v00000143a257cca0_0 .net "inb", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a257d740_0 .net "inc", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a257e640_0 .net "ind", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a257c660_0 .net "out", 31 0, L_00000143a25b7500;  alias, 1 drivers
v00000143a257c700_0 .net "s0", 31 0, L_00000143a25b7340;  1 drivers
v00000143a257d920_0 .net "s1", 31 0, L_00000143a25b6930;  1 drivers
v00000143a257db00_0 .net "s2", 31 0, L_00000143a25b5f20;  1 drivers
v00000143a257dec0_0 .net "s3", 31 0, L_00000143a25b59e0;  1 drivers
v00000143a257e5a0_0 .net "sel", 1 0, L_00000143a25b1090;  alias, 1 drivers
L_00000143a25ae250 .part L_00000143a25b1090, 1, 1;
LS_00000143a25ae7f0_0_0 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_4 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_8 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_12 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_16 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_20 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_24 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_0_28 .concat [ 1 1 1 1], L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0, L_00000143a25b57b0;
LS_00000143a25ae7f0_1_0 .concat [ 4 4 4 4], LS_00000143a25ae7f0_0_0, LS_00000143a25ae7f0_0_4, LS_00000143a25ae7f0_0_8, LS_00000143a25ae7f0_0_12;
LS_00000143a25ae7f0_1_4 .concat [ 4 4 4 4], LS_00000143a25ae7f0_0_16, LS_00000143a25ae7f0_0_20, LS_00000143a25ae7f0_0_24, LS_00000143a25ae7f0_0_28;
L_00000143a25ae7f0 .concat [ 16 16 0 0], LS_00000143a25ae7f0_1_0, LS_00000143a25ae7f0_1_4;
L_00000143a25ae930 .part L_00000143a25b1090, 0, 1;
LS_00000143a25afdd0_0_0 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_4 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_8 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_12 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_16 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_20 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_24 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_0_28 .concat [ 1 1 1 1], L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0, L_00000143a25b68c0;
LS_00000143a25afdd0_1_0 .concat [ 4 4 4 4], LS_00000143a25afdd0_0_0, LS_00000143a25afdd0_0_4, LS_00000143a25afdd0_0_8, LS_00000143a25afdd0_0_12;
LS_00000143a25afdd0_1_4 .concat [ 4 4 4 4], LS_00000143a25afdd0_0_16, LS_00000143a25afdd0_0_20, LS_00000143a25afdd0_0_24, LS_00000143a25afdd0_0_28;
L_00000143a25afdd0 .concat [ 16 16 0 0], LS_00000143a25afdd0_1_0, LS_00000143a25afdd0_1_4;
L_00000143a25af650 .part L_00000143a25b1090, 1, 1;
LS_00000143a25af1f0_0_0 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_4 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_8 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_12 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_16 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_20 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_24 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_0_28 .concat [ 1 1 1 1], L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820, L_00000143a25b5820;
LS_00000143a25af1f0_1_0 .concat [ 4 4 4 4], LS_00000143a25af1f0_0_0, LS_00000143a25af1f0_0_4, LS_00000143a25af1f0_0_8, LS_00000143a25af1f0_0_12;
LS_00000143a25af1f0_1_4 .concat [ 4 4 4 4], LS_00000143a25af1f0_0_16, LS_00000143a25af1f0_0_20, LS_00000143a25af1f0_0_24, LS_00000143a25af1f0_0_28;
L_00000143a25af1f0 .concat [ 16 16 0 0], LS_00000143a25af1f0_1_0, LS_00000143a25af1f0_1_4;
L_00000143a25aecf0 .part L_00000143a25b1090, 0, 1;
LS_00000143a25afe70_0_0 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_4 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_8 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_12 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_16 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_20 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_24 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_0_28 .concat [ 1 1 1 1], L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0, L_00000143a25aecf0;
LS_00000143a25afe70_1_0 .concat [ 4 4 4 4], LS_00000143a25afe70_0_0, LS_00000143a25afe70_0_4, LS_00000143a25afe70_0_8, LS_00000143a25afe70_0_12;
LS_00000143a25afe70_1_4 .concat [ 4 4 4 4], LS_00000143a25afe70_0_16, LS_00000143a25afe70_0_20, LS_00000143a25afe70_0_24, LS_00000143a25afe70_0_28;
L_00000143a25afe70 .concat [ 16 16 0 0], LS_00000143a25afe70_1_0, LS_00000143a25afe70_1_4;
L_00000143a25afbf0 .part L_00000143a25b1090, 1, 1;
LS_00000143a25ae570_0_0 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_4 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_8 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_12 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_16 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_20 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_24 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_0_28 .concat [ 1 1 1 1], L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0, L_00000143a25afbf0;
LS_00000143a25ae570_1_0 .concat [ 4 4 4 4], LS_00000143a25ae570_0_0, LS_00000143a25ae570_0_4, LS_00000143a25ae570_0_8, LS_00000143a25ae570_0_12;
LS_00000143a25ae570_1_4 .concat [ 4 4 4 4], LS_00000143a25ae570_0_16, LS_00000143a25ae570_0_20, LS_00000143a25ae570_0_24, LS_00000143a25ae570_0_28;
L_00000143a25ae570 .concat [ 16 16 0 0], LS_00000143a25ae570_1_0, LS_00000143a25ae570_1_4;
L_00000143a25af970 .part L_00000143a25b1090, 0, 1;
LS_00000143a25ae4d0_0_0 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_4 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_8 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_12 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_16 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_20 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_24 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_0_28 .concat [ 1 1 1 1], L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0, L_00000143a25b6af0;
LS_00000143a25ae4d0_1_0 .concat [ 4 4 4 4], LS_00000143a25ae4d0_0_0, LS_00000143a25ae4d0_0_4, LS_00000143a25ae4d0_0_8, LS_00000143a25ae4d0_0_12;
LS_00000143a25ae4d0_1_4 .concat [ 4 4 4 4], LS_00000143a25ae4d0_0_16, LS_00000143a25ae4d0_0_20, LS_00000143a25ae4d0_0_24, LS_00000143a25ae4d0_0_28;
L_00000143a25ae4d0 .concat [ 16 16 0 0], LS_00000143a25ae4d0_1_0, LS_00000143a25ae4d0_1_4;
L_00000143a25afc90 .part L_00000143a25b1090, 1, 1;
LS_00000143a25af290_0_0 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_4 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_8 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_12 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_16 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_20 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_24 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_0_28 .concat [ 1 1 1 1], L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90, L_00000143a25afc90;
LS_00000143a25af290_1_0 .concat [ 4 4 4 4], LS_00000143a25af290_0_0, LS_00000143a25af290_0_4, LS_00000143a25af290_0_8, LS_00000143a25af290_0_12;
LS_00000143a25af290_1_4 .concat [ 4 4 4 4], LS_00000143a25af290_0_16, LS_00000143a25af290_0_20, LS_00000143a25af290_0_24, LS_00000143a25af290_0_28;
L_00000143a25af290 .concat [ 16 16 0 0], LS_00000143a25af290_1_0, LS_00000143a25af290_1_4;
L_00000143a25addf0 .part L_00000143a25b1090, 0, 1;
LS_00000143a25aed90_0_0 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_4 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_8 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_12 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_16 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_20 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_24 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_0_28 .concat [ 1 1 1 1], L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0, L_00000143a25addf0;
LS_00000143a25aed90_1_0 .concat [ 4 4 4 4], LS_00000143a25aed90_0_0, LS_00000143a25aed90_0_4, LS_00000143a25aed90_0_8, LS_00000143a25aed90_0_12;
LS_00000143a25aed90_1_4 .concat [ 4 4 4 4], LS_00000143a25aed90_0_16, LS_00000143a25aed90_0_20, LS_00000143a25aed90_0_24, LS_00000143a25aed90_0_28;
L_00000143a25aed90 .concat [ 16 16 0 0], LS_00000143a25aed90_1_0, LS_00000143a25aed90_1_4;
S_00000143a257ae20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000143a257ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b7340 .functor AND 32, L_00000143a25ae7f0, L_00000143a25afdd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a2577210_0 .net "in1", 31 0, L_00000143a25ae7f0;  1 drivers
v00000143a2575ff0_0 .net "in2", 31 0, L_00000143a25afdd0;  1 drivers
v00000143a2577670_0 .net "out", 31 0, L_00000143a25b7340;  alias, 1 drivers
S_00000143a22fc910 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000143a257ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b6930 .functor AND 32, L_00000143a25af1f0, L_00000143a25afe70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a2576090_0 .net "in1", 31 0, L_00000143a25af1f0;  1 drivers
v00000143a2577e90_0 .net "in2", 31 0, L_00000143a25afe70;  1 drivers
v00000143a2577030_0 .net "out", 31 0, L_00000143a25b6930;  alias, 1 drivers
S_00000143a22fcaa0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000143a257ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b5f20 .functor AND 32, L_00000143a25ae570, L_00000143a25ae4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a25761d0_0 .net "in1", 31 0, L_00000143a25ae570;  1 drivers
v00000143a2576270_0 .net "in2", 31 0, L_00000143a25ae4d0;  1 drivers
v00000143a25766d0_0 .net "out", 31 0, L_00000143a25b5f20;  alias, 1 drivers
S_00000143a257baf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000143a257ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b59e0 .functor AND 32, L_00000143a25af290, L_00000143a25aed90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a2576770_0 .net "in1", 31 0, L_00000143a25af290;  1 drivers
v00000143a2576810_0 .net "in2", 31 0, L_00000143a25aed90;  1 drivers
v00000143a2576c70_0 .net "out", 31 0, L_00000143a25b59e0;  alias, 1 drivers
S_00000143a257b4b0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000143a2303350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000143a24faf30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000143a25b7420 .functor NOT 1, L_00000143a25af470, C4<0>, C4<0>, C4<0>;
L_00000143a25b7570 .functor NOT 1, L_00000143a25aee30, C4<0>, C4<0>, C4<0>;
L_00000143a25b7650 .functor NOT 1, L_00000143a25ae2f0, C4<0>, C4<0>, C4<0>;
L_00000143a25cbf70 .functor NOT 1, L_00000143a25aec50, C4<0>, C4<0>, C4<0>;
L_00000143a25ccde0 .functor AND 32, L_00000143a25b7490, v00000143a25825e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25ccd00 .functor AND 32, L_00000143a25b75e0, L_00000143a2639210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25ccbb0 .functor OR 32, L_00000143a25ccde0, L_00000143a25ccd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25cc600 .functor AND 32, L_00000143a24f0960, v00000143a2573340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25cb560 .functor OR 32, L_00000143a25ccbb0, L_00000143a25cc600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25ccd70 .functor AND 32, L_00000143a25cbe90, L_00000143a25ada30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25cbfe0 .functor OR 32, L_00000143a25cb560, L_00000143a25ccd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a257c480_0 .net *"_ivl_1", 0 0, L_00000143a25af470;  1 drivers
v00000143a257c3e0_0 .net *"_ivl_13", 0 0, L_00000143a25ae2f0;  1 drivers
v00000143a257d380_0 .net *"_ivl_14", 0 0, L_00000143a25b7650;  1 drivers
v00000143a257dba0_0 .net *"_ivl_19", 0 0, L_00000143a25ad7b0;  1 drivers
v00000143a257e780_0 .net *"_ivl_2", 0 0, L_00000143a25b7420;  1 drivers
v00000143a257c020_0 .net *"_ivl_23", 0 0, L_00000143a25ae390;  1 drivers
v00000143a257e280_0 .net *"_ivl_27", 0 0, L_00000143a25aec50;  1 drivers
v00000143a257e460_0 .net *"_ivl_28", 0 0, L_00000143a25cbf70;  1 drivers
v00000143a257d420_0 .net *"_ivl_33", 0 0, L_00000143a25ae110;  1 drivers
v00000143a257e500_0 .net *"_ivl_37", 0 0, L_00000143a25adb70;  1 drivers
v00000143a257e0a0_0 .net *"_ivl_40", 31 0, L_00000143a25ccde0;  1 drivers
v00000143a257ce80_0 .net *"_ivl_42", 31 0, L_00000143a25ccd00;  1 drivers
v00000143a257d600_0 .net *"_ivl_44", 31 0, L_00000143a25ccbb0;  1 drivers
v00000143a257e140_0 .net *"_ivl_46", 31 0, L_00000143a25cc600;  1 drivers
v00000143a257c0c0_0 .net *"_ivl_48", 31 0, L_00000143a25cb560;  1 drivers
v00000143a257c160_0 .net *"_ivl_50", 31 0, L_00000143a25ccd70;  1 drivers
v00000143a257c200_0 .net *"_ivl_7", 0 0, L_00000143a25aee30;  1 drivers
v00000143a257c2a0_0 .net *"_ivl_8", 0 0, L_00000143a25b7570;  1 drivers
v00000143a257c340_0 .net "ina", 31 0, v00000143a25825e0_0;  alias, 1 drivers
v00000143a257ca20_0 .net "inb", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a257c8e0_0 .net "inc", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a257cb60_0 .net "ind", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a257cd40_0 .net "out", 31 0, L_00000143a25cbfe0;  alias, 1 drivers
v00000143a257cf20_0 .net "s0", 31 0, L_00000143a25b7490;  1 drivers
v00000143a257cfc0_0 .net "s1", 31 0, L_00000143a25b75e0;  1 drivers
v00000143a257d100_0 .net "s2", 31 0, L_00000143a24f0960;  1 drivers
v00000143a257d1a0_0 .net "s3", 31 0, L_00000143a25cbe90;  1 drivers
v00000143a257d240_0 .net "sel", 1 0, L_00000143a25b4470;  alias, 1 drivers
L_00000143a25af470 .part L_00000143a25b4470, 1, 1;
LS_00000143a25adfd0_0_0 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_4 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_8 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_12 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_16 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_20 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_24 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_0_28 .concat [ 1 1 1 1], L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420, L_00000143a25b7420;
LS_00000143a25adfd0_1_0 .concat [ 4 4 4 4], LS_00000143a25adfd0_0_0, LS_00000143a25adfd0_0_4, LS_00000143a25adfd0_0_8, LS_00000143a25adfd0_0_12;
LS_00000143a25adfd0_1_4 .concat [ 4 4 4 4], LS_00000143a25adfd0_0_16, LS_00000143a25adfd0_0_20, LS_00000143a25adfd0_0_24, LS_00000143a25adfd0_0_28;
L_00000143a25adfd0 .concat [ 16 16 0 0], LS_00000143a25adfd0_1_0, LS_00000143a25adfd0_1_4;
L_00000143a25aee30 .part L_00000143a25b4470, 0, 1;
LS_00000143a25ae610_0_0 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_4 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_8 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_12 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_16 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_20 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_24 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_0_28 .concat [ 1 1 1 1], L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570, L_00000143a25b7570;
LS_00000143a25ae610_1_0 .concat [ 4 4 4 4], LS_00000143a25ae610_0_0, LS_00000143a25ae610_0_4, LS_00000143a25ae610_0_8, LS_00000143a25ae610_0_12;
LS_00000143a25ae610_1_4 .concat [ 4 4 4 4], LS_00000143a25ae610_0_16, LS_00000143a25ae610_0_20, LS_00000143a25ae610_0_24, LS_00000143a25ae610_0_28;
L_00000143a25ae610 .concat [ 16 16 0 0], LS_00000143a25ae610_1_0, LS_00000143a25ae610_1_4;
L_00000143a25ae2f0 .part L_00000143a25b4470, 1, 1;
LS_00000143a25ae890_0_0 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_4 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_8 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_12 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_16 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_20 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_24 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_0_28 .concat [ 1 1 1 1], L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650, L_00000143a25b7650;
LS_00000143a25ae890_1_0 .concat [ 4 4 4 4], LS_00000143a25ae890_0_0, LS_00000143a25ae890_0_4, LS_00000143a25ae890_0_8, LS_00000143a25ae890_0_12;
LS_00000143a25ae890_1_4 .concat [ 4 4 4 4], LS_00000143a25ae890_0_16, LS_00000143a25ae890_0_20, LS_00000143a25ae890_0_24, LS_00000143a25ae890_0_28;
L_00000143a25ae890 .concat [ 16 16 0 0], LS_00000143a25ae890_1_0, LS_00000143a25ae890_1_4;
L_00000143a25ad7b0 .part L_00000143a25b4470, 0, 1;
LS_00000143a25ae6b0_0_0 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_4 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_8 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_12 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_16 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_20 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_24 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_0_28 .concat [ 1 1 1 1], L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0, L_00000143a25ad7b0;
LS_00000143a25ae6b0_1_0 .concat [ 4 4 4 4], LS_00000143a25ae6b0_0_0, LS_00000143a25ae6b0_0_4, LS_00000143a25ae6b0_0_8, LS_00000143a25ae6b0_0_12;
LS_00000143a25ae6b0_1_4 .concat [ 4 4 4 4], LS_00000143a25ae6b0_0_16, LS_00000143a25ae6b0_0_20, LS_00000143a25ae6b0_0_24, LS_00000143a25ae6b0_0_28;
L_00000143a25ae6b0 .concat [ 16 16 0 0], LS_00000143a25ae6b0_1_0, LS_00000143a25ae6b0_1_4;
L_00000143a25ae390 .part L_00000143a25b4470, 1, 1;
LS_00000143a25adad0_0_0 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_4 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_8 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_12 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_16 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_20 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_24 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_0_28 .concat [ 1 1 1 1], L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390, L_00000143a25ae390;
LS_00000143a25adad0_1_0 .concat [ 4 4 4 4], LS_00000143a25adad0_0_0, LS_00000143a25adad0_0_4, LS_00000143a25adad0_0_8, LS_00000143a25adad0_0_12;
LS_00000143a25adad0_1_4 .concat [ 4 4 4 4], LS_00000143a25adad0_0_16, LS_00000143a25adad0_0_20, LS_00000143a25adad0_0_24, LS_00000143a25adad0_0_28;
L_00000143a25adad0 .concat [ 16 16 0 0], LS_00000143a25adad0_1_0, LS_00000143a25adad0_1_4;
L_00000143a25aec50 .part L_00000143a25b4470, 0, 1;
LS_00000143a25aeed0_0_0 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_4 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_8 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_12 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_16 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_20 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_24 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_0_28 .concat [ 1 1 1 1], L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70, L_00000143a25cbf70;
LS_00000143a25aeed0_1_0 .concat [ 4 4 4 4], LS_00000143a25aeed0_0_0, LS_00000143a25aeed0_0_4, LS_00000143a25aeed0_0_8, LS_00000143a25aeed0_0_12;
LS_00000143a25aeed0_1_4 .concat [ 4 4 4 4], LS_00000143a25aeed0_0_16, LS_00000143a25aeed0_0_20, LS_00000143a25aeed0_0_24, LS_00000143a25aeed0_0_28;
L_00000143a25aeed0 .concat [ 16 16 0 0], LS_00000143a25aeed0_1_0, LS_00000143a25aeed0_1_4;
L_00000143a25ae110 .part L_00000143a25b4470, 1, 1;
LS_00000143a25aef70_0_0 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_4 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_8 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_12 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_16 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_20 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_24 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_0_28 .concat [ 1 1 1 1], L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110, L_00000143a25ae110;
LS_00000143a25aef70_1_0 .concat [ 4 4 4 4], LS_00000143a25aef70_0_0, LS_00000143a25aef70_0_4, LS_00000143a25aef70_0_8, LS_00000143a25aef70_0_12;
LS_00000143a25aef70_1_4 .concat [ 4 4 4 4], LS_00000143a25aef70_0_16, LS_00000143a25aef70_0_20, LS_00000143a25aef70_0_24, LS_00000143a25aef70_0_28;
L_00000143a25aef70 .concat [ 16 16 0 0], LS_00000143a25aef70_1_0, LS_00000143a25aef70_1_4;
L_00000143a25adb70 .part L_00000143a25b4470, 0, 1;
LS_00000143a25afd30_0_0 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_4 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_8 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_12 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_16 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_20 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_24 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_0_28 .concat [ 1 1 1 1], L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70, L_00000143a25adb70;
LS_00000143a25afd30_1_0 .concat [ 4 4 4 4], LS_00000143a25afd30_0_0, LS_00000143a25afd30_0_4, LS_00000143a25afd30_0_8, LS_00000143a25afd30_0_12;
LS_00000143a25afd30_1_4 .concat [ 4 4 4 4], LS_00000143a25afd30_0_16, LS_00000143a25afd30_0_20, LS_00000143a25afd30_0_24, LS_00000143a25afd30_0_28;
L_00000143a25afd30 .concat [ 16 16 0 0], LS_00000143a25afd30_1_0, LS_00000143a25afd30_1_4;
S_00000143a257b320 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000143a257b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b7490 .functor AND 32, L_00000143a25adfd0, L_00000143a25ae610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257c520_0 .net "in1", 31 0, L_00000143a25adfd0;  1 drivers
v00000143a257d6a0_0 .net "in2", 31 0, L_00000143a25ae610;  1 drivers
v00000143a257c7a0_0 .net "out", 31 0, L_00000143a25b7490;  alias, 1 drivers
S_00000143a257b000 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000143a257b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25b75e0 .functor AND 32, L_00000143a25ae890, L_00000143a25ae6b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257c840_0 .net "in1", 31 0, L_00000143a25ae890;  1 drivers
v00000143a257d2e0_0 .net "in2", 31 0, L_00000143a25ae6b0;  1 drivers
v00000143a257df60_0 .net "out", 31 0, L_00000143a25b75e0;  alias, 1 drivers
S_00000143a257b640 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000143a257b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a24f0960 .functor AND 32, L_00000143a25adad0, L_00000143a25aeed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257e320_0 .net "in1", 31 0, L_00000143a25adad0;  1 drivers
v00000143a257cac0_0 .net "in2", 31 0, L_00000143a25aeed0;  1 drivers
v00000143a257e6e0_0 .net "out", 31 0, L_00000143a24f0960;  alias, 1 drivers
S_00000143a257b7d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000143a257b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25cbe90 .functor AND 32, L_00000143a25aef70, L_00000143a25afd30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257e000_0 .net "in1", 31 0, L_00000143a25aef70;  1 drivers
v00000143a257d560_0 .net "in2", 31 0, L_00000143a25afd30;  1 drivers
v00000143a257d9c0_0 .net "out", 31 0, L_00000143a25cbe90;  alias, 1 drivers
S_00000143a257b190 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000143a2303350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000143a24fa930 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000143a25cc7c0 .functor NOT 1, L_00000143a25af010, C4<0>, C4<0>, C4<0>;
L_00000143a25cb720 .functor NOT 1, L_00000143a25ae430, C4<0>, C4<0>, C4<0>;
L_00000143a25cca60 .functor NOT 1, L_00000143a25adc10, C4<0>, C4<0>, C4<0>;
L_00000143a25cc9f0 .functor NOT 1, L_00000143a25ad850, C4<0>, C4<0>, C4<0>;
L_00000143a25cc830 .functor AND 32, L_00000143a25cc590, v00000143a2583620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25cc0c0 .functor AND 32, L_00000143a25cc8a0, L_00000143a2639210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25ccc90 .functor OR 32, L_00000143a25cc830, L_00000143a25cc0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25cb5d0 .functor AND 32, L_00000143a25cc440, v00000143a2573340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25cc4b0 .functor OR 32, L_00000143a25ccc90, L_00000143a25cb5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25cc130 .functor AND 32, L_00000143a25cc050, L_00000143a25ada30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25cc750 .functor OR 32, L_00000143a25cc4b0, L_00000143a25cc130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a257f680_0 .net *"_ivl_1", 0 0, L_00000143a25af010;  1 drivers
v00000143a257efa0_0 .net *"_ivl_13", 0 0, L_00000143a25adc10;  1 drivers
v00000143a257f900_0 .net *"_ivl_14", 0 0, L_00000143a25cca60;  1 drivers
v00000143a257ef00_0 .net *"_ivl_19", 0 0, L_00000143a25aff10;  1 drivers
v00000143a257f4a0_0 .net *"_ivl_2", 0 0, L_00000143a25cc7c0;  1 drivers
v00000143a257f720_0 .net *"_ivl_23", 0 0, L_00000143a25add50;  1 drivers
v00000143a257ea00_0 .net *"_ivl_27", 0 0, L_00000143a25ad850;  1 drivers
v00000143a257f2c0_0 .net *"_ivl_28", 0 0, L_00000143a25cc9f0;  1 drivers
v00000143a257f7c0_0 .net *"_ivl_33", 0 0, L_00000143a25ad8f0;  1 drivers
v00000143a257ec80_0 .net *"_ivl_37", 0 0, L_00000143a25ae9d0;  1 drivers
v00000143a257fc20_0 .net *"_ivl_40", 31 0, L_00000143a25cc830;  1 drivers
v00000143a257f9a0_0 .net *"_ivl_42", 31 0, L_00000143a25cc0c0;  1 drivers
v00000143a257fcc0_0 .net *"_ivl_44", 31 0, L_00000143a25ccc90;  1 drivers
v00000143a257f220_0 .net *"_ivl_46", 31 0, L_00000143a25cb5d0;  1 drivers
v00000143a257f400_0 .net *"_ivl_48", 31 0, L_00000143a25cc4b0;  1 drivers
v00000143a257fd60_0 .net *"_ivl_50", 31 0, L_00000143a25cc130;  1 drivers
v00000143a257fe00_0 .net *"_ivl_7", 0 0, L_00000143a25ae430;  1 drivers
v00000143a257e820_0 .net *"_ivl_8", 0 0, L_00000143a25cb720;  1 drivers
v00000143a257e8c0_0 .net "ina", 31 0, v00000143a2583620_0;  alias, 1 drivers
v00000143a257f360_0 .net "inb", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a257eaa0_0 .net "inc", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a257ed20_0 .net "ind", 31 0, L_00000143a25ada30;  alias, 1 drivers
v00000143a257f040_0 .net "out", 31 0, L_00000143a25cc750;  alias, 1 drivers
v00000143a257edc0_0 .net "s0", 31 0, L_00000143a25cc590;  1 drivers
v00000143a257ee60_0 .net "s1", 31 0, L_00000143a25cc8a0;  1 drivers
v00000143a257f0e0_0 .net "s2", 31 0, L_00000143a25cc440;  1 drivers
v00000143a2583080_0 .net "s3", 31 0, L_00000143a25cc050;  1 drivers
v00000143a2583ee0_0 .net "sel", 1 0, L_00000143a25b3e30;  alias, 1 drivers
L_00000143a25af010 .part L_00000143a25b3e30, 1, 1;
LS_00000143a25af330_0_0 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_4 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_8 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_12 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_16 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_20 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_24 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_0_28 .concat [ 1 1 1 1], L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0, L_00000143a25cc7c0;
LS_00000143a25af330_1_0 .concat [ 4 4 4 4], LS_00000143a25af330_0_0, LS_00000143a25af330_0_4, LS_00000143a25af330_0_8, LS_00000143a25af330_0_12;
LS_00000143a25af330_1_4 .concat [ 4 4 4 4], LS_00000143a25af330_0_16, LS_00000143a25af330_0_20, LS_00000143a25af330_0_24, LS_00000143a25af330_0_28;
L_00000143a25af330 .concat [ 16 16 0 0], LS_00000143a25af330_1_0, LS_00000143a25af330_1_4;
L_00000143a25ae430 .part L_00000143a25b3e30, 0, 1;
LS_00000143a25af510_0_0 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_4 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_8 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_12 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_16 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_20 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_24 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_0_28 .concat [ 1 1 1 1], L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720, L_00000143a25cb720;
LS_00000143a25af510_1_0 .concat [ 4 4 4 4], LS_00000143a25af510_0_0, LS_00000143a25af510_0_4, LS_00000143a25af510_0_8, LS_00000143a25af510_0_12;
LS_00000143a25af510_1_4 .concat [ 4 4 4 4], LS_00000143a25af510_0_16, LS_00000143a25af510_0_20, LS_00000143a25af510_0_24, LS_00000143a25af510_0_28;
L_00000143a25af510 .concat [ 16 16 0 0], LS_00000143a25af510_1_0, LS_00000143a25af510_1_4;
L_00000143a25adc10 .part L_00000143a25b3e30, 1, 1;
LS_00000143a25ae1b0_0_0 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_4 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_8 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_12 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_16 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_20 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_24 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_0_28 .concat [ 1 1 1 1], L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60, L_00000143a25cca60;
LS_00000143a25ae1b0_1_0 .concat [ 4 4 4 4], LS_00000143a25ae1b0_0_0, LS_00000143a25ae1b0_0_4, LS_00000143a25ae1b0_0_8, LS_00000143a25ae1b0_0_12;
LS_00000143a25ae1b0_1_4 .concat [ 4 4 4 4], LS_00000143a25ae1b0_0_16, LS_00000143a25ae1b0_0_20, LS_00000143a25ae1b0_0_24, LS_00000143a25ae1b0_0_28;
L_00000143a25ae1b0 .concat [ 16 16 0 0], LS_00000143a25ae1b0_1_0, LS_00000143a25ae1b0_1_4;
L_00000143a25aff10 .part L_00000143a25b3e30, 0, 1;
LS_00000143a25ae750_0_0 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_4 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_8 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_12 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_16 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_20 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_24 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_0_28 .concat [ 1 1 1 1], L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10, L_00000143a25aff10;
LS_00000143a25ae750_1_0 .concat [ 4 4 4 4], LS_00000143a25ae750_0_0, LS_00000143a25ae750_0_4, LS_00000143a25ae750_0_8, LS_00000143a25ae750_0_12;
LS_00000143a25ae750_1_4 .concat [ 4 4 4 4], LS_00000143a25ae750_0_16, LS_00000143a25ae750_0_20, LS_00000143a25ae750_0_24, LS_00000143a25ae750_0_28;
L_00000143a25ae750 .concat [ 16 16 0 0], LS_00000143a25ae750_1_0, LS_00000143a25ae750_1_4;
L_00000143a25add50 .part L_00000143a25b3e30, 1, 1;
LS_00000143a25afa10_0_0 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_4 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_8 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_12 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_16 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_20 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_24 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_0_28 .concat [ 1 1 1 1], L_00000143a25add50, L_00000143a25add50, L_00000143a25add50, L_00000143a25add50;
LS_00000143a25afa10_1_0 .concat [ 4 4 4 4], LS_00000143a25afa10_0_0, LS_00000143a25afa10_0_4, LS_00000143a25afa10_0_8, LS_00000143a25afa10_0_12;
LS_00000143a25afa10_1_4 .concat [ 4 4 4 4], LS_00000143a25afa10_0_16, LS_00000143a25afa10_0_20, LS_00000143a25afa10_0_24, LS_00000143a25afa10_0_28;
L_00000143a25afa10 .concat [ 16 16 0 0], LS_00000143a25afa10_1_0, LS_00000143a25afa10_1_4;
L_00000143a25ad850 .part L_00000143a25b3e30, 0, 1;
LS_00000143a25af5b0_0_0 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_4 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_8 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_12 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_16 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_20 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_24 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_0_28 .concat [ 1 1 1 1], L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0, L_00000143a25cc9f0;
LS_00000143a25af5b0_1_0 .concat [ 4 4 4 4], LS_00000143a25af5b0_0_0, LS_00000143a25af5b0_0_4, LS_00000143a25af5b0_0_8, LS_00000143a25af5b0_0_12;
LS_00000143a25af5b0_1_4 .concat [ 4 4 4 4], LS_00000143a25af5b0_0_16, LS_00000143a25af5b0_0_20, LS_00000143a25af5b0_0_24, LS_00000143a25af5b0_0_28;
L_00000143a25af5b0 .concat [ 16 16 0 0], LS_00000143a25af5b0_1_0, LS_00000143a25af5b0_1_4;
L_00000143a25ad8f0 .part L_00000143a25b3e30, 1, 1;
LS_00000143a25ae070_0_0 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_4 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_8 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_12 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_16 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_20 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_24 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_0_28 .concat [ 1 1 1 1], L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0, L_00000143a25ad8f0;
LS_00000143a25ae070_1_0 .concat [ 4 4 4 4], LS_00000143a25ae070_0_0, LS_00000143a25ae070_0_4, LS_00000143a25ae070_0_8, LS_00000143a25ae070_0_12;
LS_00000143a25ae070_1_4 .concat [ 4 4 4 4], LS_00000143a25ae070_0_16, LS_00000143a25ae070_0_20, LS_00000143a25ae070_0_24, LS_00000143a25ae070_0_28;
L_00000143a25ae070 .concat [ 16 16 0 0], LS_00000143a25ae070_1_0, LS_00000143a25ae070_1_4;
L_00000143a25ae9d0 .part L_00000143a25b3e30, 0, 1;
LS_00000143a25adcb0_0_0 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_4 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_8 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_12 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_16 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_20 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_24 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_0_28 .concat [ 1 1 1 1], L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0, L_00000143a25ae9d0;
LS_00000143a25adcb0_1_0 .concat [ 4 4 4 4], LS_00000143a25adcb0_0_0, LS_00000143a25adcb0_0_4, LS_00000143a25adcb0_0_8, LS_00000143a25adcb0_0_12;
LS_00000143a25adcb0_1_4 .concat [ 4 4 4 4], LS_00000143a25adcb0_0_16, LS_00000143a25adcb0_0_20, LS_00000143a25adcb0_0_24, LS_00000143a25adcb0_0_28;
L_00000143a25adcb0 .concat [ 16 16 0 0], LS_00000143a25adcb0_1_0, LS_00000143a25adcb0_1_4;
S_00000143a257b960 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000143a257b190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25cc590 .functor AND 32, L_00000143a25af330, L_00000143a25af510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257d4c0_0 .net "in1", 31 0, L_00000143a25af330;  1 drivers
v00000143a257ebe0_0 .net "in2", 31 0, L_00000143a25af510;  1 drivers
v00000143a257fa40_0 .net "out", 31 0, L_00000143a25cc590;  alias, 1 drivers
S_00000143a257bc80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000143a257b190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25cc8a0 .functor AND 32, L_00000143a25ae1b0, L_00000143a25ae750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257f540_0 .net "in1", 31 0, L_00000143a25ae1b0;  1 drivers
v00000143a257f5e0_0 .net "in2", 31 0, L_00000143a25ae750;  1 drivers
v00000143a257f860_0 .net "out", 31 0, L_00000143a25cc8a0;  alias, 1 drivers
S_00000143a257be10 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000143a257b190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25cc440 .functor AND 32, L_00000143a25afa10, L_00000143a25af5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257f180_0 .net "in1", 31 0, L_00000143a25afa10;  1 drivers
v00000143a257eb40_0 .net "in2", 31 0, L_00000143a25af5b0;  1 drivers
v00000143a257fea0_0 .net "out", 31 0, L_00000143a25cc440;  alias, 1 drivers
S_00000143a2581600 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000143a257b190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000143a25cc050 .functor AND 32, L_00000143a25ae070, L_00000143a25adcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000143a257fae0_0 .net "in1", 31 0, L_00000143a25ae070;  1 drivers
v00000143a257e960_0 .net "in2", 31 0, L_00000143a25adcb0;  1 drivers
v00000143a257fb80_0 .net "out", 31 0, L_00000143a25cc050;  alias, 1 drivers
S_00000143a25804d0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000143a2585ff0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a2586028 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a2586060 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a2586098 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a25860d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a2586108 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a2586140 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a2586178 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a25861b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a25861e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a2586220 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a2586258 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a2586290 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a25862c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a2586300 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a2586338 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a2586370 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a25863a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a25863e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a2586418 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a2586450 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a2586488 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a25864c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a25864f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a2586530 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a25833a0_0 .var "EX1_PC", 31 0;
v00000143a2584480_0 .var "EX1_PFC", 31 0;
v00000143a25825e0_0 .var "EX1_forward_to_B", 31 0;
v00000143a25827c0_0 .var "EX1_is_beq", 0 0;
v00000143a2583440_0 .var "EX1_is_bne", 0 0;
v00000143a2583da0_0 .var "EX1_is_jal", 0 0;
v00000143a2583b20_0 .var "EX1_is_jr", 0 0;
v00000143a25847a0_0 .var "EX1_is_oper2_immed", 0 0;
v00000143a2584520_0 .var "EX1_memread", 0 0;
v00000143a25834e0_0 .var "EX1_memwrite", 0 0;
v00000143a25845c0_0 .var "EX1_opcode", 11 0;
v00000143a2584200_0 .var "EX1_predicted", 0 0;
v00000143a2584660_0 .var "EX1_rd_ind", 4 0;
v00000143a2583940_0 .var "EX1_rd_indzero", 0 0;
v00000143a2584700_0 .var "EX1_regwrite", 0 0;
v00000143a2582d60_0 .var "EX1_rs1", 31 0;
v00000143a2582040_0 .var "EX1_rs1_ind", 4 0;
v00000143a2583620_0 .var "EX1_rs2", 31 0;
v00000143a2583bc0_0 .var "EX1_rs2_ind", 4 0;
v00000143a25820e0_0 .net "FLUSH", 0 0, v00000143a258faa0_0;  alias, 1 drivers
v00000143a2583e40_0 .net "ID_PC", 31 0, v00000143a258ca80_0;  alias, 1 drivers
v00000143a25840c0_0 .net "ID_PFC_to_EX", 31 0, L_00000143a25b4d30;  alias, 1 drivers
v00000143a2582220_0 .net "ID_forward_to_B", 31 0, L_00000143a25b4010;  alias, 1 drivers
v00000143a25839e0_0 .net "ID_is_beq", 0 0, L_00000143a25b32f0;  alias, 1 drivers
v00000143a2583c60_0 .net "ID_is_bne", 0 0, L_00000143a25b3c50;  alias, 1 drivers
v00000143a2582860_0 .net "ID_is_jal", 0 0, L_00000143a25b52d0;  alias, 1 drivers
v00000143a2583d00_0 .net "ID_is_jr", 0 0, L_00000143a25b3390;  alias, 1 drivers
v00000143a2584160_0 .net "ID_is_oper2_immed", 0 0, L_00000143a25b70a0;  alias, 1 drivers
v00000143a2582cc0_0 .net "ID_memread", 0 0, L_00000143a25b5230;  alias, 1 drivers
v00000143a2582ea0_0 .net "ID_memwrite", 0 0, L_00000143a25b55f0;  alias, 1 drivers
v00000143a2582400_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
v00000143a2582360_0 .net "ID_predicted", 0 0, v00000143a258f500_0;  alias, 1 drivers
v00000143a25824a0_0 .net "ID_rd_ind", 4 0, v00000143a259cd80_0;  alias, 1 drivers
v00000143a25822c0_0 .net "ID_rd_indzero", 0 0, L_00000143a25b5050;  1 drivers
v00000143a2582680_0 .net "ID_regwrite", 0 0, L_00000143a25b5690;  alias, 1 drivers
v00000143a2582720_0 .net "ID_rs1", 31 0, v00000143a258a1e0_0;  alias, 1 drivers
v00000143a2582f40_0 .net "ID_rs1_ind", 4 0, v00000143a259d6e0_0;  alias, 1 drivers
v00000143a2582900_0 .net "ID_rs2", 31 0, v00000143a258a780_0;  alias, 1 drivers
v00000143a25829a0_0 .net "ID_rs2_ind", 4 0, v00000143a259bd40_0;  alias, 1 drivers
v00000143a2582a40_0 .net "clk", 0 0, L_00000143a25b6850;  1 drivers
v00000143a25838a0_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24fb4b0 .event posedge, v00000143a25724e0_0, v00000143a2582a40_0;
S_00000143a2580660 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000143a2586570 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a25865a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a25865e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a2586618 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a2586650 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a2586688 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a25866c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a25866f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a2586730 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a2586768 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a25867a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a25867d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a2586810 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a2586848 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a2586880 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a25868b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a25868f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a2586928 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a2586960 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a2586998 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a25869d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a2586a08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a2586a40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a2586a78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a2586ab0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a2582b80_0 .net "EX1_ALU_OPER1", 31 0, L_00000143a25b7500;  alias, 1 drivers
v00000143a2583800_0 .net "EX1_ALU_OPER2", 31 0, L_00000143a25cbfe0;  alias, 1 drivers
v00000143a2582c20_0 .net "EX1_PC", 31 0, v00000143a25833a0_0;  alias, 1 drivers
v00000143a2583120_0 .net "EX1_PFC_to_IF", 31 0, L_00000143a25ad990;  alias, 1 drivers
v00000143a2583260_0 .net "EX1_forward_to_B", 31 0, v00000143a25825e0_0;  alias, 1 drivers
v00000143a2584ca0_0 .net "EX1_is_beq", 0 0, v00000143a25827c0_0;  alias, 1 drivers
v00000143a2585880_0 .net "EX1_is_bne", 0 0, v00000143a2583440_0;  alias, 1 drivers
v00000143a2584d40_0 .net "EX1_is_jal", 0 0, v00000143a2583da0_0;  alias, 1 drivers
v00000143a25851a0_0 .net "EX1_is_jr", 0 0, v00000143a2583b20_0;  alias, 1 drivers
v00000143a2585600_0 .net "EX1_is_oper2_immed", 0 0, v00000143a25847a0_0;  alias, 1 drivers
v00000143a2585740_0 .net "EX1_memread", 0 0, v00000143a2584520_0;  alias, 1 drivers
v00000143a2584c00_0 .net "EX1_memwrite", 0 0, v00000143a25834e0_0;  alias, 1 drivers
v00000143a2585ce0_0 .net "EX1_opcode", 11 0, v00000143a25845c0_0;  alias, 1 drivers
v00000143a25857e0_0 .net "EX1_predicted", 0 0, v00000143a2584200_0;  alias, 1 drivers
v00000143a2585380_0 .net "EX1_rd_ind", 4 0, v00000143a2584660_0;  alias, 1 drivers
v00000143a2584ac0_0 .net "EX1_rd_indzero", 0 0, v00000143a2583940_0;  alias, 1 drivers
v00000143a2585e20_0 .net "EX1_regwrite", 0 0, v00000143a2584700_0;  alias, 1 drivers
v00000143a2585d80_0 .net "EX1_rs1", 31 0, v00000143a2582d60_0;  alias, 1 drivers
v00000143a2585100_0 .net "EX1_rs1_ind", 4 0, v00000143a2582040_0;  alias, 1 drivers
v00000143a2585ba0_0 .net "EX1_rs2_ind", 4 0, v00000143a2583bc0_0;  alias, 1 drivers
v00000143a2584de0_0 .net "EX1_rs2_out", 31 0, L_00000143a25cc750;  alias, 1 drivers
v00000143a2585240_0 .var "EX2_ALU_OPER1", 31 0;
v00000143a2585ec0_0 .var "EX2_ALU_OPER2", 31 0;
v00000143a25852e0_0 .var "EX2_PC", 31 0;
v00000143a25859c0_0 .var "EX2_PFC_to_IF", 31 0;
v00000143a2585c40_0 .var "EX2_forward_to_B", 31 0;
v00000143a25854c0_0 .var "EX2_is_beq", 0 0;
v00000143a2584f20_0 .var "EX2_is_bne", 0 0;
v00000143a2584840_0 .var "EX2_is_jal", 0 0;
v00000143a25848e0_0 .var "EX2_is_jr", 0 0;
v00000143a2584e80_0 .var "EX2_is_oper2_immed", 0 0;
v00000143a2585920_0 .var "EX2_memread", 0 0;
v00000143a2585420_0 .var "EX2_memwrite", 0 0;
v00000143a2584980_0 .var "EX2_opcode", 11 0;
v00000143a2584a20_0 .var "EX2_predicted", 0 0;
v00000143a2584b60_0 .var "EX2_rd_ind", 4 0;
v00000143a25856a0_0 .var "EX2_rd_indzero", 0 0;
v00000143a2584fc0_0 .var "EX2_regwrite", 0 0;
v00000143a2585a60_0 .var "EX2_rs1", 31 0;
v00000143a2585b00_0 .var "EX2_rs1_ind", 4 0;
v00000143a2585060_0 .var "EX2_rs2_ind", 4 0;
v00000143a2585560_0 .var "EX2_rs2_out", 31 0;
v00000143a258f960_0 .net "FLUSH", 0 0, v00000143a258e740_0;  alias, 1 drivers
v00000143a258eb00_0 .net "clk", 0 0, L_00000143a25cc2f0;  1 drivers
v00000143a258f000_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24fa9b0 .event posedge, v00000143a25724e0_0, v00000143a258eb00_0;
S_00000143a2580ca0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000143a2590b10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a2590b48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a2590b80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a2590bb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a2590bf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a2590c28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a2590c60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a2590c98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a2590cd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a2590d08 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a2590d40 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a2590d78 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a2590db0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a2590de8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a2590e20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a2590e58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a2590e90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a2590ec8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a2590f00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a2590f38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a2590f70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a2590fa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a2590fe0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a2591018 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a2591050 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000143a25b6770 .functor OR 1, L_00000143a25b32f0, L_00000143a25b3c50, C4<0>, C4<0>;
L_00000143a25b5b30 .functor AND 1, L_00000143a25b6770, L_00000143a25b6b60, C4<1>, C4<1>;
L_00000143a25b7180 .functor OR 1, L_00000143a25b32f0, L_00000143a25b3c50, C4<0>, C4<0>;
L_00000143a25b6c40 .functor AND 1, L_00000143a25b7180, L_00000143a25b6b60, C4<1>, C4<1>;
L_00000143a25b6690 .functor OR 1, L_00000143a25b32f0, L_00000143a25b3c50, C4<0>, C4<0>;
L_00000143a25b5f90 .functor AND 1, L_00000143a25b6690, v00000143a258f500_0, C4<1>, C4<1>;
v00000143a258b860_0 .net "EX1_memread", 0 0, v00000143a2584520_0;  alias, 1 drivers
v00000143a258c1c0_0 .net "EX1_opcode", 11 0, v00000143a25845c0_0;  alias, 1 drivers
v00000143a258b900_0 .net "EX1_rd_ind", 4 0, v00000143a2584660_0;  alias, 1 drivers
v00000143a258b360_0 .net "EX1_rd_indzero", 0 0, v00000143a2583940_0;  alias, 1 drivers
v00000143a258bae0_0 .net "EX2_memread", 0 0, v00000143a2585920_0;  alias, 1 drivers
v00000143a258c620_0 .net "EX2_opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
v00000143a258d7a0_0 .net "EX2_rd_ind", 4 0, v00000143a2584b60_0;  alias, 1 drivers
v00000143a258cee0_0 .net "EX2_rd_indzero", 0 0, v00000143a25856a0_0;  alias, 1 drivers
v00000143a258d5c0_0 .net "ID_EX1_flush", 0 0, v00000143a258faa0_0;  alias, 1 drivers
v00000143a258d840_0 .net "ID_EX2_flush", 0 0, v00000143a258e740_0;  alias, 1 drivers
v00000143a258d980_0 .net "ID_is_beq", 0 0, L_00000143a25b32f0;  alias, 1 drivers
v00000143a258b720_0 .net "ID_is_bne", 0 0, L_00000143a25b3c50;  alias, 1 drivers
v00000143a258d8e0_0 .net "ID_is_j", 0 0, L_00000143a25b5410;  alias, 1 drivers
v00000143a258d520_0 .net "ID_is_jal", 0 0, L_00000143a25b52d0;  alias, 1 drivers
v00000143a258da20_0 .net "ID_is_jr", 0 0, L_00000143a25b3390;  alias, 1 drivers
v00000143a258c260_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
v00000143a258bfe0_0 .net "ID_rs1_ind", 4 0, v00000143a259d6e0_0;  alias, 1 drivers
v00000143a258c080_0 .net "ID_rs2_ind", 4 0, v00000143a259bd40_0;  alias, 1 drivers
v00000143a258b400_0 .net "IF_ID_flush", 0 0, v00000143a25904a0_0;  alias, 1 drivers
v00000143a258c300_0 .net "IF_ID_write", 0 0, v00000143a25907c0_0;  alias, 1 drivers
v00000143a258c3a0_0 .net "PC_src", 2 0, L_00000143a25b2ad0;  alias, 1 drivers
v00000143a258bb80_0 .net "PFC_to_EX", 31 0, L_00000143a25b4d30;  alias, 1 drivers
v00000143a258cb20_0 .net "PFC_to_IF", 31 0, L_00000143a25b4c90;  alias, 1 drivers
v00000143a258c8a0_0 .net "WB_rd_ind", 4 0, v00000143a259f9e0_0;  alias, 1 drivers
v00000143a258d200_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  alias, 1 drivers
v00000143a258c440_0 .net *"_ivl_11", 0 0, L_00000143a25b6c40;  1 drivers
v00000143a258c940_0 .net *"_ivl_13", 9 0, L_00000143a25b4bf0;  1 drivers
v00000143a258d2a0_0 .net *"_ivl_15", 9 0, L_00000143a25b2e90;  1 drivers
v00000143a258bc20_0 .net *"_ivl_16", 9 0, L_00000143a25b4970;  1 drivers
v00000143a258b9a0_0 .net *"_ivl_19", 9 0, L_00000143a25b3930;  1 drivers
v00000143a258c120_0 .net *"_ivl_20", 9 0, L_00000143a25b34d0;  1 drivers
v00000143a258dac0_0 .net *"_ivl_25", 0 0, L_00000143a25b6690;  1 drivers
v00000143a258ce40_0 .net *"_ivl_27", 0 0, L_00000143a25b5f90;  1 drivers
v00000143a258b680_0 .net *"_ivl_29", 9 0, L_00000143a25b43d0;  1 drivers
v00000143a258cf80_0 .net *"_ivl_3", 0 0, L_00000143a25b6770;  1 drivers
L_00000143a25d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000143a258d160_0 .net/2u *"_ivl_30", 9 0, L_00000143a25d01f0;  1 drivers
v00000143a258d020_0 .net *"_ivl_32", 9 0, L_00000143a25b39d0;  1 drivers
v00000143a258b5e0_0 .net *"_ivl_35", 9 0, L_00000143a25b4510;  1 drivers
v00000143a258cda0_0 .net *"_ivl_37", 9 0, L_00000143a25b31b0;  1 drivers
v00000143a258bcc0_0 .net *"_ivl_38", 9 0, L_00000143a25b45b0;  1 drivers
v00000143a258c4e0_0 .net *"_ivl_40", 9 0, L_00000143a25b2f30;  1 drivers
L_00000143a25d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a258cbc0_0 .net/2s *"_ivl_45", 21 0, L_00000143a25d0238;  1 drivers
L_00000143a25d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a258d0c0_0 .net/2s *"_ivl_50", 21 0, L_00000143a25d0280;  1 drivers
v00000143a258bd60_0 .net *"_ivl_9", 0 0, L_00000143a25b7180;  1 drivers
v00000143a258d340_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a258b7c0_0 .net "forward_to_B", 31 0, L_00000143a25b4010;  alias, 1 drivers
v00000143a258bf40_0 .net "imm", 31 0, v00000143a25896a0_0;  1 drivers
v00000143a258c9e0_0 .net "inst", 31 0, v00000143a258c800_0;  alias, 1 drivers
v00000143a258ba40_0 .net "is_branch_and_taken", 0 0, L_00000143a25b5b30;  alias, 1 drivers
v00000143a258d3e0_0 .net "is_oper2_immed", 0 0, L_00000143a25b70a0;  alias, 1 drivers
v00000143a258be00_0 .net "mem_read", 0 0, L_00000143a25b5230;  alias, 1 drivers
v00000143a258bea0_0 .net "mem_write", 0 0, L_00000143a25b55f0;  alias, 1 drivers
v00000143a258cd00_0 .net "pc", 31 0, v00000143a258ca80_0;  alias, 1 drivers
v00000143a258b4a0_0 .net "pc_write", 0 0, v00000143a25909a0_0;  alias, 1 drivers
v00000143a258b540_0 .net "predicted", 0 0, L_00000143a25b6b60;  1 drivers
v00000143a258cc60_0 .net "predicted_to_EX", 0 0, v00000143a258f500_0;  alias, 1 drivers
v00000143a258c760_0 .net "reg_write", 0 0, L_00000143a25b5690;  alias, 1 drivers
v00000143a258d480_0 .net "reg_write_from_wb", 0 0, v00000143a259dc80_0;  alias, 1 drivers
v00000143a258d660_0 .net "rs1", 31 0, v00000143a258a1e0_0;  alias, 1 drivers
v00000143a258d700_0 .net "rs2", 31 0, v00000143a258a780_0;  alias, 1 drivers
v00000143a258c580_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
v00000143a258c6c0_0 .net "wr_reg_data", 31 0, L_00000143a2639210;  alias, 1 drivers
L_00000143a25b4010 .functor MUXZ 32, v00000143a258a780_0, v00000143a25896a0_0, L_00000143a25b70a0, C4<>;
L_00000143a25b4bf0 .part v00000143a258ca80_0, 0, 10;
L_00000143a25b2e90 .part v00000143a258c800_0, 0, 10;
L_00000143a25b4970 .arith/sum 10, L_00000143a25b4bf0, L_00000143a25b2e90;
L_00000143a25b3930 .part v00000143a258c800_0, 0, 10;
L_00000143a25b34d0 .functor MUXZ 10, L_00000143a25b3930, L_00000143a25b4970, L_00000143a25b6c40, C4<>;
L_00000143a25b43d0 .part v00000143a258ca80_0, 0, 10;
L_00000143a25b39d0 .arith/sum 10, L_00000143a25b43d0, L_00000143a25d01f0;
L_00000143a25b4510 .part v00000143a258ca80_0, 0, 10;
L_00000143a25b31b0 .part v00000143a258c800_0, 0, 10;
L_00000143a25b45b0 .arith/sum 10, L_00000143a25b4510, L_00000143a25b31b0;
L_00000143a25b2f30 .functor MUXZ 10, L_00000143a25b45b0, L_00000143a25b39d0, L_00000143a25b5f90, C4<>;
L_00000143a25b4c90 .concat8 [ 10 22 0 0], L_00000143a25b34d0, L_00000143a25d0238;
L_00000143a25b4d30 .concat8 [ 10 22 0 0], L_00000143a25b2f30, L_00000143a25d0280;
S_00000143a2580980 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000143a2580ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000143a2591090 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a25910c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a2591100 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a2591138 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a2591170 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a25911a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a25911e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a2591218 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a2591250 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a2591288 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a25912c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a25912f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a2591330 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a2591368 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a25913a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a25913d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a2591410 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a2591448 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a2591480 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a25914b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a25914f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a2591528 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a2591560 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a2591598 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a25915d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000143a25b6d90 .functor OR 1, L_00000143a25b6b60, L_00000143a25b3430, C4<0>, C4<0>;
L_00000143a25b5d60 .functor OR 1, L_00000143a25b6d90, L_00000143a25b4150, C4<0>, C4<0>;
v00000143a258f8c0_0 .net "EX1_opcode", 11 0, v00000143a25845c0_0;  alias, 1 drivers
v00000143a258db60_0 .net "EX2_opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
v00000143a258f5a0_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
v00000143a258ff00_0 .net "PC_src", 2 0, L_00000143a25b2ad0;  alias, 1 drivers
v00000143a258ffa0_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  alias, 1 drivers
L_00000143a25d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000143a258ee20_0 .net/2u *"_ivl_0", 2 0, L_00000143a25d03e8;  1 drivers
v00000143a258e7e0_0 .net *"_ivl_10", 0 0, L_00000143a25b3ed0;  1 drivers
L_00000143a25d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000143a258eec0_0 .net/2u *"_ivl_12", 2 0, L_00000143a25d0508;  1 drivers
L_00000143a25d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000143a258dc00_0 .net/2u *"_ivl_14", 11 0, L_00000143a25d0550;  1 drivers
v00000143a258ea60_0 .net *"_ivl_16", 0 0, L_00000143a25b3430;  1 drivers
v00000143a258e1a0_0 .net *"_ivl_19", 0 0, L_00000143a25b6d90;  1 drivers
L_00000143a25d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000143a258f640_0 .net/2u *"_ivl_2", 11 0, L_00000143a25d0430;  1 drivers
L_00000143a25d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000143a258e880_0 .net/2u *"_ivl_20", 11 0, L_00000143a25d0598;  1 drivers
v00000143a258f460_0 .net *"_ivl_22", 0 0, L_00000143a25b4150;  1 drivers
v00000143a25900e0_0 .net *"_ivl_25", 0 0, L_00000143a25b5d60;  1 drivers
L_00000143a25d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000143a2590180_0 .net/2u *"_ivl_26", 2 0, L_00000143a25d05e0;  1 drivers
L_00000143a25d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000143a258ef60_0 .net/2u *"_ivl_28", 2 0, L_00000143a25d0628;  1 drivers
v00000143a2590220_0 .net *"_ivl_30", 2 0, L_00000143a25b3a70;  1 drivers
v00000143a258e560_0 .net *"_ivl_32", 2 0, L_00000143a25b4650;  1 drivers
v00000143a258df20_0 .net *"_ivl_34", 2 0, L_00000143a25b4dd0;  1 drivers
v00000143a258dca0_0 .net *"_ivl_4", 0 0, L_00000143a25b4790;  1 drivers
L_00000143a25d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000143a258ed80_0 .net/2u *"_ivl_6", 2 0, L_00000143a25d0478;  1 drivers
L_00000143a25d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000143a258f6e0_0 .net/2u *"_ivl_8", 11 0, L_00000143a25d04c0;  1 drivers
v00000143a258dd40_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a258de80_0 .net "predicted", 0 0, L_00000143a25b6b60;  alias, 1 drivers
v00000143a258dfc0_0 .net "predicted_to_EX", 0 0, v00000143a258f500_0;  alias, 1 drivers
v00000143a258e100_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
v00000143a258e240_0 .net "state", 1 0, v00000143a258e9c0_0;  1 drivers
L_00000143a25b4790 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0430;
L_00000143a25b3ed0 .cmp/eq 12, v00000143a25845c0_0, L_00000143a25d04c0;
L_00000143a25b3430 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0550;
L_00000143a25b4150 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0598;
L_00000143a25b3a70 .functor MUXZ 3, L_00000143a25d0628, L_00000143a25d05e0, L_00000143a25b5d60, C4<>;
L_00000143a25b4650 .functor MUXZ 3, L_00000143a25b3a70, L_00000143a25d0508, L_00000143a25b3ed0, C4<>;
L_00000143a25b4dd0 .functor MUXZ 3, L_00000143a25b4650, L_00000143a25d0478, L_00000143a25b4790, C4<>;
L_00000143a25b2ad0 .functor MUXZ 3, L_00000143a25b4dd0, L_00000143a25d03e8, L_00000143a25cd0f0, C4<>;
S_00000143a2580340 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000143a2580980;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000143a2591610 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a2591648 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a2591680 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a25916b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a25916f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a2591728 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a2591760 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a2591798 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a25917d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a2591808 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a2591840 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a2591878 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a25918b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a25918e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a2591920 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a2591958 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a2591990 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a25919c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a2591a00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a2591a38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a2591a70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a2591aa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a2591ae0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a2591b18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a2591b50 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000143a25b60e0 .functor OR 1, L_00000143a25b2850, L_00000143a25b40b0, C4<0>, C4<0>;
L_00000143a25b71f0 .functor OR 1, L_00000143a25b2fd0, L_00000143a25b3d90, C4<0>, C4<0>;
L_00000143a25b6a80 .functor AND 1, L_00000143a25b60e0, L_00000143a25b71f0, C4<1>, C4<1>;
L_00000143a25b7260 .functor NOT 1, L_00000143a25b6a80, C4<0>, C4<0>, C4<0>;
L_00000143a25b6380 .functor OR 1, v00000143a25b0190_0, L_00000143a25b7260, C4<0>, C4<0>;
L_00000143a25b6b60 .functor NOT 1, L_00000143a25b6380, C4<0>, C4<0>, C4<0>;
v00000143a25902c0_0 .net "EX_opcode", 11 0, v00000143a2584980_0;  alias, 1 drivers
v00000143a258dde0_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
v00000143a258f1e0_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  alias, 1 drivers
L_00000143a25d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000143a258e420_0 .net/2u *"_ivl_0", 11 0, L_00000143a25d02c8;  1 drivers
L_00000143a25d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000143a258ec40_0 .net/2u *"_ivl_10", 1 0, L_00000143a25d0358;  1 drivers
v00000143a258eba0_0 .net *"_ivl_12", 0 0, L_00000143a25b2fd0;  1 drivers
L_00000143a25d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000143a2590040_0 .net/2u *"_ivl_14", 1 0, L_00000143a25d03a0;  1 drivers
v00000143a258fdc0_0 .net *"_ivl_16", 0 0, L_00000143a25b3d90;  1 drivers
v00000143a258f280_0 .net *"_ivl_19", 0 0, L_00000143a25b71f0;  1 drivers
v00000143a258fa00_0 .net *"_ivl_2", 0 0, L_00000143a25b2850;  1 drivers
v00000143a258ece0_0 .net *"_ivl_21", 0 0, L_00000143a25b6a80;  1 drivers
v00000143a258f0a0_0 .net *"_ivl_22", 0 0, L_00000143a25b7260;  1 drivers
v00000143a258fd20_0 .net *"_ivl_25", 0 0, L_00000143a25b6380;  1 drivers
L_00000143a25d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000143a258fe60_0 .net/2u *"_ivl_4", 11 0, L_00000143a25d0310;  1 drivers
v00000143a258e920_0 .net *"_ivl_6", 0 0, L_00000143a25b40b0;  1 drivers
v00000143a258f140_0 .net *"_ivl_9", 0 0, L_00000143a25b60e0;  1 drivers
v00000143a258f3c0_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a258e4c0_0 .net "predicted", 0 0, L_00000143a25b6b60;  alias, 1 drivers
v00000143a258f500_0 .var "predicted_to_EX", 0 0;
v00000143a258e060_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
v00000143a258e9c0_0 .var "state", 1 0;
E_00000143a24fab30 .event posedge, v00000143a258f3c0_0, v00000143a25724e0_0;
L_00000143a25b2850 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d02c8;
L_00000143a25b40b0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0310;
L_00000143a25b2fd0 .cmp/eq 2, v00000143a258e9c0_0, L_00000143a25d0358;
L_00000143a25b3d90 .cmp/eq 2, v00000143a258e9c0_0, L_00000143a25d03a0;
S_00000143a2581790 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000143a2580ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000143a2599ba0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a2599bd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a2599c10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a2599c48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a2599c80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a2599cb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a2599cf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a2599d28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a2599d60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a2599d98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a2599dd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a2599e08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a2599e40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a2599e78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a2599eb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a2599ee8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a2599f20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a2599f58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a2599f90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a2599fc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a259a000 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a259a038 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a259a070 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a259a0a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a259a0e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a258f780_0 .net "EX1_memread", 0 0, v00000143a2584520_0;  alias, 1 drivers
v00000143a258e2e0_0 .net "EX1_rd_ind", 4 0, v00000143a2584660_0;  alias, 1 drivers
v00000143a258f820_0 .net "EX1_rd_indzero", 0 0, v00000143a2583940_0;  alias, 1 drivers
v00000143a258e380_0 .net "EX2_memread", 0 0, v00000143a2585920_0;  alias, 1 drivers
v00000143a258e600_0 .net "EX2_rd_ind", 4 0, v00000143a2584b60_0;  alias, 1 drivers
v00000143a258e6a0_0 .net "EX2_rd_indzero", 0 0, v00000143a25856a0_0;  alias, 1 drivers
v00000143a258faa0_0 .var "ID_EX1_flush", 0 0;
v00000143a258e740_0 .var "ID_EX2_flush", 0 0;
v00000143a258fbe0_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
v00000143a258f320_0 .net "ID_rs1_ind", 4 0, v00000143a259d6e0_0;  alias, 1 drivers
v00000143a258fc80_0 .net "ID_rs2_ind", 4 0, v00000143a259bd40_0;  alias, 1 drivers
v00000143a25907c0_0 .var "IF_ID_Write", 0 0;
v00000143a25904a0_0 .var "IF_ID_flush", 0 0;
v00000143a25909a0_0 .var "PC_Write", 0 0;
v00000143a2590a40_0 .net "Wrong_prediction", 0 0, L_00000143a25cd0f0;  alias, 1 drivers
E_00000143a24fac30/0 .event anyedge, v00000143a25782f0_0, v00000143a2584520_0, v00000143a2583940_0, v00000143a2582f40_0;
E_00000143a24fac30/1 .event anyedge, v00000143a2584660_0, v00000143a25829a0_0, v00000143a2494dc0_0, v00000143a25856a0_0;
E_00000143a24fac30/2 .event anyedge, v00000143a2572120_0, v00000143a2582400_0;
E_00000143a24fac30 .event/or E_00000143a24fac30/0, E_00000143a24fac30/1, E_00000143a24fac30/2;
S_00000143a25807f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000143a2580ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000143a259a120 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a259a158 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a259a190 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a259a1c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a259a200 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a259a238 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a259a270 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a259a2a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a259a2e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a259a318 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a259a350 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a259a388 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a259a3c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a259a3f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a259a430 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a259a468 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a259a4a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a259a4d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a259a510 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a259a548 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a259a580 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a259a5b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a259a5f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a259a628 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a259a660 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000143a25b6cb0 .functor OR 1, L_00000143a25b46f0, L_00000143a25b3b10, C4<0>, C4<0>;
L_00000143a25b5e40 .functor OR 1, L_00000143a25b6cb0, L_00000143a25b4830, C4<0>, C4<0>;
L_00000143a25b6700 .functor OR 1, L_00000143a25b5e40, L_00000143a25b4e70, C4<0>, C4<0>;
L_00000143a25b5c10 .functor OR 1, L_00000143a25b6700, L_00000143a25b28f0, C4<0>, C4<0>;
L_00000143a25b5dd0 .functor OR 1, L_00000143a25b5c10, L_00000143a25b2990, C4<0>, C4<0>;
L_00000143a25b62a0 .functor OR 1, L_00000143a25b5dd0, L_00000143a25b3bb0, C4<0>, C4<0>;
L_00000143a25b6e70 .functor OR 1, L_00000143a25b62a0, L_00000143a25b2a30, C4<0>, C4<0>;
L_00000143a25b70a0 .functor OR 1, L_00000143a25b6e70, L_00000143a25b3110, C4<0>, C4<0>;
L_00000143a25b6460 .functor OR 1, L_00000143a25b5190, L_00000143a25b5370, C4<0>, C4<0>;
L_00000143a25b64d0 .functor OR 1, L_00000143a25b6460, L_00000143a25b54b0, C4<0>, C4<0>;
L_00000143a25b6540 .functor OR 1, L_00000143a25b64d0, L_00000143a25b5550, C4<0>, C4<0>;
L_00000143a25b6620 .functor OR 1, L_00000143a25b6540, L_00000143a25b50f0, C4<0>, C4<0>;
v00000143a2590360_0 .net "ID_opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
L_00000143a25d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000143a2590540_0 .net/2u *"_ivl_0", 11 0, L_00000143a25d0670;  1 drivers
L_00000143a25d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000143a2590400_0 .net/2u *"_ivl_10", 11 0, L_00000143a25d0700;  1 drivers
L_00000143a25d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000143a25905e0_0 .net/2u *"_ivl_102", 11 0, L_00000143a25d0bc8;  1 drivers
L_00000143a25d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000143a2590680_0 .net/2u *"_ivl_106", 11 0, L_00000143a25d0c10;  1 drivers
v00000143a2590720_0 .net *"_ivl_12", 0 0, L_00000143a25b4830;  1 drivers
v00000143a2590860_0 .net *"_ivl_15", 0 0, L_00000143a25b5e40;  1 drivers
L_00000143a25d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000143a2590900_0 .net/2u *"_ivl_16", 11 0, L_00000143a25d0748;  1 drivers
v00000143a2589100_0 .net *"_ivl_18", 0 0, L_00000143a25b4e70;  1 drivers
v00000143a25897e0_0 .net *"_ivl_2", 0 0, L_00000143a25b46f0;  1 drivers
v00000143a2589920_0 .net *"_ivl_21", 0 0, L_00000143a25b6700;  1 drivers
L_00000143a25d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000143a2588f20_0 .net/2u *"_ivl_22", 11 0, L_00000143a25d0790;  1 drivers
v00000143a2588e80_0 .net *"_ivl_24", 0 0, L_00000143a25b28f0;  1 drivers
v00000143a2588fc0_0 .net *"_ivl_27", 0 0, L_00000143a25b5c10;  1 drivers
L_00000143a25d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000143a258af00_0 .net/2u *"_ivl_28", 11 0, L_00000143a25d07d8;  1 drivers
v00000143a258ac80_0 .net *"_ivl_30", 0 0, L_00000143a25b2990;  1 drivers
v00000143a258afa0_0 .net *"_ivl_33", 0 0, L_00000143a25b5dd0;  1 drivers
L_00000143a25d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a25899c0_0 .net/2u *"_ivl_34", 11 0, L_00000143a25d0820;  1 drivers
v00000143a258ab40_0 .net *"_ivl_36", 0 0, L_00000143a25b3bb0;  1 drivers
v00000143a2589380_0 .net *"_ivl_39", 0 0, L_00000143a25b62a0;  1 drivers
L_00000143a25d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000143a258ad20_0 .net/2u *"_ivl_4", 11 0, L_00000143a25d06b8;  1 drivers
L_00000143a25d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000143a258a320_0 .net/2u *"_ivl_40", 11 0, L_00000143a25d0868;  1 drivers
v00000143a2589880_0 .net *"_ivl_42", 0 0, L_00000143a25b2a30;  1 drivers
v00000143a2589a60_0 .net *"_ivl_45", 0 0, L_00000143a25b6e70;  1 drivers
L_00000143a25d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000143a25894c0_0 .net/2u *"_ivl_46", 11 0, L_00000143a25d08b0;  1 drivers
v00000143a2589060_0 .net *"_ivl_48", 0 0, L_00000143a25b3110;  1 drivers
L_00000143a25d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000143a25891a0_0 .net/2u *"_ivl_52", 11 0, L_00000143a25d08f8;  1 drivers
L_00000143a25d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000143a258b180_0 .net/2u *"_ivl_56", 11 0, L_00000143a25d0940;  1 drivers
v00000143a258a3c0_0 .net *"_ivl_6", 0 0, L_00000143a25b3b10;  1 drivers
L_00000143a25d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000143a258a460_0 .net/2u *"_ivl_60", 11 0, L_00000143a25d0988;  1 drivers
L_00000143a25d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000143a2588de0_0 .net/2u *"_ivl_64", 11 0, L_00000143a25d09d0;  1 drivers
L_00000143a25d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000143a2589ec0_0 .net/2u *"_ivl_68", 11 0, L_00000143a25d0a18;  1 drivers
L_00000143a25d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000143a258a5a0_0 .net/2u *"_ivl_72", 11 0, L_00000143a25d0a60;  1 drivers
v00000143a258b2c0_0 .net *"_ivl_74", 0 0, L_00000143a25b5190;  1 drivers
L_00000143a25d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000143a258a500_0 .net/2u *"_ivl_76", 11 0, L_00000143a25d0aa8;  1 drivers
v00000143a258a640_0 .net *"_ivl_78", 0 0, L_00000143a25b5370;  1 drivers
v00000143a258a960_0 .net *"_ivl_81", 0 0, L_00000143a25b6460;  1 drivers
L_00000143a25d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000143a258a8c0_0 .net/2u *"_ivl_82", 11 0, L_00000143a25d0af0;  1 drivers
v00000143a2589420_0 .net *"_ivl_84", 0 0, L_00000143a25b54b0;  1 drivers
v00000143a2589ba0_0 .net *"_ivl_87", 0 0, L_00000143a25b64d0;  1 drivers
L_00000143a25d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000143a258a0a0_0 .net/2u *"_ivl_88", 11 0, L_00000143a25d0b38;  1 drivers
v00000143a258a6e0_0 .net *"_ivl_9", 0 0, L_00000143a25b6cb0;  1 drivers
v00000143a2589240_0 .net *"_ivl_90", 0 0, L_00000143a25b5550;  1 drivers
v00000143a258b040_0 .net *"_ivl_93", 0 0, L_00000143a25b6540;  1 drivers
L_00000143a25d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000143a258b0e0_0 .net/2u *"_ivl_94", 11 0, L_00000143a25d0b80;  1 drivers
v00000143a2589f60_0 .net *"_ivl_96", 0 0, L_00000143a25b50f0;  1 drivers
v00000143a258a820_0 .net *"_ivl_99", 0 0, L_00000143a25b6620;  1 drivers
v00000143a2589740_0 .net "is_beq", 0 0, L_00000143a25b32f0;  alias, 1 drivers
v00000143a2588ca0_0 .net "is_bne", 0 0, L_00000143a25b3c50;  alias, 1 drivers
v00000143a258b220_0 .net "is_j", 0 0, L_00000143a25b5410;  alias, 1 drivers
v00000143a2589b00_0 .net "is_jal", 0 0, L_00000143a25b52d0;  alias, 1 drivers
v00000143a25892e0_0 .net "is_jr", 0 0, L_00000143a25b3390;  alias, 1 drivers
v00000143a2589560_0 .net "is_oper2_immed", 0 0, L_00000143a25b70a0;  alias, 1 drivers
v00000143a2589600_0 .net "memread", 0 0, L_00000143a25b5230;  alias, 1 drivers
v00000143a258a140_0 .net "memwrite", 0 0, L_00000143a25b55f0;  alias, 1 drivers
v00000143a258a280_0 .net "regwrite", 0 0, L_00000143a25b5690;  alias, 1 drivers
L_00000143a25b46f0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0670;
L_00000143a25b3b10 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d06b8;
L_00000143a25b4830 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0700;
L_00000143a25b4e70 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0748;
L_00000143a25b28f0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0790;
L_00000143a25b2990 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d07d8;
L_00000143a25b3bb0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0820;
L_00000143a25b2a30 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0868;
L_00000143a25b3110 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d08b0;
L_00000143a25b32f0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d08f8;
L_00000143a25b3c50 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0940;
L_00000143a25b3390 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0988;
L_00000143a25b52d0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d09d0;
L_00000143a25b5410 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0a18;
L_00000143a25b5190 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0a60;
L_00000143a25b5370 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0aa8;
L_00000143a25b54b0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0af0;
L_00000143a25b5550 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0b38;
L_00000143a25b50f0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0b80;
L_00000143a25b5690 .reduce/nor L_00000143a25b6620;
L_00000143a25b5230 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0bc8;
L_00000143a25b55f0 .cmp/eq 12, v00000143a259d820_0, L_00000143a25d0c10;
S_00000143a2580e30 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000143a2580ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000143a259a6a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a259a6d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a259a710 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a259a748 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a259a780 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a259a7b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a259a7f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a259a828 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a259a860 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a259a898 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a259a8d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a259a908 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a259a940 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a259a978 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a259a9b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a259a9e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a259aa20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a259aa58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a259aa90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a259aac8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a259ab00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a259ab38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a259ab70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a259aba8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a259abe0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a25896a0_0 .var "Immed", 31 0;
v00000143a258a000_0 .net "Inst", 31 0, v00000143a258c800_0;  alias, 1 drivers
v00000143a2589c40_0 .net "opcode", 11 0, v00000143a259d820_0;  alias, 1 drivers
E_00000143a24fac70 .event anyedge, v00000143a2582400_0, v00000143a258a000_0;
S_00000143a2580b10 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000143a2580ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000143a258a1e0_0 .var "Read_data1", 31 0;
v00000143a258a780_0 .var "Read_data2", 31 0;
v00000143a2589d80_0 .net "Read_reg1", 4 0, v00000143a259d6e0_0;  alias, 1 drivers
v00000143a2588b60_0 .net "Read_reg2", 4 0, v00000143a259bd40_0;  alias, 1 drivers
v00000143a258adc0_0 .net "Write_data", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a2589e20_0 .net "Write_en", 0 0, v00000143a259dc80_0;  alias, 1 drivers
v00000143a258aa00_0 .net "Write_reg", 4 0, v00000143a259f9e0_0;  alias, 1 drivers
v00000143a258aaa0_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a258ae60_0 .var/i "i", 31 0;
v00000143a2588c00 .array "reg_file", 0 31, 31 0;
v00000143a2588d40_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24facb0 .event posedge, v00000143a258f3c0_0;
S_00000143a2580fc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000143a2580b10;
 .timescale 0 0;
v00000143a2589ce0_0 .var/i "i", 31 0;
S_00000143a2581150 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000143a259ac20 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a259ac58 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a259ac90 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a259acc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a259ad00 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a259ad38 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a259ad70 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a259ada8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a259ade0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a259ae18 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a259ae50 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a259ae88 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a259aec0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a259aef8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a259af30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a259af68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a259afa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a259afd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a259b010 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a259b048 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a259b080 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a259b0b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a259b0f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a259b128 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a259b160 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a258c800_0 .var "ID_INST", 31 0;
v00000143a258ca80_0 .var "ID_PC", 31 0;
v00000143a259d820_0 .var "ID_opcode", 11 0;
v00000143a259cd80_0 .var "ID_rd_ind", 4 0;
v00000143a259d6e0_0 .var "ID_rs1_ind", 4 0;
v00000143a259bd40_0 .var "ID_rs2_ind", 4 0;
v00000143a259b840_0 .net "IF_FLUSH", 0 0, v00000143a25904a0_0;  alias, 1 drivers
v00000143a259bca0_0 .net "IF_INST", 31 0, L_00000143a25b7030;  alias, 1 drivers
v00000143a259cc40_0 .net "IF_PC", 31 0, v00000143a259d500_0;  alias, 1 drivers
v00000143a259b520_0 .net "clk", 0 0, L_00000143a25b61c0;  1 drivers
v00000143a259c240_0 .net "if_id_Write", 0 0, v00000143a25907c0_0;  alias, 1 drivers
v00000143a259d780_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24faeb0 .event posedge, v00000143a25724e0_0, v00000143a259b520_0;
S_00000143a2581ab0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000143a259f120_0 .net "EX1_PFC", 31 0, L_00000143a25ad990;  alias, 1 drivers
v00000143a259e860_0 .net "EX2_PFC", 31 0, v00000143a25859c0_0;  alias, 1 drivers
v00000143a259efe0_0 .net "ID_PFC", 31 0, L_00000143a25b4c90;  alias, 1 drivers
v00000143a259fee0_0 .net "PC_src", 2 0, L_00000143a25b2ad0;  alias, 1 drivers
v00000143a259eb80_0 .net "PC_write", 0 0, v00000143a25909a0_0;  alias, 1 drivers
L_00000143a25d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143a259f760_0 .net/2u *"_ivl_0", 31 0, L_00000143a25d0088;  1 drivers
v00000143a259fd00_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a25a0160_0 .net "inst", 31 0, L_00000143a25b7030;  alias, 1 drivers
v00000143a259f3a0_0 .net "inst_mem_in", 31 0, v00000143a259d500_0;  alias, 1 drivers
v00000143a259fda0_0 .net "pc_reg_in", 31 0, L_00000143a25b6fc0;  1 drivers
v00000143a259fbc0_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
L_00000143a25b3250 .arith/sum 32, v00000143a259d500_0, L_00000143a25d0088;
S_00000143a25812e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000143a2581ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000143a25b7030 .functor BUFZ 32, L_00000143a25b2df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a259ca60_0 .net "Data_Out", 31 0, L_00000143a25b7030;  alias, 1 drivers
v00000143a259c560 .array "InstMem", 2047 0, 31 0;
v00000143a259b700_0 .net *"_ivl_0", 31 0, L_00000143a25b2df0;  1 drivers
v00000143a259bb60_0 .net *"_ivl_3", 10 0, L_00000143a25b4b50;  1 drivers
v00000143a259b5c0_0 .net *"_ivl_4", 12 0, L_00000143a25b3890;  1 drivers
L_00000143a25d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143a259c4c0_0 .net *"_ivl_7", 1 0, L_00000143a25d01a8;  1 drivers
v00000143a259cf60_0 .net "addr", 31 0, v00000143a259d500_0;  alias, 1 drivers
v00000143a259d460_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a259bde0_0 .var/i "i", 31 0;
L_00000143a25b2df0 .array/port v00000143a259c560, L_00000143a25b3890;
L_00000143a25b4b50 .part v00000143a259d500_0, 0, 11;
L_00000143a25b3890 .concat [ 11 2 0 0], L_00000143a25b4b50, L_00000143a25d01a8;
S_00000143a2581470 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000143a2581ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000143a24faef0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000143a259c600_0 .net "DataIn", 31 0, L_00000143a25b6fc0;  alias, 1 drivers
v00000143a259d500_0 .var "DataOut", 31 0;
v00000143a259c740_0 .net "PC_Write", 0 0, v00000143a25909a0_0;  alias, 1 drivers
v00000143a259c6a0_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a259be80_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
S_00000143a2581c40 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000143a2581ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000143a24fb230 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000143a24f2790 .functor NOT 1, L_00000143a25b37f0, C4<0>, C4<0>, C4<0>;
L_00000143a24f24f0 .functor NOT 1, L_00000143a25b3070, C4<0>, C4<0>, C4<0>;
L_00000143a24f2560 .functor AND 1, L_00000143a24f2790, L_00000143a24f24f0, C4<1>, C4<1>;
L_00000143a248c940 .functor NOT 1, L_00000143a25b3570, C4<0>, C4<0>, C4<0>;
L_00000143a248cbe0 .functor AND 1, L_00000143a24f2560, L_00000143a248c940, C4<1>, C4<1>;
L_00000143a248ce80 .functor AND 32, L_00000143a25b2c10, L_00000143a25b3250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a248d120 .functor NOT 1, L_00000143a25b4290, C4<0>, C4<0>, C4<0>;
L_00000143a25b5ac0 .functor NOT 1, L_00000143a25b4a10, C4<0>, C4<0>, C4<0>;
L_00000143a25b63f0 .functor AND 1, L_00000143a248d120, L_00000143a25b5ac0, C4<1>, C4<1>;
L_00000143a25b6230 .functor AND 1, L_00000143a25b63f0, L_00000143a25b4ab0, C4<1>, C4<1>;
L_00000143a25b6f50 .functor AND 32, L_00000143a25b3f70, L_00000143a25b4c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b6d20 .functor OR 32, L_00000143a248ce80, L_00000143a25b6f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25b6070 .functor NOT 1, L_00000143a25b2d50, C4<0>, C4<0>, C4<0>;
L_00000143a25b5c80 .functor AND 1, L_00000143a25b6070, L_00000143a25b4330, C4<1>, C4<1>;
L_00000143a25b6ee0 .functor NOT 1, L_00000143a25b48d0, C4<0>, C4<0>, C4<0>;
L_00000143a25b6e00 .functor AND 1, L_00000143a25b5c80, L_00000143a25b6ee0, C4<1>, C4<1>;
L_00000143a25b6000 .functor AND 32, L_00000143a25b2b70, v00000143a259d500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b7110 .functor OR 32, L_00000143a25b6d20, L_00000143a25b6000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25b69a0 .functor NOT 1, L_00000143a25b3750, C4<0>, C4<0>, C4<0>;
L_00000143a25b65b0 .functor AND 1, L_00000143a25b69a0, L_00000143a25b4f10, C4<1>, C4<1>;
L_00000143a25b72d0 .functor AND 1, L_00000143a25b65b0, L_00000143a25b2cb0, C4<1>, C4<1>;
L_00000143a25b6a10 .functor AND 32, L_00000143a25b41f0, L_00000143a25ad990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b6bd0 .functor OR 32, L_00000143a25b7110, L_00000143a25b6a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143a25b5cf0 .functor NOT 1, L_00000143a25b36b0, C4<0>, C4<0>, C4<0>;
L_00000143a25b5eb0 .functor AND 1, L_00000143a25b3610, L_00000143a25b5cf0, C4<1>, C4<1>;
L_00000143a25b6310 .functor NOT 1, L_00000143a25b27b0, C4<0>, C4<0>, C4<0>;
L_00000143a25b5ba0 .functor AND 1, L_00000143a25b5eb0, L_00000143a25b6310, C4<1>, C4<1>;
L_00000143a25b6150 .functor AND 32, L_00000143a25b3cf0, v00000143a25859c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25b6fc0 .functor OR 32, L_00000143a25b6bd0, L_00000143a25b6150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a259ba20_0 .net *"_ivl_1", 0 0, L_00000143a25b37f0;  1 drivers
v00000143a259d000_0 .net *"_ivl_11", 0 0, L_00000143a25b3570;  1 drivers
v00000143a259bfc0_0 .net *"_ivl_12", 0 0, L_00000143a248c940;  1 drivers
v00000143a259c920_0 .net *"_ivl_14", 0 0, L_00000143a248cbe0;  1 drivers
v00000143a259b660_0 .net *"_ivl_16", 31 0, L_00000143a25b2c10;  1 drivers
v00000143a259b7a0_0 .net *"_ivl_18", 31 0, L_00000143a248ce80;  1 drivers
v00000143a259d640_0 .net *"_ivl_2", 0 0, L_00000143a24f2790;  1 drivers
v00000143a259c060_0 .net *"_ivl_21", 0 0, L_00000143a25b4290;  1 drivers
v00000143a259d1e0_0 .net *"_ivl_22", 0 0, L_00000143a248d120;  1 drivers
v00000143a259d3c0_0 .net *"_ivl_25", 0 0, L_00000143a25b4a10;  1 drivers
v00000143a259c9c0_0 .net *"_ivl_26", 0 0, L_00000143a25b5ac0;  1 drivers
v00000143a259bf20_0 .net *"_ivl_28", 0 0, L_00000143a25b63f0;  1 drivers
v00000143a259d5a0_0 .net *"_ivl_31", 0 0, L_00000143a25b4ab0;  1 drivers
v00000143a259d140_0 .net *"_ivl_32", 0 0, L_00000143a25b6230;  1 drivers
v00000143a259b8e0_0 .net *"_ivl_34", 31 0, L_00000143a25b3f70;  1 drivers
v00000143a259d8c0_0 .net *"_ivl_36", 31 0, L_00000143a25b6f50;  1 drivers
v00000143a259cb00_0 .net *"_ivl_38", 31 0, L_00000143a25b6d20;  1 drivers
v00000143a259b980_0 .net *"_ivl_41", 0 0, L_00000143a25b2d50;  1 drivers
v00000143a259bac0_0 .net *"_ivl_42", 0 0, L_00000143a25b6070;  1 drivers
v00000143a259bc00_0 .net *"_ivl_45", 0 0, L_00000143a25b4330;  1 drivers
v00000143a259c7e0_0 .net *"_ivl_46", 0 0, L_00000143a25b5c80;  1 drivers
v00000143a259cba0_0 .net *"_ivl_49", 0 0, L_00000143a25b48d0;  1 drivers
v00000143a259cce0_0 .net *"_ivl_5", 0 0, L_00000143a25b3070;  1 drivers
v00000143a259c100_0 .net *"_ivl_50", 0 0, L_00000143a25b6ee0;  1 drivers
v00000143a259c1a0_0 .net *"_ivl_52", 0 0, L_00000143a25b6e00;  1 drivers
v00000143a259c2e0_0 .net *"_ivl_54", 31 0, L_00000143a25b2b70;  1 drivers
v00000143a259ce20_0 .net *"_ivl_56", 31 0, L_00000143a25b6000;  1 drivers
v00000143a259cec0_0 .net *"_ivl_58", 31 0, L_00000143a25b7110;  1 drivers
v00000143a259d960_0 .net *"_ivl_6", 0 0, L_00000143a24f24f0;  1 drivers
v00000143a259d280_0 .net *"_ivl_61", 0 0, L_00000143a25b3750;  1 drivers
v00000143a259d320_0 .net *"_ivl_62", 0 0, L_00000143a25b69a0;  1 drivers
v00000143a259c380_0 .net *"_ivl_65", 0 0, L_00000143a25b4f10;  1 drivers
v00000143a259c420_0 .net *"_ivl_66", 0 0, L_00000143a25b65b0;  1 drivers
v00000143a259c880_0 .net *"_ivl_69", 0 0, L_00000143a25b2cb0;  1 drivers
v00000143a259b200_0 .net *"_ivl_70", 0 0, L_00000143a25b72d0;  1 drivers
v00000143a259b2a0_0 .net *"_ivl_72", 31 0, L_00000143a25b41f0;  1 drivers
v00000143a259b340_0 .net *"_ivl_74", 31 0, L_00000143a25b6a10;  1 drivers
v00000143a259b3e0_0 .net *"_ivl_76", 31 0, L_00000143a25b6bd0;  1 drivers
v00000143a259b480_0 .net *"_ivl_79", 0 0, L_00000143a25b3610;  1 drivers
v00000143a259f8a0_0 .net *"_ivl_8", 0 0, L_00000143a24f2560;  1 drivers
v00000143a259fc60_0 .net *"_ivl_81", 0 0, L_00000143a25b36b0;  1 drivers
v00000143a259ef40_0 .net *"_ivl_82", 0 0, L_00000143a25b5cf0;  1 drivers
v00000143a259ddc0_0 .net *"_ivl_84", 0 0, L_00000143a25b5eb0;  1 drivers
v00000143a259fb20_0 .net *"_ivl_87", 0 0, L_00000143a25b27b0;  1 drivers
v00000143a259db40_0 .net *"_ivl_88", 0 0, L_00000143a25b6310;  1 drivers
v00000143a259f1c0_0 .net *"_ivl_90", 0 0, L_00000143a25b5ba0;  1 drivers
v00000143a259e540_0 .net *"_ivl_92", 31 0, L_00000143a25b3cf0;  1 drivers
v00000143a259e040_0 .net *"_ivl_94", 31 0, L_00000143a25b6150;  1 drivers
v00000143a259e4a0_0 .net "ina", 31 0, L_00000143a25b3250;  1 drivers
v00000143a259e5e0_0 .net "inb", 31 0, L_00000143a25b4c90;  alias, 1 drivers
v00000143a259dd20_0 .net "inc", 31 0, v00000143a259d500_0;  alias, 1 drivers
v00000143a259ea40_0 .net "ind", 31 0, L_00000143a25ad990;  alias, 1 drivers
v00000143a259e400_0 .net "ine", 31 0, v00000143a25859c0_0;  alias, 1 drivers
L_00000143a25d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a259e2c0_0 .net "inf", 31 0, L_00000143a25d00d0;  1 drivers
L_00000143a25d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a259e7c0_0 .net "ing", 31 0, L_00000143a25d0118;  1 drivers
L_00000143a25d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143a259e9a0_0 .net "inh", 31 0, L_00000143a25d0160;  1 drivers
v00000143a259f080_0 .net "out", 31 0, L_00000143a25b6fc0;  alias, 1 drivers
v00000143a259f800_0 .net "sel", 2 0, L_00000143a25b2ad0;  alias, 1 drivers
L_00000143a25b37f0 .part L_00000143a25b2ad0, 2, 1;
L_00000143a25b3070 .part L_00000143a25b2ad0, 1, 1;
L_00000143a25b3570 .part L_00000143a25b2ad0, 0, 1;
LS_00000143a25b2c10_0_0 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_4 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_8 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_12 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_16 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_20 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_24 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_0_28 .concat [ 1 1 1 1], L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0, L_00000143a248cbe0;
LS_00000143a25b2c10_1_0 .concat [ 4 4 4 4], LS_00000143a25b2c10_0_0, LS_00000143a25b2c10_0_4, LS_00000143a25b2c10_0_8, LS_00000143a25b2c10_0_12;
LS_00000143a25b2c10_1_4 .concat [ 4 4 4 4], LS_00000143a25b2c10_0_16, LS_00000143a25b2c10_0_20, LS_00000143a25b2c10_0_24, LS_00000143a25b2c10_0_28;
L_00000143a25b2c10 .concat [ 16 16 0 0], LS_00000143a25b2c10_1_0, LS_00000143a25b2c10_1_4;
L_00000143a25b4290 .part L_00000143a25b2ad0, 2, 1;
L_00000143a25b4a10 .part L_00000143a25b2ad0, 1, 1;
L_00000143a25b4ab0 .part L_00000143a25b2ad0, 0, 1;
LS_00000143a25b3f70_0_0 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_4 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_8 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_12 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_16 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_20 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_24 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_0_28 .concat [ 1 1 1 1], L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230, L_00000143a25b6230;
LS_00000143a25b3f70_1_0 .concat [ 4 4 4 4], LS_00000143a25b3f70_0_0, LS_00000143a25b3f70_0_4, LS_00000143a25b3f70_0_8, LS_00000143a25b3f70_0_12;
LS_00000143a25b3f70_1_4 .concat [ 4 4 4 4], LS_00000143a25b3f70_0_16, LS_00000143a25b3f70_0_20, LS_00000143a25b3f70_0_24, LS_00000143a25b3f70_0_28;
L_00000143a25b3f70 .concat [ 16 16 0 0], LS_00000143a25b3f70_1_0, LS_00000143a25b3f70_1_4;
L_00000143a25b2d50 .part L_00000143a25b2ad0, 2, 1;
L_00000143a25b4330 .part L_00000143a25b2ad0, 1, 1;
L_00000143a25b48d0 .part L_00000143a25b2ad0, 0, 1;
LS_00000143a25b2b70_0_0 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_4 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_8 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_12 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_16 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_20 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_24 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_0_28 .concat [ 1 1 1 1], L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00, L_00000143a25b6e00;
LS_00000143a25b2b70_1_0 .concat [ 4 4 4 4], LS_00000143a25b2b70_0_0, LS_00000143a25b2b70_0_4, LS_00000143a25b2b70_0_8, LS_00000143a25b2b70_0_12;
LS_00000143a25b2b70_1_4 .concat [ 4 4 4 4], LS_00000143a25b2b70_0_16, LS_00000143a25b2b70_0_20, LS_00000143a25b2b70_0_24, LS_00000143a25b2b70_0_28;
L_00000143a25b2b70 .concat [ 16 16 0 0], LS_00000143a25b2b70_1_0, LS_00000143a25b2b70_1_4;
L_00000143a25b3750 .part L_00000143a25b2ad0, 2, 1;
L_00000143a25b4f10 .part L_00000143a25b2ad0, 1, 1;
L_00000143a25b2cb0 .part L_00000143a25b2ad0, 0, 1;
LS_00000143a25b41f0_0_0 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_4 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_8 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_12 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_16 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_20 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_24 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_0_28 .concat [ 1 1 1 1], L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0, L_00000143a25b72d0;
LS_00000143a25b41f0_1_0 .concat [ 4 4 4 4], LS_00000143a25b41f0_0_0, LS_00000143a25b41f0_0_4, LS_00000143a25b41f0_0_8, LS_00000143a25b41f0_0_12;
LS_00000143a25b41f0_1_4 .concat [ 4 4 4 4], LS_00000143a25b41f0_0_16, LS_00000143a25b41f0_0_20, LS_00000143a25b41f0_0_24, LS_00000143a25b41f0_0_28;
L_00000143a25b41f0 .concat [ 16 16 0 0], LS_00000143a25b41f0_1_0, LS_00000143a25b41f0_1_4;
L_00000143a25b3610 .part L_00000143a25b2ad0, 2, 1;
L_00000143a25b36b0 .part L_00000143a25b2ad0, 1, 1;
L_00000143a25b27b0 .part L_00000143a25b2ad0, 0, 1;
LS_00000143a25b3cf0_0_0 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_4 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_8 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_12 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_16 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_20 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_24 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_0_28 .concat [ 1 1 1 1], L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0, L_00000143a25b5ba0;
LS_00000143a25b3cf0_1_0 .concat [ 4 4 4 4], LS_00000143a25b3cf0_0_0, LS_00000143a25b3cf0_0_4, LS_00000143a25b3cf0_0_8, LS_00000143a25b3cf0_0_12;
LS_00000143a25b3cf0_1_4 .concat [ 4 4 4 4], LS_00000143a25b3cf0_0_16, LS_00000143a25b3cf0_0_20, LS_00000143a25b3cf0_0_24, LS_00000143a25b3cf0_0_28;
L_00000143a25b3cf0 .concat [ 16 16 0 0], LS_00000143a25b3cf0_1_0, LS_00000143a25b3cf0_1_4;
S_00000143a2580020 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000143a25a00c0_0 .net "Write_Data", 31 0, v00000143a2573b60_0;  alias, 1 drivers
v00000143a259de60_0 .net "addr", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a259f620_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a259fe40_0 .net "mem_out", 31 0, v00000143a259f940_0;  alias, 1 drivers
v00000143a259ff80_0 .net "mem_read", 0 0, v00000143a25728a0_0;  alias, 1 drivers
v00000143a259f300_0 .net "mem_write", 0 0, v00000143a2573fc0_0;  alias, 1 drivers
S_00000143a2581920 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000143a2580020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000143a259e680 .array "DataMem", 2047 0, 31 0;
v00000143a259e720_0 .net "Data_In", 31 0, v00000143a2573b60_0;  alias, 1 drivers
v00000143a259f940_0 .var "Data_Out", 31 0;
v00000143a259f260_0 .net "Write_en", 0 0, v00000143a2573fc0_0;  alias, 1 drivers
v00000143a259f440_0 .net "addr", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a259eae0_0 .net "clk", 0 0, L_00000143a24f2170;  alias, 1 drivers
v00000143a259e220_0 .var/i "i", 31 0;
S_00000143a2581dd0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000143a25ad1d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000143a25ad208 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000143a25ad240 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000143a25ad278 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000143a25ad2b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000143a25ad2e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000143a25ad320 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000143a25ad358 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000143a25ad390 .param/l "j" 0 9 19, C4<000010000000>;
P_00000143a25ad3c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000143a25ad400 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000143a25ad438 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000143a25ad470 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000143a25ad4a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000143a25ad4e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000143a25ad518 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000143a25ad550 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000143a25ad588 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000143a25ad5c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000143a25ad5f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000143a25ad630 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000143a25ad668 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000143a25ad6a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000143a25ad6d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000143a25ad710 .param/l "xori" 0 9 12, C4<001110000000>;
v00000143a25a0020_0 .net "MEM_ALU_OUT", 31 0, v00000143a2573340_0;  alias, 1 drivers
v00000143a259da00_0 .net "MEM_Data_mem_out", 31 0, v00000143a259f940_0;  alias, 1 drivers
v00000143a259df00_0 .net "MEM_memread", 0 0, v00000143a25728a0_0;  alias, 1 drivers
v00000143a259f4e0_0 .net "MEM_opcode", 11 0, v00000143a2573d40_0;  alias, 1 drivers
v00000143a259f580_0 .net "MEM_rd_ind", 4 0, v00000143a2573c00_0;  alias, 1 drivers
v00000143a259daa0_0 .net "MEM_rd_indzero", 0 0, v00000143a2572ee0_0;  alias, 1 drivers
v00000143a259eea0_0 .net "MEM_regwrite", 0 0, v00000143a2574240_0;  alias, 1 drivers
v00000143a259f6c0_0 .var "WB_ALU_OUT", 31 0;
v00000143a259dfa0_0 .var "WB_Data_mem_out", 31 0;
v00000143a259ecc0_0 .var "WB_memread", 0 0;
v00000143a259f9e0_0 .var "WB_rd_ind", 4 0;
v00000143a259dbe0_0 .var "WB_rd_indzero", 0 0;
v00000143a259dc80_0 .var "WB_regwrite", 0 0;
v00000143a259e0e0_0 .net "clk", 0 0, L_00000143a25cd160;  1 drivers
v00000143a259e180_0 .var "hlt", 0 0;
v00000143a259fa80_0 .net "rst", 0 0, v00000143a25b0190_0;  alias, 1 drivers
E_00000143a24fb0b0 .event posedge, v00000143a25724e0_0, v00000143a259e0e0_0;
S_00000143a25801b0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000143a22d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000143a25ccec0 .functor AND 32, v00000143a259dfa0_0, L_00000143a2623870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a25ccf30 .functor NOT 1, v00000143a259ecc0_0, C4<0>, C4<0>, C4<0>;
L_00000143a25ccfa0 .functor AND 32, v00000143a259f6c0_0, L_00000143a2622e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000143a2639210 .functor OR 32, L_00000143a25ccec0, L_00000143a25ccfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143a259e360_0 .net "Write_Data_RegFile", 31 0, L_00000143a2639210;  alias, 1 drivers
v00000143a259e900_0 .net *"_ivl_0", 31 0, L_00000143a2623870;  1 drivers
v00000143a259ec20_0 .net *"_ivl_2", 31 0, L_00000143a25ccec0;  1 drivers
v00000143a259ed60_0 .net *"_ivl_4", 0 0, L_00000143a25ccf30;  1 drivers
v00000143a259ee00_0 .net *"_ivl_6", 31 0, L_00000143a2622e70;  1 drivers
v00000143a25a1380_0 .net *"_ivl_8", 31 0, L_00000143a25ccfa0;  1 drivers
v00000143a25a1a60_0 .net "alu_out", 31 0, v00000143a259f6c0_0;  alias, 1 drivers
v00000143a25a0b60_0 .net "mem_out", 31 0, v00000143a259dfa0_0;  alias, 1 drivers
v00000143a25a1880_0 .net "mem_read", 0 0, v00000143a259ecc0_0;  alias, 1 drivers
LS_00000143a2623870_0_0 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_4 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_8 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_12 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_16 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_20 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_24 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_0_28 .concat [ 1 1 1 1], v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0, v00000143a259ecc0_0;
LS_00000143a2623870_1_0 .concat [ 4 4 4 4], LS_00000143a2623870_0_0, LS_00000143a2623870_0_4, LS_00000143a2623870_0_8, LS_00000143a2623870_0_12;
LS_00000143a2623870_1_4 .concat [ 4 4 4 4], LS_00000143a2623870_0_16, LS_00000143a2623870_0_20, LS_00000143a2623870_0_24, LS_00000143a2623870_0_28;
L_00000143a2623870 .concat [ 16 16 0 0], LS_00000143a2623870_1_0, LS_00000143a2623870_1_4;
LS_00000143a2622e70_0_0 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_4 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_8 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_12 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_16 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_20 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_24 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_0_28 .concat [ 1 1 1 1], L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30, L_00000143a25ccf30;
LS_00000143a2622e70_1_0 .concat [ 4 4 4 4], LS_00000143a2622e70_0_0, LS_00000143a2622e70_0_4, LS_00000143a2622e70_0_8, LS_00000143a2622e70_0_12;
LS_00000143a2622e70_1_4 .concat [ 4 4 4 4], LS_00000143a2622e70_0_16, LS_00000143a2622e70_0_20, LS_00000143a2622e70_0_24, LS_00000143a2622e70_0_28;
L_00000143a2622e70 .concat [ 16 16 0 0], LS_00000143a2622e70_1_0, LS_00000143a2622e70_1_4;
    .scope S_00000143a2581470;
T_0 ;
    %wait E_00000143a24fab30;
    %load/vec4 v00000143a259be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000143a259d500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000143a259c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000143a259c600_0;
    %assign/vec4 v00000143a259d500_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000143a25812e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a259bde0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000143a259bde0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143a259bde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %load/vec4 v00000143a259bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143a259bde0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259c560, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000143a2581150;
T_2 ;
    %wait E_00000143a24faeb0;
    %load/vec4 v00000143a259d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000143a258ca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a258c800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259cd80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259bd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259d6e0_0, 0;
    %assign/vec4 v00000143a259d820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000143a259c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000143a259b840_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000143a258ca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a258c800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259cd80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259bd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259d6e0_0, 0;
    %assign/vec4 v00000143a259d820_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000143a259c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000143a259bca0_0;
    %assign/vec4 v00000143a258c800_0, 0;
    %load/vec4 v00000143a259cc40_0;
    %assign/vec4 v00000143a258ca80_0, 0;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000143a259bd40_0, 0;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000143a259d820_0, 4, 5;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000143a259d820_0, 4, 5;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000143a259bca0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000143a259d6e0_0, 0;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000143a259cd80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000143a259cd80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000143a259bca0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000143a259cd80_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000143a2580b10;
T_3 ;
    %wait E_00000143a24fab30;
    %load/vec4 v00000143a2588d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a258ae60_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000143a258ae60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143a258ae60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a2588c00, 0, 4;
    %load/vec4 v00000143a258ae60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143a258ae60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000143a258aa00_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000143a2589e20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000143a258adc0_0;
    %load/vec4 v00000143a258aa00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a2588c00, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a2588c00, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000143a2580b10;
T_4 ;
    %wait E_00000143a24facb0;
    %load/vec4 v00000143a258aa00_0;
    %load/vec4 v00000143a2589d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000143a258aa00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000143a2589e20_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000143a258adc0_0;
    %assign/vec4 v00000143a258a1e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000143a2589d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000143a2588c00, 4;
    %assign/vec4 v00000143a258a1e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000143a2580b10;
T_5 ;
    %wait E_00000143a24facb0;
    %load/vec4 v00000143a258aa00_0;
    %load/vec4 v00000143a2588b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000143a258aa00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000143a2589e20_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000143a258adc0_0;
    %assign/vec4 v00000143a258a780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000143a2588b60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000143a2588c00, 4;
    %assign/vec4 v00000143a258a780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000143a2580b10;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000143a2580fc0;
    %jmp t_0;
    .scope S_00000143a2580fc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a2589ce0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000143a2589ce0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000143a2589ce0_0;
    %ix/getv/s 4, v00000143a2589ce0_0;
    %load/vec4a v00000143a2588c00, 4;
    %ix/getv/s 4, v00000143a2589ce0_0;
    %load/vec4a v00000143a2588c00, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000143a2589ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143a2589ce0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000143a2580b10;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000143a2580e30;
T_7 ;
    %wait E_00000143a24fac70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a25896a0_0, 0, 32;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000143a258a000_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000143a25896a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000143a258a000_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000143a25896a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a2589c40_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000143a258a000_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000143a258a000_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000143a25896a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000143a2580340;
T_8 ;
    %wait E_00000143a24fab30;
    %load/vec4 v00000143a258e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000143a25902c0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143a25902c0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000143a258e9c0_0;
    %load/vec4 v00000143a258f1e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000143a258e9c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000143a2580340;
T_9 ;
    %wait E_00000143a24fab30;
    %load/vec4 v00000143a258e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258f500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000143a258e4c0_0;
    %assign/vec4 v00000143a258f500_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000143a2581790;
T_10 ;
    %wait E_00000143a24fac30;
    %load/vec4 v00000143a2590a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25909a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25907c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25904a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a258faa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a258e740_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000143a258f780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000143a258f820_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000143a258f320_0;
    %load/vec4 v00000143a258e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000143a258fc80_0;
    %load/vec4 v00000143a258e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000143a258e380_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000143a258e6a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000143a258f320_0;
    %load/vec4 v00000143a258e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000143a258fc80_0;
    %load/vec4 v00000143a258e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25909a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25907c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25904a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a258faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258e740_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000143a258fbe0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25909a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25907c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25904a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258e740_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25909a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143a25907c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a25904a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a258e740_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000143a25804d0;
T_11 ;
    %wait E_00000143a24fb4b0;
    %load/vec4 v00000143a25838a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000143a2583940_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25825e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25827c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25847a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584200_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2584480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25834e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584520_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584700_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2583620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2582d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25833a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2584660_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2583bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2582040_0, 0;
    %assign/vec4 v00000143a25845c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000143a25820e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000143a2582400_0;
    %assign/vec4 v00000143a25845c0_0, 0;
    %load/vec4 v00000143a2582f40_0;
    %assign/vec4 v00000143a2582040_0, 0;
    %load/vec4 v00000143a25829a0_0;
    %assign/vec4 v00000143a2583bc0_0, 0;
    %load/vec4 v00000143a25824a0_0;
    %assign/vec4 v00000143a2584660_0, 0;
    %load/vec4 v00000143a2583e40_0;
    %assign/vec4 v00000143a25833a0_0, 0;
    %load/vec4 v00000143a2582720_0;
    %assign/vec4 v00000143a2582d60_0, 0;
    %load/vec4 v00000143a2582900_0;
    %assign/vec4 v00000143a2583620_0, 0;
    %load/vec4 v00000143a2582680_0;
    %assign/vec4 v00000143a2584700_0, 0;
    %load/vec4 v00000143a2582cc0_0;
    %assign/vec4 v00000143a2584520_0, 0;
    %load/vec4 v00000143a2582ea0_0;
    %assign/vec4 v00000143a25834e0_0, 0;
    %load/vec4 v00000143a25840c0_0;
    %assign/vec4 v00000143a2584480_0, 0;
    %load/vec4 v00000143a2582360_0;
    %assign/vec4 v00000143a2584200_0, 0;
    %load/vec4 v00000143a2584160_0;
    %assign/vec4 v00000143a25847a0_0, 0;
    %load/vec4 v00000143a25839e0_0;
    %assign/vec4 v00000143a25827c0_0, 0;
    %load/vec4 v00000143a2583c60_0;
    %assign/vec4 v00000143a2583440_0, 0;
    %load/vec4 v00000143a2583d00_0;
    %assign/vec4 v00000143a2583b20_0, 0;
    %load/vec4 v00000143a2582860_0;
    %assign/vec4 v00000143a2583da0_0, 0;
    %load/vec4 v00000143a2582220_0;
    %assign/vec4 v00000143a25825e0_0, 0;
    %load/vec4 v00000143a25822c0_0;
    %assign/vec4 v00000143a2583940_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000143a2583940_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25825e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2583440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25827c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25847a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584200_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2584480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25834e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584520_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584700_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2583620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2582d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25833a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2584660_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2583bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2582040_0, 0;
    %assign/vec4 v00000143a25845c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000143a2580660;
T_12 ;
    %wait E_00000143a24fa9b0;
    %load/vec4 v00000143a258f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000143a25856a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25859c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584840_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25848e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25854c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2585420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2585920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585560_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25852e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2584b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2585060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2585b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000143a2584980_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585ec0_0, 0;
    %assign/vec4 v00000143a2585240_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000143a258f960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000143a2582b80_0;
    %assign/vec4 v00000143a2585240_0, 0;
    %load/vec4 v00000143a2583800_0;
    %assign/vec4 v00000143a2585ec0_0, 0;
    %load/vec4 v00000143a2585ce0_0;
    %assign/vec4 v00000143a2584980_0, 0;
    %load/vec4 v00000143a2585100_0;
    %assign/vec4 v00000143a2585b00_0, 0;
    %load/vec4 v00000143a2585ba0_0;
    %assign/vec4 v00000143a2585060_0, 0;
    %load/vec4 v00000143a2585380_0;
    %assign/vec4 v00000143a2584b60_0, 0;
    %load/vec4 v00000143a2582c20_0;
    %assign/vec4 v00000143a25852e0_0, 0;
    %load/vec4 v00000143a2585d80_0;
    %assign/vec4 v00000143a2585a60_0, 0;
    %load/vec4 v00000143a2584de0_0;
    %assign/vec4 v00000143a2585560_0, 0;
    %load/vec4 v00000143a2585e20_0;
    %assign/vec4 v00000143a2584fc0_0, 0;
    %load/vec4 v00000143a2585740_0;
    %assign/vec4 v00000143a2585920_0, 0;
    %load/vec4 v00000143a2584c00_0;
    %assign/vec4 v00000143a2585420_0, 0;
    %load/vec4 v00000143a25857e0_0;
    %assign/vec4 v00000143a2584a20_0, 0;
    %load/vec4 v00000143a2585600_0;
    %assign/vec4 v00000143a2584e80_0, 0;
    %load/vec4 v00000143a2584ca0_0;
    %assign/vec4 v00000143a25854c0_0, 0;
    %load/vec4 v00000143a2585880_0;
    %assign/vec4 v00000143a2584f20_0, 0;
    %load/vec4 v00000143a25851a0_0;
    %assign/vec4 v00000143a25848e0_0, 0;
    %load/vec4 v00000143a2584d40_0;
    %assign/vec4 v00000143a2584840_0, 0;
    %load/vec4 v00000143a2583260_0;
    %assign/vec4 v00000143a2585c40_0, 0;
    %load/vec4 v00000143a2583120_0;
    %assign/vec4 v00000143a25859c0_0, 0;
    %load/vec4 v00000143a2584ac0_0;
    %assign/vec4 v00000143a25856a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000143a25856a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25859c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584840_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25848e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25854c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2585420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2585920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2584fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585560_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a25852e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2584b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2585060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2585b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000143a2584980_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2585ec0_0, 0;
    %assign/vec4 v00000143a2585240_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000143a23031c0;
T_13 ;
    %wait E_00000143a24fb3b0;
    %load/vec4 v00000143a2577cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000143a2576130_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000143a22b9cb0;
T_14 ;
    %wait E_00000143a24fa9f0;
    %load/vec4 v00000143a2576f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000143a2577b70_0;
    %pad/u 33;
    %load/vec4 v00000143a2578250_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000143a25777b0_0, 0;
    %assign/vec4 v00000143a2577c10_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000143a2578250_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000143a2577c10_0;
    %load/vec4 v00000143a2578250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000143a2577b70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000143a2578250_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000143a2578250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000143a2577c10_0, 0;
    %load/vec4 v00000143a2577b70_0;
    %ix/getv 4, v00000143a2578250_0;
    %shiftl 4;
    %assign/vec4 v00000143a25777b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000143a2578250_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000143a2577c10_0;
    %load/vec4 v00000143a2578250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000143a2577b70_0;
    %load/vec4 v00000143a2578250_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000143a2578250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000143a2577c10_0, 0;
    %load/vec4 v00000143a2577b70_0;
    %ix/getv 4, v00000143a2578250_0;
    %shiftr 4;
    %assign/vec4 v00000143a25777b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a2577c10_0, 0;
    %load/vec4 v00000143a2577b70_0;
    %load/vec4 v00000143a2578250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000143a25777b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143a2577c10_0, 0;
    %load/vec4 v00000143a2578250_0;
    %load/vec4 v00000143a2577b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000143a25777b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000143a2262b50;
T_15 ;
    %wait E_00000143a24fadf0;
    %load/vec4 v00000143a25724e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000143a2572ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2574240_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a2573fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a25728a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000143a2573d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a2573c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a2573b60_0, 0;
    %assign/vec4 v00000143a2573340_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000143a2495cc0_0;
    %assign/vec4 v00000143a2573340_0, 0;
    %load/vec4 v00000143a25721c0_0;
    %assign/vec4 v00000143a2573b60_0, 0;
    %load/vec4 v00000143a2572120_0;
    %assign/vec4 v00000143a2573c00_0, 0;
    %load/vec4 v00000143a247d8a0_0;
    %assign/vec4 v00000143a2573d40_0, 0;
    %load/vec4 v00000143a2494dc0_0;
    %assign/vec4 v00000143a25728a0_0, 0;
    %load/vec4 v00000143a247d800_0;
    %assign/vec4 v00000143a2573fc0_0, 0;
    %load/vec4 v00000143a2573020_0;
    %assign/vec4 v00000143a2574240_0, 0;
    %load/vec4 v00000143a25732a0_0;
    %assign/vec4 v00000143a2572ee0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000143a2581920;
T_16 ;
    %wait E_00000143a24facb0;
    %load/vec4 v00000143a259f260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000143a259e720_0;
    %load/vec4 v00000143a259f440_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000143a2581920;
T_17 ;
    %wait E_00000143a24facb0;
    %load/vec4 v00000143a259f440_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000143a259e680, 4;
    %assign/vec4 v00000143a259f940_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000143a2581920;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a259e220_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000143a259e220_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143a259e220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %load/vec4 v00000143a259e220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143a259e220_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143a259e680, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000143a2581920;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143a259e220_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000143a259e220_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000143a259e220_0;
    %load/vec4a v00000143a259e680, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000143a259e220_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000143a259e220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143a259e220_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000143a2581dd0;
T_20 ;
    %wait E_00000143a24fb0b0;
    %load/vec4 v00000143a259fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000143a259dbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a259e180_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a259dc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143a259ecc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000143a259f9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000143a259dfa0_0, 0;
    %assign/vec4 v00000143a259f6c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000143a25a0020_0;
    %assign/vec4 v00000143a259f6c0_0, 0;
    %load/vec4 v00000143a259da00_0;
    %assign/vec4 v00000143a259dfa0_0, 0;
    %load/vec4 v00000143a259df00_0;
    %assign/vec4 v00000143a259ecc0_0, 0;
    %load/vec4 v00000143a259f580_0;
    %assign/vec4 v00000143a259f9e0_0, 0;
    %load/vec4 v00000143a259eea0_0;
    %assign/vec4 v00000143a259dc80_0, 0;
    %load/vec4 v00000143a259daa0_0;
    %assign/vec4 v00000143a259dbe0_0, 0;
    %load/vec4 v00000143a259f4e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000143a259e180_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000143a22d96f0;
T_21 ;
    %wait E_00000143a24fafb0;
    %load/vec4 v00000143a25b2170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000143a25b2350_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000143a25b2350_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000143a25b2350_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000143a22c9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143a25b07d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143a25b0190_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000143a22c9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000143a25b07d0_0;
    %inv;
    %assign/vec4 v00000143a25b07d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000143a22c9fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143a25b0190_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143a25b0190_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000143a25b00f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
