Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May 22 00:21:11 2021
| Host         : rafa-note running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             272 |          101 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             335 |          137 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+---------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                     |                           |                1 |              1 |         1.00 |
|  clk50mhz_BUFG |                                     | mem/RESET[0]              |                1 |              1 |         1.00 |
|  clk50mhz_BUFG | core/mc/curr_state[2]_i_1_n_0       | RESET_IBUF                |                2 |              4 |         2.00 |
|  clk50mhz_BUFG | urx/done                            | urx/index[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk50mhz_BUFG | core/mc/E[0]                        | RESET_IBUF                |                3 |              5 |         1.67 |
|  clk50mhz_BUFG | utx/tx_state                        | RESET_IBUF                |                2 |              5 |         2.50 |
|  clk50mhz_BUFG | utx/FSM_onehot_tx_state_reg_n_0_[1] | utx/TX_i_1_n_0            |                1 |              5 |         5.00 |
|  clk50mhz_BUFG | mem/ram_reg_1_13                    | RESET_IBUF                |                3 |              7 |         2.33 |
|  clk50mhz_BUFG | urx/RDATA_reg_0                     | RESET_IBUF                |                2 |              8 |         4.00 |
|  clk50mhz_BUFG | urx/timer[0]_i_2_n_0                | urx/timer                 |                4 |             15 |         3.75 |
|  clk50mhz_BUFG |                                     | urx/half_timer[0]_i_1_n_0 |                4 |             15 |         3.75 |
|  clk50mhz_BUFG |                                     | utx/timer[0]_i_1_n_0      |                4 |             15 |         3.75 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[5][0]      | core/mc/SR[0]             |               17 |             27 |         1.59 |
|  clk50mhz_BUFG | core/mc/curr_state_reg[1]_5[0]      | RESET_IBUF                |               17 |             31 |         1.82 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[5]_0[0]    | RESET_IBUF                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG | core/mc/CSR_ADDR_reg_reg[5]_1[0]    | RESET_IBUF                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_cy_reg[1]     | RESET_IBUF                |                8 |             32 |         4.00 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_ir_reg[1]     | RESET_IBUF                |                8 |             32 |         4.00 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_ir_reg[0]     | RESET_IBUF                |                8 |             32 |         4.00 |
|  clk50mhz_BUFG | core/mc/mcountinhibit_cy_reg[0]     | RESET_IBUF                |                8 |             32 |         4.00 |
|  clk50mhz_BUFG | core/mc/curr_state_reg[1]_6[0]      | RESET_IBUF                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG |                                     |                           |               21 |             37 |         1.76 |
|  clk50mhz_BUFG | core/mc/WR_EN01_out                 |                           |               12 |             96 |         8.00 |
|  clk50mhz_BUFG |                                     | RESET_IBUF                |               92 |            241 |         2.62 |
+----------------+-------------------------------------+---------------------------+------------------+----------------+--------------+


