// Seed: 1170374574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    inout wor id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_10 = 1;
  wire id_14;
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  module_0(
      id_20, id_17, id_20, id_19, id_15
  );
endmodule
