// Seed: 2978226675
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  assign id_9 = id_3 ? 1 : 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    output wire id_7,
    output wor id_8,
    output supply0 id_9,
    output supply1 id_10
);
  id_12(
      1'b0, 1'd0 ==? id_6
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.type_12 = 0;
endmodule
