
RTOSDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004810  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  00084810  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000a244  20070438  00084c48  00010438  2**2
                  ALLOC
  3 .stack        00002004  2007a67c  0008ee8c  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000bd4b  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000024a8  00000000  00000000  0001c207  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000056f8  00000000  00000000  0001e6af  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000f68  00000000  00000000  00023da7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dc8  00000000  00000000  00024d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019f99  00000000  00000000  00025ad7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012ff2  00000000  00000000  0003fa70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066c3b  00000000  00000000  00052a62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000031a8  00000000  00000000  000b96a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007c680 	.word	0x2007c680
   80004:	00081491 	.word	0x00081491
   80008:	00081489 	.word	0x00081489
   8000c:	00081489 	.word	0x00081489
   80010:	00081489 	.word	0x00081489
   80014:	00081489 	.word	0x00081489
   80018:	00081489 	.word	0x00081489
	...
   8002c:	00081939 	.word	0x00081939
   80030:	00081489 	.word	0x00081489
   80034:	00000000 	.word	0x00000000
   80038:	00081afd 	.word	0x00081afd
   8003c:	00081b41 	.word	0x00081b41
   80040:	00081489 	.word	0x00081489
   80044:	00081489 	.word	0x00081489
   80048:	00081489 	.word	0x00081489
   8004c:	000842d1 	.word	0x000842d1
   80050:	0008413d 	.word	0x0008413d
   80054:	00081489 	.word	0x00081489
   80058:	00081489 	.word	0x00081489
   8005c:	00081489 	.word	0x00081489
   80060:	00081489 	.word	0x00081489
   80064:	00081489 	.word	0x00081489
   80068:	00000000 	.word	0x00000000
   8006c:	00080f35 	.word	0x00080f35
   80070:	00080f4d 	.word	0x00080f4d
   80074:	00080f65 	.word	0x00080f65
   80078:	00080f7d 	.word	0x00080f7d
	...
   80084:	00084341 	.word	0x00084341
   80088:	00081489 	.word	0x00081489
   8008c:	00081489 	.word	0x00081489
   80090:	00081489 	.word	0x00081489
   80094:	00081489 	.word	0x00081489
   80098:	00081489 	.word	0x00081489
   8009c:	00081489 	.word	0x00081489
   800a0:	00081489 	.word	0x00081489
   800a4:	00000000 	.word	0x00000000
   800a8:	00081489 	.word	0x00081489
   800ac:	00081489 	.word	0x00081489
   800b0:	00081489 	.word	0x00081489
   800b4:	00081489 	.word	0x00081489
   800b8:	00081489 	.word	0x00081489
   800bc:	00081489 	.word	0x00081489
   800c0:	00081489 	.word	0x00081489
   800c4:	00081489 	.word	0x00081489
   800c8:	00081489 	.word	0x00081489
   800cc:	00081489 	.word	0x00081489
   800d0:	00081489 	.word	0x00081489
   800d4:	00081489 	.word	0x00081489
   800d8:	00081489 	.word	0x00081489
   800dc:	00081489 	.word	0x00081489
   800e0:	00081489 	.word	0x00081489
   800e4:	00081489 	.word	0x00081489
   800e8:	00081489 	.word	0x00081489
   800ec:	00083e3d 	.word	0x00083e3d
   800f0:	00083db1 	.word	0x00083db1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	00084810 	.word	0x00084810

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084810 	.word	0x00084810
   8013c:	2007043c 	.word	0x2007043c
   80140:	00084810 	.word	0x00084810
   80144:	00000000 	.word	0x00000000

00080148 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
   8014e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80150:	687b      	ldr	r3, [r7, #4]
   80152:	2b07      	cmp	r3, #7
   80154:	d82e      	bhi.n	801b4 <osc_enable+0x6c>
   80156:	a201      	add	r2, pc, #4	; (adr r2, 8015c <osc_enable+0x14>)
   80158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8015c:	000801b5 	.word	0x000801b5
   80160:	0008017d 	.word	0x0008017d
   80164:	00080185 	.word	0x00080185
   80168:	0008018d 	.word	0x0008018d
   8016c:	00080195 	.word	0x00080195
   80170:	0008019d 	.word	0x0008019d
   80174:	000801a5 	.word	0x000801a5
   80178:	000801ad 	.word	0x000801ad
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8017c:	2000      	movs	r0, #0
   8017e:	4b0f      	ldr	r3, [pc, #60]	; (801bc <osc_enable+0x74>)
   80180:	4798      	blx	r3
		break;
   80182:	e017      	b.n	801b4 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80184:	2001      	movs	r0, #1
   80186:	4b0d      	ldr	r3, [pc, #52]	; (801bc <osc_enable+0x74>)
   80188:	4798      	blx	r3
		break;
   8018a:	e013      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8018c:	2000      	movs	r0, #0
   8018e:	4b0c      	ldr	r3, [pc, #48]	; (801c0 <osc_enable+0x78>)
   80190:	4798      	blx	r3
		break;
   80192:	e00f      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80194:	2010      	movs	r0, #16
   80196:	4b0a      	ldr	r3, [pc, #40]	; (801c0 <osc_enable+0x78>)
   80198:	4798      	blx	r3
		break;
   8019a:	e00b      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8019c:	2020      	movs	r0, #32
   8019e:	4b08      	ldr	r3, [pc, #32]	; (801c0 <osc_enable+0x78>)
   801a0:	4798      	blx	r3
		break;
   801a2:	e007      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   801a4:	2000      	movs	r0, #0
   801a6:	4b07      	ldr	r3, [pc, #28]	; (801c4 <osc_enable+0x7c>)
   801a8:	4798      	blx	r3
		break;
   801aa:	e003      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   801ac:	2001      	movs	r0, #1
   801ae:	4b05      	ldr	r3, [pc, #20]	; (801c4 <osc_enable+0x7c>)
   801b0:	4798      	blx	r3
		break;
   801b2:	bf00      	nop
	}
}
   801b4:	3708      	adds	r7, #8
   801b6:	46bd      	mov	sp, r7
   801b8:	bd80      	pop	{r7, pc}
   801ba:	bf00      	nop
   801bc:	00081019 	.word	0x00081019
   801c0:	00081089 	.word	0x00081089
   801c4:	00081129 	.word	0x00081129

000801c8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801c8:	b580      	push	{r7, lr}
   801ca:	b082      	sub	sp, #8
   801cc:	af00      	add	r7, sp, #0
   801ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	2b07      	cmp	r3, #7
   801d4:	d826      	bhi.n	80224 <osc_is_ready+0x5c>
   801d6:	a201      	add	r2, pc, #4	; (adr r2, 801dc <osc_is_ready+0x14>)
   801d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801dc:	000801fd 	.word	0x000801fd
   801e0:	00080201 	.word	0x00080201
   801e4:	00080201 	.word	0x00080201
   801e8:	00080213 	.word	0x00080213
   801ec:	00080213 	.word	0x00080213
   801f0:	00080213 	.word	0x00080213
   801f4:	00080213 	.word	0x00080213
   801f8:	00080213 	.word	0x00080213
	case OSC_SLCK_32K_RC:
		return 1;
   801fc:	2301      	movs	r3, #1
   801fe:	e012      	b.n	80226 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80200:	4b0b      	ldr	r3, [pc, #44]	; (80230 <osc_is_ready+0x68>)
   80202:	4798      	blx	r3
   80204:	4603      	mov	r3, r0
   80206:	2b00      	cmp	r3, #0
   80208:	bf0c      	ite	eq
   8020a:	2300      	moveq	r3, #0
   8020c:	2301      	movne	r3, #1
   8020e:	b2db      	uxtb	r3, r3
   80210:	e009      	b.n	80226 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80212:	4b08      	ldr	r3, [pc, #32]	; (80234 <osc_is_ready+0x6c>)
   80214:	4798      	blx	r3
   80216:	4603      	mov	r3, r0
   80218:	2b00      	cmp	r3, #0
   8021a:	bf0c      	ite	eq
   8021c:	2300      	moveq	r3, #0
   8021e:	2301      	movne	r3, #1
   80220:	b2db      	uxtb	r3, r3
   80222:	e000      	b.n	80226 <osc_is_ready+0x5e>
	}

	return 0;
   80224:	2300      	movs	r3, #0
}
   80226:	4618      	mov	r0, r3
   80228:	3708      	adds	r7, #8
   8022a:	46bd      	mov	sp, r7
   8022c:	bd80      	pop	{r7, pc}
   8022e:	bf00      	nop
   80230:	00081055 	.word	0x00081055
   80234:	00081195 	.word	0x00081195

00080238 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80238:	b480      	push	{r7}
   8023a:	b083      	sub	sp, #12
   8023c:	af00      	add	r7, sp, #0
   8023e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80240:	687b      	ldr	r3, [r7, #4]
   80242:	2b07      	cmp	r3, #7
   80244:	d825      	bhi.n	80292 <osc_get_rate+0x5a>
   80246:	a201      	add	r2, pc, #4	; (adr r2, 8024c <osc_get_rate+0x14>)
   80248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8024c:	0008026d 	.word	0x0008026d
   80250:	00080273 	.word	0x00080273
   80254:	00080279 	.word	0x00080279
   80258:	0008027f 	.word	0x0008027f
   8025c:	00080283 	.word	0x00080283
   80260:	00080287 	.word	0x00080287
   80264:	0008028b 	.word	0x0008028b
   80268:	0008028f 	.word	0x0008028f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8026c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80270:	e010      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80276:	e00d      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8027c:	e00a      	b.n	80294 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8027e:	4b08      	ldr	r3, [pc, #32]	; (802a0 <osc_get_rate+0x68>)
   80280:	e008      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80282:	4b08      	ldr	r3, [pc, #32]	; (802a4 <osc_get_rate+0x6c>)
   80284:	e006      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80286:	4b08      	ldr	r3, [pc, #32]	; (802a8 <osc_get_rate+0x70>)
   80288:	e004      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8028a:	4b07      	ldr	r3, [pc, #28]	; (802a8 <osc_get_rate+0x70>)
   8028c:	e002      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8028e:	4b06      	ldr	r3, [pc, #24]	; (802a8 <osc_get_rate+0x70>)
   80290:	e000      	b.n	80294 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80292:	2300      	movs	r3, #0
}
   80294:	4618      	mov	r0, r3
   80296:	370c      	adds	r7, #12
   80298:	46bd      	mov	sp, r7
   8029a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8029e:	4770      	bx	lr
   802a0:	003d0900 	.word	0x003d0900
   802a4:	007a1200 	.word	0x007a1200
   802a8:	00b71b00 	.word	0x00b71b00

000802ac <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802ac:	b580      	push	{r7, lr}
   802ae:	b082      	sub	sp, #8
   802b0:	af00      	add	r7, sp, #0
   802b2:	4603      	mov	r3, r0
   802b4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802b6:	bf00      	nop
   802b8:	79fb      	ldrb	r3, [r7, #7]
   802ba:	4618      	mov	r0, r3
   802bc:	4b05      	ldr	r3, [pc, #20]	; (802d4 <osc_wait_ready+0x28>)
   802be:	4798      	blx	r3
   802c0:	4603      	mov	r3, r0
   802c2:	f083 0301 	eor.w	r3, r3, #1
   802c6:	b2db      	uxtb	r3, r3
   802c8:	2b00      	cmp	r3, #0
   802ca:	d1f5      	bne.n	802b8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802cc:	3708      	adds	r7, #8
   802ce:	46bd      	mov	sp, r7
   802d0:	bd80      	pop	{r7, pc}
   802d2:	bf00      	nop
   802d4:	000801c9 	.word	0x000801c9

000802d8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802d8:	b580      	push	{r7, lr}
   802da:	b086      	sub	sp, #24
   802dc:	af00      	add	r7, sp, #0
   802de:	60f8      	str	r0, [r7, #12]
   802e0:	607a      	str	r2, [r7, #4]
   802e2:	603b      	str	r3, [r7, #0]
   802e4:	460b      	mov	r3, r1
   802e6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802e8:	687b      	ldr	r3, [r7, #4]
   802ea:	2b00      	cmp	r3, #0
   802ec:	d107      	bne.n	802fe <pll_config_init+0x26>
   802ee:	683b      	ldr	r3, [r7, #0]
   802f0:	2b00      	cmp	r3, #0
   802f2:	d104      	bne.n	802fe <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802f4:	68fb      	ldr	r3, [r7, #12]
   802f6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802fa:	601a      	str	r2, [r3, #0]
   802fc:	e019      	b.n	80332 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802fe:	7afb      	ldrb	r3, [r7, #11]
   80300:	4618      	mov	r0, r3
   80302:	4b0d      	ldr	r3, [pc, #52]	; (80338 <pll_config_init+0x60>)
   80304:	4798      	blx	r3
   80306:	4602      	mov	r2, r0
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	fbb2 f3f3 	udiv	r3, r2, r3
   8030e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   80310:	697b      	ldr	r3, [r7, #20]
   80312:	683a      	ldr	r2, [r7, #0]
   80314:	fb02 f303 	mul.w	r3, r2, r3
   80318:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8031a:	683b      	ldr	r3, [r7, #0]
   8031c:	3b01      	subs	r3, #1
   8031e:	041a      	lsls	r2, r3, #16
   80320:	4b06      	ldr	r3, [pc, #24]	; (8033c <pll_config_init+0x64>)
   80322:	4013      	ands	r3, r2
   80324:	687a      	ldr	r2, [r7, #4]
   80326:	b2d2      	uxtb	r2, r2
   80328:	4313      	orrs	r3, r2
   8032a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8032e:	68fb      	ldr	r3, [r7, #12]
   80330:	601a      	str	r2, [r3, #0]
	}
}
   80332:	3718      	adds	r7, #24
   80334:	46bd      	mov	sp, r7
   80336:	bd80      	pop	{r7, pc}
   80338:	00080239 	.word	0x00080239
   8033c:	07ff0000 	.word	0x07ff0000

00080340 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80340:	b580      	push	{r7, lr}
   80342:	b082      	sub	sp, #8
   80344:	af00      	add	r7, sp, #0
   80346:	6078      	str	r0, [r7, #4]
   80348:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   8034a:	683b      	ldr	r3, [r7, #0]
   8034c:	2b00      	cmp	r3, #0
   8034e:	d108      	bne.n	80362 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80350:	4b08      	ldr	r3, [pc, #32]	; (80374 <pll_enable+0x34>)
   80352:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <pll_enable+0x38>)
   80356:	687a      	ldr	r2, [r7, #4]
   80358:	6812      	ldr	r2, [r2, #0]
   8035a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8035e:	629a      	str	r2, [r3, #40]	; 0x28
   80360:	e005      	b.n	8036e <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80362:	4b05      	ldr	r3, [pc, #20]	; (80378 <pll_enable+0x38>)
   80364:	687a      	ldr	r2, [r7, #4]
   80366:	6812      	ldr	r2, [r2, #0]
   80368:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8036c:	61da      	str	r2, [r3, #28]
	}
}
   8036e:	3708      	adds	r7, #8
   80370:	46bd      	mov	sp, r7
   80372:	bd80      	pop	{r7, pc}
   80374:	000811b1 	.word	0x000811b1
   80378:	400e0600 	.word	0x400e0600

0008037c <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8037c:	b580      	push	{r7, lr}
   8037e:	b082      	sub	sp, #8
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2b00      	cmp	r3, #0
   80388:	d103      	bne.n	80392 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8038a:	4b05      	ldr	r3, [pc, #20]	; (803a0 <pll_is_locked+0x24>)
   8038c:	4798      	blx	r3
   8038e:	4603      	mov	r3, r0
   80390:	e002      	b.n	80398 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   80392:	4b04      	ldr	r3, [pc, #16]	; (803a4 <pll_is_locked+0x28>)
   80394:	4798      	blx	r3
   80396:	4603      	mov	r3, r0
}
   80398:	4618      	mov	r0, r3
   8039a:	3708      	adds	r7, #8
   8039c:	46bd      	mov	sp, r7
   8039e:	bd80      	pop	{r7, pc}
   803a0:	000811c9 	.word	0x000811c9
   803a4:	000811e5 	.word	0x000811e5

000803a8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803a8:	b580      	push	{r7, lr}
   803aa:	b082      	sub	sp, #8
   803ac:	af00      	add	r7, sp, #0
   803ae:	4603      	mov	r3, r0
   803b0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803b2:	79fb      	ldrb	r3, [r7, #7]
   803b4:	3b03      	subs	r3, #3
   803b6:	2b04      	cmp	r3, #4
   803b8:	d808      	bhi.n	803cc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803ba:	79fb      	ldrb	r3, [r7, #7]
   803bc:	4618      	mov	r0, r3
   803be:	4b05      	ldr	r3, [pc, #20]	; (803d4 <pll_enable_source+0x2c>)
   803c0:	4798      	blx	r3
		osc_wait_ready(e_src);
   803c2:	79fb      	ldrb	r3, [r7, #7]
   803c4:	4618      	mov	r0, r3
   803c6:	4b04      	ldr	r3, [pc, #16]	; (803d8 <pll_enable_source+0x30>)
   803c8:	4798      	blx	r3
		break;
   803ca:	e000      	b.n	803ce <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803cc:	bf00      	nop
	}
}
   803ce:	3708      	adds	r7, #8
   803d0:	46bd      	mov	sp, r7
   803d2:	bd80      	pop	{r7, pc}
   803d4:	00080149 	.word	0x00080149
   803d8:	000802ad 	.word	0x000802ad

000803dc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   803dc:	b580      	push	{r7, lr}
   803de:	b082      	sub	sp, #8
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   803e4:	bf00      	nop
   803e6:	6878      	ldr	r0, [r7, #4]
   803e8:	4b04      	ldr	r3, [pc, #16]	; (803fc <pll_wait_for_lock+0x20>)
   803ea:	4798      	blx	r3
   803ec:	4603      	mov	r3, r0
   803ee:	2b00      	cmp	r3, #0
   803f0:	d0f9      	beq.n	803e6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   803f2:	2300      	movs	r3, #0
}
   803f4:	4618      	mov	r0, r3
   803f6:	3708      	adds	r7, #8
   803f8:	46bd      	mov	sp, r7
   803fa:	bd80      	pop	{r7, pc}
   803fc:	0008037d 	.word	0x0008037d

00080400 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80400:	b580      	push	{r7, lr}
   80402:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80404:	2006      	movs	r0, #6
   80406:	4b04      	ldr	r3, [pc, #16]	; (80418 <sysclk_get_main_hz+0x18>)
   80408:	4798      	blx	r3
   8040a:	4602      	mov	r2, r0
   8040c:	4613      	mov	r3, r2
   8040e:	00db      	lsls	r3, r3, #3
   80410:	1a9b      	subs	r3, r3, r2
   80412:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80414:	4618      	mov	r0, r3
   80416:	bd80      	pop	{r7, pc}
   80418:	00080239 	.word	0x00080239

0008041c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8041c:	b580      	push	{r7, lr}
   8041e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80420:	4b02      	ldr	r3, [pc, #8]	; (8042c <sysclk_get_cpu_hz+0x10>)
   80422:	4798      	blx	r3
   80424:	4603      	mov	r3, r0
   80426:	085b      	lsrs	r3, r3, #1
}
   80428:	4618      	mov	r0, r3
   8042a:	bd80      	pop	{r7, pc}
   8042c:	00080401 	.word	0x00080401

00080430 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80430:	b590      	push	{r4, r7, lr}
   80432:	b083      	sub	sp, #12
   80434:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80436:	4b10      	ldr	r3, [pc, #64]	; (80478 <sysclk_init+0x48>)
   80438:	4798      	blx	r3
   8043a:	4603      	mov	r3, r0
   8043c:	4618      	mov	r0, r3
   8043e:	4b0f      	ldr	r3, [pc, #60]	; (8047c <sysclk_init+0x4c>)
   80440:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80442:	2006      	movs	r0, #6
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <sysclk_init+0x50>)
   80446:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80448:	1d3b      	adds	r3, r7, #4
   8044a:	4618      	mov	r0, r3
   8044c:	2106      	movs	r1, #6
   8044e:	2201      	movs	r2, #1
   80450:	230e      	movs	r3, #14
   80452:	4c0c      	ldr	r4, [pc, #48]	; (80484 <sysclk_init+0x54>)
   80454:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80456:	1d3b      	adds	r3, r7, #4
   80458:	4618      	mov	r0, r3
   8045a:	2100      	movs	r1, #0
   8045c:	4b0a      	ldr	r3, [pc, #40]	; (80488 <sysclk_init+0x58>)
   8045e:	4798      	blx	r3
		pll_wait_for_lock(0);
   80460:	2000      	movs	r0, #0
   80462:	4b0a      	ldr	r3, [pc, #40]	; (8048c <sysclk_init+0x5c>)
   80464:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80466:	2010      	movs	r0, #16
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <sysclk_init+0x60>)
   8046a:	4798      	blx	r3
		break;
   8046c:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8046e:	4b09      	ldr	r3, [pc, #36]	; (80494 <sysclk_init+0x64>)
   80470:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80472:	370c      	adds	r7, #12
   80474:	46bd      	mov	sp, r7
   80476:	bd90      	pop	{r4, r7, pc}
   80478:	0008041d 	.word	0x0008041d
   8047c:	000816b9 	.word	0x000816b9
   80480:	000803a9 	.word	0x000803a9
   80484:	000802d9 	.word	0x000802d9
   80488:	00080341 	.word	0x00080341
   8048c:	000803dd 	.word	0x000803dd
   80490:	00080f95 	.word	0x00080f95
   80494:	00081539 	.word	0x00081539

00080498 <board_init>:

/**
 * \brief Initialize board watchdog timer and pins.
 */
void board_init(void)
{
   80498:	b580      	push	{r7, lr}
   8049a:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8049c:	4b2e      	ldr	r3, [pc, #184]	; (80558 <board_init+0xc0>)
   8049e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804a2:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   804a4:	2001      	movs	r0, #1
   804a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804aa:	4b2c      	ldr	r3, [pc, #176]	; (8055c <board_init+0xc4>)
   804ac:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   804ae:	2000      	movs	r0, #0
   804b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804b4:	4b29      	ldr	r3, [pc, #164]	; (8055c <board_init+0xc4>)
   804b6:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   804b8:	2034      	movs	r0, #52	; 0x34
   804ba:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804be:	4b27      	ldr	r3, [pc, #156]	; (8055c <board_init+0xc4>)
   804c0:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   804c2:	2035      	movs	r0, #53	; 0x35
   804c4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804c8:	4b24      	ldr	r3, [pc, #144]	; (8055c <board_init+0xc4>)
   804ca:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   804cc:	202f      	movs	r0, #47	; 0x2f
   804ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804d2:	4b22      	ldr	r3, [pc, #136]	; (8055c <board_init+0xc4>)
   804d4:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   804d6:	202e      	movs	r0, #46	; 0x2e
   804d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804dc:	4b1f      	ldr	r3, [pc, #124]	; (8055c <board_init+0xc4>)
   804de:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   804e0:	208f      	movs	r0, #143	; 0x8f
   804e2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804e6:	4b1d      	ldr	r3, [pc, #116]	; (8055c <board_init+0xc4>)
   804e8:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   804ea:	2090      	movs	r0, #144	; 0x90
   804ec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804f0:	4b1a      	ldr	r3, [pc, #104]	; (8055c <board_init+0xc4>)
   804f2:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   804f4:	2057      	movs	r0, #87	; 0x57
   804f6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804fa:	4b18      	ldr	r3, [pc, #96]	; (8055c <board_init+0xc4>)
   804fc:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   804fe:	2057      	movs	r0, #87	; 0x57
   80500:	4b17      	ldr	r3, [pc, #92]	; (80560 <board_init+0xc8>)
   80502:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80504:	203b      	movs	r0, #59	; 0x3b
   80506:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8050a:	4b14      	ldr	r3, [pc, #80]	; (8055c <board_init+0xc4>)
   8050c:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8050e:	2055      	movs	r0, #85	; 0x55
   80510:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80514:	4b11      	ldr	r3, [pc, #68]	; (8055c <board_init+0xc4>)
   80516:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80518:	2056      	movs	r0, #86	; 0x56
   8051a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8051e:	4b0f      	ldr	r3, [pc, #60]	; (8055c <board_init+0xc4>)
   80520:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80522:	2087      	movs	r0, #135	; 0x87
   80524:	490f      	ldr	r1, [pc, #60]	; (80564 <board_init+0xcc>)
   80526:	4b0d      	ldr	r3, [pc, #52]	; (8055c <board_init+0xc4>)
   80528:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8052a:	2037      	movs	r0, #55	; 0x37
   8052c:	490e      	ldr	r1, [pc, #56]	; (80568 <board_init+0xd0>)
   8052e:	4b0b      	ldr	r3, [pc, #44]	; (8055c <board_init+0xc4>)
   80530:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   80532:	200a      	movs	r0, #10
   80534:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80538:	4b08      	ldr	r3, [pc, #32]	; (8055c <board_init+0xc4>)
   8053a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   8053c:	200b      	movs	r0, #11
   8053e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80542:	4b06      	ldr	r3, [pc, #24]	; (8055c <board_init+0xc4>)
   80544:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   80546:	208e      	movs	r0, #142	; 0x8e
   80548:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8054c:	4b03      	ldr	r3, [pc, #12]	; (8055c <board_init+0xc4>)
   8054e:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   80550:	208e      	movs	r0, #142	; 0x8e
   80552:	4b06      	ldr	r3, [pc, #24]	; (8056c <board_init+0xd4>)
   80554:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   80556:	bd80      	pop	{r7, pc}
   80558:	400e1a50 	.word	0x400e1a50
   8055c:	00080d55 	.word	0x00080d55
   80560:	00080c8d 	.word	0x00080c8d
   80564:	28000079 	.word	0x28000079
   80568:	28000059 	.word	0x28000059
   8056c:	00080cc1 	.word	0x00080cc1

00080570 <sn65hvd234_set_rs>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver RS pin.
 */
void sn65hvd234_set_rs(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80570:	b480      	push	{r7}
   80572:	b083      	sub	sp, #12
   80574:	af00      	add	r7, sp, #0
   80576:	6078      	str	r0, [r7, #4]
   80578:	6039      	str	r1, [r7, #0]
	p_component->pio_rs_idx = pin_idx;
   8057a:	687b      	ldr	r3, [r7, #4]
   8057c:	683a      	ldr	r2, [r7, #0]
   8057e:	601a      	str	r2, [r3, #0]
}
   80580:	370c      	adds	r7, #12
   80582:	46bd      	mov	sp, r7
   80584:	f85d 7b04 	ldr.w	r7, [sp], #4
   80588:	4770      	bx	lr
   8058a:	bf00      	nop

0008058c <sn65hvd234_set_en>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver EN pin.
 */
void sn65hvd234_set_en(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   8058c:	b480      	push	{r7}
   8058e:	b083      	sub	sp, #12
   80590:	af00      	add	r7, sp, #0
   80592:	6078      	str	r0, [r7, #4]
   80594:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   80596:	687b      	ldr	r3, [r7, #4]
   80598:	683a      	ldr	r2, [r7, #0]
   8059a:	605a      	str	r2, [r3, #4]
}
   8059c:	370c      	adds	r7, #12
   8059e:	46bd      	mov	sp, r7
   805a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   805a4:	4770      	bx	lr
   805a6:	bf00      	nop

000805a8 <sn65hvd234_enable>:
 * \brief Enable transceiver.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_enable(sn65hvd234_ctrl_t *p_component)
{
   805a8:	b580      	push	{r7, lr}
   805aa:	b082      	sub	sp, #8
   805ac:	af00      	add	r7, sp, #0
   805ae:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	pio_set_pin_high(p_component->pio_en_idx);
   805b0:	687b      	ldr	r3, [r7, #4]
   805b2:	685b      	ldr	r3, [r3, #4]
   805b4:	4618      	mov	r0, r3
   805b6:	4b02      	ldr	r3, [pc, #8]	; (805c0 <sn65hvd234_enable+0x18>)
   805b8:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_en_idx, CAN_EN_HIGH);
}
   805ba:	3708      	adds	r7, #8
   805bc:	46bd      	mov	sp, r7
   805be:	bd80      	pop	{r7, pc}
   805c0:	00080c8d 	.word	0x00080c8d

000805c4 <sn65hvd234_disable_low_power>:
 * \brief Resume to Normal mode by exiting from low power mode.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_disable_low_power(sn65hvd234_ctrl_t *p_component)
{
   805c4:	b580      	push	{r7, lr}
   805c6:	b082      	sub	sp, #8
   805c8:	af00      	add	r7, sp, #0
   805ca:	6078      	str	r0, [r7, #4]
	/* Lower RS pin of SN65HVD234 to 0.0v~0.33v. */
	pio_set_pin_low(p_component->pio_rs_idx);
   805cc:	687b      	ldr	r3, [r7, #4]
   805ce:	681b      	ldr	r3, [r3, #0]
   805d0:	4618      	mov	r0, r3
   805d2:	4b02      	ldr	r3, [pc, #8]	; (805dc <sn65hvd234_disable_low_power+0x18>)
   805d4:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_rs_idx, CAN_RS_LOW);
}
   805d6:	3708      	adds	r7, #8
   805d8:	46bd      	mov	sp, r7
   805da:	bd80      	pop	{r7, pc}
   805dc:	00080cc1 	.word	0x00080cc1

000805e0 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   805e0:	b580      	push	{r7, lr}
   805e2:	b08a      	sub	sp, #40	; 0x28
   805e4:	af00      	add	r7, sp, #0
   805e6:	60f8      	str	r0, [r7, #12]
   805e8:	60b9      	str	r1, [r7, #8]
   805ea:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   805ec:	687b      	ldr	r3, [r7, #4]
   805ee:	f246 12a8 	movw	r2, #25000	; 0x61a8
   805f2:	fb02 f203 	mul.w	r2, r2, r3
   805f6:	68bb      	ldr	r3, [r7, #8]
   805f8:	4413      	add	r3, r2
   805fa:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   805fc:	687b      	ldr	r3, [r7, #4]
   805fe:	f246 11a8 	movw	r1, #25000	; 0x61a8
   80602:	fb01 f303 	mul.w	r3, r1, r3
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80606:	fbb2 f3f3 	udiv	r3, r2, r3
   8060a:	2b80      	cmp	r3, #128	; 0x80
   8060c:	d901      	bls.n	80612 <can_set_baudrate+0x32>
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   8060e:	2300      	movs	r3, #0
   80610:	e085      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   80612:	68bb      	ldr	r3, [r7, #8]
   80614:	085a      	lsrs	r2, r3, #1
   80616:	687b      	ldr	r3, [r7, #4]
   80618:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   8061c:	fb01 f303 	mul.w	r3, r1, r3
   80620:	429a      	cmp	r2, r3
   80622:	d201      	bcs.n	80628 <can_set_baudrate+0x48>
		return 0;
   80624:	2300      	movs	r3, #0
   80626:	e07a      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   80628:	2308      	movs	r3, #8
   8062a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   8062e:	f04f 33ff 	mov.w	r3, #4294967295
   80632:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   80634:	2308      	movs	r3, #8
   80636:	77fb      	strb	r3, [r7, #31]
   80638:	e02b      	b.n	80692 <can_set_baudrate+0xb2>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   8063a:	7ffb      	ldrb	r3, [r7, #31]
   8063c:	687a      	ldr	r2, [r7, #4]
   8063e:	fb02 f303 	mul.w	r3, r2, r3
   80642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80646:	fb02 f303 	mul.w	r3, r2, r3
   8064a:	68ba      	ldr	r2, [r7, #8]
   8064c:	fbb2 f3f3 	udiv	r3, r2, r3
   80650:	2b80      	cmp	r3, #128	; 0x80
   80652:	d81b      	bhi.n	8068c <can_set_baudrate+0xac>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   80654:	7ffb      	ldrb	r3, [r7, #31]
   80656:	687a      	ldr	r2, [r7, #4]
   80658:	fb02 f303 	mul.w	r3, r2, r3
   8065c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80660:	fb02 f203 	mul.w	r2, r2, r3
   80664:	68bb      	ldr	r3, [r7, #8]
   80666:	fbb3 f1f2 	udiv	r1, r3, r2
   8066a:	fb02 f201 	mul.w	r2, r2, r1
   8066e:	1a9b      	subs	r3, r3, r2
   80670:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   80672:	69ba      	ldr	r2, [r7, #24]
   80674:	6a3b      	ldr	r3, [r7, #32]
   80676:	429a      	cmp	r2, r3
   80678:	d208      	bcs.n	8068c <can_set_baudrate+0xac>
				ul_mod = ul_cur_mod;
   8067a:	69bb      	ldr	r3, [r7, #24]
   8067c:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   8067e:	7ffb      	ldrb	r3, [r7, #31]
   80680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   80684:	6a3b      	ldr	r3, [r7, #32]
   80686:	2b00      	cmp	r3, #0
   80688:	d100      	bne.n	8068c <can_set_baudrate+0xac>
					break;
   8068a:	e005      	b.n	80698 <can_set_baudrate+0xb8>

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   8068c:	7ffb      	ldrb	r3, [r7, #31]
   8068e:	3301      	adds	r3, #1
   80690:	77fb      	strb	r3, [r7, #31]
   80692:	7ffb      	ldrb	r3, [r7, #31]
   80694:	2b19      	cmp	r3, #25
   80696:	d9d0      	bls.n	8063a <can_set_baudrate+0x5a>
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   80698:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   8069c:	687a      	ldr	r2, [r7, #4]
   8069e:	fb02 f303 	mul.w	r3, r2, r3
   806a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   806a6:	fb02 f303 	mul.w	r3, r2, r3
   806aa:	68ba      	ldr	r2, [r7, #8]
   806ac:	fbb2 f3f3 	udiv	r3, r2, r3
   806b0:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   806b2:	7dfb      	ldrb	r3, [r7, #23]
   806b4:	2b01      	cmp	r3, #1
   806b6:	d801      	bhi.n	806bc <can_set_baudrate+0xdc>
		return 0;
   806b8:	2300      	movs	r3, #0
   806ba:	e030      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   806bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   806c0:	f1a3 0208 	sub.w	r2, r3, #8
   806c4:	4613      	mov	r3, r2
   806c6:	005b      	lsls	r3, r3, #1
   806c8:	4413      	add	r3, r2
   806ca:	005b      	lsls	r3, r3, #1
   806cc:	4a16      	ldr	r2, [pc, #88]	; (80728 <can_set_baudrate+0x148>)
   806ce:	4413      	add	r3, r2
   806d0:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   806d2:	68f8      	ldr	r0, [r7, #12]
   806d4:	4b15      	ldr	r3, [pc, #84]	; (8072c <can_set_baudrate+0x14c>)
   806d6:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   806d8:	693b      	ldr	r3, [r7, #16]
   806da:	78db      	ldrb	r3, [r3, #3]
   806dc:	3b01      	subs	r3, #1
   806de:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   806e2:	693b      	ldr	r3, [r7, #16]
   806e4:	789b      	ldrb	r3, [r3, #2]
   806e6:	3b01      	subs	r3, #1
   806e8:	011b      	lsls	r3, r3, #4
   806ea:	f003 0370 	and.w	r3, r3, #112	; 0x70

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   806ee:	431a      	orrs	r2, r3
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   806f0:	693b      	ldr	r3, [r7, #16]
   806f2:	785b      	ldrb	r3, [r3, #1]
   806f4:	3b01      	subs	r3, #1
   806f6:	021b      	lsls	r3, r3, #8
   806f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   806fc:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   806fe:	693b      	ldr	r3, [r7, #16]
   80700:	791b      	ldrb	r3, [r3, #4]
   80702:	3b01      	subs	r3, #1
   80704:	031b      	lsls	r3, r3, #12
   80706:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8070a:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
   8070c:	7dfb      	ldrb	r3, [r7, #23]
   8070e:	3b01      	subs	r3, #1
   80710:	041b      	lsls	r3, r3, #16
   80712:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80716:	431a      	orrs	r2, r3

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80718:	68fb      	ldr	r3, [r7, #12]
   8071a:	615a      	str	r2, [r3, #20]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
	return 1;
   8071c:	2301      	movs	r3, #1
}
   8071e:	4618      	mov	r0, r3
   80720:	3728      	adds	r7, #40	; 0x28
   80722:	46bd      	mov	sp, r7
   80724:	bd80      	pop	{r7, pc}
   80726:	bf00      	nop
   80728:	00084740 	.word	0x00084740
   8072c:	000807d9 	.word	0x000807d9

00080730 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   80730:	b580      	push	{r7, lr}
   80732:	b086      	sub	sp, #24
   80734:	af00      	add	r7, sp, #0
   80736:	60f8      	str	r0, [r7, #12]
   80738:	60b9      	str	r1, [r7, #8]
   8073a:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   8073c:	68f8      	ldr	r0, [r7, #12]
   8073e:	68b9      	ldr	r1, [r7, #8]
   80740:	687a      	ldr	r2, [r7, #4]
   80742:	4b17      	ldr	r3, [pc, #92]	; (807a0 <can_init+0x70>)
   80744:	4798      	blx	r3
   80746:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
   80748:	697b      	ldr	r3, [r7, #20]
   8074a:	2b00      	cmp	r3, #0
   8074c:	d101      	bne.n	80752 <can_init+0x22>
		return 0;
   8074e:	2300      	movs	r3, #0
   80750:	e021      	b.n	80796 <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   80752:	68f8      	ldr	r0, [r7, #12]
   80754:	4b13      	ldr	r3, [pc, #76]	; (807a4 <can_init+0x74>)
   80756:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   80758:	68f8      	ldr	r0, [r7, #12]
   8075a:	4b13      	ldr	r3, [pc, #76]	; (807a8 <can_init+0x78>)
   8075c:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   8075e:	2300      	movs	r3, #0
   80760:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
   80762:	2300      	movs	r3, #0
   80764:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   80766:	e006      	b.n	80776 <can_init+0x46>
		ul_flag = can_get_status(p_can);
   80768:	68f8      	ldr	r0, [r7, #12]
   8076a:	4b10      	ldr	r3, [pc, #64]	; (807ac <can_init+0x7c>)
   8076c:	4798      	blx	r3
   8076e:	6178      	str	r0, [r7, #20]
		ul_tick++;
   80770:	693b      	ldr	r3, [r7, #16]
   80772:	3301      	adds	r3, #1
   80774:	613b      	str	r3, [r7, #16]
	can_enable(p_can);

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   80776:	697b      	ldr	r3, [r7, #20]
   80778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   8077c:	2b00      	cmp	r3, #0
   8077e:	d103      	bne.n	80788 <can_init+0x58>
   80780:	693a      	ldr	r2, [r7, #16]
   80782:	4b0b      	ldr	r3, [pc, #44]	; (807b0 <can_init+0x80>)
   80784:	429a      	cmp	r2, r3
   80786:	d9ef      	bls.n	80768 <can_init+0x38>
		ul_flag = can_get_status(p_can);
		ul_tick++;
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   80788:	693a      	ldr	r2, [r7, #16]
   8078a:	4b0a      	ldr	r3, [pc, #40]	; (807b4 <can_init+0x84>)
   8078c:	429a      	cmp	r2, r3
   8078e:	d101      	bne.n	80794 <can_init+0x64>
		return 0;
   80790:	2300      	movs	r3, #0
   80792:	e000      	b.n	80796 <can_init+0x66>
	} else {
		return 1;
   80794:	2301      	movs	r3, #1
	}
}
   80796:	4618      	mov	r0, r3
   80798:	3718      	adds	r7, #24
   8079a:	46bd      	mov	sp, r7
   8079c:	bd80      	pop	{r7, pc}
   8079e:	bf00      	nop
   807a0:	000805e1 	.word	0x000805e1
   807a4:	00080a71 	.word	0x00080a71
   807a8:	000807b9 	.word	0x000807b9
   807ac:	00080815 	.word	0x00080815
   807b0:	0001869f 	.word	0x0001869f
   807b4:	000186a0 	.word	0x000186a0

000807b8 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   807b8:	b480      	push	{r7}
   807ba:	b083      	sub	sp, #12
   807bc:	af00      	add	r7, sp, #0
   807be:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   807c0:	687b      	ldr	r3, [r7, #4]
   807c2:	681b      	ldr	r3, [r3, #0]
   807c4:	f043 0201 	orr.w	r2, r3, #1
   807c8:	687b      	ldr	r3, [r7, #4]
   807ca:	601a      	str	r2, [r3, #0]
}
   807cc:	370c      	adds	r7, #12
   807ce:	46bd      	mov	sp, r7
   807d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   807d4:	4770      	bx	lr
   807d6:	bf00      	nop

000807d8 <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   807d8:	b480      	push	{r7}
   807da:	b083      	sub	sp, #12
   807dc:	af00      	add	r7, sp, #0
   807de:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   807e0:	687b      	ldr	r3, [r7, #4]
   807e2:	681b      	ldr	r3, [r3, #0]
   807e4:	f023 0201 	bic.w	r2, r3, #1
   807e8:	687b      	ldr	r3, [r7, #4]
   807ea:	601a      	str	r2, [r3, #0]
}
   807ec:	370c      	adds	r7, #12
   807ee:	46bd      	mov	sp, r7
   807f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   807f4:	4770      	bx	lr
   807f6:	bf00      	nop

000807f8 <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   807f8:	b480      	push	{r7}
   807fa:	b083      	sub	sp, #12
   807fc:	af00      	add	r7, sp, #0
   807fe:	6078      	str	r0, [r7, #4]
   80800:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   80802:	687b      	ldr	r3, [r7, #4]
   80804:	683a      	ldr	r2, [r7, #0]
   80806:	609a      	str	r2, [r3, #8]
}
   80808:	370c      	adds	r7, #12
   8080a:	46bd      	mov	sp, r7
   8080c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80810:	4770      	bx	lr
   80812:	bf00      	nop

00080814 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   80814:	b480      	push	{r7}
   80816:	b083      	sub	sp, #12
   80818:	af00      	add	r7, sp, #0
   8081a:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   8081c:	687b      	ldr	r3, [r7, #4]
   8081e:	691b      	ldr	r3, [r3, #16]
}
   80820:	4618      	mov	r0, r3
   80822:	370c      	adds	r7, #12
   80824:	46bd      	mov	sp, r7
   80826:	f85d 7b04 	ldr.w	r7, [sp], #4
   8082a:	4770      	bx	lr

0008082c <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   8082c:	b480      	push	{r7}
   8082e:	b083      	sub	sp, #12
   80830:	af00      	add	r7, sp, #0
   80832:	6078      	str	r0, [r7, #4]
   80834:	460b      	mov	r3, r1
   80836:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   80838:	78fb      	ldrb	r3, [r7, #3]
   8083a:	687a      	ldr	r2, [r7, #4]
   8083c:	015b      	lsls	r3, r3, #5
   8083e:	4413      	add	r3, r2
   80840:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80844:	681b      	ldr	r3, [r3, #0]
}
   80846:	4618      	mov	r0, r3
   80848:	370c      	adds	r7, #12
   8084a:	46bd      	mov	sp, r7
   8084c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80850:	4770      	bx	lr
   80852:	bf00      	nop

00080854 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80854:	b480      	push	{r7}
   80856:	b085      	sub	sp, #20
   80858:	af00      	add	r7, sp, #0
   8085a:	6078      	str	r0, [r7, #4]
   8085c:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8085e:	683b      	ldr	r3, [r7, #0]
   80860:	681b      	ldr	r3, [r3, #0]
   80862:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80864:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   80866:	683a      	ldr	r2, [r7, #0]
   80868:	7992      	ldrb	r2, [r2, #6]
   8086a:	0412      	lsls	r2, r2, #16
   8086c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80870:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80874:	6879      	ldr	r1, [r7, #4]
   80876:	015b      	lsls	r3, r3, #5
   80878:	440b      	add	r3, r1
   8087a:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8087e:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   80880:	3714      	adds	r7, #20
   80882:	46bd      	mov	sp, r7
   80884:	f85d 7b04 	ldr.w	r7, [sp], #4
   80888:	4770      	bx	lr
   8088a:	bf00      	nop

0008088c <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8088c:	b480      	push	{r7}
   8088e:	b085      	sub	sp, #20
   80890:	af00      	add	r7, sp, #0
   80892:	6078      	str	r0, [r7, #4]
   80894:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80896:	683b      	ldr	r3, [r7, #0]
   80898:	681b      	ldr	r3, [r3, #0]
   8089a:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   8089c:	683b      	ldr	r3, [r7, #0]
   8089e:	791b      	ldrb	r3, [r3, #4]
   808a0:	2b00      	cmp	r3, #0
   808a2:	d12e      	bne.n	80902 <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   808a4:	7bfb      	ldrb	r3, [r7, #15]
   808a6:	687a      	ldr	r2, [r7, #4]
   808a8:	3310      	adds	r3, #16
   808aa:	015b      	lsls	r3, r3, #5
   808ac:	4413      	add	r3, r2
   808ae:	2200      	movs	r2, #0
   808b0:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   808b2:	7bfb      	ldrb	r3, [r7, #15]
   808b4:	687a      	ldr	r2, [r7, #4]
   808b6:	3310      	adds	r3, #16
   808b8:	015b      	lsls	r3, r3, #5
   808ba:	4413      	add	r3, r2
   808bc:	2200      	movs	r2, #0
   808be:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   808c0:	7bfb      	ldrb	r3, [r7, #15]
   808c2:	687a      	ldr	r2, [r7, #4]
   808c4:	015b      	lsls	r3, r3, #5
   808c6:	4413      	add	r3, r2
   808c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
   808cc:	2200      	movs	r2, #0
   808ce:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   808d0:	7bfb      	ldrb	r3, [r7, #15]
   808d2:	687a      	ldr	r2, [r7, #4]
   808d4:	015b      	lsls	r3, r3, #5
   808d6:	4413      	add	r3, r2
   808d8:	f503 7304 	add.w	r3, r3, #528	; 0x210
   808dc:	2200      	movs	r2, #0
   808de:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   808e0:	7bfb      	ldrb	r3, [r7, #15]
   808e2:	687a      	ldr	r2, [r7, #4]
   808e4:	015b      	lsls	r3, r3, #5
   808e6:	4413      	add	r3, r2
   808e8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   808ec:	2200      	movs	r2, #0
   808ee:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   808f0:	7bfb      	ldrb	r3, [r7, #15]
   808f2:	687a      	ldr	r2, [r7, #4]
   808f4:	015b      	lsls	r3, r3, #5
   808f6:	4413      	add	r3, r2
   808f8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   808fc:	2200      	movs	r2, #0
   808fe:	605a      	str	r2, [r3, #4]
		return;
   80900:	e04e      	b.n	809a0 <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80902:	7bfb      	ldrb	r3, [r7, #15]
   80904:	7bfa      	ldrb	r2, [r7, #15]
   80906:	6879      	ldr	r1, [r7, #4]
   80908:	3210      	adds	r2, #16
   8090a:	0152      	lsls	r2, r2, #5
   8090c:	440a      	add	r2, r1
   8090e:	6812      	ldr	r2, [r2, #0]
   80910:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   80914:	683a      	ldr	r2, [r7, #0]
   80916:	79d2      	ldrb	r2, [r2, #7]
   80918:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   8091a:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   8091c:	6879      	ldr	r1, [r7, #4]
   8091e:	3310      	adds	r3, #16
   80920:	015b      	lsls	r3, r3, #5
   80922:	440b      	add	r3, r1
   80924:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   80926:	683b      	ldr	r3, [r7, #0]
   80928:	795b      	ldrb	r3, [r3, #5]
   8092a:	2b00      	cmp	r3, #0
   8092c:	d015      	beq.n	8095a <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   8092e:	7bfb      	ldrb	r3, [r7, #15]
   80930:	683a      	ldr	r2, [r7, #0]
   80932:	68d2      	ldr	r2, [r2, #12]
   80934:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80938:	6879      	ldr	r1, [r7, #4]
   8093a:	3310      	adds	r3, #16
   8093c:	015b      	lsls	r3, r3, #5
   8093e:	440b      	add	r3, r1
   80940:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80942:	7bfb      	ldrb	r3, [r7, #15]
   80944:	683a      	ldr	r2, [r7, #0]
   80946:	6912      	ldr	r2, [r2, #16]
   80948:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8094c:	6879      	ldr	r1, [r7, #4]
   8094e:	015b      	lsls	r3, r3, #5
   80950:	440b      	add	r3, r1
   80952:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80956:	601a      	str	r2, [r3, #0]
   80958:	e010      	b.n	8097c <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   8095a:	7bfb      	ldrb	r3, [r7, #15]
   8095c:	683a      	ldr	r2, [r7, #0]
   8095e:	68d2      	ldr	r2, [r2, #12]
   80960:	6879      	ldr	r1, [r7, #4]
   80962:	3310      	adds	r3, #16
   80964:	015b      	lsls	r3, r3, #5
   80966:	440b      	add	r3, r1
   80968:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   8096a:	7bfb      	ldrb	r3, [r7, #15]
   8096c:	683a      	ldr	r2, [r7, #0]
   8096e:	6912      	ldr	r2, [r2, #16]
   80970:	6879      	ldr	r1, [r7, #4]
   80972:	015b      	lsls	r3, r3, #5
   80974:	440b      	add	r3, r1
   80976:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8097a:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   8097c:	7bfb      	ldrb	r3, [r7, #15]
   8097e:	7bfa      	ldrb	r2, [r7, #15]
   80980:	6879      	ldr	r1, [r7, #4]
   80982:	3210      	adds	r2, #16
   80984:	0152      	lsls	r2, r2, #5
   80986:	440a      	add	r2, r1
   80988:	6812      	ldr	r2, [r2, #0]
   8098a:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   8098e:	683a      	ldr	r2, [r7, #0]
   80990:	7912      	ldrb	r2, [r2, #4]
   80992:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   80994:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80996:	6879      	ldr	r1, [r7, #4]
   80998:	3310      	adds	r3, #16
   8099a:	015b      	lsls	r3, r3, #5
   8099c:	440b      	add	r3, r1
   8099e:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   809a0:	3714      	adds	r7, #20
   809a2:	46bd      	mov	sp, r7
   809a4:	f85d 7b04 	ldr.w	r7, [sp], #4
   809a8:	4770      	bx	lr
   809aa:	bf00      	nop

000809ac <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   809ac:	b580      	push	{r7, lr}
   809ae:	b086      	sub	sp, #24
   809b0:	af00      	add	r7, sp, #0
   809b2:	6078      	str	r0, [r7, #4]
   809b4:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   809b6:	2300      	movs	r3, #0
   809b8:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   809ba:	683b      	ldr	r3, [r7, #0]
   809bc:	681b      	ldr	r3, [r3, #0]
   809be:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   809c0:	683b      	ldr	r3, [r7, #0]
   809c2:	689b      	ldr	r3, [r3, #8]
   809c4:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   809c6:	68fb      	ldr	r3, [r7, #12]
   809c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   809cc:	2b00      	cmp	r3, #0
   809ce:	d006      	beq.n	809de <can_mailbox_read+0x32>
   809d0:	68fb      	ldr	r3, [r7, #12]
   809d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   809d6:	2b00      	cmp	r3, #0
   809d8:	d001      	beq.n	809de <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   809da:	2302      	movs	r3, #2
   809dc:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   809de:	7cfb      	ldrb	r3, [r7, #19]
   809e0:	687a      	ldr	r2, [r7, #4]
   809e2:	015b      	lsls	r3, r3, #5
   809e4:	4413      	add	r3, r2
   809e6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   809ea:	685b      	ldr	r3, [r3, #4]
   809ec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   809f0:	683b      	ldr	r3, [r7, #0]
   809f2:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   809f4:	68fb      	ldr	r3, [r7, #12]
   809f6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   809fa:	0c1b      	lsrs	r3, r3, #16
   809fc:	b2da      	uxtb	r2, r3
   809fe:	683b      	ldr	r3, [r7, #0]
   80a00:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   80a02:	7cfb      	ldrb	r3, [r7, #19]
   80a04:	687a      	ldr	r2, [r7, #4]
   80a06:	015b      	lsls	r3, r3, #5
   80a08:	4413      	add	r3, r2
   80a0a:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80a0e:	685a      	ldr	r2, [r3, #4]
   80a10:	683b      	ldr	r3, [r7, #0]
   80a12:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   80a14:	683b      	ldr	r3, [r7, #0]
   80a16:	799b      	ldrb	r3, [r3, #6]
   80a18:	2b04      	cmp	r3, #4
   80a1a:	d908      	bls.n	80a2e <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   80a1c:	7cfb      	ldrb	r3, [r7, #19]
   80a1e:	687a      	ldr	r2, [r7, #4]
   80a20:	015b      	lsls	r3, r3, #5
   80a22:	4413      	add	r3, r2
   80a24:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80a28:	681a      	ldr	r2, [r3, #0]
   80a2a:	683b      	ldr	r3, [r7, #0]
   80a2c:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   80a2e:	7cfb      	ldrb	r3, [r7, #19]
   80a30:	687a      	ldr	r2, [r7, #4]
   80a32:	015b      	lsls	r3, r3, #5
   80a34:	4413      	add	r3, r2
   80a36:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80a3a:	681a      	ldr	r2, [r3, #0]
   80a3c:	683b      	ldr	r3, [r7, #0]
   80a3e:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80a40:	683b      	ldr	r3, [r7, #0]
   80a42:	689b      	ldr	r3, [r3, #8]
   80a44:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   80a46:	68fb      	ldr	r3, [r7, #12]
   80a48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80a4c:	2b00      	cmp	r3, #0
   80a4e:	d003      	beq.n	80a58 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   80a50:	697b      	ldr	r3, [r7, #20]
   80a52:	f043 0304 	orr.w	r3, r3, #4
   80a56:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   80a58:	6878      	ldr	r0, [r7, #4]
   80a5a:	6839      	ldr	r1, [r7, #0]
   80a5c:	4b03      	ldr	r3, [pc, #12]	; (80a6c <can_mailbox_read+0xc0>)
   80a5e:	4798      	blx	r3

	return ul_retval;
   80a60:	697b      	ldr	r3, [r7, #20]
}
   80a62:	4618      	mov	r0, r3
   80a64:	3718      	adds	r7, #24
   80a66:	46bd      	mov	sp, r7
   80a68:	bd80      	pop	{r7, pc}
   80a6a:	bf00      	nop
   80a6c:	00080855 	.word	0x00080855

00080a70 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   80a70:	b580      	push	{r7, lr}
   80a72:	b08c      	sub	sp, #48	; 0x30
   80a74:	af00      	add	r7, sp, #0
   80a76:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   80a78:	2300      	movs	r3, #0
   80a7a:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80a7c:	2300      	movs	r3, #0
   80a7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80a82:	e00d      	b.n	80aa0 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   80a84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80a88:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   80a8a:	f107 030c 	add.w	r3, r7, #12
   80a8e:	6878      	ldr	r0, [r7, #4]
   80a90:	4619      	mov	r1, r3
   80a92:	4b07      	ldr	r3, [pc, #28]	; (80ab0 <can_reset_all_mailbox+0x40>)
   80a94:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80a96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80a9a:	3301      	adds	r3, #1
   80a9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80aa0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80aa4:	2b07      	cmp	r3, #7
   80aa6:	d9ed      	bls.n	80a84 <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   80aa8:	3730      	adds	r7, #48	; 0x30
   80aaa:	46bd      	mov	sp, r7
   80aac:	bd80      	pop	{r7, pc}
   80aae:	bf00      	nop
   80ab0:	0008088d 	.word	0x0008088d

00080ab4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   80ab4:	b480      	push	{r7}
   80ab6:	b085      	sub	sp, #20
   80ab8:	af00      	add	r7, sp, #0
   80aba:	60f8      	str	r0, [r7, #12]
   80abc:	60b9      	str	r1, [r7, #8]
   80abe:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ac0:	687b      	ldr	r3, [r7, #4]
   80ac2:	2b00      	cmp	r3, #0
   80ac4:	d003      	beq.n	80ace <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   80ac6:	68fb      	ldr	r3, [r7, #12]
   80ac8:	68ba      	ldr	r2, [r7, #8]
   80aca:	665a      	str	r2, [r3, #100]	; 0x64
   80acc:	e002      	b.n	80ad4 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ace:	68fb      	ldr	r3, [r7, #12]
   80ad0:	68ba      	ldr	r2, [r7, #8]
   80ad2:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   80ad4:	3714      	adds	r7, #20
   80ad6:	46bd      	mov	sp, r7
   80ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
   80adc:	4770      	bx	lr
   80ade:	bf00      	nop

00080ae0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   80ae0:	b480      	push	{r7}
   80ae2:	b087      	sub	sp, #28
   80ae4:	af00      	add	r7, sp, #0
   80ae6:	60f8      	str	r0, [r7, #12]
   80ae8:	60b9      	str	r1, [r7, #8]
   80aea:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80aec:	68fb      	ldr	r3, [r7, #12]
   80aee:	687a      	ldr	r2, [r7, #4]
   80af0:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80af2:	68bb      	ldr	r3, [r7, #8]
   80af4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80af8:	d01f      	beq.n	80b3a <pio_set_peripheral+0x5a>
   80afa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80afe:	d805      	bhi.n	80b0c <pio_set_peripheral+0x2c>
   80b00:	2b00      	cmp	r3, #0
   80b02:	d027      	beq.n	80b54 <pio_set_peripheral+0x74>
   80b04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80b08:	d00a      	beq.n	80b20 <pio_set_peripheral+0x40>
   80b0a:	e01f      	b.n	80b4c <pio_set_peripheral+0x6c>
   80b0c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80b10:	d020      	beq.n	80b54 <pio_set_peripheral+0x74>
   80b12:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80b16:	d01d      	beq.n	80b54 <pio_set_peripheral+0x74>
   80b18:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80b1c:	d01a      	beq.n	80b54 <pio_set_peripheral+0x74>
   80b1e:	e015      	b.n	80b4c <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80b20:	68fb      	ldr	r3, [r7, #12]
   80b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80b24:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80b26:	68fb      	ldr	r3, [r7, #12]
   80b28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80b2a:	687b      	ldr	r3, [r7, #4]
   80b2c:	43d9      	mvns	r1, r3
   80b2e:	697b      	ldr	r3, [r7, #20]
   80b30:	400b      	ands	r3, r1
   80b32:	401a      	ands	r2, r3
   80b34:	68fb      	ldr	r3, [r7, #12]
   80b36:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80b38:	e008      	b.n	80b4c <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80b3a:	68fb      	ldr	r3, [r7, #12]
   80b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80b3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80b40:	687a      	ldr	r2, [r7, #4]
   80b42:	697b      	ldr	r3, [r7, #20]
   80b44:	431a      	orrs	r2, r3
   80b46:	68fb      	ldr	r3, [r7, #12]
   80b48:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80b4a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   80b4c:	68fb      	ldr	r3, [r7, #12]
   80b4e:	687a      	ldr	r2, [r7, #4]
   80b50:	605a      	str	r2, [r3, #4]
   80b52:	e000      	b.n	80b56 <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   80b54:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   80b56:	371c      	adds	r7, #28
   80b58:	46bd      	mov	sp, r7
   80b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b5e:	4770      	bx	lr

00080b60 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   80b60:	b580      	push	{r7, lr}
   80b62:	b084      	sub	sp, #16
   80b64:	af00      	add	r7, sp, #0
   80b66:	60f8      	str	r0, [r7, #12]
   80b68:	60b9      	str	r1, [r7, #8]
   80b6a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   80b6c:	68f8      	ldr	r0, [r7, #12]
   80b6e:	68b9      	ldr	r1, [r7, #8]
   80b70:	4b18      	ldr	r3, [pc, #96]	; (80bd4 <pio_set_input+0x74>)
   80b72:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   80b74:	687b      	ldr	r3, [r7, #4]
   80b76:	f003 0301 	and.w	r3, r3, #1
   80b7a:	68f8      	ldr	r0, [r7, #12]
   80b7c:	68b9      	ldr	r1, [r7, #8]
   80b7e:	461a      	mov	r2, r3
   80b80:	4b15      	ldr	r3, [pc, #84]	; (80bd8 <pio_set_input+0x78>)
   80b82:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80b84:	687b      	ldr	r3, [r7, #4]
   80b86:	f003 030a 	and.w	r3, r3, #10
   80b8a:	2b00      	cmp	r3, #0
   80b8c:	d003      	beq.n	80b96 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   80b8e:	68fb      	ldr	r3, [r7, #12]
   80b90:	68ba      	ldr	r2, [r7, #8]
   80b92:	621a      	str	r2, [r3, #32]
   80b94:	e002      	b.n	80b9c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80b96:	68fb      	ldr	r3, [r7, #12]
   80b98:	68ba      	ldr	r2, [r7, #8]
   80b9a:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80b9c:	687b      	ldr	r3, [r7, #4]
   80b9e:	f003 0302 	and.w	r3, r3, #2
   80ba2:	2b00      	cmp	r3, #0
   80ba4:	d004      	beq.n	80bb0 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   80ba6:	68fb      	ldr	r3, [r7, #12]
   80ba8:	68ba      	ldr	r2, [r7, #8]
   80baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   80bae:	e008      	b.n	80bc2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80bb0:	687b      	ldr	r3, [r7, #4]
   80bb2:	f003 0308 	and.w	r3, r3, #8
   80bb6:	2b00      	cmp	r3, #0
   80bb8:	d003      	beq.n	80bc2 <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   80bba:	68fb      	ldr	r3, [r7, #12]
   80bbc:	68ba      	ldr	r2, [r7, #8]
   80bbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80bc2:	68fb      	ldr	r3, [r7, #12]
   80bc4:	68ba      	ldr	r2, [r7, #8]
   80bc6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   80bc8:	68fb      	ldr	r3, [r7, #12]
   80bca:	68ba      	ldr	r2, [r7, #8]
   80bcc:	601a      	str	r2, [r3, #0]
}
   80bce:	3710      	adds	r7, #16
   80bd0:	46bd      	mov	sp, r7
   80bd2:	bd80      	pop	{r7, pc}
   80bd4:	00080c41 	.word	0x00080c41
   80bd8:	00080ab5 	.word	0x00080ab5

00080bdc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80bdc:	b580      	push	{r7, lr}
   80bde:	b084      	sub	sp, #16
   80be0:	af00      	add	r7, sp, #0
   80be2:	60f8      	str	r0, [r7, #12]
   80be4:	60b9      	str	r1, [r7, #8]
   80be6:	607a      	str	r2, [r7, #4]
   80be8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   80bea:	68f8      	ldr	r0, [r7, #12]
   80bec:	68b9      	ldr	r1, [r7, #8]
   80bee:	4b12      	ldr	r3, [pc, #72]	; (80c38 <pio_set_output+0x5c>)
   80bf0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   80bf2:	68f8      	ldr	r0, [r7, #12]
   80bf4:	68b9      	ldr	r1, [r7, #8]
   80bf6:	69ba      	ldr	r2, [r7, #24]
   80bf8:	4b10      	ldr	r3, [pc, #64]	; (80c3c <pio_set_output+0x60>)
   80bfa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80bfc:	683b      	ldr	r3, [r7, #0]
   80bfe:	2b00      	cmp	r3, #0
   80c00:	d003      	beq.n	80c0a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   80c02:	68fb      	ldr	r3, [r7, #12]
   80c04:	68ba      	ldr	r2, [r7, #8]
   80c06:	651a      	str	r2, [r3, #80]	; 0x50
   80c08:	e002      	b.n	80c10 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80c0a:	68fb      	ldr	r3, [r7, #12]
   80c0c:	68ba      	ldr	r2, [r7, #8]
   80c0e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80c10:	687b      	ldr	r3, [r7, #4]
   80c12:	2b00      	cmp	r3, #0
   80c14:	d003      	beq.n	80c1e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   80c16:	68fb      	ldr	r3, [r7, #12]
   80c18:	68ba      	ldr	r2, [r7, #8]
   80c1a:	631a      	str	r2, [r3, #48]	; 0x30
   80c1c:	e002      	b.n	80c24 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80c1e:	68fb      	ldr	r3, [r7, #12]
   80c20:	68ba      	ldr	r2, [r7, #8]
   80c22:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80c24:	68fb      	ldr	r3, [r7, #12]
   80c26:	68ba      	ldr	r2, [r7, #8]
   80c28:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   80c2a:	68fb      	ldr	r3, [r7, #12]
   80c2c:	68ba      	ldr	r2, [r7, #8]
   80c2e:	601a      	str	r2, [r3, #0]
}
   80c30:	3710      	adds	r7, #16
   80c32:	46bd      	mov	sp, r7
   80c34:	bd80      	pop	{r7, pc}
   80c36:	bf00      	nop
   80c38:	00080c41 	.word	0x00080c41
   80c3c:	00080ab5 	.word	0x00080ab5

00080c40 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   80c40:	b480      	push	{r7}
   80c42:	b083      	sub	sp, #12
   80c44:	af00      	add	r7, sp, #0
   80c46:	6078      	str	r0, [r7, #4]
   80c48:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   80c4a:	687b      	ldr	r3, [r7, #4]
   80c4c:	683a      	ldr	r2, [r7, #0]
   80c4e:	645a      	str	r2, [r3, #68]	; 0x44
}
   80c50:	370c      	adds	r7, #12
   80c52:	46bd      	mov	sp, r7
   80c54:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c58:	4770      	bx	lr
   80c5a:	bf00      	nop

00080c5c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   80c5c:	b480      	push	{r7}
   80c5e:	b083      	sub	sp, #12
   80c60:	af00      	add	r7, sp, #0
   80c62:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   80c64:	687b      	ldr	r3, [r7, #4]
   80c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   80c68:	4618      	mov	r0, r3
   80c6a:	370c      	adds	r7, #12
   80c6c:	46bd      	mov	sp, r7
   80c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c72:	4770      	bx	lr

00080c74 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   80c74:	b480      	push	{r7}
   80c76:	b083      	sub	sp, #12
   80c78:	af00      	add	r7, sp, #0
   80c7a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   80c7c:	687b      	ldr	r3, [r7, #4]
   80c7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   80c80:	4618      	mov	r0, r3
   80c82:	370c      	adds	r7, #12
   80c84:	46bd      	mov	sp, r7
   80c86:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c8a:	4770      	bx	lr

00080c8c <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   80c8c:	b480      	push	{r7}
   80c8e:	b085      	sub	sp, #20
   80c90:	af00      	add	r7, sp, #0
   80c92:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80c94:	687b      	ldr	r3, [r7, #4]
   80c96:	095b      	lsrs	r3, r3, #5
   80c98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80c9c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80ca0:	025b      	lsls	r3, r3, #9
   80ca2:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80ca4:	687b      	ldr	r3, [r7, #4]
   80ca6:	f003 031f 	and.w	r3, r3, #31
   80caa:	2201      	movs	r2, #1
   80cac:	fa02 f303 	lsl.w	r3, r2, r3
   80cb0:	461a      	mov	r2, r3
   80cb2:	68fb      	ldr	r3, [r7, #12]
   80cb4:	631a      	str	r2, [r3, #48]	; 0x30
}
   80cb6:	3714      	adds	r7, #20
   80cb8:	46bd      	mov	sp, r7
   80cba:	f85d 7b04 	ldr.w	r7, [sp], #4
   80cbe:	4770      	bx	lr

00080cc0 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   80cc0:	b480      	push	{r7}
   80cc2:	b085      	sub	sp, #20
   80cc4:	af00      	add	r7, sp, #0
   80cc6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80cc8:	687b      	ldr	r3, [r7, #4]
   80cca:	095b      	lsrs	r3, r3, #5
   80ccc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80cd0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80cd4:	025b      	lsls	r3, r3, #9
   80cd6:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80cd8:	687b      	ldr	r3, [r7, #4]
   80cda:	f003 031f 	and.w	r3, r3, #31
   80cde:	2201      	movs	r2, #1
   80ce0:	fa02 f303 	lsl.w	r3, r2, r3
   80ce4:	461a      	mov	r2, r3
   80ce6:	68fb      	ldr	r3, [r7, #12]
   80ce8:	635a      	str	r2, [r3, #52]	; 0x34
}
   80cea:	3714      	adds	r7, #20
   80cec:	46bd      	mov	sp, r7
   80cee:	f85d 7b04 	ldr.w	r7, [sp], #4
   80cf2:	4770      	bx	lr

00080cf4 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   80cf4:	b480      	push	{r7}
   80cf6:	b085      	sub	sp, #20
   80cf8:	af00      	add	r7, sp, #0
   80cfa:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80cfc:	687b      	ldr	r3, [r7, #4]
   80cfe:	095b      	lsrs	r3, r3, #5
   80d00:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80d04:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80d08:	025b      	lsls	r3, r3, #9
   80d0a:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   80d0c:	68fb      	ldr	r3, [r7, #12]
   80d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   80d10:	687b      	ldr	r3, [r7, #4]
   80d12:	f003 031f 	and.w	r3, r3, #31
   80d16:	2101      	movs	r1, #1
   80d18:	fa01 f303 	lsl.w	r3, r1, r3
   80d1c:	4013      	ands	r3, r2
   80d1e:	2b00      	cmp	r3, #0
   80d20:	d009      	beq.n	80d36 <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80d22:	687b      	ldr	r3, [r7, #4]
   80d24:	f003 031f 	and.w	r3, r3, #31
   80d28:	2201      	movs	r2, #1
   80d2a:	fa02 f303 	lsl.w	r3, r2, r3
   80d2e:	461a      	mov	r2, r3
   80d30:	68fb      	ldr	r3, [r7, #12]
   80d32:	635a      	str	r2, [r3, #52]	; 0x34
   80d34:	e008      	b.n	80d48 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80d36:	687b      	ldr	r3, [r7, #4]
   80d38:	f003 031f 	and.w	r3, r3, #31
   80d3c:	2201      	movs	r2, #1
   80d3e:	fa02 f303 	lsl.w	r3, r2, r3
   80d42:	461a      	mov	r2, r3
   80d44:	68fb      	ldr	r3, [r7, #12]
   80d46:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   80d48:	3714      	adds	r7, #20
   80d4a:	46bd      	mov	sp, r7
   80d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d50:	4770      	bx	lr
   80d52:	bf00      	nop

00080d54 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80d54:	b590      	push	{r4, r7, lr}
   80d56:	b087      	sub	sp, #28
   80d58:	af02      	add	r7, sp, #8
   80d5a:	6078      	str	r0, [r7, #4]
   80d5c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80d5e:	687b      	ldr	r3, [r7, #4]
   80d60:	095b      	lsrs	r3, r3, #5
   80d62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80d66:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80d6a:	025b      	lsls	r3, r3, #9
   80d6c:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80d6e:	683b      	ldr	r3, [r7, #0]
   80d70:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   80d74:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80d78:	d048      	beq.n	80e0c <pio_configure_pin+0xb8>
   80d7a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80d7e:	d806      	bhi.n	80d8e <pio_configure_pin+0x3a>
   80d80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80d84:	d00a      	beq.n	80d9c <pio_configure_pin+0x48>
   80d86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80d8a:	d023      	beq.n	80dd4 <pio_configure_pin+0x80>
   80d8c:	e070      	b.n	80e70 <pio_configure_pin+0x11c>
   80d8e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80d92:	d047      	beq.n	80e24 <pio_configure_pin+0xd0>
   80d94:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80d98:	d044      	beq.n	80e24 <pio_configure_pin+0xd0>
   80d9a:	e069      	b.n	80e70 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80d9c:	687b      	ldr	r3, [r7, #4]
   80d9e:	f003 031f 	and.w	r3, r3, #31
   80da2:	2201      	movs	r2, #1
   80da4:	fa02 f303 	lsl.w	r3, r2, r3
   80da8:	68f8      	ldr	r0, [r7, #12]
   80daa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80dae:	461a      	mov	r2, r3
   80db0:	4b33      	ldr	r3, [pc, #204]	; (80e80 <pio_configure_pin+0x12c>)
   80db2:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80db4:	687b      	ldr	r3, [r7, #4]
   80db6:	f003 031f 	and.w	r3, r3, #31
   80dba:	2201      	movs	r2, #1
   80dbc:	fa02 f303 	lsl.w	r3, r2, r3
   80dc0:	461a      	mov	r2, r3
   80dc2:	683b      	ldr	r3, [r7, #0]
   80dc4:	f003 0301 	and.w	r3, r3, #1
   80dc8:	68f8      	ldr	r0, [r7, #12]
   80dca:	4611      	mov	r1, r2
   80dcc:	461a      	mov	r2, r3
   80dce:	4b2d      	ldr	r3, [pc, #180]	; (80e84 <pio_configure_pin+0x130>)
   80dd0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80dd2:	e04f      	b.n	80e74 <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80dd4:	687b      	ldr	r3, [r7, #4]
   80dd6:	f003 031f 	and.w	r3, r3, #31
   80dda:	2201      	movs	r2, #1
   80ddc:	fa02 f303 	lsl.w	r3, r2, r3
   80de0:	68f8      	ldr	r0, [r7, #12]
   80de2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80de6:	461a      	mov	r2, r3
   80de8:	4b25      	ldr	r3, [pc, #148]	; (80e80 <pio_configure_pin+0x12c>)
   80dea:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80dec:	687b      	ldr	r3, [r7, #4]
   80dee:	f003 031f 	and.w	r3, r3, #31
   80df2:	2201      	movs	r2, #1
   80df4:	fa02 f303 	lsl.w	r3, r2, r3
   80df8:	461a      	mov	r2, r3
   80dfa:	683b      	ldr	r3, [r7, #0]
   80dfc:	f003 0301 	and.w	r3, r3, #1
   80e00:	68f8      	ldr	r0, [r7, #12]
   80e02:	4611      	mov	r1, r2
   80e04:	461a      	mov	r2, r3
   80e06:	4b1f      	ldr	r3, [pc, #124]	; (80e84 <pio_configure_pin+0x130>)
   80e08:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80e0a:	e033      	b.n	80e74 <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80e0c:	687b      	ldr	r3, [r7, #4]
   80e0e:	f003 031f 	and.w	r3, r3, #31
   80e12:	2201      	movs	r2, #1
   80e14:	fa02 f303 	lsl.w	r3, r2, r3
   80e18:	68f8      	ldr	r0, [r7, #12]
   80e1a:	4619      	mov	r1, r3
   80e1c:	683a      	ldr	r2, [r7, #0]
   80e1e:	4b1a      	ldr	r3, [pc, #104]	; (80e88 <pio_configure_pin+0x134>)
   80e20:	4798      	blx	r3
		break;
   80e22:	e027      	b.n	80e74 <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e24:	687b      	ldr	r3, [r7, #4]
   80e26:	f003 031f 	and.w	r3, r3, #31
   80e2a:	2201      	movs	r2, #1
   80e2c:	fa02 f303 	lsl.w	r3, r2, r3
   80e30:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80e32:	683b      	ldr	r3, [r7, #0]
   80e34:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e38:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80e3c:	bf14      	ite	ne
   80e3e:	2300      	movne	r3, #0
   80e40:	2301      	moveq	r3, #1
   80e42:	b2db      	uxtb	r3, r3
   80e44:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   80e46:	683b      	ldr	r3, [r7, #0]
   80e48:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e4c:	2b00      	cmp	r3, #0
   80e4e:	bf0c      	ite	eq
   80e50:	2300      	moveq	r3, #0
   80e52:	2301      	movne	r3, #1
   80e54:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   80e56:	6838      	ldr	r0, [r7, #0]
   80e58:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e5c:	2800      	cmp	r0, #0
   80e5e:	bf0c      	ite	eq
   80e60:	2000      	moveq	r0, #0
   80e62:	2001      	movne	r0, #1
   80e64:	b2c0      	uxtb	r0, r0
   80e66:	9000      	str	r0, [sp, #0]
   80e68:	68f8      	ldr	r0, [r7, #12]
   80e6a:	4c08      	ldr	r4, [pc, #32]	; (80e8c <pio_configure_pin+0x138>)
   80e6c:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80e6e:	e001      	b.n	80e74 <pio_configure_pin+0x120>

	default:
		return 0;
   80e70:	2300      	movs	r3, #0
   80e72:	e000      	b.n	80e76 <pio_configure_pin+0x122>
	}

	return 1;
   80e74:	2301      	movs	r3, #1
}
   80e76:	4618      	mov	r0, r3
   80e78:	3714      	adds	r7, #20
   80e7a:	46bd      	mov	sp, r7
   80e7c:	bd90      	pop	{r4, r7, pc}
   80e7e:	bf00      	nop
   80e80:	00080ae1 	.word	0x00080ae1
   80e84:	00080ab5 	.word	0x00080ab5
   80e88:	00080b61 	.word	0x00080b61
   80e8c:	00080bdd 	.word	0x00080bdd

00080e90 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80e90:	b580      	push	{r7, lr}
   80e92:	b084      	sub	sp, #16
   80e94:	af00      	add	r7, sp, #0
   80e96:	6078      	str	r0, [r7, #4]
   80e98:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80e9a:	6878      	ldr	r0, [r7, #4]
   80e9c:	4b22      	ldr	r3, [pc, #136]	; (80f28 <pio_handler_process+0x98>)
   80e9e:	4798      	blx	r3
   80ea0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   80ea2:	6878      	ldr	r0, [r7, #4]
   80ea4:	4b21      	ldr	r3, [pc, #132]	; (80f2c <pio_handler_process+0x9c>)
   80ea6:	4798      	blx	r3
   80ea8:	4603      	mov	r3, r0
   80eaa:	68fa      	ldr	r2, [r7, #12]
   80eac:	4013      	ands	r3, r2
   80eae:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   80eb0:	68fb      	ldr	r3, [r7, #12]
   80eb2:	2b00      	cmp	r3, #0
   80eb4:	d035      	beq.n	80f22 <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   80eb6:	2300      	movs	r3, #0
   80eb8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   80eba:	e02f      	b.n	80f1c <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80ebc:	4a1c      	ldr	r2, [pc, #112]	; (80f30 <pio_handler_process+0xa0>)
   80ebe:	68bb      	ldr	r3, [r7, #8]
   80ec0:	011b      	lsls	r3, r3, #4
   80ec2:	4413      	add	r3, r2
   80ec4:	681a      	ldr	r2, [r3, #0]
   80ec6:	683b      	ldr	r3, [r7, #0]
   80ec8:	429a      	cmp	r2, r3
   80eca:	d124      	bne.n	80f16 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80ecc:	4a18      	ldr	r2, [pc, #96]	; (80f30 <pio_handler_process+0xa0>)
   80ece:	68bb      	ldr	r3, [r7, #8]
   80ed0:	011b      	lsls	r3, r3, #4
   80ed2:	4413      	add	r3, r2
   80ed4:	685a      	ldr	r2, [r3, #4]
   80ed6:	68fb      	ldr	r3, [r7, #12]
   80ed8:	4013      	ands	r3, r2
   80eda:	2b00      	cmp	r3, #0
   80edc:	d01b      	beq.n	80f16 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80ede:	4a14      	ldr	r2, [pc, #80]	; (80f30 <pio_handler_process+0xa0>)
   80ee0:	68bb      	ldr	r3, [r7, #8]
   80ee2:	011b      	lsls	r3, r3, #4
   80ee4:	4413      	add	r3, r2
   80ee6:	3308      	adds	r3, #8
   80ee8:	685b      	ldr	r3, [r3, #4]
   80eea:	4911      	ldr	r1, [pc, #68]	; (80f30 <pio_handler_process+0xa0>)
   80eec:	68ba      	ldr	r2, [r7, #8]
   80eee:	0112      	lsls	r2, r2, #4
   80ef0:	440a      	add	r2, r1
   80ef2:	6811      	ldr	r1, [r2, #0]
   80ef4:	480e      	ldr	r0, [pc, #56]	; (80f30 <pio_handler_process+0xa0>)
   80ef6:	68ba      	ldr	r2, [r7, #8]
   80ef8:	0112      	lsls	r2, r2, #4
   80efa:	4402      	add	r2, r0
   80efc:	6852      	ldr	r2, [r2, #4]
   80efe:	4608      	mov	r0, r1
   80f00:	4611      	mov	r1, r2
   80f02:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80f04:	4a0a      	ldr	r2, [pc, #40]	; (80f30 <pio_handler_process+0xa0>)
   80f06:	68bb      	ldr	r3, [r7, #8]
   80f08:	011b      	lsls	r3, r3, #4
   80f0a:	4413      	add	r3, r2
   80f0c:	685b      	ldr	r3, [r3, #4]
   80f0e:	43db      	mvns	r3, r3
   80f10:	68fa      	ldr	r2, [r7, #12]
   80f12:	4013      	ands	r3, r2
   80f14:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   80f16:	68bb      	ldr	r3, [r7, #8]
   80f18:	3301      	adds	r3, #1
   80f1a:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80f1c:	68fb      	ldr	r3, [r7, #12]
   80f1e:	2b00      	cmp	r3, #0
   80f20:	d1cc      	bne.n	80ebc <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   80f22:	3710      	adds	r7, #16
   80f24:	46bd      	mov	sp, r7
   80f26:	bd80      	pop	{r7, pc}
   80f28:	00080c5d 	.word	0x00080c5d
   80f2c:	00080c75 	.word	0x00080c75
   80f30:	20070454 	.word	0x20070454

00080f34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80f34:	b580      	push	{r7, lr}
   80f36:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   80f38:	4802      	ldr	r0, [pc, #8]	; (80f44 <PIOA_Handler+0x10>)
   80f3a:	210b      	movs	r1, #11
   80f3c:	4b02      	ldr	r3, [pc, #8]	; (80f48 <PIOA_Handler+0x14>)
   80f3e:	4798      	blx	r3
}
   80f40:	bd80      	pop	{r7, pc}
   80f42:	bf00      	nop
   80f44:	400e0e00 	.word	0x400e0e00
   80f48:	00080e91 	.word	0x00080e91

00080f4c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80f4c:	b580      	push	{r7, lr}
   80f4e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   80f50:	4802      	ldr	r0, [pc, #8]	; (80f5c <PIOB_Handler+0x10>)
   80f52:	210c      	movs	r1, #12
   80f54:	4b02      	ldr	r3, [pc, #8]	; (80f60 <PIOB_Handler+0x14>)
   80f56:	4798      	blx	r3
}
   80f58:	bd80      	pop	{r7, pc}
   80f5a:	bf00      	nop
   80f5c:	400e1000 	.word	0x400e1000
   80f60:	00080e91 	.word	0x00080e91

00080f64 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80f64:	b580      	push	{r7, lr}
   80f66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   80f68:	4802      	ldr	r0, [pc, #8]	; (80f74 <PIOC_Handler+0x10>)
   80f6a:	210d      	movs	r1, #13
   80f6c:	4b02      	ldr	r3, [pc, #8]	; (80f78 <PIOC_Handler+0x14>)
   80f6e:	4798      	blx	r3
}
   80f70:	bd80      	pop	{r7, pc}
   80f72:	bf00      	nop
   80f74:	400e1200 	.word	0x400e1200
   80f78:	00080e91 	.word	0x00080e91

00080f7c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80f7c:	b580      	push	{r7, lr}
   80f7e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   80f80:	4802      	ldr	r0, [pc, #8]	; (80f8c <PIOD_Handler+0x10>)
   80f82:	210e      	movs	r1, #14
   80f84:	4b02      	ldr	r3, [pc, #8]	; (80f90 <PIOD_Handler+0x14>)
   80f86:	4798      	blx	r3
}
   80f88:	bd80      	pop	{r7, pc}
   80f8a:	bf00      	nop
   80f8c:	400e1400 	.word	0x400e1400
   80f90:	00080e91 	.word	0x00080e91

00080f94 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   80f94:	b480      	push	{r7}
   80f96:	b085      	sub	sp, #20
   80f98:	af00      	add	r7, sp, #0
   80f9a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80f9c:	4b1d      	ldr	r3, [pc, #116]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80f9e:	4a1d      	ldr	r2, [pc, #116]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80fa0:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80fa2:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   80fa6:	687a      	ldr	r2, [r7, #4]
   80fa8:	430a      	orrs	r2, r1
   80faa:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80fac:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80fb0:	60fb      	str	r3, [r7, #12]
   80fb2:	e007      	b.n	80fc4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80fb4:	68fb      	ldr	r3, [r7, #12]
   80fb6:	2b00      	cmp	r3, #0
   80fb8:	d101      	bne.n	80fbe <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   80fba:	2301      	movs	r3, #1
   80fbc:	e023      	b.n	81006 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80fbe:	68fb      	ldr	r3, [r7, #12]
   80fc0:	3b01      	subs	r3, #1
   80fc2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80fc4:	4b13      	ldr	r3, [pc, #76]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80fc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80fc8:	f003 0308 	and.w	r3, r3, #8
   80fcc:	2b00      	cmp	r3, #0
   80fce:	d0f1      	beq.n	80fb4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80fd0:	4b10      	ldr	r3, [pc, #64]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80fd2:	4a10      	ldr	r2, [pc, #64]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80fd4:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80fd6:	f022 0203 	bic.w	r2, r2, #3
   80fda:	f042 0202 	orr.w	r2, r2, #2
   80fde:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80fe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80fe4:	60fb      	str	r3, [r7, #12]
   80fe6:	e007      	b.n	80ff8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80fe8:	68fb      	ldr	r3, [r7, #12]
   80fea:	2b00      	cmp	r3, #0
   80fec:	d101      	bne.n	80ff2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   80fee:	2301      	movs	r3, #1
   80ff0:	e009      	b.n	81006 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80ff2:	68fb      	ldr	r3, [r7, #12]
   80ff4:	3b01      	subs	r3, #1
   80ff6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ff8:	4b06      	ldr	r3, [pc, #24]	; (81014 <pmc_switch_mck_to_pllack+0x80>)
   80ffa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80ffc:	f003 0308 	and.w	r3, r3, #8
   81000:	2b00      	cmp	r3, #0
   81002:	d0f1      	beq.n	80fe8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81004:	2300      	movs	r3, #0
}
   81006:	4618      	mov	r0, r3
   81008:	3714      	adds	r7, #20
   8100a:	46bd      	mov	sp, r7
   8100c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81010:	4770      	bx	lr
   81012:	bf00      	nop
   81014:	400e0600 	.word	0x400e0600

00081018 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81018:	b480      	push	{r7}
   8101a:	b083      	sub	sp, #12
   8101c:	af00      	add	r7, sp, #0
   8101e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81020:	687b      	ldr	r3, [r7, #4]
   81022:	2b01      	cmp	r3, #1
   81024:	d107      	bne.n	81036 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   81026:	4a0a      	ldr	r2, [pc, #40]	; (81050 <pmc_switch_sclk_to_32kxtal+0x38>)
   81028:	4b09      	ldr	r3, [pc, #36]	; (81050 <pmc_switch_sclk_to_32kxtal+0x38>)
   8102a:	689b      	ldr	r3, [r3, #8]
   8102c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81030:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81034:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   81036:	4a06      	ldr	r2, [pc, #24]	; (81050 <pmc_switch_sclk_to_32kxtal+0x38>)
   81038:	4b05      	ldr	r3, [pc, #20]	; (81050 <pmc_switch_sclk_to_32kxtal+0x38>)
   8103a:	681b      	ldr	r3, [r3, #0]
   8103c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81040:	f043 0308 	orr.w	r3, r3, #8
   81044:	6013      	str	r3, [r2, #0]
}
   81046:	370c      	adds	r7, #12
   81048:	46bd      	mov	sp, r7
   8104a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8104e:	4770      	bx	lr
   81050:	400e1a10 	.word	0x400e1a10

00081054 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   81054:	b480      	push	{r7}
   81056:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81058:	4b09      	ldr	r3, [pc, #36]	; (81080 <pmc_osc_is_ready_32kxtal+0x2c>)
   8105a:	695b      	ldr	r3, [r3, #20]
   8105c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81060:	2b00      	cmp	r3, #0
   81062:	d007      	beq.n	81074 <pmc_osc_is_ready_32kxtal+0x20>
   81064:	4b07      	ldr	r3, [pc, #28]	; (81084 <pmc_osc_is_ready_32kxtal+0x30>)
   81066:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81068:	f003 0380 	and.w	r3, r3, #128	; 0x80
   8106c:	2b00      	cmp	r3, #0
   8106e:	d001      	beq.n	81074 <pmc_osc_is_ready_32kxtal+0x20>
   81070:	2301      	movs	r3, #1
   81072:	e000      	b.n	81076 <pmc_osc_is_ready_32kxtal+0x22>
   81074:	2300      	movs	r3, #0
}
   81076:	4618      	mov	r0, r3
   81078:	46bd      	mov	sp, r7
   8107a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8107e:	4770      	bx	lr
   81080:	400e1a10 	.word	0x400e1a10
   81084:	400e0600 	.word	0x400e0600

00081088 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   81088:	b480      	push	{r7}
   8108a:	b085      	sub	sp, #20
   8108c:	af00      	add	r7, sp, #0
   8108e:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   81090:	2300      	movs	r3, #0
   81092:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   81094:	4b21      	ldr	r3, [pc, #132]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   81096:	6a1b      	ldr	r3, [r3, #32]
   81098:	f003 0301 	and.w	r3, r3, #1
   8109c:	2b00      	cmp	r3, #0
   8109e:	d00e      	beq.n	810be <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   810a0:	4a1e      	ldr	r2, [pc, #120]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810a2:	4b1e      	ldr	r3, [pc, #120]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810a4:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   810a6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   810aa:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   810ae:	6879      	ldr	r1, [r7, #4]
   810b0:	430b      	orrs	r3, r1
   810b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   810b6:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   810ba:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   810bc:	e00b      	b.n	810d6 <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   810be:	2301      	movs	r3, #1
   810c0:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   810c2:	4a16      	ldr	r2, [pc, #88]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810c4:	4b15      	ldr	r3, [pc, #84]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810c6:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   810c8:	4b15      	ldr	r3, [pc, #84]	; (81120 <pmc_switch_mainck_to_fastrc+0x98>)
   810ca:	400b      	ands	r3, r1
   810cc:	6879      	ldr	r1, [r7, #4]
   810ce:	4319      	orrs	r1, r3
   810d0:	4b14      	ldr	r3, [pc, #80]	; (81124 <pmc_switch_mainck_to_fastrc+0x9c>)
   810d2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   810d4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   810d6:	bf00      	nop
   810d8:	4b10      	ldr	r3, [pc, #64]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   810dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   810e0:	2b00      	cmp	r3, #0
   810e2:	d0f9      	beq.n	810d8 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   810e4:	4a0d      	ldr	r2, [pc, #52]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810e6:	4b0d      	ldr	r3, [pc, #52]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   810e8:	6a1b      	ldr	r3, [r3, #32]
   810ea:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   810ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   810f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   810f6:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   810f8:	68fb      	ldr	r3, [r7, #12]
   810fa:	2b00      	cmp	r3, #0
   810fc:	d009      	beq.n	81112 <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   810fe:	4a07      	ldr	r2, [pc, #28]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   81100:	4b06      	ldr	r3, [pc, #24]	; (8111c <pmc_switch_mainck_to_fastrc+0x94>)
   81102:	6a1b      	ldr	r3, [r3, #32]
   81104:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81108:	f023 0301 	bic.w	r3, r3, #1
   8110c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81110:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   81112:	3714      	adds	r7, #20
   81114:	46bd      	mov	sp, r7
   81116:	f85d 7b04 	ldr.w	r7, [sp], #4
   8111a:	4770      	bx	lr
   8111c:	400e0600 	.word	0x400e0600
   81120:	ffc8c086 	.word	0xffc8c086
   81124:	00373f09 	.word	0x00373f09

00081128 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   81128:	b480      	push	{r7}
   8112a:	b083      	sub	sp, #12
   8112c:	af00      	add	r7, sp, #0
   8112e:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81130:	687b      	ldr	r3, [r7, #4]
   81132:	2b00      	cmp	r3, #0
   81134:	d008      	beq.n	81148 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81136:	4912      	ldr	r1, [pc, #72]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   81138:	4b11      	ldr	r3, [pc, #68]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   8113a:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   8113c:	4a11      	ldr	r2, [pc, #68]	; (81184 <pmc_switch_mainck_to_xtal+0x5c>)
   8113e:	401a      	ands	r2, r3
   81140:	4b11      	ldr	r3, [pc, #68]	; (81188 <pmc_switch_mainck_to_xtal+0x60>)
   81142:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81144:	620b      	str	r3, [r1, #32]
   81146:	e016      	b.n	81176 <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81148:	490d      	ldr	r1, [pc, #52]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   8114a:	4b0d      	ldr	r3, [pc, #52]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   8114c:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   8114e:	4a0f      	ldr	r2, [pc, #60]	; (8118c <pmc_switch_mainck_to_xtal+0x64>)
   81150:	401a      	ands	r2, r3
   81152:	4b0f      	ldr	r3, [pc, #60]	; (81190 <pmc_switch_mainck_to_xtal+0x68>)
   81154:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81156:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81158:	bf00      	nop
   8115a:	4b09      	ldr	r3, [pc, #36]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   8115c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8115e:	f003 0301 	and.w	r3, r3, #1
   81162:	2b00      	cmp	r3, #0
   81164:	d0f9      	beq.n	8115a <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   81166:	4a06      	ldr	r2, [pc, #24]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   81168:	4b05      	ldr	r3, [pc, #20]	; (81180 <pmc_switch_mainck_to_xtal+0x58>)
   8116a:	6a1b      	ldr	r3, [r3, #32]
   8116c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81174:	6213      	str	r3, [r2, #32]
	}
}
   81176:	370c      	adds	r7, #12
   81178:	46bd      	mov	sp, r7
   8117a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8117e:	4770      	bx	lr
   81180:	400e0600 	.word	0x400e0600
   81184:	fec8fffc 	.word	0xfec8fffc
   81188:	01370002 	.word	0x01370002
   8118c:	ffc8c0fc 	.word	0xffc8c0fc
   81190:	00373f01 	.word	0x00373f01

00081194 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   81194:	b480      	push	{r7}
   81196:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81198:	4b04      	ldr	r3, [pc, #16]	; (811ac <pmc_osc_is_ready_mainck+0x18>)
   8119a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8119c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   811a0:	4618      	mov	r0, r3
   811a2:	46bd      	mov	sp, r7
   811a4:	f85d 7b04 	ldr.w	r7, [sp], #4
   811a8:	4770      	bx	lr
   811aa:	bf00      	nop
   811ac:	400e0600 	.word	0x400e0600

000811b0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   811b0:	b480      	push	{r7}
   811b2:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   811b4:	4b03      	ldr	r3, [pc, #12]	; (811c4 <pmc_disable_pllack+0x14>)
   811b6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   811ba:	629a      	str	r2, [r3, #40]	; 0x28
}
   811bc:	46bd      	mov	sp, r7
   811be:	f85d 7b04 	ldr.w	r7, [sp], #4
   811c2:	4770      	bx	lr
   811c4:	400e0600 	.word	0x400e0600

000811c8 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   811c8:	b480      	push	{r7}
   811ca:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   811cc:	4b04      	ldr	r3, [pc, #16]	; (811e0 <pmc_is_locked_pllack+0x18>)
   811ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   811d0:	f003 0302 	and.w	r3, r3, #2
}
   811d4:	4618      	mov	r0, r3
   811d6:	46bd      	mov	sp, r7
   811d8:	f85d 7b04 	ldr.w	r7, [sp], #4
   811dc:	4770      	bx	lr
   811de:	bf00      	nop
   811e0:	400e0600 	.word	0x400e0600

000811e4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   811e4:	b480      	push	{r7}
   811e6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   811e8:	4b04      	ldr	r3, [pc, #16]	; (811fc <pmc_is_locked_upll+0x18>)
   811ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   811ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   811f0:	4618      	mov	r0, r3
   811f2:	46bd      	mov	sp, r7
   811f4:	f85d 7b04 	ldr.w	r7, [sp], #4
   811f8:	4770      	bx	lr
   811fa:	bf00      	nop
   811fc:	400e0600 	.word	0x400e0600

00081200 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   81200:	b480      	push	{r7}
   81202:	b083      	sub	sp, #12
   81204:	af00      	add	r7, sp, #0
   81206:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   81208:	687b      	ldr	r3, [r7, #4]
   8120a:	2b2c      	cmp	r3, #44	; 0x2c
   8120c:	d901      	bls.n	81212 <pmc_enable_periph_clk+0x12>
		return 1;
   8120e:	2301      	movs	r3, #1
   81210:	e02f      	b.n	81272 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   81212:	687b      	ldr	r3, [r7, #4]
   81214:	2b1f      	cmp	r3, #31
   81216:	d813      	bhi.n	81240 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81218:	4b19      	ldr	r3, [pc, #100]	; (81280 <pmc_enable_periph_clk+0x80>)
   8121a:	699a      	ldr	r2, [r3, #24]
   8121c:	687b      	ldr	r3, [r7, #4]
   8121e:	2101      	movs	r1, #1
   81220:	fa01 f303 	lsl.w	r3, r1, r3
   81224:	401a      	ands	r2, r3
   81226:	687b      	ldr	r3, [r7, #4]
   81228:	2101      	movs	r1, #1
   8122a:	fa01 f303 	lsl.w	r3, r1, r3
   8122e:	429a      	cmp	r2, r3
   81230:	d01e      	beq.n	81270 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   81232:	4b13      	ldr	r3, [pc, #76]	; (81280 <pmc_enable_periph_clk+0x80>)
   81234:	687a      	ldr	r2, [r7, #4]
   81236:	2101      	movs	r1, #1
   81238:	fa01 f202 	lsl.w	r2, r1, r2
   8123c:	611a      	str	r2, [r3, #16]
   8123e:	e017      	b.n	81270 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S)
	} else {
		ul_id -= 32;
   81240:	687b      	ldr	r3, [r7, #4]
   81242:	3b20      	subs	r3, #32
   81244:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81246:	4b0e      	ldr	r3, [pc, #56]	; (81280 <pmc_enable_periph_clk+0x80>)
   81248:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8124c:	687b      	ldr	r3, [r7, #4]
   8124e:	2101      	movs	r1, #1
   81250:	fa01 f303 	lsl.w	r3, r1, r3
   81254:	401a      	ands	r2, r3
   81256:	687b      	ldr	r3, [r7, #4]
   81258:	2101      	movs	r1, #1
   8125a:	fa01 f303 	lsl.w	r3, r1, r3
   8125e:	429a      	cmp	r2, r3
   81260:	d006      	beq.n	81270 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   81262:	4b07      	ldr	r3, [pc, #28]	; (81280 <pmc_enable_periph_clk+0x80>)
   81264:	687a      	ldr	r2, [r7, #4]
   81266:	2101      	movs	r1, #1
   81268:	fa01 f202 	lsl.w	r2, r1, r2
   8126c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81270:	2300      	movs	r3, #0
}
   81272:	4618      	mov	r0, r3
   81274:	370c      	adds	r7, #12
   81276:	46bd      	mov	sp, r7
   81278:	f85d 7b04 	ldr.w	r7, [sp], #4
   8127c:	4770      	bx	lr
   8127e:	bf00      	nop
   81280:	400e0600 	.word	0x400e0600

00081284 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
   81284:	b480      	push	{r7}
   81286:	b083      	sub	sp, #12
   81288:	af00      	add	r7, sp, #0
   8128a:	6078      	str	r0, [r7, #4]
   8128c:	460b      	mov	r3, r1
   8128e:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
   81290:	887b      	ldrh	r3, [r7, #2]
   81292:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   81296:	687b      	ldr	r3, [r7, #4]
   81298:	601a      	str	r2, [r3, #0]
#endif
	return 0;
   8129a:	2300      	movs	r3, #0
}
   8129c:	4618      	mov	r0, r3
   8129e:	370c      	adds	r7, #12
   812a0:	46bd      	mov	sp, r7
   812a2:	f85d 7b04 	ldr.w	r7, [sp], #4
   812a6:	4770      	bx	lr

000812a8 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   812a8:	b480      	push	{r7}
   812aa:	b085      	sub	sp, #20
   812ac:	af00      	add	r7, sp, #0
   812ae:	6078      	str	r0, [r7, #4]
   812b0:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
   812b2:	687b      	ldr	r3, [r7, #4]
   812b4:	681b      	ldr	r3, [r3, #0]
   812b6:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
   812b8:	68fa      	ldr	r2, [r7, #12]
   812ba:	683b      	ldr	r3, [r7, #0]
   812bc:	4313      	orrs	r3, r2
   812be:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   812c0:	687b      	ldr	r3, [r7, #4]
   812c2:	68fa      	ldr	r2, [r7, #12]
   812c4:	601a      	str	r2, [r3, #0]
}
   812c6:	3714      	adds	r7, #20
   812c8:	46bd      	mov	sp, r7
   812ca:	f85d 7b04 	ldr.w	r7, [sp], #4
   812ce:	4770      	bx	lr

000812d0 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   812d0:	b480      	push	{r7}
   812d2:	b085      	sub	sp, #20
   812d4:	af00      	add	r7, sp, #0
   812d6:	6078      	str	r0, [r7, #4]
   812d8:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
   812da:	2300      	movs	r3, #0
   812dc:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
   812de:	687b      	ldr	r3, [r7, #4]
   812e0:	681b      	ldr	r3, [r3, #0]
   812e2:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
   812e4:	683b      	ldr	r3, [r7, #0]
   812e6:	43db      	mvns	r3, r3
   812e8:	68fa      	ldr	r2, [r7, #12]
   812ea:	4013      	ands	r3, r2
   812ec:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   812ee:	687b      	ldr	r3, [r7, #4]
   812f0:	68fa      	ldr	r2, [r7, #12]
   812f2:	601a      	str	r2, [r3, #0]
}
   812f4:	3714      	adds	r7, #20
   812f6:	46bd      	mov	sp, r7
   812f8:	f85d 7b04 	ldr.w	r7, [sp], #4
   812fc:	4770      	bx	lr
   812fe:	bf00      	nop

00081300 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
   81300:	b480      	push	{r7}
   81302:	b083      	sub	sp, #12
   81304:	af00      	add	r7, sp, #0
   81306:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
   81308:	687b      	ldr	r3, [r7, #4]
   8130a:	68db      	ldr	r3, [r3, #12]
}
   8130c:	4618      	mov	r0, r3
   8130e:	370c      	adds	r7, #12
   81310:	46bd      	mov	sp, r7
   81312:	f85d 7b04 	ldr.w	r7, [sp], #4
   81316:	4770      	bx	lr

00081318 <rtt_write_alarm_time>:
 *
 * \retval 0 Configuration is done.
 * \retval 1 Parameter error.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
   81318:	b580      	push	{r7, lr}
   8131a:	b084      	sub	sp, #16
   8131c:	af00      	add	r7, sp, #0
   8131e:	6078      	str	r0, [r7, #4]
   81320:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	if (ul_alarm_time == 0) {
   81322:	683b      	ldr	r3, [r7, #0]
   81324:	2b00      	cmp	r3, #0
   81326:	d101      	bne.n	8132c <rtt_write_alarm_time+0x14>
		return 1;
   81328:	2301      	movs	r3, #1
   8132a:	e016      	b.n	8135a <rtt_write_alarm_time+0x42>
	}

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
   8132c:	687b      	ldr	r3, [r7, #4]
   8132e:	681b      	ldr	r3, [r3, #0]
   81330:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   81334:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
   81336:	480b      	ldr	r0, [pc, #44]	; (81364 <rtt_write_alarm_time+0x4c>)
   81338:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   8133c:	4b0a      	ldr	r3, [pc, #40]	; (81368 <rtt_write_alarm_time+0x50>)
   8133e:	4798      	blx	r3

	/* Alarm time = ALMV + 1 */
	p_rtt->RTT_AR = ul_alarm_time - 1;
   81340:	683b      	ldr	r3, [r7, #0]
   81342:	1e5a      	subs	r2, r3, #1
   81344:	687b      	ldr	r3, [r7, #4]
   81346:	605a      	str	r2, [r3, #4]

	if (flag) {
   81348:	68fb      	ldr	r3, [r7, #12]
   8134a:	2b00      	cmp	r3, #0
   8134c:	d004      	beq.n	81358 <rtt_write_alarm_time+0x40>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
   8134e:	4805      	ldr	r0, [pc, #20]	; (81364 <rtt_write_alarm_time+0x4c>)
   81350:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   81354:	4b05      	ldr	r3, [pc, #20]	; (8136c <rtt_write_alarm_time+0x54>)
   81356:	4798      	blx	r3
	}

	return 0;
   81358:	2300      	movs	r3, #0
}
   8135a:	4618      	mov	r0, r3
   8135c:	3710      	adds	r7, #16
   8135e:	46bd      	mov	sp, r7
   81360:	bd80      	pop	{r7, pc}
   81362:	bf00      	nop
   81364:	400e1a30 	.word	0x400e1a30
   81368:	000812d1 	.word	0x000812d1
   8136c:	000812a9 	.word	0x000812a9

00081370 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   81370:	b480      	push	{r7}
   81372:	b083      	sub	sp, #12
   81374:	af00      	add	r7, sp, #0
   81376:	6078      	str	r0, [r7, #4]
   81378:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   8137a:	687b      	ldr	r3, [r7, #4]
   8137c:	683a      	ldr	r2, [r7, #0]
   8137e:	60da      	str	r2, [r3, #12]
}
   81380:	370c      	adds	r7, #12
   81382:	46bd      	mov	sp, r7
   81384:	f85d 7b04 	ldr.w	r7, [sp], #4
   81388:	4770      	bx	lr
   8138a:	bf00      	nop

0008138c <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
   8138c:	b480      	push	{r7}
   8138e:	b083      	sub	sp, #12
   81390:	af00      	add	r7, sp, #0
   81392:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
   81394:	687b      	ldr	r3, [r7, #4]
   81396:	691b      	ldr	r3, [r3, #16]
}
   81398:	4618      	mov	r0, r3
   8139a:	370c      	adds	r7, #12
   8139c:	46bd      	mov	sp, r7
   8139e:	f85d 7b04 	ldr.w	r7, [sp], #4
   813a2:	4770      	bx	lr

000813a4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   813a4:	b480      	push	{r7}
   813a6:	b083      	sub	sp, #12
   813a8:	af00      	add	r7, sp, #0
   813aa:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   813ac:	687b      	ldr	r3, [r7, #4]
   813ae:	695b      	ldr	r3, [r3, #20]
}
   813b0:	4618      	mov	r0, r3
   813b2:	370c      	adds	r7, #12
   813b4:	46bd      	mov	sp, r7
   813b6:	f85d 7b04 	ldr.w	r7, [sp], #4
   813ba:	4770      	bx	lr

000813bc <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   813bc:	b480      	push	{r7}
   813be:	b085      	sub	sp, #20
   813c0:	af00      	add	r7, sp, #0
   813c2:	6078      	str	r0, [r7, #4]
   813c4:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   813c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   813ca:	60fb      	str	r3, [r7, #12]

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   813cc:	e006      	b.n	813dc <usart_putchar+0x20>
		if (!timeout--) {
   813ce:	68fb      	ldr	r3, [r7, #12]
   813d0:	1e5a      	subs	r2, r3, #1
   813d2:	60fa      	str	r2, [r7, #12]
   813d4:	2b00      	cmp	r3, #0
   813d6:	d101      	bne.n	813dc <usart_putchar+0x20>
			return 1;
   813d8:	2301      	movs	r3, #1
   813da:	e00b      	b.n	813f4 <usart_putchar+0x38>
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   813dc:	687b      	ldr	r3, [r7, #4]
   813de:	695b      	ldr	r3, [r3, #20]
   813e0:	f003 0302 	and.w	r3, r3, #2
   813e4:	2b00      	cmp	r3, #0
   813e6:	d0f2      	beq.n	813ce <usart_putchar+0x12>
		if (!timeout--) {
			return 1;
		}
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   813e8:	683b      	ldr	r3, [r7, #0]
   813ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
   813ee:	687b      	ldr	r3, [r7, #4]
   813f0:	61da      	str	r2, [r3, #28]

	return 0;
   813f2:	2300      	movs	r3, #0
}
   813f4:	4618      	mov	r0, r3
   813f6:	3714      	adds	r7, #20
   813f8:	46bd      	mov	sp, r7
   813fa:	f85d 7b04 	ldr.w	r7, [sp], #4
   813fe:	4770      	bx	lr

00081400 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   81400:	b480      	push	{r7}
   81402:	b085      	sub	sp, #20
   81404:	af00      	add	r7, sp, #0
   81406:	6078      	str	r0, [r7, #4]
   81408:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   8140a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   8140e:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81410:	e006      	b.n	81420 <usart_getchar+0x20>
		if (!timeout--) {
   81412:	68fb      	ldr	r3, [r7, #12]
   81414:	1e5a      	subs	r2, r3, #1
   81416:	60fa      	str	r2, [r7, #12]
   81418:	2b00      	cmp	r3, #0
   8141a:	d101      	bne.n	81420 <usart_getchar+0x20>
			return 1;
   8141c:	2301      	movs	r3, #1
   8141e:	e00c      	b.n	8143a <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81420:	687b      	ldr	r3, [r7, #4]
   81422:	695b      	ldr	r3, [r3, #20]
   81424:	f003 0301 	and.w	r3, r3, #1
   81428:	2b00      	cmp	r3, #0
   8142a:	d0f2      	beq.n	81412 <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8142c:	687b      	ldr	r3, [r7, #4]
   8142e:	699b      	ldr	r3, [r3, #24]
   81430:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81434:	683b      	ldr	r3, [r7, #0]
   81436:	601a      	str	r2, [r3, #0]

	return 0;
   81438:	2300      	movs	r3, #0
}
   8143a:	4618      	mov	r0, r3
   8143c:	3714      	adds	r7, #20
   8143e:	46bd      	mov	sp, r7
   81440:	f85d 7b04 	ldr.w	r7, [sp], #4
   81444:	4770      	bx	lr
   81446:	bf00      	nop

00081448 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   81448:	b480      	push	{r7}
   8144a:	b083      	sub	sp, #12
   8144c:	af00      	add	r7, sp, #0
   8144e:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   81450:	687a      	ldr	r2, [r7, #4]
   81452:	4b05      	ldr	r3, [pc, #20]	; (81468 <wdt_restart+0x20>)
   81454:	429a      	cmp	r2, r3
   81456:	d102      	bne.n	8145e <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   81458:	687b      	ldr	r3, [r7, #4]
   8145a:	4a04      	ldr	r2, [pc, #16]	; (8146c <wdt_restart+0x24>)
   8145c:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   8145e:	370c      	adds	r7, #12
   81460:	46bd      	mov	sp, r7
   81462:	f85d 7b04 	ldr.w	r7, [sp], #4
   81466:	4770      	bx	lr
   81468:	400e1a50 	.word	0x400e1a50
   8146c:	a5000001 	.word	0xa5000001

00081470 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   81470:	b480      	push	{r7}
   81472:	b083      	sub	sp, #12
   81474:	af00      	add	r7, sp, #0
   81476:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   81478:	687b      	ldr	r3, [r7, #4]
   8147a:	689b      	ldr	r3, [r3, #8]
}
   8147c:	4618      	mov	r0, r3
   8147e:	370c      	adds	r7, #12
   81480:	46bd      	mov	sp, r7
   81482:	f85d 7b04 	ldr.w	r7, [sp], #4
   81486:	4770      	bx	lr

00081488 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81488:	b480      	push	{r7}
   8148a:	af00      	add	r7, sp, #0
	while (1) {
	}
   8148c:	e7fe      	b.n	8148c <Dummy_Handler+0x4>
   8148e:	bf00      	nop

00081490 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81490:	b580      	push	{r7, lr}
   81492:	b082      	sub	sp, #8
   81494:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   81496:	4b1e      	ldr	r3, [pc, #120]	; (81510 <Reset_Handler+0x80>)
   81498:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   8149a:	4b1e      	ldr	r3, [pc, #120]	; (81514 <Reset_Handler+0x84>)
   8149c:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   8149e:	687a      	ldr	r2, [r7, #4]
   814a0:	683b      	ldr	r3, [r7, #0]
   814a2:	429a      	cmp	r2, r3
   814a4:	d00c      	beq.n	814c0 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   814a6:	e007      	b.n	814b8 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   814a8:	683b      	ldr	r3, [r7, #0]
   814aa:	1d1a      	adds	r2, r3, #4
   814ac:	603a      	str	r2, [r7, #0]
   814ae:	687a      	ldr	r2, [r7, #4]
   814b0:	1d11      	adds	r1, r2, #4
   814b2:	6079      	str	r1, [r7, #4]
   814b4:	6812      	ldr	r2, [r2, #0]
   814b6:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   814b8:	683a      	ldr	r2, [r7, #0]
   814ba:	4b17      	ldr	r3, [pc, #92]	; (81518 <Reset_Handler+0x88>)
   814bc:	429a      	cmp	r2, r3
   814be:	d3f3      	bcc.n	814a8 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   814c0:	4b16      	ldr	r3, [pc, #88]	; (8151c <Reset_Handler+0x8c>)
   814c2:	603b      	str	r3, [r7, #0]
   814c4:	e004      	b.n	814d0 <Reset_Handler+0x40>
		*pDest++ = 0;
   814c6:	683b      	ldr	r3, [r7, #0]
   814c8:	1d1a      	adds	r2, r3, #4
   814ca:	603a      	str	r2, [r7, #0]
   814cc:	2200      	movs	r2, #0
   814ce:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   814d0:	683a      	ldr	r2, [r7, #0]
   814d2:	4b13      	ldr	r3, [pc, #76]	; (81520 <Reset_Handler+0x90>)
   814d4:	429a      	cmp	r2, r3
   814d6:	d3f6      	bcc.n	814c6 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   814d8:	4b12      	ldr	r3, [pc, #72]	; (81524 <Reset_Handler+0x94>)
   814da:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   814dc:	4a12      	ldr	r2, [pc, #72]	; (81528 <Reset_Handler+0x98>)
   814de:	687b      	ldr	r3, [r7, #4]
   814e0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   814e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   814e8:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   814ea:	687b      	ldr	r3, [r7, #4]
   814ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   814f0:	d309      	bcc.n	81506 <Reset_Handler+0x76>
   814f2:	687a      	ldr	r2, [r7, #4]
   814f4:	4b0d      	ldr	r3, [pc, #52]	; (8152c <Reset_Handler+0x9c>)
   814f6:	429a      	cmp	r2, r3
   814f8:	d805      	bhi.n	81506 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   814fa:	4b0b      	ldr	r3, [pc, #44]	; (81528 <Reset_Handler+0x98>)
   814fc:	4a0a      	ldr	r2, [pc, #40]	; (81528 <Reset_Handler+0x98>)
   814fe:	6892      	ldr	r2, [r2, #8]
   81500:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81504:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81506:	4b0a      	ldr	r3, [pc, #40]	; (81530 <Reset_Handler+0xa0>)
   81508:	4798      	blx	r3

	/* Branch to main function */
	main();
   8150a:	4b0a      	ldr	r3, [pc, #40]	; (81534 <Reset_Handler+0xa4>)
   8150c:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   8150e:	e7fe      	b.n	8150e <Reset_Handler+0x7e>
   81510:	00084810 	.word	0x00084810
   81514:	20070000 	.word	0x20070000
   81518:	20070438 	.word	0x20070438
   8151c:	20070438 	.word	0x20070438
   81520:	2007a67c 	.word	0x2007a67c
   81524:	00080000 	.word	0x00080000
   81528:	e000ed00 	.word	0xe000ed00
   8152c:	200fffff 	.word	0x200fffff
   81530:	00084411 	.word	0x00084411
   81534:	000840c9 	.word	0x000840c9

00081538 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   81538:	b480      	push	{r7}
   8153a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8153c:	4b56      	ldr	r3, [pc, #344]	; (81698 <SystemCoreClockUpdate+0x160>)
   8153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81540:	f003 0303 	and.w	r3, r3, #3
   81544:	2b03      	cmp	r3, #3
   81546:	f200 808a 	bhi.w	8165e <SystemCoreClockUpdate+0x126>
   8154a:	a101      	add	r1, pc, #4	; (adr r1, 81550 <SystemCoreClockUpdate+0x18>)
   8154c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   81550:	00081561 	.word	0x00081561
   81554:	00081581 	.word	0x00081581
   81558:	000815d1 	.word	0x000815d1
   8155c:	000815d1 	.word	0x000815d1
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81560:	4b4e      	ldr	r3, [pc, #312]	; (8169c <SystemCoreClockUpdate+0x164>)
   81562:	695b      	ldr	r3, [r3, #20]
   81564:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81568:	2b00      	cmp	r3, #0
   8156a:	d004      	beq.n	81576 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8156c:	4b4c      	ldr	r3, [pc, #304]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8156e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81572:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   81574:	e073      	b.n	8165e <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81576:	4b4a      	ldr	r3, [pc, #296]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81578:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   8157c:	601a      	str	r2, [r3, #0]
		}
		break;
   8157e:	e06e      	b.n	8165e <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81580:	4b45      	ldr	r3, [pc, #276]	; (81698 <SystemCoreClockUpdate+0x160>)
   81582:	6a1b      	ldr	r3, [r3, #32]
   81584:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81588:	2b00      	cmp	r3, #0
   8158a:	d003      	beq.n	81594 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8158c:	4b44      	ldr	r3, [pc, #272]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8158e:	4a45      	ldr	r2, [pc, #276]	; (816a4 <SystemCoreClockUpdate+0x16c>)
   81590:	601a      	str	r2, [r3, #0]
   81592:	e01c      	b.n	815ce <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81594:	4b42      	ldr	r3, [pc, #264]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81596:	4a44      	ldr	r2, [pc, #272]	; (816a8 <SystemCoreClockUpdate+0x170>)
   81598:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8159a:	4b3f      	ldr	r3, [pc, #252]	; (81698 <SystemCoreClockUpdate+0x160>)
   8159c:	6a1b      	ldr	r3, [r3, #32]
   8159e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815a2:	2b10      	cmp	r3, #16
   815a4:	d004      	beq.n	815b0 <SystemCoreClockUpdate+0x78>
   815a6:	2b20      	cmp	r3, #32
   815a8:	d008      	beq.n	815bc <SystemCoreClockUpdate+0x84>
   815aa:	2b00      	cmp	r3, #0
   815ac:	d00e      	beq.n	815cc <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   815ae:	e00e      	b.n	815ce <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   815b0:	4b3b      	ldr	r3, [pc, #236]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815b2:	681b      	ldr	r3, [r3, #0]
   815b4:	005a      	lsls	r2, r3, #1
   815b6:	4b3a      	ldr	r3, [pc, #232]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815b8:	601a      	str	r2, [r3, #0]
				break;
   815ba:	e008      	b.n	815ce <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   815bc:	4b38      	ldr	r3, [pc, #224]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815be:	681a      	ldr	r2, [r3, #0]
   815c0:	4613      	mov	r3, r2
   815c2:	005b      	lsls	r3, r3, #1
   815c4:	441a      	add	r2, r3
   815c6:	4b36      	ldr	r3, [pc, #216]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815c8:	601a      	str	r2, [r3, #0]
				break;
   815ca:	e000      	b.n	815ce <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   815cc:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   815ce:	e046      	b.n	8165e <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   815d0:	4b31      	ldr	r3, [pc, #196]	; (81698 <SystemCoreClockUpdate+0x160>)
   815d2:	6a1b      	ldr	r3, [r3, #32]
   815d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   815d8:	2b00      	cmp	r3, #0
   815da:	d003      	beq.n	815e4 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   815dc:	4b30      	ldr	r3, [pc, #192]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815de:	4a31      	ldr	r2, [pc, #196]	; (816a4 <SystemCoreClockUpdate+0x16c>)
   815e0:	601a      	str	r2, [r3, #0]
   815e2:	e01c      	b.n	8161e <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   815e4:	4b2e      	ldr	r3, [pc, #184]	; (816a0 <SystemCoreClockUpdate+0x168>)
   815e6:	4a30      	ldr	r2, [pc, #192]	; (816a8 <SystemCoreClockUpdate+0x170>)
   815e8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   815ea:	4b2b      	ldr	r3, [pc, #172]	; (81698 <SystemCoreClockUpdate+0x160>)
   815ec:	6a1b      	ldr	r3, [r3, #32]
   815ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815f2:	2b10      	cmp	r3, #16
   815f4:	d004      	beq.n	81600 <SystemCoreClockUpdate+0xc8>
   815f6:	2b20      	cmp	r3, #32
   815f8:	d008      	beq.n	8160c <SystemCoreClockUpdate+0xd4>
   815fa:	2b00      	cmp	r3, #0
   815fc:	d00e      	beq.n	8161c <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   815fe:	e00e      	b.n	8161e <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81600:	4b27      	ldr	r3, [pc, #156]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81602:	681b      	ldr	r3, [r3, #0]
   81604:	005a      	lsls	r2, r3, #1
   81606:	4b26      	ldr	r3, [pc, #152]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81608:	601a      	str	r2, [r3, #0]
				break;
   8160a:	e008      	b.n	8161e <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8160c:	4b24      	ldr	r3, [pc, #144]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8160e:	681a      	ldr	r2, [r3, #0]
   81610:	4613      	mov	r3, r2
   81612:	005b      	lsls	r3, r3, #1
   81614:	441a      	add	r2, r3
   81616:	4b22      	ldr	r3, [pc, #136]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81618:	601a      	str	r2, [r3, #0]
				break;
   8161a:	e000      	b.n	8161e <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   8161c:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8161e:	4b1e      	ldr	r3, [pc, #120]	; (81698 <SystemCoreClockUpdate+0x160>)
   81620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81622:	f003 0303 	and.w	r3, r3, #3
   81626:	2b02      	cmp	r3, #2
   81628:	d115      	bne.n	81656 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8162a:	4b1b      	ldr	r3, [pc, #108]	; (81698 <SystemCoreClockUpdate+0x160>)
   8162c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   8162e:	4b1f      	ldr	r3, [pc, #124]	; (816ac <SystemCoreClockUpdate+0x174>)
   81630:	4013      	ands	r3, r2
   81632:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   81634:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81636:	4a1a      	ldr	r2, [pc, #104]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81638:	6812      	ldr	r2, [r2, #0]
   8163a:	fb02 f203 	mul.w	r2, r2, r3
   8163e:	4b18      	ldr	r3, [pc, #96]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81640:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81642:	4b17      	ldr	r3, [pc, #92]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81644:	681a      	ldr	r2, [r3, #0]
   81646:	4b14      	ldr	r3, [pc, #80]	; (81698 <SystemCoreClockUpdate+0x160>)
   81648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   8164a:	b2db      	uxtb	r3, r3
   8164c:	fbb2 f2f3 	udiv	r2, r2, r3
   81650:	4b13      	ldr	r3, [pc, #76]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81652:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   81654:	e002      	b.n	8165c <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81656:	4b12      	ldr	r3, [pc, #72]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81658:	4a15      	ldr	r2, [pc, #84]	; (816b0 <SystemCoreClockUpdate+0x178>)
   8165a:	601a      	str	r2, [r3, #0]
		}
		break;
   8165c:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8165e:	4b0e      	ldr	r3, [pc, #56]	; (81698 <SystemCoreClockUpdate+0x160>)
   81660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81662:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81666:	2b70      	cmp	r3, #112	; 0x70
   81668:	d108      	bne.n	8167c <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   8166a:	4b0d      	ldr	r3, [pc, #52]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8166c:	681a      	ldr	r2, [r3, #0]
   8166e:	4b11      	ldr	r3, [pc, #68]	; (816b4 <SystemCoreClockUpdate+0x17c>)
   81670:	fba3 1302 	umull	r1, r3, r3, r2
   81674:	085a      	lsrs	r2, r3, #1
   81676:	4b0a      	ldr	r3, [pc, #40]	; (816a0 <SystemCoreClockUpdate+0x168>)
   81678:	601a      	str	r2, [r3, #0]
   8167a:	e009      	b.n	81690 <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8167c:	4b08      	ldr	r3, [pc, #32]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8167e:	681a      	ldr	r2, [r3, #0]
   81680:	4b05      	ldr	r3, [pc, #20]	; (81698 <SystemCoreClockUpdate+0x160>)
   81682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81684:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81688:	091b      	lsrs	r3, r3, #4
   8168a:	40da      	lsrs	r2, r3
   8168c:	4b04      	ldr	r3, [pc, #16]	; (816a0 <SystemCoreClockUpdate+0x168>)
   8168e:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   81690:	46bd      	mov	sp, r7
   81692:	f85d 7b04 	ldr.w	r7, [sp], #4
   81696:	4770      	bx	lr
   81698:	400e0600 	.word	0x400e0600
   8169c:	400e1a10 	.word	0x400e1a10
   816a0:	20070000 	.word	0x20070000
   816a4:	00b71b00 	.word	0x00b71b00
   816a8:	003d0900 	.word	0x003d0900
   816ac:	07ff0000 	.word	0x07ff0000
   816b0:	0e4e1c00 	.word	0x0e4e1c00
   816b4:	aaaaaaab 	.word	0xaaaaaaab

000816b8 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   816b8:	b480      	push	{r7}
   816ba:	b083      	sub	sp, #12
   816bc:	af00      	add	r7, sp, #0
   816be:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   816c0:	687a      	ldr	r2, [r7, #4]
   816c2:	4b1f      	ldr	r3, [pc, #124]	; (81740 <system_init_flash+0x88>)
   816c4:	429a      	cmp	r2, r3
   816c6:	d806      	bhi.n	816d6 <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   816c8:	4b1e      	ldr	r3, [pc, #120]	; (81744 <system_init_flash+0x8c>)
   816ca:	2200      	movs	r2, #0
   816cc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   816ce:	4b1e      	ldr	r3, [pc, #120]	; (81748 <system_init_flash+0x90>)
   816d0:	2200      	movs	r2, #0
   816d2:	601a      	str	r2, [r3, #0]
   816d4:	e02e      	b.n	81734 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   816d6:	687a      	ldr	r2, [r7, #4]
   816d8:	4b1c      	ldr	r3, [pc, #112]	; (8174c <system_init_flash+0x94>)
   816da:	429a      	cmp	r2, r3
   816dc:	d808      	bhi.n	816f0 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   816de:	4b19      	ldr	r3, [pc, #100]	; (81744 <system_init_flash+0x8c>)
   816e0:	f44f 7280 	mov.w	r2, #256	; 0x100
   816e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   816e6:	4b18      	ldr	r3, [pc, #96]	; (81748 <system_init_flash+0x90>)
   816e8:	f44f 7280 	mov.w	r2, #256	; 0x100
   816ec:	601a      	str	r2, [r3, #0]
   816ee:	e021      	b.n	81734 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   816f0:	687a      	ldr	r2, [r7, #4]
   816f2:	4b17      	ldr	r3, [pc, #92]	; (81750 <system_init_flash+0x98>)
   816f4:	429a      	cmp	r2, r3
   816f6:	d808      	bhi.n	8170a <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   816f8:	4b12      	ldr	r3, [pc, #72]	; (81744 <system_init_flash+0x8c>)
   816fa:	f44f 7200 	mov.w	r2, #512	; 0x200
   816fe:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81700:	4b11      	ldr	r3, [pc, #68]	; (81748 <system_init_flash+0x90>)
   81702:	f44f 7200 	mov.w	r2, #512	; 0x200
   81706:	601a      	str	r2, [r3, #0]
   81708:	e014      	b.n	81734 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   8170a:	687a      	ldr	r2, [r7, #4]
   8170c:	4b11      	ldr	r3, [pc, #68]	; (81754 <system_init_flash+0x9c>)
   8170e:	429a      	cmp	r2, r3
   81710:	d808      	bhi.n	81724 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   81712:	4b0c      	ldr	r3, [pc, #48]	; (81744 <system_init_flash+0x8c>)
   81714:	f44f 7240 	mov.w	r2, #768	; 0x300
   81718:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   8171a:	4b0b      	ldr	r3, [pc, #44]	; (81748 <system_init_flash+0x90>)
   8171c:	f44f 7240 	mov.w	r2, #768	; 0x300
   81720:	601a      	str	r2, [r3, #0]
   81722:	e007      	b.n	81734 <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   81724:	4b07      	ldr	r3, [pc, #28]	; (81744 <system_init_flash+0x8c>)
   81726:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8172a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   8172c:	4b06      	ldr	r3, [pc, #24]	; (81748 <system_init_flash+0x90>)
   8172e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81732:	601a      	str	r2, [r3, #0]
	}
}
   81734:	370c      	adds	r7, #12
   81736:	46bd      	mov	sp, r7
   81738:	f85d 7b04 	ldr.w	r7, [sp], #4
   8173c:	4770      	bx	lr
   8173e:	bf00      	nop
   81740:	0157529f 	.word	0x0157529f
   81744:	400e0a00 	.word	0x400e0a00
   81748:	400e0c00 	.word	0x400e0c00
   8174c:	0206cc7f 	.word	0x0206cc7f
   81750:	0328b73f 	.word	0x0328b73f
   81754:	04a62f7f 	.word	0x04a62f7f

00081758 <vListInitialise>:
#include <stdlib.h>
#include "FreeRTOS.h"
#include "list.h"

void vListInitialise( List_t * const pxList )
{
   81758:	b480      	push	{r7}
   8175a:	b083      	sub	sp, #12
   8175c:	af00      	add	r7, sp, #0
   8175e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81760:	687b      	ldr	r3, [r7, #4]
   81762:	f103 0208 	add.w	r2, r3, #8
   81766:	687b      	ldr	r3, [r7, #4]
   81768:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   8176a:	687b      	ldr	r3, [r7, #4]
   8176c:	f04f 32ff 	mov.w	r2, #4294967295
   81770:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81772:	687b      	ldr	r3, [r7, #4]
   81774:	f103 0208 	add.w	r2, r3, #8
   81778:	687b      	ldr	r3, [r7, #4]
   8177a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8177c:	687b      	ldr	r3, [r7, #4]
   8177e:	f103 0208 	add.w	r2, r3, #8
   81782:	687b      	ldr	r3, [r7, #4]
   81784:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   81786:	687b      	ldr	r3, [r7, #4]
   81788:	2200      	movs	r2, #0
   8178a:	601a      	str	r2, [r3, #0]
}
   8178c:	370c      	adds	r7, #12
   8178e:	46bd      	mov	sp, r7
   81790:	f85d 7b04 	ldr.w	r7, [sp], #4
   81794:	4770      	bx	lr
   81796:	bf00      	nop

00081798 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   81798:	b480      	push	{r7}
   8179a:	b083      	sub	sp, #12
   8179c:	af00      	add	r7, sp, #0
   8179e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   817a0:	687b      	ldr	r3, [r7, #4]
   817a2:	2200      	movs	r2, #0
   817a4:	611a      	str	r2, [r3, #16]
}
   817a6:	370c      	adds	r7, #12
   817a8:	46bd      	mov	sp, r7
   817aa:	f85d 7b04 	ldr.w	r7, [sp], #4
   817ae:	4770      	bx	lr

000817b0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   817b0:	b480      	push	{r7}
   817b2:	b085      	sub	sp, #20
   817b4:	af00      	add	r7, sp, #0
   817b6:	6078      	str	r0, [r7, #4]
   817b8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   817ba:	687b      	ldr	r3, [r7, #4]
   817bc:	685b      	ldr	r3, [r3, #4]
   817be:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   817c0:	683b      	ldr	r3, [r7, #0]
   817c2:	68fa      	ldr	r2, [r7, #12]
   817c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   817c6:	68fb      	ldr	r3, [r7, #12]
   817c8:	689a      	ldr	r2, [r3, #8]
   817ca:	683b      	ldr	r3, [r7, #0]
   817cc:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   817ce:	68fb      	ldr	r3, [r7, #12]
   817d0:	689b      	ldr	r3, [r3, #8]
   817d2:	683a      	ldr	r2, [r7, #0]
   817d4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   817d6:	68fb      	ldr	r3, [r7, #12]
   817d8:	683a      	ldr	r2, [r7, #0]
   817da:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   817dc:	683b      	ldr	r3, [r7, #0]
   817de:	687a      	ldr	r2, [r7, #4]
   817e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   817e2:	687b      	ldr	r3, [r7, #4]
   817e4:	681b      	ldr	r3, [r3, #0]
   817e6:	1c5a      	adds	r2, r3, #1
   817e8:	687b      	ldr	r3, [r7, #4]
   817ea:	601a      	str	r2, [r3, #0]
}
   817ec:	3714      	adds	r7, #20
   817ee:	46bd      	mov	sp, r7
   817f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   817f4:	4770      	bx	lr
   817f6:	bf00      	nop

000817f8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   817f8:	b480      	push	{r7}
   817fa:	b085      	sub	sp, #20
   817fc:	af00      	add	r7, sp, #0
   817fe:	6078      	str	r0, [r7, #4]
   81800:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   81802:	683b      	ldr	r3, [r7, #0]
   81804:	681b      	ldr	r3, [r3, #0]
   81806:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81808:	68bb      	ldr	r3, [r7, #8]
   8180a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8180e:	d103      	bne.n	81818 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81810:	687b      	ldr	r3, [r7, #4]
   81812:	691b      	ldr	r3, [r3, #16]
   81814:	60fb      	str	r3, [r7, #12]
   81816:	e00c      	b.n	81832 <vListInsert+0x3a>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81818:	687b      	ldr	r3, [r7, #4]
   8181a:	3308      	adds	r3, #8
   8181c:	60fb      	str	r3, [r7, #12]
   8181e:	e002      	b.n	81826 <vListInsert+0x2e>
   81820:	68fb      	ldr	r3, [r7, #12]
   81822:	685b      	ldr	r3, [r3, #4]
   81824:	60fb      	str	r3, [r7, #12]
   81826:	68fb      	ldr	r3, [r7, #12]
   81828:	685b      	ldr	r3, [r3, #4]
   8182a:	681a      	ldr	r2, [r3, #0]
   8182c:	68bb      	ldr	r3, [r7, #8]
   8182e:	429a      	cmp	r2, r3
   81830:	d9f6      	bls.n	81820 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81832:	68fb      	ldr	r3, [r7, #12]
   81834:	685a      	ldr	r2, [r3, #4]
   81836:	683b      	ldr	r3, [r7, #0]
   81838:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   8183a:	683b      	ldr	r3, [r7, #0]
   8183c:	685b      	ldr	r3, [r3, #4]
   8183e:	683a      	ldr	r2, [r7, #0]
   81840:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81842:	683b      	ldr	r3, [r7, #0]
   81844:	68fa      	ldr	r2, [r7, #12]
   81846:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   81848:	68fb      	ldr	r3, [r7, #12]
   8184a:	683a      	ldr	r2, [r7, #0]
   8184c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8184e:	683b      	ldr	r3, [r7, #0]
   81850:	687a      	ldr	r2, [r7, #4]
   81852:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   81854:	687b      	ldr	r3, [r7, #4]
   81856:	681b      	ldr	r3, [r3, #0]
   81858:	1c5a      	adds	r2, r3, #1
   8185a:	687b      	ldr	r3, [r7, #4]
   8185c:	601a      	str	r2, [r3, #0]
}
   8185e:	3714      	adds	r7, #20
   81860:	46bd      	mov	sp, r7
   81862:	f85d 7b04 	ldr.w	r7, [sp], #4
   81866:	4770      	bx	lr

00081868 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   81868:	b480      	push	{r7}
   8186a:	b085      	sub	sp, #20
   8186c:	af00      	add	r7, sp, #0
   8186e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   81870:	687b      	ldr	r3, [r7, #4]
   81872:	691b      	ldr	r3, [r3, #16]
   81874:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81876:	687b      	ldr	r3, [r7, #4]
   81878:	685b      	ldr	r3, [r3, #4]
   8187a:	687a      	ldr	r2, [r7, #4]
   8187c:	6892      	ldr	r2, [r2, #8]
   8187e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81880:	687b      	ldr	r3, [r7, #4]
   81882:	689b      	ldr	r3, [r3, #8]
   81884:	687a      	ldr	r2, [r7, #4]
   81886:	6852      	ldr	r2, [r2, #4]
   81888:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8188a:	68fb      	ldr	r3, [r7, #12]
   8188c:	685a      	ldr	r2, [r3, #4]
   8188e:	687b      	ldr	r3, [r7, #4]
   81890:	429a      	cmp	r2, r3
   81892:	d103      	bne.n	8189c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81894:	687b      	ldr	r3, [r7, #4]
   81896:	689a      	ldr	r2, [r3, #8]
   81898:	68fb      	ldr	r3, [r7, #12]
   8189a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   8189c:	687b      	ldr	r3, [r7, #4]
   8189e:	2200      	movs	r2, #0
   818a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   818a2:	68fb      	ldr	r3, [r7, #12]
   818a4:	681b      	ldr	r3, [r3, #0]
   818a6:	1e5a      	subs	r2, r3, #1
   818a8:	68fb      	ldr	r3, [r7, #12]
   818aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   818ac:	68fb      	ldr	r3, [r7, #12]
   818ae:	681b      	ldr	r3, [r3, #0]
}
   818b0:	4618      	mov	r0, r3
   818b2:	3714      	adds	r7, #20
   818b4:	46bd      	mov	sp, r7
   818b6:	f85d 7b04 	ldr.w	r7, [sp], #4
   818ba:	4770      	bx	lr

000818bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   818bc:	b480      	push	{r7}
   818be:	b085      	sub	sp, #20
   818c0:	af00      	add	r7, sp, #0
   818c2:	60f8      	str	r0, [r7, #12]
   818c4:	60b9      	str	r1, [r7, #8]
   818c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   818c8:	68fb      	ldr	r3, [r7, #12]
   818ca:	3b04      	subs	r3, #4
   818cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   818ce:	68fb      	ldr	r3, [r7, #12]
   818d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   818d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   818d6:	68fb      	ldr	r3, [r7, #12]
   818d8:	3b04      	subs	r3, #4
   818da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   818dc:	68ba      	ldr	r2, [r7, #8]
   818de:	68fb      	ldr	r3, [r7, #12]
   818e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   818e2:	68fb      	ldr	r3, [r7, #12]
   818e4:	3b04      	subs	r3, #4
   818e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   818e8:	4a09      	ldr	r2, [pc, #36]	; (81910 <pxPortInitialiseStack+0x54>)
   818ea:	68fb      	ldr	r3, [r7, #12]
   818ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   818ee:	68fb      	ldr	r3, [r7, #12]
   818f0:	3b14      	subs	r3, #20
   818f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   818f4:	687a      	ldr	r2, [r7, #4]
   818f6:	68fb      	ldr	r3, [r7, #12]
   818f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   818fa:	68fb      	ldr	r3, [r7, #12]
   818fc:	3b20      	subs	r3, #32
   818fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   81900:	68fb      	ldr	r3, [r7, #12]
}
   81902:	4618      	mov	r0, r3
   81904:	3714      	adds	r7, #20
   81906:	46bd      	mov	sp, r7
   81908:	f85d 7b04 	ldr.w	r7, [sp], #4
   8190c:	4770      	bx	lr
   8190e:	bf00      	nop
   81910:	00081915 	.word	0x00081915

00081914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   81914:	b580      	push	{r7, lr}
   81916:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   81918:	4b05      	ldr	r3, [pc, #20]	; (81930 <prvTaskExitError+0x1c>)
   8191a:	681b      	ldr	r3, [r3, #0]
   8191c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81920:	d002      	beq.n	81928 <prvTaskExitError+0x14>
   81922:	4b04      	ldr	r3, [pc, #16]	; (81934 <prvTaskExitError+0x20>)
   81924:	4798      	blx	r3
   81926:	e7fe      	b.n	81926 <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
   81928:	4b02      	ldr	r3, [pc, #8]	; (81934 <prvTaskExitError+0x20>)
   8192a:	4798      	blx	r3
	for( ;; );
   8192c:	e7fe      	b.n	8192c <prvTaskExitError+0x18>
   8192e:	bf00      	nop
   81930:	20070004 	.word	0x20070004
   81934:	00081ae1 	.word	0x00081ae1

00081938 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   81938:	4b07      	ldr	r3, [pc, #28]	; (81958 <pxCurrentTCBConst2>)
   8193a:	6819      	ldr	r1, [r3, #0]
   8193c:	6808      	ldr	r0, [r1, #0]
   8193e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81942:	f380 8809 	msr	PSP, r0
   81946:	f3bf 8f6f 	isb	sy
   8194a:	f04f 0000 	mov.w	r0, #0
   8194e:	f380 8811 	msr	BASEPRI, r0
   81952:	f04e 0e0d 	orr.w	lr, lr, #13
   81956:	4770      	bx	lr

00081958 <pxCurrentTCBConst2>:
   81958:	2007a4e4 	.word	0x2007a4e4

0008195c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   8195c:	4806      	ldr	r0, [pc, #24]	; (81978 <prvPortStartFirstTask+0x1c>)
   8195e:	6800      	ldr	r0, [r0, #0]
   81960:	6800      	ldr	r0, [r0, #0]
   81962:	f380 8808 	msr	MSP, r0
   81966:	b662      	cpsie	i
   81968:	b661      	cpsie	f
   8196a:	f3bf 8f4f 	dsb	sy
   8196e:	f3bf 8f6f 	isb	sy
   81972:	df00      	svc	0
   81974:	bf00      	nop
   81976:	0000      	.short	0x0000
   81978:	e000ed08 	.word	0xe000ed08

0008197c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   8197c:	b580      	push	{r7, lr}
   8197e:	b084      	sub	sp, #16
   81980:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   81982:	4b28      	ldr	r3, [pc, #160]	; (81a24 <xPortStartScheduler+0xa8>)
   81984:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   81986:	68fb      	ldr	r3, [r7, #12]
   81988:	781b      	ldrb	r3, [r3, #0]
   8198a:	b2db      	uxtb	r3, r3
   8198c:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   8198e:	68fb      	ldr	r3, [r7, #12]
   81990:	22ff      	movs	r2, #255	; 0xff
   81992:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   81994:	68fb      	ldr	r3, [r7, #12]
   81996:	781b      	ldrb	r3, [r3, #0]
   81998:	b2db      	uxtb	r3, r3
   8199a:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   8199c:	79fb      	ldrb	r3, [r7, #7]
   8199e:	b2db      	uxtb	r3, r3
   819a0:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
   819a4:	b2da      	uxtb	r2, r3
   819a6:	4b20      	ldr	r3, [pc, #128]	; (81a28 <xPortStartScheduler+0xac>)
   819a8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   819aa:	4b20      	ldr	r3, [pc, #128]	; (81a2c <xPortStartScheduler+0xb0>)
   819ac:	2207      	movs	r2, #7
   819ae:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   819b0:	e009      	b.n	819c6 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
   819b2:	4b1e      	ldr	r3, [pc, #120]	; (81a2c <xPortStartScheduler+0xb0>)
   819b4:	681b      	ldr	r3, [r3, #0]
   819b6:	1e5a      	subs	r2, r3, #1
   819b8:	4b1c      	ldr	r3, [pc, #112]	; (81a2c <xPortStartScheduler+0xb0>)
   819ba:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   819bc:	79fb      	ldrb	r3, [r7, #7]
   819be:	b2db      	uxtb	r3, r3
   819c0:	005b      	lsls	r3, r3, #1
   819c2:	b2db      	uxtb	r3, r3
   819c4:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   819c6:	79fb      	ldrb	r3, [r7, #7]
   819c8:	b2db      	uxtb	r3, r3
   819ca:	b2db      	uxtb	r3, r3
   819cc:	b25b      	sxtb	r3, r3
   819ce:	2b00      	cmp	r3, #0
   819d0:	dbef      	blt.n	819b2 <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   819d2:	4b16      	ldr	r3, [pc, #88]	; (81a2c <xPortStartScheduler+0xb0>)
   819d4:	681b      	ldr	r3, [r3, #0]
   819d6:	021a      	lsls	r2, r3, #8
   819d8:	4b14      	ldr	r3, [pc, #80]	; (81a2c <xPortStartScheduler+0xb0>)
   819da:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   819dc:	4b13      	ldr	r3, [pc, #76]	; (81a2c <xPortStartScheduler+0xb0>)
   819de:	681b      	ldr	r3, [r3, #0]
   819e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   819e4:	4b11      	ldr	r3, [pc, #68]	; (81a2c <xPortStartScheduler+0xb0>)
   819e6:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   819e8:	68bb      	ldr	r3, [r7, #8]
   819ea:	b2da      	uxtb	r2, r3
   819ec:	68fb      	ldr	r3, [r7, #12]
   819ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   819f0:	4b0f      	ldr	r3, [pc, #60]	; (81a30 <xPortStartScheduler+0xb4>)
   819f2:	4a0f      	ldr	r2, [pc, #60]	; (81a30 <xPortStartScheduler+0xb4>)
   819f4:	6812      	ldr	r2, [r2, #0]
   819f6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   819fa:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   819fc:	4b0c      	ldr	r3, [pc, #48]	; (81a30 <xPortStartScheduler+0xb4>)
   819fe:	4a0c      	ldr	r2, [pc, #48]	; (81a30 <xPortStartScheduler+0xb4>)
   81a00:	6812      	ldr	r2, [r2, #0]
   81a02:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81a06:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81a08:	4b0a      	ldr	r3, [pc, #40]	; (81a34 <xPortStartScheduler+0xb8>)
   81a0a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81a0c:	4b0a      	ldr	r3, [pc, #40]	; (81a38 <xPortStartScheduler+0xbc>)
   81a0e:	2200      	movs	r2, #0
   81a10:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81a12:	4b0a      	ldr	r3, [pc, #40]	; (81a3c <xPortStartScheduler+0xc0>)
   81a14:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
   81a16:	4b0a      	ldr	r3, [pc, #40]	; (81a40 <xPortStartScheduler+0xc4>)
   81a18:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   81a1a:	2300      	movs	r3, #0
}
   81a1c:	4618      	mov	r0, r3
   81a1e:	3710      	adds	r7, #16
   81a20:	46bd      	mov	sp, r7
   81a22:	bd80      	pop	{r7, pc}
   81a24:	e000e400 	.word	0xe000e400
   81a28:	200704c4 	.word	0x200704c4
   81a2c:	200704c8 	.word	0x200704c8
   81a30:	e000ed20 	.word	0xe000ed20
   81a34:	00081b75 	.word	0x00081b75
   81a38:	20070004 	.word	0x20070004
   81a3c:	0008195d 	.word	0x0008195d
   81a40:	00081915 	.word	0x00081915

00081a44 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   81a44:	b480      	push	{r7}
   81a46:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81a48:	4b05      	ldr	r3, [pc, #20]	; (81a60 <vPortYield+0x1c>)
   81a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81a4e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
   81a50:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   81a54:	f3bf 8f6f 	isb	sy
}
   81a58:	46bd      	mov	sp, r7
   81a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
   81a5e:	4770      	bx	lr
   81a60:	e000ed04 	.word	0xe000ed04

00081a64 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81a64:	b580      	push	{r7, lr}
   81a66:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   81a68:	4b0c      	ldr	r3, [pc, #48]	; (81a9c <vPortEnterCritical+0x38>)
   81a6a:	4798      	blx	r3
	uxCriticalNesting++;
   81a6c:	4b0c      	ldr	r3, [pc, #48]	; (81aa0 <vPortEnterCritical+0x3c>)
   81a6e:	681b      	ldr	r3, [r3, #0]
   81a70:	1c5a      	adds	r2, r3, #1
   81a72:	4b0b      	ldr	r3, [pc, #44]	; (81aa0 <vPortEnterCritical+0x3c>)
   81a74:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   81a76:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   81a7a:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   81a7e:	4b08      	ldr	r3, [pc, #32]	; (81aa0 <vPortEnterCritical+0x3c>)
   81a80:	681b      	ldr	r3, [r3, #0]
   81a82:	2b01      	cmp	r3, #1
   81a84:	d108      	bne.n	81a98 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   81a86:	4b07      	ldr	r3, [pc, #28]	; (81aa4 <vPortEnterCritical+0x40>)
   81a88:	681b      	ldr	r3, [r3, #0]
   81a8a:	f003 031f 	and.w	r3, r3, #31
   81a8e:	2b00      	cmp	r3, #0
   81a90:	d002      	beq.n	81a98 <vPortEnterCritical+0x34>
   81a92:	4b02      	ldr	r3, [pc, #8]	; (81a9c <vPortEnterCritical+0x38>)
   81a94:	4798      	blx	r3
   81a96:	e7fe      	b.n	81a96 <vPortEnterCritical+0x32>
	}
}
   81a98:	bd80      	pop	{r7, pc}
   81a9a:	bf00      	nop
   81a9c:	00081ae1 	.word	0x00081ae1
   81aa0:	20070004 	.word	0x20070004
   81aa4:	e000ed04 	.word	0xe000ed04

00081aa8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81aa8:	b580      	push	{r7, lr}
   81aaa:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   81aac:	4b09      	ldr	r3, [pc, #36]	; (81ad4 <vPortExitCritical+0x2c>)
   81aae:	681b      	ldr	r3, [r3, #0]
   81ab0:	2b00      	cmp	r3, #0
   81ab2:	d102      	bne.n	81aba <vPortExitCritical+0x12>
   81ab4:	4b08      	ldr	r3, [pc, #32]	; (81ad8 <vPortExitCritical+0x30>)
   81ab6:	4798      	blx	r3
   81ab8:	e7fe      	b.n	81ab8 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   81aba:	4b06      	ldr	r3, [pc, #24]	; (81ad4 <vPortExitCritical+0x2c>)
   81abc:	681b      	ldr	r3, [r3, #0]
   81abe:	1e5a      	subs	r2, r3, #1
   81ac0:	4b04      	ldr	r3, [pc, #16]	; (81ad4 <vPortExitCritical+0x2c>)
   81ac2:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   81ac4:	4b03      	ldr	r3, [pc, #12]	; (81ad4 <vPortExitCritical+0x2c>)
   81ac6:	681b      	ldr	r3, [r3, #0]
   81ac8:	2b00      	cmp	r3, #0
   81aca:	d102      	bne.n	81ad2 <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   81acc:	2000      	movs	r0, #0
   81ace:	4b03      	ldr	r3, [pc, #12]	; (81adc <vPortExitCritical+0x34>)
   81ad0:	4798      	blx	r3
	}
}
   81ad2:	bd80      	pop	{r7, pc}
   81ad4:	20070004 	.word	0x20070004
   81ad8:	00081ae1 	.word	0x00081ae1
   81adc:	00081af5 	.word	0x00081af5

00081ae0 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81ae0:	f3ef 8011 	mrs	r0, BASEPRI
   81ae4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81ae8:	f381 8811 	msr	BASEPRI, r1
   81aec:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   81aee:	2300      	movs	r3, #0
}
   81af0:	4618      	mov	r0, r3
   81af2:	bf00      	nop

00081af4 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   81af4:	f380 8811 	msr	BASEPRI, r0
   81af8:	4770      	bx	lr
   81afa:	bf00      	nop

00081afc <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   81afc:	f3ef 8009 	mrs	r0, PSP
   81b00:	f3bf 8f6f 	isb	sy
   81b04:	4b0d      	ldr	r3, [pc, #52]	; (81b3c <pxCurrentTCBConst>)
   81b06:	681a      	ldr	r2, [r3, #0]
   81b08:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b0c:	6010      	str	r0, [r2, #0]
   81b0e:	e92d 4008 	stmdb	sp!, {r3, lr}
   81b12:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81b16:	f380 8811 	msr	BASEPRI, r0
   81b1a:	f001 f973 	bl	82e04 <vTaskSwitchContext>
   81b1e:	f04f 0000 	mov.w	r0, #0
   81b22:	f380 8811 	msr	BASEPRI, r0
   81b26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81b2a:	6819      	ldr	r1, [r3, #0]
   81b2c:	6808      	ldr	r0, [r1, #0]
   81b2e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b32:	f380 8809 	msr	PSP, r0
   81b36:	f3bf 8f6f 	isb	sy
   81b3a:	4770      	bx	lr

00081b3c <pxCurrentTCBConst>:
   81b3c:	2007a4e4 	.word	0x2007a4e4

00081b40 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   81b40:	b580      	push	{r7, lr}
   81b42:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81b44:	4b07      	ldr	r3, [pc, #28]	; (81b64 <SysTick_Handler+0x24>)
   81b46:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   81b48:	4b07      	ldr	r3, [pc, #28]	; (81b68 <SysTick_Handler+0x28>)
   81b4a:	4798      	blx	r3
   81b4c:	4603      	mov	r3, r0
   81b4e:	2b00      	cmp	r3, #0
   81b50:	d003      	beq.n	81b5a <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81b52:	4b06      	ldr	r3, [pc, #24]	; (81b6c <SysTick_Handler+0x2c>)
   81b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81b58:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81b5a:	2000      	movs	r0, #0
   81b5c:	4b04      	ldr	r3, [pc, #16]	; (81b70 <SysTick_Handler+0x30>)
   81b5e:	4798      	blx	r3
}
   81b60:	bd80      	pop	{r7, pc}
   81b62:	bf00      	nop
   81b64:	00081ae1 	.word	0x00081ae1
   81b68:	00082c89 	.word	0x00082c89
   81b6c:	e000ed04 	.word	0xe000ed04
   81b70:	00081af5 	.word	0x00081af5

00081b74 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   81b74:	b480      	push	{r7}
   81b76:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   81b78:	4b07      	ldr	r3, [pc, #28]	; (81b98 <vPortSetupTimerInterrupt+0x24>)
   81b7a:	4a08      	ldr	r2, [pc, #32]	; (81b9c <vPortSetupTimerInterrupt+0x28>)
   81b7c:	6811      	ldr	r1, [r2, #0]
   81b7e:	4a08      	ldr	r2, [pc, #32]	; (81ba0 <vPortSetupTimerInterrupt+0x2c>)
   81b80:	fba2 0201 	umull	r0, r2, r2, r1
   81b84:	08d2      	lsrs	r2, r2, #3
   81b86:	3a01      	subs	r2, #1
   81b88:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   81b8a:	4b06      	ldr	r3, [pc, #24]	; (81ba4 <vPortSetupTimerInterrupt+0x30>)
   81b8c:	2207      	movs	r2, #7
   81b8e:	601a      	str	r2, [r3, #0]
}
   81b90:	46bd      	mov	sp, r7
   81b92:	f85d 7b04 	ldr.w	r7, [sp], #4
   81b96:	4770      	bx	lr
   81b98:	e000e014 	.word	0xe000e014
   81b9c:	20070000 	.word	0x20070000
   81ba0:	cccccccd 	.word	0xcccccccd
   81ba4:	e000e010 	.word	0xe000e010

00081ba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   81ba8:	b580      	push	{r7, lr}
   81baa:	b082      	sub	sp, #8
   81bac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   81bae:	f3ef 8305 	mrs	r3, IPSR
   81bb2:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   81bb4:	687b      	ldr	r3, [r7, #4]
   81bb6:	2b0f      	cmp	r3, #15
   81bb8:	d90c      	bls.n	81bd4 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   81bba:	4a0d      	ldr	r2, [pc, #52]	; (81bf0 <vPortValidateInterruptPriority+0x48>)
   81bbc:	687b      	ldr	r3, [r7, #4]
   81bbe:	4413      	add	r3, r2
   81bc0:	781b      	ldrb	r3, [r3, #0]
   81bc2:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   81bc4:	4b0b      	ldr	r3, [pc, #44]	; (81bf4 <vPortValidateInterruptPriority+0x4c>)
   81bc6:	781b      	ldrb	r3, [r3, #0]
   81bc8:	78fa      	ldrb	r2, [r7, #3]
   81bca:	429a      	cmp	r2, r3
   81bcc:	d202      	bcs.n	81bd4 <vPortValidateInterruptPriority+0x2c>
   81bce:	4b0a      	ldr	r3, [pc, #40]	; (81bf8 <vPortValidateInterruptPriority+0x50>)
   81bd0:	4798      	blx	r3
   81bd2:	e7fe      	b.n	81bd2 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   81bd4:	4b09      	ldr	r3, [pc, #36]	; (81bfc <vPortValidateInterruptPriority+0x54>)
   81bd6:	681b      	ldr	r3, [r3, #0]
   81bd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81bdc:	4b08      	ldr	r3, [pc, #32]	; (81c00 <vPortValidateInterruptPriority+0x58>)
   81bde:	681b      	ldr	r3, [r3, #0]
   81be0:	429a      	cmp	r2, r3
   81be2:	d902      	bls.n	81bea <vPortValidateInterruptPriority+0x42>
   81be4:	4b04      	ldr	r3, [pc, #16]	; (81bf8 <vPortValidateInterruptPriority+0x50>)
   81be6:	4798      	blx	r3
   81be8:	e7fe      	b.n	81be8 <vPortValidateInterruptPriority+0x40>
	}
   81bea:	3708      	adds	r7, #8
   81bec:	46bd      	mov	sp, r7
   81bee:	bd80      	pop	{r7, pc}
   81bf0:	e000e3f0 	.word	0xe000e3f0
   81bf4:	200704c4 	.word	0x200704c4
   81bf8:	00081ae1 	.word	0x00081ae1
   81bfc:	e000ed0c 	.word	0xe000ed0c
   81c00:	200704c8 	.word	0x200704c8

00081c04 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81c04:	b580      	push	{r7, lr}
   81c06:	b086      	sub	sp, #24
   81c08:	af00      	add	r7, sp, #0
   81c0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81c0c:	2300      	movs	r3, #0
   81c0e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
   81c10:	4b4f      	ldr	r3, [pc, #316]	; (81d50 <pvPortMalloc+0x14c>)
   81c12:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81c14:	4b4f      	ldr	r3, [pc, #316]	; (81d54 <pvPortMalloc+0x150>)
   81c16:	681b      	ldr	r3, [r3, #0]
   81c18:	2b00      	cmp	r3, #0
   81c1a:	d101      	bne.n	81c20 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
   81c1c:	4b4e      	ldr	r3, [pc, #312]	; (81d58 <pvPortMalloc+0x154>)
   81c1e:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
   81c20:	4b4e      	ldr	r3, [pc, #312]	; (81d5c <pvPortMalloc+0x158>)
   81c22:	681a      	ldr	r2, [r3, #0]
   81c24:	687b      	ldr	r3, [r7, #4]
   81c26:	4013      	ands	r3, r2
   81c28:	2b00      	cmp	r3, #0
   81c2a:	d17d      	bne.n	81d28 <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
   81c2c:	687b      	ldr	r3, [r7, #4]
   81c2e:	2b00      	cmp	r3, #0
   81c30:	d015      	beq.n	81c5e <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
   81c32:	2308      	movs	r3, #8
   81c34:	687a      	ldr	r2, [r7, #4]
   81c36:	4413      	add	r3, r2
   81c38:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
   81c3a:	687b      	ldr	r3, [r7, #4]
   81c3c:	f003 0307 	and.w	r3, r3, #7
   81c40:	2b00      	cmp	r3, #0
   81c42:	d00c      	beq.n	81c5e <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81c44:	687b      	ldr	r3, [r7, #4]
   81c46:	f023 0307 	bic.w	r3, r3, #7
   81c4a:	3308      	adds	r3, #8
   81c4c:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
   81c4e:	687b      	ldr	r3, [r7, #4]
   81c50:	f003 0307 	and.w	r3, r3, #7
   81c54:	2b00      	cmp	r3, #0
   81c56:	d002      	beq.n	81c5e <pvPortMalloc+0x5a>
   81c58:	4b41      	ldr	r3, [pc, #260]	; (81d60 <pvPortMalloc+0x15c>)
   81c5a:	4798      	blx	r3
   81c5c:	e7fe      	b.n	81c5c <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
   81c5e:	687b      	ldr	r3, [r7, #4]
   81c60:	2b00      	cmp	r3, #0
   81c62:	d061      	beq.n	81d28 <pvPortMalloc+0x124>
   81c64:	4b3f      	ldr	r3, [pc, #252]	; (81d64 <pvPortMalloc+0x160>)
   81c66:	681b      	ldr	r3, [r3, #0]
   81c68:	687a      	ldr	r2, [r7, #4]
   81c6a:	429a      	cmp	r2, r3
   81c6c:	d85c      	bhi.n	81d28 <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
   81c6e:	4b3e      	ldr	r3, [pc, #248]	; (81d68 <pvPortMalloc+0x164>)
   81c70:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
   81c72:	4b3d      	ldr	r3, [pc, #244]	; (81d68 <pvPortMalloc+0x164>)
   81c74:	681b      	ldr	r3, [r3, #0]
   81c76:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81c78:	e004      	b.n	81c84 <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
   81c7a:	697b      	ldr	r3, [r7, #20]
   81c7c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
   81c7e:	697b      	ldr	r3, [r7, #20]
   81c80:	681b      	ldr	r3, [r3, #0]
   81c82:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81c84:	697b      	ldr	r3, [r7, #20]
   81c86:	685a      	ldr	r2, [r3, #4]
   81c88:	687b      	ldr	r3, [r7, #4]
   81c8a:	429a      	cmp	r2, r3
   81c8c:	d203      	bcs.n	81c96 <pvPortMalloc+0x92>
   81c8e:	697b      	ldr	r3, [r7, #20]
   81c90:	681b      	ldr	r3, [r3, #0]
   81c92:	2b00      	cmp	r3, #0
   81c94:	d1f1      	bne.n	81c7a <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
   81c96:	4b2f      	ldr	r3, [pc, #188]	; (81d54 <pvPortMalloc+0x150>)
   81c98:	681b      	ldr	r3, [r3, #0]
   81c9a:	697a      	ldr	r2, [r7, #20]
   81c9c:	429a      	cmp	r2, r3
   81c9e:	d043      	beq.n	81d28 <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
   81ca0:	693b      	ldr	r3, [r7, #16]
   81ca2:	681a      	ldr	r2, [r3, #0]
   81ca4:	2308      	movs	r3, #8
   81ca6:	4413      	add	r3, r2
   81ca8:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81caa:	697b      	ldr	r3, [r7, #20]
   81cac:	681a      	ldr	r2, [r3, #0]
   81cae:	693b      	ldr	r3, [r7, #16]
   81cb0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81cb2:	697b      	ldr	r3, [r7, #20]
   81cb4:	685a      	ldr	r2, [r3, #4]
   81cb6:	687b      	ldr	r3, [r7, #4]
   81cb8:	1ad2      	subs	r2, r2, r3
   81cba:	2308      	movs	r3, #8
   81cbc:	005b      	lsls	r3, r3, #1
   81cbe:	429a      	cmp	r2, r3
   81cc0:	d917      	bls.n	81cf2 <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   81cc2:	697a      	ldr	r2, [r7, #20]
   81cc4:	687b      	ldr	r3, [r7, #4]
   81cc6:	4413      	add	r3, r2
   81cc8:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   81cca:	68bb      	ldr	r3, [r7, #8]
   81ccc:	f003 0307 	and.w	r3, r3, #7
   81cd0:	2b00      	cmp	r3, #0
   81cd2:	d002      	beq.n	81cda <pvPortMalloc+0xd6>
   81cd4:	4b22      	ldr	r3, [pc, #136]	; (81d60 <pvPortMalloc+0x15c>)
   81cd6:	4798      	blx	r3
   81cd8:	e7fe      	b.n	81cd8 <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81cda:	697b      	ldr	r3, [r7, #20]
   81cdc:	685a      	ldr	r2, [r3, #4]
   81cde:	687b      	ldr	r3, [r7, #4]
   81ce0:	1ad2      	subs	r2, r2, r3
   81ce2:	68bb      	ldr	r3, [r7, #8]
   81ce4:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
   81ce6:	697b      	ldr	r3, [r7, #20]
   81ce8:	687a      	ldr	r2, [r7, #4]
   81cea:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81cec:	68b8      	ldr	r0, [r7, #8]
   81cee:	4b1f      	ldr	r3, [pc, #124]	; (81d6c <pvPortMalloc+0x168>)
   81cf0:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
   81cf2:	4b1c      	ldr	r3, [pc, #112]	; (81d64 <pvPortMalloc+0x160>)
   81cf4:	681a      	ldr	r2, [r3, #0]
   81cf6:	697b      	ldr	r3, [r7, #20]
   81cf8:	685b      	ldr	r3, [r3, #4]
   81cfa:	1ad2      	subs	r2, r2, r3
   81cfc:	4b19      	ldr	r3, [pc, #100]	; (81d64 <pvPortMalloc+0x160>)
   81cfe:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
   81d00:	4b18      	ldr	r3, [pc, #96]	; (81d64 <pvPortMalloc+0x160>)
   81d02:	681a      	ldr	r2, [r3, #0]
   81d04:	4b1a      	ldr	r3, [pc, #104]	; (81d70 <pvPortMalloc+0x16c>)
   81d06:	681b      	ldr	r3, [r3, #0]
   81d08:	429a      	cmp	r2, r3
   81d0a:	d203      	bcs.n	81d14 <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
   81d0c:	4b15      	ldr	r3, [pc, #84]	; (81d64 <pvPortMalloc+0x160>)
   81d0e:	681a      	ldr	r2, [r3, #0]
   81d10:	4b17      	ldr	r3, [pc, #92]	; (81d70 <pvPortMalloc+0x16c>)
   81d12:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
   81d14:	697b      	ldr	r3, [r7, #20]
   81d16:	685a      	ldr	r2, [r3, #4]
   81d18:	4b10      	ldr	r3, [pc, #64]	; (81d5c <pvPortMalloc+0x158>)
   81d1a:	681b      	ldr	r3, [r3, #0]
   81d1c:	431a      	orrs	r2, r3
   81d1e:	697b      	ldr	r3, [r7, #20]
   81d20:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
   81d22:	697b      	ldr	r3, [r7, #20]
   81d24:	2200      	movs	r2, #0
   81d26:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   81d28:	4b12      	ldr	r3, [pc, #72]	; (81d74 <pvPortMalloc+0x170>)
   81d2a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   81d2c:	68fb      	ldr	r3, [r7, #12]
   81d2e:	2b00      	cmp	r3, #0
   81d30:	d101      	bne.n	81d36 <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   81d32:	4b11      	ldr	r3, [pc, #68]	; (81d78 <pvPortMalloc+0x174>)
   81d34:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   81d36:	68fb      	ldr	r3, [r7, #12]
   81d38:	f003 0307 	and.w	r3, r3, #7
   81d3c:	2b00      	cmp	r3, #0
   81d3e:	d002      	beq.n	81d46 <pvPortMalloc+0x142>
   81d40:	4b07      	ldr	r3, [pc, #28]	; (81d60 <pvPortMalloc+0x15c>)
   81d42:	4798      	blx	r3
   81d44:	e7fe      	b.n	81d44 <pvPortMalloc+0x140>
	return pvReturn;
   81d46:	68fb      	ldr	r3, [r7, #12]
}
   81d48:	4618      	mov	r0, r3
   81d4a:	3718      	adds	r7, #24
   81d4c:	46bd      	mov	sp, r7
   81d4e:	bd80      	pop	{r7, pc}
   81d50:	00082b1d 	.word	0x00082b1d
   81d54:	2007a4d4 	.word	0x2007a4d4
   81d58:	00081e21 	.word	0x00081e21
   81d5c:	2007a4e0 	.word	0x2007a4e0
   81d60:	00081ae1 	.word	0x00081ae1
   81d64:	2007a4d8 	.word	0x2007a4d8
   81d68:	2007a4cc 	.word	0x2007a4cc
   81d6c:	00081ee5 	.word	0x00081ee5
   81d70:	2007a4dc 	.word	0x2007a4dc
   81d74:	00082b39 	.word	0x00082b39
   81d78:	00084119 	.word	0x00084119

00081d7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81d7c:	b580      	push	{r7, lr}
   81d7e:	b084      	sub	sp, #16
   81d80:	af00      	add	r7, sp, #0
   81d82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   81d84:	687b      	ldr	r3, [r7, #4]
   81d86:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
   81d88:	687b      	ldr	r3, [r7, #4]
   81d8a:	2b00      	cmp	r3, #0
   81d8c:	d038      	beq.n	81e00 <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
   81d8e:	2308      	movs	r3, #8
   81d90:	425b      	negs	r3, r3
   81d92:	68fa      	ldr	r2, [r7, #12]
   81d94:	4413      	add	r3, r2
   81d96:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
   81d98:	68fb      	ldr	r3, [r7, #12]
   81d9a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
   81d9c:	68bb      	ldr	r3, [r7, #8]
   81d9e:	685a      	ldr	r2, [r3, #4]
   81da0:	4b19      	ldr	r3, [pc, #100]	; (81e08 <vPortFree+0x8c>)
   81da2:	681b      	ldr	r3, [r3, #0]
   81da4:	4013      	ands	r3, r2
   81da6:	2b00      	cmp	r3, #0
   81da8:	d102      	bne.n	81db0 <vPortFree+0x34>
   81daa:	4b18      	ldr	r3, [pc, #96]	; (81e0c <vPortFree+0x90>)
   81dac:	4798      	blx	r3
   81dae:	e7fe      	b.n	81dae <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
   81db0:	68bb      	ldr	r3, [r7, #8]
   81db2:	681b      	ldr	r3, [r3, #0]
   81db4:	2b00      	cmp	r3, #0
   81db6:	d002      	beq.n	81dbe <vPortFree+0x42>
   81db8:	4b14      	ldr	r3, [pc, #80]	; (81e0c <vPortFree+0x90>)
   81dba:	4798      	blx	r3
   81dbc:	e7fe      	b.n	81dbc <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
   81dbe:	68bb      	ldr	r3, [r7, #8]
   81dc0:	685a      	ldr	r2, [r3, #4]
   81dc2:	4b11      	ldr	r3, [pc, #68]	; (81e08 <vPortFree+0x8c>)
   81dc4:	681b      	ldr	r3, [r3, #0]
   81dc6:	4013      	ands	r3, r2
   81dc8:	2b00      	cmp	r3, #0
   81dca:	d019      	beq.n	81e00 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
   81dcc:	68bb      	ldr	r3, [r7, #8]
   81dce:	681b      	ldr	r3, [r3, #0]
   81dd0:	2b00      	cmp	r3, #0
   81dd2:	d115      	bne.n	81e00 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
   81dd4:	68bb      	ldr	r3, [r7, #8]
   81dd6:	685a      	ldr	r2, [r3, #4]
   81dd8:	4b0b      	ldr	r3, [pc, #44]	; (81e08 <vPortFree+0x8c>)
   81dda:	681b      	ldr	r3, [r3, #0]
   81ddc:	43db      	mvns	r3, r3
   81dde:	401a      	ands	r2, r3
   81de0:	68bb      	ldr	r3, [r7, #8]
   81de2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
   81de4:	4b0a      	ldr	r3, [pc, #40]	; (81e10 <vPortFree+0x94>)
   81de6:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
   81de8:	68bb      	ldr	r3, [r7, #8]
   81dea:	685a      	ldr	r2, [r3, #4]
   81dec:	4b09      	ldr	r3, [pc, #36]	; (81e14 <vPortFree+0x98>)
   81dee:	681b      	ldr	r3, [r3, #0]
   81df0:	441a      	add	r2, r3
   81df2:	4b08      	ldr	r3, [pc, #32]	; (81e14 <vPortFree+0x98>)
   81df4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   81df6:	68b8      	ldr	r0, [r7, #8]
   81df8:	4b07      	ldr	r3, [pc, #28]	; (81e18 <vPortFree+0x9c>)
   81dfa:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
   81dfc:	4b07      	ldr	r3, [pc, #28]	; (81e1c <vPortFree+0xa0>)
   81dfe:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   81e00:	3710      	adds	r7, #16
   81e02:	46bd      	mov	sp, r7
   81e04:	bd80      	pop	{r7, pc}
   81e06:	bf00      	nop
   81e08:	2007a4e0 	.word	0x2007a4e0
   81e0c:	00081ae1 	.word	0x00081ae1
   81e10:	00082b1d 	.word	0x00082b1d
   81e14:	2007a4d8 	.word	0x2007a4d8
   81e18:	00081ee5 	.word	0x00081ee5
   81e1c:	00082b39 	.word	0x00082b39

00081e20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   81e20:	b480      	push	{r7}
   81e22:	b085      	sub	sp, #20
   81e24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
   81e26:	f44f 4320 	mov.w	r3, #40960	; 0xa000
   81e2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
   81e2c:	4b27      	ldr	r3, [pc, #156]	; (81ecc <prvHeapInit+0xac>)
   81e2e:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
   81e30:	68fb      	ldr	r3, [r7, #12]
   81e32:	f003 0307 	and.w	r3, r3, #7
   81e36:	2b00      	cmp	r3, #0
   81e38:	d00c      	beq.n	81e54 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
   81e3a:	68fb      	ldr	r3, [r7, #12]
   81e3c:	3307      	adds	r3, #7
   81e3e:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   81e40:	68fb      	ldr	r3, [r7, #12]
   81e42:	f023 0307 	bic.w	r3, r3, #7
   81e46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
   81e48:	68ba      	ldr	r2, [r7, #8]
   81e4a:	68fb      	ldr	r3, [r7, #12]
   81e4c:	1ad2      	subs	r2, r2, r3
   81e4e:	4b1f      	ldr	r3, [pc, #124]	; (81ecc <prvHeapInit+0xac>)
   81e50:	4413      	add	r3, r2
   81e52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
   81e54:	68fb      	ldr	r3, [r7, #12]
   81e56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   81e58:	4b1d      	ldr	r3, [pc, #116]	; (81ed0 <prvHeapInit+0xb0>)
   81e5a:	687a      	ldr	r2, [r7, #4]
   81e5c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81e5e:	4b1c      	ldr	r3, [pc, #112]	; (81ed0 <prvHeapInit+0xb0>)
   81e60:	2200      	movs	r2, #0
   81e62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
   81e64:	687a      	ldr	r2, [r7, #4]
   81e66:	68bb      	ldr	r3, [r7, #8]
   81e68:	4413      	add	r3, r2
   81e6a:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
   81e6c:	2308      	movs	r3, #8
   81e6e:	68fa      	ldr	r2, [r7, #12]
   81e70:	1ad3      	subs	r3, r2, r3
   81e72:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   81e74:	68fb      	ldr	r3, [r7, #12]
   81e76:	f023 0307 	bic.w	r3, r3, #7
   81e7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
   81e7c:	68fa      	ldr	r2, [r7, #12]
   81e7e:	4b15      	ldr	r3, [pc, #84]	; (81ed4 <prvHeapInit+0xb4>)
   81e80:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
   81e82:	4b14      	ldr	r3, [pc, #80]	; (81ed4 <prvHeapInit+0xb4>)
   81e84:	681b      	ldr	r3, [r3, #0]
   81e86:	2200      	movs	r2, #0
   81e88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
   81e8a:	4b12      	ldr	r3, [pc, #72]	; (81ed4 <prvHeapInit+0xb4>)
   81e8c:	681b      	ldr	r3, [r3, #0]
   81e8e:	2200      	movs	r2, #0
   81e90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   81e92:	687b      	ldr	r3, [r7, #4]
   81e94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
   81e96:	683b      	ldr	r3, [r7, #0]
   81e98:	68fa      	ldr	r2, [r7, #12]
   81e9a:	1ad2      	subs	r2, r2, r3
   81e9c:	683b      	ldr	r3, [r7, #0]
   81e9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81ea0:	4b0c      	ldr	r3, [pc, #48]	; (81ed4 <prvHeapInit+0xb4>)
   81ea2:	681a      	ldr	r2, [r3, #0]
   81ea4:	683b      	ldr	r3, [r7, #0]
   81ea6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   81ea8:	683b      	ldr	r3, [r7, #0]
   81eaa:	685a      	ldr	r2, [r3, #4]
   81eac:	4b0a      	ldr	r3, [pc, #40]	; (81ed8 <prvHeapInit+0xb8>)
   81eae:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   81eb0:	683b      	ldr	r3, [r7, #0]
   81eb2:	685a      	ldr	r2, [r3, #4]
   81eb4:	4b09      	ldr	r3, [pc, #36]	; (81edc <prvHeapInit+0xbc>)
   81eb6:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
   81eb8:	4b09      	ldr	r3, [pc, #36]	; (81ee0 <prvHeapInit+0xc0>)
   81eba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   81ebe:	601a      	str	r2, [r3, #0]
}
   81ec0:	3714      	adds	r7, #20
   81ec2:	46bd      	mov	sp, r7
   81ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
   81ec8:	4770      	bx	lr
   81eca:	bf00      	nop
   81ecc:	200704cc 	.word	0x200704cc
   81ed0:	2007a4cc 	.word	0x2007a4cc
   81ed4:	2007a4d4 	.word	0x2007a4d4
   81ed8:	2007a4dc 	.word	0x2007a4dc
   81edc:	2007a4d8 	.word	0x2007a4d8
   81ee0:	2007a4e0 	.word	0x2007a4e0

00081ee4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
   81ee4:	b480      	push	{r7}
   81ee6:	b085      	sub	sp, #20
   81ee8:	af00      	add	r7, sp, #0
   81eea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81eec:	4b27      	ldr	r3, [pc, #156]	; (81f8c <prvInsertBlockIntoFreeList+0xa8>)
   81eee:	60fb      	str	r3, [r7, #12]
   81ef0:	e002      	b.n	81ef8 <prvInsertBlockIntoFreeList+0x14>
   81ef2:	68fb      	ldr	r3, [r7, #12]
   81ef4:	681b      	ldr	r3, [r3, #0]
   81ef6:	60fb      	str	r3, [r7, #12]
   81ef8:	68fb      	ldr	r3, [r7, #12]
   81efa:	681a      	ldr	r2, [r3, #0]
   81efc:	687b      	ldr	r3, [r7, #4]
   81efe:	429a      	cmp	r2, r3
   81f00:	d3f7      	bcc.n	81ef2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
   81f02:	68fb      	ldr	r3, [r7, #12]
   81f04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
   81f06:	68fb      	ldr	r3, [r7, #12]
   81f08:	685b      	ldr	r3, [r3, #4]
   81f0a:	68ba      	ldr	r2, [r7, #8]
   81f0c:	441a      	add	r2, r3
   81f0e:	687b      	ldr	r3, [r7, #4]
   81f10:	429a      	cmp	r2, r3
   81f12:	d108      	bne.n	81f26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81f14:	68fb      	ldr	r3, [r7, #12]
   81f16:	685a      	ldr	r2, [r3, #4]
   81f18:	687b      	ldr	r3, [r7, #4]
   81f1a:	685b      	ldr	r3, [r3, #4]
   81f1c:	441a      	add	r2, r3
   81f1e:	68fb      	ldr	r3, [r7, #12]
   81f20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
   81f22:	68fb      	ldr	r3, [r7, #12]
   81f24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
   81f26:	687b      	ldr	r3, [r7, #4]
   81f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
   81f2a:	687b      	ldr	r3, [r7, #4]
   81f2c:	685b      	ldr	r3, [r3, #4]
   81f2e:	68ba      	ldr	r2, [r7, #8]
   81f30:	441a      	add	r2, r3
   81f32:	68fb      	ldr	r3, [r7, #12]
   81f34:	681b      	ldr	r3, [r3, #0]
   81f36:	429a      	cmp	r2, r3
   81f38:	d118      	bne.n	81f6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81f3a:	68fb      	ldr	r3, [r7, #12]
   81f3c:	681a      	ldr	r2, [r3, #0]
   81f3e:	4b14      	ldr	r3, [pc, #80]	; (81f90 <prvInsertBlockIntoFreeList+0xac>)
   81f40:	681b      	ldr	r3, [r3, #0]
   81f42:	429a      	cmp	r2, r3
   81f44:	d00d      	beq.n	81f62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81f46:	687b      	ldr	r3, [r7, #4]
   81f48:	685a      	ldr	r2, [r3, #4]
   81f4a:	68fb      	ldr	r3, [r7, #12]
   81f4c:	681b      	ldr	r3, [r3, #0]
   81f4e:	685b      	ldr	r3, [r3, #4]
   81f50:	441a      	add	r2, r3
   81f52:	687b      	ldr	r3, [r7, #4]
   81f54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81f56:	68fb      	ldr	r3, [r7, #12]
   81f58:	681b      	ldr	r3, [r3, #0]
   81f5a:	681a      	ldr	r2, [r3, #0]
   81f5c:	687b      	ldr	r3, [r7, #4]
   81f5e:	601a      	str	r2, [r3, #0]
   81f60:	e008      	b.n	81f74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81f62:	4b0b      	ldr	r3, [pc, #44]	; (81f90 <prvInsertBlockIntoFreeList+0xac>)
   81f64:	681a      	ldr	r2, [r3, #0]
   81f66:	687b      	ldr	r3, [r7, #4]
   81f68:	601a      	str	r2, [r3, #0]
   81f6a:	e003      	b.n	81f74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
   81f6c:	68fb      	ldr	r3, [r7, #12]
   81f6e:	681a      	ldr	r2, [r3, #0]
   81f70:	687b      	ldr	r3, [r7, #4]
   81f72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81f74:	68fa      	ldr	r2, [r7, #12]
   81f76:	687b      	ldr	r3, [r7, #4]
   81f78:	429a      	cmp	r2, r3
   81f7a:	d002      	beq.n	81f82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81f7c:	68fb      	ldr	r3, [r7, #12]
   81f7e:	687a      	ldr	r2, [r7, #4]
   81f80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   81f82:	3714      	adds	r7, #20
   81f84:	46bd      	mov	sp, r7
   81f86:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f8a:	4770      	bx	lr
   81f8c:	2007a4cc 	.word	0x2007a4cc
   81f90:	2007a4d4 	.word	0x2007a4d4

00081f94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   81f94:	b580      	push	{r7, lr}
   81f96:	b084      	sub	sp, #16
   81f98:	af00      	add	r7, sp, #0
   81f9a:	6078      	str	r0, [r7, #4]
   81f9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81f9e:	687b      	ldr	r3, [r7, #4]
   81fa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   81fa2:	68fb      	ldr	r3, [r7, #12]
   81fa4:	2b00      	cmp	r3, #0
   81fa6:	d102      	bne.n	81fae <xQueueGenericReset+0x1a>
   81fa8:	4b26      	ldr	r3, [pc, #152]	; (82044 <xQueueGenericReset+0xb0>)
   81faa:	4798      	blx	r3
   81fac:	e7fe      	b.n	81fac <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
   81fae:	4b26      	ldr	r3, [pc, #152]	; (82048 <xQueueGenericReset+0xb4>)
   81fb0:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81fb2:	68fb      	ldr	r3, [r7, #12]
   81fb4:	681a      	ldr	r2, [r3, #0]
   81fb6:	68fb      	ldr	r3, [r7, #12]
   81fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81fba:	68f9      	ldr	r1, [r7, #12]
   81fbc:	6c09      	ldr	r1, [r1, #64]	; 0x40
   81fbe:	fb01 f303 	mul.w	r3, r1, r3
   81fc2:	441a      	add	r2, r3
   81fc4:	68fb      	ldr	r3, [r7, #12]
   81fc6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   81fc8:	68fb      	ldr	r3, [r7, #12]
   81fca:	2200      	movs	r2, #0
   81fcc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81fce:	68fb      	ldr	r3, [r7, #12]
   81fd0:	681a      	ldr	r2, [r3, #0]
   81fd2:	68fb      	ldr	r3, [r7, #12]
   81fd4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   81fd6:	68fb      	ldr	r3, [r7, #12]
   81fd8:	681a      	ldr	r2, [r3, #0]
   81fda:	68fb      	ldr	r3, [r7, #12]
   81fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81fde:	3b01      	subs	r3, #1
   81fe0:	68f9      	ldr	r1, [r7, #12]
   81fe2:	6c09      	ldr	r1, [r1, #64]	; 0x40
   81fe4:	fb01 f303 	mul.w	r3, r1, r3
   81fe8:	441a      	add	r2, r3
   81fea:	68fb      	ldr	r3, [r7, #12]
   81fec:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81fee:	68fb      	ldr	r3, [r7, #12]
   81ff0:	f04f 32ff 	mov.w	r2, #4294967295
   81ff4:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81ff6:	68fb      	ldr	r3, [r7, #12]
   81ff8:	f04f 32ff 	mov.w	r2, #4294967295
   81ffc:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81ffe:	683b      	ldr	r3, [r7, #0]
   82000:	2b00      	cmp	r3, #0
   82002:	d10e      	bne.n	82022 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82004:	68fb      	ldr	r3, [r7, #12]
   82006:	691b      	ldr	r3, [r3, #16]
   82008:	2b00      	cmp	r3, #0
   8200a:	d014      	beq.n	82036 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8200c:	68fb      	ldr	r3, [r7, #12]
   8200e:	3310      	adds	r3, #16
   82010:	4618      	mov	r0, r3
   82012:	4b0e      	ldr	r3, [pc, #56]	; (8204c <xQueueGenericReset+0xb8>)
   82014:	4798      	blx	r3
   82016:	4603      	mov	r3, r0
   82018:	2b01      	cmp	r3, #1
   8201a:	d10c      	bne.n	82036 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
   8201c:	4b0c      	ldr	r3, [pc, #48]	; (82050 <xQueueGenericReset+0xbc>)
   8201e:	4798      	blx	r3
   82020:	e009      	b.n	82036 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   82022:	68fb      	ldr	r3, [r7, #12]
   82024:	3310      	adds	r3, #16
   82026:	4618      	mov	r0, r3
   82028:	4b0a      	ldr	r3, [pc, #40]	; (82054 <xQueueGenericReset+0xc0>)
   8202a:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8202c:	68fb      	ldr	r3, [r7, #12]
   8202e:	3324      	adds	r3, #36	; 0x24
   82030:	4618      	mov	r0, r3
   82032:	4b08      	ldr	r3, [pc, #32]	; (82054 <xQueueGenericReset+0xc0>)
   82034:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   82036:	4b08      	ldr	r3, [pc, #32]	; (82058 <xQueueGenericReset+0xc4>)
   82038:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   8203a:	2301      	movs	r3, #1
}
   8203c:	4618      	mov	r0, r3
   8203e:	3710      	adds	r7, #16
   82040:	46bd      	mov	sp, r7
   82042:	bd80      	pop	{r7, pc}
   82044:	00081ae1 	.word	0x00081ae1
   82048:	00081a65 	.word	0x00081a65
   8204c:	00083021 	.word	0x00083021
   82050:	00081a45 	.word	0x00081a45
   82054:	00081759 	.word	0x00081759
   82058:	00081aa9 	.word	0x00081aa9

0008205c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
   8205c:	b580      	push	{r7, lr}
   8205e:	b088      	sub	sp, #32
   82060:	af00      	add	r7, sp, #0
   82062:	60f8      	str	r0, [r7, #12]
   82064:	60b9      	str	r1, [r7, #8]
   82066:	4613      	mov	r3, r2
   82068:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
   8206a:	2300      	movs	r3, #0
   8206c:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
   8206e:	68fb      	ldr	r3, [r7, #12]
   82070:	2b00      	cmp	r3, #0
   82072:	d026      	beq.n	820c2 <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
   82074:	204c      	movs	r0, #76	; 0x4c
   82076:	4b18      	ldr	r3, [pc, #96]	; (820d8 <xQueueGenericCreate+0x7c>)
   82078:	4798      	blx	r3
   8207a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
   8207c:	69bb      	ldr	r3, [r7, #24]
   8207e:	2b00      	cmp	r3, #0
   82080:	d01f      	beq.n	820c2 <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82082:	68fb      	ldr	r3, [r7, #12]
   82084:	68ba      	ldr	r2, [r7, #8]
   82086:	fb02 f303 	mul.w	r3, r2, r3
   8208a:	3301      	adds	r3, #1
   8208c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
   8208e:	6978      	ldr	r0, [r7, #20]
   82090:	4b11      	ldr	r3, [pc, #68]	; (820d8 <xQueueGenericCreate+0x7c>)
   82092:	4798      	blx	r3
   82094:	4602      	mov	r2, r0
   82096:	69bb      	ldr	r3, [r7, #24]
   82098:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
   8209a:	69bb      	ldr	r3, [r7, #24]
   8209c:	681b      	ldr	r3, [r3, #0]
   8209e:	2b00      	cmp	r3, #0
   820a0:	d00c      	beq.n	820bc <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   820a2:	69bb      	ldr	r3, [r7, #24]
   820a4:	68fa      	ldr	r2, [r7, #12]
   820a6:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   820a8:	69bb      	ldr	r3, [r7, #24]
   820aa:	68ba      	ldr	r2, [r7, #8]
   820ac:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   820ae:	69b8      	ldr	r0, [r7, #24]
   820b0:	2101      	movs	r1, #1
   820b2:	4b0a      	ldr	r3, [pc, #40]	; (820dc <xQueueGenericCreate+0x80>)
   820b4:	4798      	blx	r3
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
   820b6:	69bb      	ldr	r3, [r7, #24]
   820b8:	61fb      	str	r3, [r7, #28]
   820ba:	e002      	b.n	820c2 <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   820bc:	69b8      	ldr	r0, [r7, #24]
   820be:	4b08      	ldr	r3, [pc, #32]	; (820e0 <xQueueGenericCreate+0x84>)
   820c0:	4798      	blx	r3
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   820c2:	69fb      	ldr	r3, [r7, #28]
   820c4:	2b00      	cmp	r3, #0
   820c6:	d102      	bne.n	820ce <xQueueGenericCreate+0x72>
   820c8:	4b06      	ldr	r3, [pc, #24]	; (820e4 <xQueueGenericCreate+0x88>)
   820ca:	4798      	blx	r3
   820cc:	e7fe      	b.n	820cc <xQueueGenericCreate+0x70>

	return xReturn;
   820ce:	69fb      	ldr	r3, [r7, #28]
}
   820d0:	4618      	mov	r0, r3
   820d2:	3720      	adds	r7, #32
   820d4:	46bd      	mov	sp, r7
   820d6:	bd80      	pop	{r7, pc}
   820d8:	00081c05 	.word	0x00081c05
   820dc:	00081f95 	.word	0x00081f95
   820e0:	00081d7d 	.word	0x00081d7d
   820e4:	00081ae1 	.word	0x00081ae1

000820e8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   820e8:	b580      	push	{r7, lr}
   820ea:	b08a      	sub	sp, #40	; 0x28
   820ec:	af00      	add	r7, sp, #0
   820ee:	60f8      	str	r0, [r7, #12]
   820f0:	60b9      	str	r1, [r7, #8]
   820f2:	607a      	str	r2, [r7, #4]
   820f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   820f6:	2300      	movs	r3, #0
   820f8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   820fa:	68fb      	ldr	r3, [r7, #12]
   820fc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   820fe:	6a3b      	ldr	r3, [r7, #32]
   82100:	2b00      	cmp	r3, #0
   82102:	d102      	bne.n	8210a <xQueueGenericSend+0x22>
   82104:	4b5b      	ldr	r3, [pc, #364]	; (82274 <xQueueGenericSend+0x18c>)
   82106:	4798      	blx	r3
   82108:	e7fe      	b.n	82108 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   8210a:	68bb      	ldr	r3, [r7, #8]
   8210c:	2b00      	cmp	r3, #0
   8210e:	d103      	bne.n	82118 <xQueueGenericSend+0x30>
   82110:	6a3b      	ldr	r3, [r7, #32]
   82112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82114:	2b00      	cmp	r3, #0
   82116:	d101      	bne.n	8211c <xQueueGenericSend+0x34>
   82118:	2301      	movs	r3, #1
   8211a:	e000      	b.n	8211e <xQueueGenericSend+0x36>
   8211c:	2300      	movs	r3, #0
   8211e:	2b00      	cmp	r3, #0
   82120:	d102      	bne.n	82128 <xQueueGenericSend+0x40>
   82122:	4b54      	ldr	r3, [pc, #336]	; (82274 <xQueueGenericSend+0x18c>)
   82124:	4798      	blx	r3
   82126:	e7fe      	b.n	82126 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   82128:	683b      	ldr	r3, [r7, #0]
   8212a:	2b02      	cmp	r3, #2
   8212c:	d103      	bne.n	82136 <xQueueGenericSend+0x4e>
   8212e:	6a3b      	ldr	r3, [r7, #32]
   82130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82132:	2b01      	cmp	r3, #1
   82134:	d101      	bne.n	8213a <xQueueGenericSend+0x52>
   82136:	2301      	movs	r3, #1
   82138:	e000      	b.n	8213c <xQueueGenericSend+0x54>
   8213a:	2300      	movs	r3, #0
   8213c:	2b00      	cmp	r3, #0
   8213e:	d102      	bne.n	82146 <xQueueGenericSend+0x5e>
   82140:	4b4c      	ldr	r3, [pc, #304]	; (82274 <xQueueGenericSend+0x18c>)
   82142:	4798      	blx	r3
   82144:	e7fe      	b.n	82144 <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   82146:	4b4c      	ldr	r3, [pc, #304]	; (82278 <xQueueGenericSend+0x190>)
   82148:	4798      	blx	r3
   8214a:	4603      	mov	r3, r0
   8214c:	2b00      	cmp	r3, #0
   8214e:	d102      	bne.n	82156 <xQueueGenericSend+0x6e>
   82150:	687b      	ldr	r3, [r7, #4]
   82152:	2b00      	cmp	r3, #0
   82154:	d101      	bne.n	8215a <xQueueGenericSend+0x72>
   82156:	2301      	movs	r3, #1
   82158:	e000      	b.n	8215c <xQueueGenericSend+0x74>
   8215a:	2300      	movs	r3, #0
   8215c:	2b00      	cmp	r3, #0
   8215e:	d102      	bne.n	82166 <xQueueGenericSend+0x7e>
   82160:	4b44      	ldr	r3, [pc, #272]	; (82274 <xQueueGenericSend+0x18c>)
   82162:	4798      	blx	r3
   82164:	e7fe      	b.n	82164 <xQueueGenericSend+0x7c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   82166:	4b45      	ldr	r3, [pc, #276]	; (8227c <xQueueGenericSend+0x194>)
   82168:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   8216a:	6a3b      	ldr	r3, [r7, #32]
   8216c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   8216e:	6a3b      	ldr	r3, [r7, #32]
   82170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82172:	429a      	cmp	r2, r3
   82174:	d302      	bcc.n	8217c <xQueueGenericSend+0x94>
   82176:	683b      	ldr	r3, [r7, #0]
   82178:	2b02      	cmp	r3, #2
   8217a:	d11d      	bne.n	821b8 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8217c:	6a38      	ldr	r0, [r7, #32]
   8217e:	68b9      	ldr	r1, [r7, #8]
   82180:	683a      	ldr	r2, [r7, #0]
   82182:	4b3f      	ldr	r3, [pc, #252]	; (82280 <xQueueGenericSend+0x198>)
   82184:	4798      	blx	r3
   82186:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82188:	6a3b      	ldr	r3, [r7, #32]
   8218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8218c:	2b00      	cmp	r3, #0
   8218e:	d00a      	beq.n	821a6 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   82190:	6a3b      	ldr	r3, [r7, #32]
   82192:	3324      	adds	r3, #36	; 0x24
   82194:	4618      	mov	r0, r3
   82196:	4b3b      	ldr	r3, [pc, #236]	; (82284 <xQueueGenericSend+0x19c>)
   82198:	4798      	blx	r3
   8219a:	4603      	mov	r3, r0
   8219c:	2b01      	cmp	r3, #1
   8219e:	d107      	bne.n	821b0 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
   821a0:	4b39      	ldr	r3, [pc, #228]	; (82288 <xQueueGenericSend+0x1a0>)
   821a2:	4798      	blx	r3
   821a4:	e004      	b.n	821b0 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
   821a6:	69fb      	ldr	r3, [r7, #28]
   821a8:	2b00      	cmp	r3, #0
   821aa:	d001      	beq.n	821b0 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
   821ac:	4b36      	ldr	r3, [pc, #216]	; (82288 <xQueueGenericSend+0x1a0>)
   821ae:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   821b0:	4b36      	ldr	r3, [pc, #216]	; (8228c <xQueueGenericSend+0x1a4>)
   821b2:	4798      	blx	r3
				return pdPASS;
   821b4:	2301      	movs	r3, #1
   821b6:	e059      	b.n	8226c <xQueueGenericSend+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   821b8:	687b      	ldr	r3, [r7, #4]
   821ba:	2b00      	cmp	r3, #0
   821bc:	d103      	bne.n	821c6 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   821be:	4b33      	ldr	r3, [pc, #204]	; (8228c <xQueueGenericSend+0x1a4>)
   821c0:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   821c2:	2300      	movs	r3, #0
   821c4:	e052      	b.n	8226c <xQueueGenericSend+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
   821c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   821c8:	2b00      	cmp	r3, #0
   821ca:	d106      	bne.n	821da <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   821cc:	f107 0314 	add.w	r3, r7, #20
   821d0:	4618      	mov	r0, r3
   821d2:	4b2f      	ldr	r3, [pc, #188]	; (82290 <xQueueGenericSend+0x1a8>)
   821d4:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   821d6:	2301      	movs	r3, #1
   821d8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   821da:	4b2c      	ldr	r3, [pc, #176]	; (8228c <xQueueGenericSend+0x1a4>)
   821dc:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   821de:	4b2d      	ldr	r3, [pc, #180]	; (82294 <xQueueGenericSend+0x1ac>)
   821e0:	4798      	blx	r3
		prvLockQueue( pxQueue );
   821e2:	4b26      	ldr	r3, [pc, #152]	; (8227c <xQueueGenericSend+0x194>)
   821e4:	4798      	blx	r3
   821e6:	6a3b      	ldr	r3, [r7, #32]
   821e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   821ea:	f1b3 3fff 	cmp.w	r3, #4294967295
   821ee:	d102      	bne.n	821f6 <xQueueGenericSend+0x10e>
   821f0:	6a3b      	ldr	r3, [r7, #32]
   821f2:	2200      	movs	r2, #0
   821f4:	645a      	str	r2, [r3, #68]	; 0x44
   821f6:	6a3b      	ldr	r3, [r7, #32]
   821f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   821fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   821fe:	d102      	bne.n	82206 <xQueueGenericSend+0x11e>
   82200:	6a3b      	ldr	r3, [r7, #32]
   82202:	2200      	movs	r2, #0
   82204:	649a      	str	r2, [r3, #72]	; 0x48
   82206:	4b21      	ldr	r3, [pc, #132]	; (8228c <xQueueGenericSend+0x1a4>)
   82208:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8220a:	f107 0214 	add.w	r2, r7, #20
   8220e:	1d3b      	adds	r3, r7, #4
   82210:	4610      	mov	r0, r2
   82212:	4619      	mov	r1, r3
   82214:	4b20      	ldr	r3, [pc, #128]	; (82298 <xQueueGenericSend+0x1b0>)
   82216:	4798      	blx	r3
   82218:	4603      	mov	r3, r0
   8221a:	2b00      	cmp	r3, #0
   8221c:	d11e      	bne.n	8225c <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   8221e:	6a38      	ldr	r0, [r7, #32]
   82220:	4b1e      	ldr	r3, [pc, #120]	; (8229c <xQueueGenericSend+0x1b4>)
   82222:	4798      	blx	r3
   82224:	4603      	mov	r3, r0
   82226:	2b00      	cmp	r3, #0
   82228:	d012      	beq.n	82250 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8222a:	6a3b      	ldr	r3, [r7, #32]
   8222c:	f103 0210 	add.w	r2, r3, #16
   82230:	687b      	ldr	r3, [r7, #4]
   82232:	4610      	mov	r0, r2
   82234:	4619      	mov	r1, r3
   82236:	4b1a      	ldr	r3, [pc, #104]	; (822a0 <xQueueGenericSend+0x1b8>)
   82238:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8223a:	6a38      	ldr	r0, [r7, #32]
   8223c:	4b19      	ldr	r3, [pc, #100]	; (822a4 <xQueueGenericSend+0x1bc>)
   8223e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   82240:	4b19      	ldr	r3, [pc, #100]	; (822a8 <xQueueGenericSend+0x1c0>)
   82242:	4798      	blx	r3
   82244:	4603      	mov	r3, r0
   82246:	2b00      	cmp	r3, #0
   82248:	d10f      	bne.n	8226a <xQueueGenericSend+0x182>
				{
					portYIELD_WITHIN_API();
   8224a:	4b0f      	ldr	r3, [pc, #60]	; (82288 <xQueueGenericSend+0x1a0>)
   8224c:	4798      	blx	r3
   8224e:	e00c      	b.n	8226a <xQueueGenericSend+0x182>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82250:	6a38      	ldr	r0, [r7, #32]
   82252:	4b14      	ldr	r3, [pc, #80]	; (822a4 <xQueueGenericSend+0x1bc>)
   82254:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82256:	4b14      	ldr	r3, [pc, #80]	; (822a8 <xQueueGenericSend+0x1c0>)
   82258:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
   8225a:	e784      	b.n	82166 <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8225c:	6a38      	ldr	r0, [r7, #32]
   8225e:	4b11      	ldr	r3, [pc, #68]	; (822a4 <xQueueGenericSend+0x1bc>)
   82260:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82262:	4b11      	ldr	r3, [pc, #68]	; (822a8 <xQueueGenericSend+0x1c0>)
   82264:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   82266:	2300      	movs	r3, #0
   82268:	e000      	b.n	8226c <xQueueGenericSend+0x184>
		}
	}
   8226a:	e77c      	b.n	82166 <xQueueGenericSend+0x7e>
}
   8226c:	4618      	mov	r0, r3
   8226e:	3728      	adds	r7, #40	; 0x28
   82270:	46bd      	mov	sp, r7
   82272:	bd80      	pop	{r7, pc}
   82274:	00081ae1 	.word	0x00081ae1
   82278:	000834f9 	.word	0x000834f9
   8227c:	00081a65 	.word	0x00081a65
   82280:	0008266d 	.word	0x0008266d
   82284:	00083021 	.word	0x00083021
   82288:	00081a45 	.word	0x00081a45
   8228c:	00081aa9 	.word	0x00081aa9
   82290:	000830e1 	.word	0x000830e1
   82294:	00082b1d 	.word	0x00082b1d
   82298:	00083119 	.word	0x00083119
   8229c:	0008287d 	.word	0x0008287d
   822a0:	00082f01 	.word	0x00082f01
   822a4:	000827a1 	.word	0x000827a1
   822a8:	00082b39 	.word	0x00082b39

000822ac <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   822ac:	b580      	push	{r7, lr}
   822ae:	b088      	sub	sp, #32
   822b0:	af00      	add	r7, sp, #0
   822b2:	60f8      	str	r0, [r7, #12]
   822b4:	60b9      	str	r1, [r7, #8]
   822b6:	607a      	str	r2, [r7, #4]
   822b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   822ba:	68fb      	ldr	r3, [r7, #12]
   822bc:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   822be:	69bb      	ldr	r3, [r7, #24]
   822c0:	2b00      	cmp	r3, #0
   822c2:	d102      	bne.n	822ca <xQueueGenericSendFromISR+0x1e>
   822c4:	4b33      	ldr	r3, [pc, #204]	; (82394 <xQueueGenericSendFromISR+0xe8>)
   822c6:	4798      	blx	r3
   822c8:	e7fe      	b.n	822c8 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   822ca:	68bb      	ldr	r3, [r7, #8]
   822cc:	2b00      	cmp	r3, #0
   822ce:	d103      	bne.n	822d8 <xQueueGenericSendFromISR+0x2c>
   822d0:	69bb      	ldr	r3, [r7, #24]
   822d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   822d4:	2b00      	cmp	r3, #0
   822d6:	d101      	bne.n	822dc <xQueueGenericSendFromISR+0x30>
   822d8:	2301      	movs	r3, #1
   822da:	e000      	b.n	822de <xQueueGenericSendFromISR+0x32>
   822dc:	2300      	movs	r3, #0
   822de:	2b00      	cmp	r3, #0
   822e0:	d102      	bne.n	822e8 <xQueueGenericSendFromISR+0x3c>
   822e2:	4b2c      	ldr	r3, [pc, #176]	; (82394 <xQueueGenericSendFromISR+0xe8>)
   822e4:	4798      	blx	r3
   822e6:	e7fe      	b.n	822e6 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   822e8:	683b      	ldr	r3, [r7, #0]
   822ea:	2b02      	cmp	r3, #2
   822ec:	d103      	bne.n	822f6 <xQueueGenericSendFromISR+0x4a>
   822ee:	69bb      	ldr	r3, [r7, #24]
   822f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   822f2:	2b01      	cmp	r3, #1
   822f4:	d101      	bne.n	822fa <xQueueGenericSendFromISR+0x4e>
   822f6:	2301      	movs	r3, #1
   822f8:	e000      	b.n	822fc <xQueueGenericSendFromISR+0x50>
   822fa:	2300      	movs	r3, #0
   822fc:	2b00      	cmp	r3, #0
   822fe:	d102      	bne.n	82306 <xQueueGenericSendFromISR+0x5a>
   82300:	4b24      	ldr	r3, [pc, #144]	; (82394 <xQueueGenericSendFromISR+0xe8>)
   82302:	4798      	blx	r3
   82304:	e7fe      	b.n	82304 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   82306:	4b24      	ldr	r3, [pc, #144]	; (82398 <xQueueGenericSendFromISR+0xec>)
   82308:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   8230a:	4b22      	ldr	r3, [pc, #136]	; (82394 <xQueueGenericSendFromISR+0xe8>)
   8230c:	4798      	blx	r3
   8230e:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   82310:	69bb      	ldr	r3, [r7, #24]
   82312:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   82314:	69bb      	ldr	r3, [r7, #24]
   82316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82318:	429a      	cmp	r2, r3
   8231a:	d302      	bcc.n	82322 <xQueueGenericSendFromISR+0x76>
   8231c:	683b      	ldr	r3, [r7, #0]
   8231e:	2b02      	cmp	r3, #2
   82320:	d12d      	bne.n	8237e <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   82322:	69b8      	ldr	r0, [r7, #24]
   82324:	68b9      	ldr	r1, [r7, #8]
   82326:	683a      	ldr	r2, [r7, #0]
   82328:	4b1c      	ldr	r3, [pc, #112]	; (8239c <xQueueGenericSendFromISR+0xf0>)
   8232a:	4798      	blx	r3
   8232c:	4603      	mov	r3, r0
   8232e:	2b00      	cmp	r3, #0
   82330:	d005      	beq.n	8233e <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   82332:	687b      	ldr	r3, [r7, #4]
   82334:	2b00      	cmp	r3, #0
   82336:	d002      	beq.n	8233e <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   82338:	687b      	ldr	r3, [r7, #4]
   8233a:	2201      	movs	r2, #1
   8233c:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   8233e:	69bb      	ldr	r3, [r7, #24]
   82340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82342:	f1b3 3fff 	cmp.w	r3, #4294967295
   82346:	d112      	bne.n	8236e <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82348:	69bb      	ldr	r3, [r7, #24]
   8234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8234c:	2b00      	cmp	r3, #0
   8234e:	d013      	beq.n	82378 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82350:	69bb      	ldr	r3, [r7, #24]
   82352:	3324      	adds	r3, #36	; 0x24
   82354:	4618      	mov	r0, r3
   82356:	4b12      	ldr	r3, [pc, #72]	; (823a0 <xQueueGenericSendFromISR+0xf4>)
   82358:	4798      	blx	r3
   8235a:	4603      	mov	r3, r0
   8235c:	2b00      	cmp	r3, #0
   8235e:	d00b      	beq.n	82378 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   82360:	687b      	ldr	r3, [r7, #4]
   82362:	2b00      	cmp	r3, #0
   82364:	d008      	beq.n	82378 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   82366:	687b      	ldr	r3, [r7, #4]
   82368:	2201      	movs	r2, #1
   8236a:	601a      	str	r2, [r3, #0]
   8236c:	e004      	b.n	82378 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8236e:	69bb      	ldr	r3, [r7, #24]
   82370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82372:	1c5a      	adds	r2, r3, #1
   82374:	69bb      	ldr	r3, [r7, #24]
   82376:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   82378:	2301      	movs	r3, #1
   8237a:	61fb      	str	r3, [r7, #28]
   8237c:	e001      	b.n	82382 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   8237e:	2300      	movs	r3, #0
   82380:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   82382:	6978      	ldr	r0, [r7, #20]
   82384:	4b07      	ldr	r3, [pc, #28]	; (823a4 <xQueueGenericSendFromISR+0xf8>)
   82386:	4798      	blx	r3

	return xReturn;
   82388:	69fb      	ldr	r3, [r7, #28]
}
   8238a:	4618      	mov	r0, r3
   8238c:	3720      	adds	r7, #32
   8238e:	46bd      	mov	sp, r7
   82390:	bd80      	pop	{r7, pc}
   82392:	bf00      	nop
   82394:	00081ae1 	.word	0x00081ae1
   82398:	00081ba9 	.word	0x00081ba9
   8239c:	0008266d 	.word	0x0008266d
   823a0:	00083021 	.word	0x00083021
   823a4:	00081af5 	.word	0x00081af5

000823a8 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
   823a8:	b580      	push	{r7, lr}
   823aa:	b08a      	sub	sp, #40	; 0x28
   823ac:	af00      	add	r7, sp, #0
   823ae:	60f8      	str	r0, [r7, #12]
   823b0:	60b9      	str	r1, [r7, #8]
   823b2:	607a      	str	r2, [r7, #4]
   823b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   823b6:	2300      	movs	r3, #0
   823b8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   823ba:	68fb      	ldr	r3, [r7, #12]
   823bc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   823be:	6a3b      	ldr	r3, [r7, #32]
   823c0:	2b00      	cmp	r3, #0
   823c2:	d102      	bne.n	823ca <xQueueGenericReceive+0x22>
   823c4:	4b67      	ldr	r3, [pc, #412]	; (82564 <xQueueGenericReceive+0x1bc>)
   823c6:	4798      	blx	r3
   823c8:	e7fe      	b.n	823c8 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   823ca:	68bb      	ldr	r3, [r7, #8]
   823cc:	2b00      	cmp	r3, #0
   823ce:	d103      	bne.n	823d8 <xQueueGenericReceive+0x30>
   823d0:	6a3b      	ldr	r3, [r7, #32]
   823d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   823d4:	2b00      	cmp	r3, #0
   823d6:	d101      	bne.n	823dc <xQueueGenericReceive+0x34>
   823d8:	2301      	movs	r3, #1
   823da:	e000      	b.n	823de <xQueueGenericReceive+0x36>
   823dc:	2300      	movs	r3, #0
   823de:	2b00      	cmp	r3, #0
   823e0:	d102      	bne.n	823e8 <xQueueGenericReceive+0x40>
   823e2:	4b60      	ldr	r3, [pc, #384]	; (82564 <xQueueGenericReceive+0x1bc>)
   823e4:	4798      	blx	r3
   823e6:	e7fe      	b.n	823e6 <xQueueGenericReceive+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   823e8:	4b5f      	ldr	r3, [pc, #380]	; (82568 <xQueueGenericReceive+0x1c0>)
   823ea:	4798      	blx	r3
   823ec:	4603      	mov	r3, r0
   823ee:	2b00      	cmp	r3, #0
   823f0:	d102      	bne.n	823f8 <xQueueGenericReceive+0x50>
   823f2:	687b      	ldr	r3, [r7, #4]
   823f4:	2b00      	cmp	r3, #0
   823f6:	d101      	bne.n	823fc <xQueueGenericReceive+0x54>
   823f8:	2301      	movs	r3, #1
   823fa:	e000      	b.n	823fe <xQueueGenericReceive+0x56>
   823fc:	2300      	movs	r3, #0
   823fe:	2b00      	cmp	r3, #0
   82400:	d102      	bne.n	82408 <xQueueGenericReceive+0x60>
   82402:	4b58      	ldr	r3, [pc, #352]	; (82564 <xQueueGenericReceive+0x1bc>)
   82404:	4798      	blx	r3
   82406:	e7fe      	b.n	82406 <xQueueGenericReceive+0x5e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   82408:	4b58      	ldr	r3, [pc, #352]	; (8256c <xQueueGenericReceive+0x1c4>)
   8240a:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   8240c:	6a3b      	ldr	r3, [r7, #32]
   8240e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82410:	2b00      	cmp	r3, #0
   82412:	d03b      	beq.n	8248c <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
   82414:	6a3b      	ldr	r3, [r7, #32]
   82416:	68db      	ldr	r3, [r3, #12]
   82418:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8241a:	6a38      	ldr	r0, [r7, #32]
   8241c:	68b9      	ldr	r1, [r7, #8]
   8241e:	4b54      	ldr	r3, [pc, #336]	; (82570 <xQueueGenericReceive+0x1c8>)
   82420:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   82422:	683b      	ldr	r3, [r7, #0]
   82424:	2b00      	cmp	r3, #0
   82426:	d11c      	bne.n	82462 <xQueueGenericReceive+0xba>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
   82428:	6a3b      	ldr	r3, [r7, #32]
   8242a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8242c:	1e5a      	subs	r2, r3, #1
   8242e:	6a3b      	ldr	r3, [r7, #32]
   82430:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82432:	6a3b      	ldr	r3, [r7, #32]
   82434:	681b      	ldr	r3, [r3, #0]
   82436:	2b00      	cmp	r3, #0
   82438:	d104      	bne.n	82444 <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   8243a:	4b4e      	ldr	r3, [pc, #312]	; (82574 <xQueueGenericReceive+0x1cc>)
   8243c:	4798      	blx	r3
   8243e:	4602      	mov	r2, r0
   82440:	6a3b      	ldr	r3, [r7, #32]
   82442:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82444:	6a3b      	ldr	r3, [r7, #32]
   82446:	691b      	ldr	r3, [r3, #16]
   82448:	2b00      	cmp	r3, #0
   8244a:	d01b      	beq.n	82484 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8244c:	6a3b      	ldr	r3, [r7, #32]
   8244e:	3310      	adds	r3, #16
   82450:	4618      	mov	r0, r3
   82452:	4b49      	ldr	r3, [pc, #292]	; (82578 <xQueueGenericReceive+0x1d0>)
   82454:	4798      	blx	r3
   82456:	4603      	mov	r3, r0
   82458:	2b01      	cmp	r3, #1
   8245a:	d113      	bne.n	82484 <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
   8245c:	4b47      	ldr	r3, [pc, #284]	; (8257c <xQueueGenericReceive+0x1d4>)
   8245e:	4798      	blx	r3
   82460:	e010      	b.n	82484 <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
   82462:	6a3b      	ldr	r3, [r7, #32]
   82464:	69fa      	ldr	r2, [r7, #28]
   82466:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82468:	6a3b      	ldr	r3, [r7, #32]
   8246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8246c:	2b00      	cmp	r3, #0
   8246e:	d009      	beq.n	82484 <xQueueGenericReceive+0xdc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82470:	6a3b      	ldr	r3, [r7, #32]
   82472:	3324      	adds	r3, #36	; 0x24
   82474:	4618      	mov	r0, r3
   82476:	4b40      	ldr	r3, [pc, #256]	; (82578 <xQueueGenericReceive+0x1d0>)
   82478:	4798      	blx	r3
   8247a:	4603      	mov	r3, r0
   8247c:	2b00      	cmp	r3, #0
   8247e:	d001      	beq.n	82484 <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
   82480:	4b3e      	ldr	r3, [pc, #248]	; (8257c <xQueueGenericReceive+0x1d4>)
   82482:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
   82484:	4b3e      	ldr	r3, [pc, #248]	; (82580 <xQueueGenericReceive+0x1d8>)
   82486:	4798      	blx	r3
				return pdPASS;
   82488:	2301      	movs	r3, #1
   8248a:	e066      	b.n	8255a <xQueueGenericReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   8248c:	687b      	ldr	r3, [r7, #4]
   8248e:	2b00      	cmp	r3, #0
   82490:	d103      	bne.n	8249a <xQueueGenericReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82492:	4b3b      	ldr	r3, [pc, #236]	; (82580 <xQueueGenericReceive+0x1d8>)
   82494:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   82496:	2300      	movs	r3, #0
   82498:	e05f      	b.n	8255a <xQueueGenericReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
   8249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8249c:	2b00      	cmp	r3, #0
   8249e:	d106      	bne.n	824ae <xQueueGenericReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   824a0:	f107 0314 	add.w	r3, r7, #20
   824a4:	4618      	mov	r0, r3
   824a6:	4b37      	ldr	r3, [pc, #220]	; (82584 <xQueueGenericReceive+0x1dc>)
   824a8:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   824aa:	2301      	movs	r3, #1
   824ac:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   824ae:	4b34      	ldr	r3, [pc, #208]	; (82580 <xQueueGenericReceive+0x1d8>)
   824b0:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   824b2:	4b35      	ldr	r3, [pc, #212]	; (82588 <xQueueGenericReceive+0x1e0>)
   824b4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   824b6:	4b2d      	ldr	r3, [pc, #180]	; (8256c <xQueueGenericReceive+0x1c4>)
   824b8:	4798      	blx	r3
   824ba:	6a3b      	ldr	r3, [r7, #32]
   824bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   824be:	f1b3 3fff 	cmp.w	r3, #4294967295
   824c2:	d102      	bne.n	824ca <xQueueGenericReceive+0x122>
   824c4:	6a3b      	ldr	r3, [r7, #32]
   824c6:	2200      	movs	r2, #0
   824c8:	645a      	str	r2, [r3, #68]	; 0x44
   824ca:	6a3b      	ldr	r3, [r7, #32]
   824cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   824ce:	f1b3 3fff 	cmp.w	r3, #4294967295
   824d2:	d102      	bne.n	824da <xQueueGenericReceive+0x132>
   824d4:	6a3b      	ldr	r3, [r7, #32]
   824d6:	2200      	movs	r2, #0
   824d8:	649a      	str	r2, [r3, #72]	; 0x48
   824da:	4b29      	ldr	r3, [pc, #164]	; (82580 <xQueueGenericReceive+0x1d8>)
   824dc:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   824de:	f107 0214 	add.w	r2, r7, #20
   824e2:	1d3b      	adds	r3, r7, #4
   824e4:	4610      	mov	r0, r2
   824e6:	4619      	mov	r1, r3
   824e8:	4b28      	ldr	r3, [pc, #160]	; (8258c <xQueueGenericReceive+0x1e4>)
   824ea:	4798      	blx	r3
   824ec:	4603      	mov	r3, r0
   824ee:	2b00      	cmp	r3, #0
   824f0:	d12b      	bne.n	8254a <xQueueGenericReceive+0x1a2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   824f2:	6a38      	ldr	r0, [r7, #32]
   824f4:	4b26      	ldr	r3, [pc, #152]	; (82590 <xQueueGenericReceive+0x1e8>)
   824f6:	4798      	blx	r3
   824f8:	4603      	mov	r3, r0
   824fa:	2b00      	cmp	r3, #0
   824fc:	d01f      	beq.n	8253e <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   824fe:	6a3b      	ldr	r3, [r7, #32]
   82500:	681b      	ldr	r3, [r3, #0]
   82502:	2b00      	cmp	r3, #0
   82504:	d108      	bne.n	82518 <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
   82506:	4b19      	ldr	r3, [pc, #100]	; (8256c <xQueueGenericReceive+0x1c4>)
   82508:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   8250a:	6a3b      	ldr	r3, [r7, #32]
   8250c:	685b      	ldr	r3, [r3, #4]
   8250e:	4618      	mov	r0, r3
   82510:	4b20      	ldr	r3, [pc, #128]	; (82594 <xQueueGenericReceive+0x1ec>)
   82512:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   82514:	4b1a      	ldr	r3, [pc, #104]	; (82580 <xQueueGenericReceive+0x1d8>)
   82516:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82518:	6a3b      	ldr	r3, [r7, #32]
   8251a:	f103 0224 	add.w	r2, r3, #36	; 0x24
   8251e:	687b      	ldr	r3, [r7, #4]
   82520:	4610      	mov	r0, r2
   82522:	4619      	mov	r1, r3
   82524:	4b1c      	ldr	r3, [pc, #112]	; (82598 <xQueueGenericReceive+0x1f0>)
   82526:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   82528:	6a38      	ldr	r0, [r7, #32]
   8252a:	4b1c      	ldr	r3, [pc, #112]	; (8259c <xQueueGenericReceive+0x1f4>)
   8252c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   8252e:	4b1c      	ldr	r3, [pc, #112]	; (825a0 <xQueueGenericReceive+0x1f8>)
   82530:	4798      	blx	r3
   82532:	4603      	mov	r3, r0
   82534:	2b00      	cmp	r3, #0
   82536:	d10f      	bne.n	82558 <xQueueGenericReceive+0x1b0>
				{
					portYIELD_WITHIN_API();
   82538:	4b10      	ldr	r3, [pc, #64]	; (8257c <xQueueGenericReceive+0x1d4>)
   8253a:	4798      	blx	r3
   8253c:	e00c      	b.n	82558 <xQueueGenericReceive+0x1b0>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8253e:	6a38      	ldr	r0, [r7, #32]
   82540:	4b16      	ldr	r3, [pc, #88]	; (8259c <xQueueGenericReceive+0x1f4>)
   82542:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82544:	4b16      	ldr	r3, [pc, #88]	; (825a0 <xQueueGenericReceive+0x1f8>)
   82546:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
   82548:	e75e      	b.n	82408 <xQueueGenericReceive+0x60>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8254a:	6a38      	ldr	r0, [r7, #32]
   8254c:	4b13      	ldr	r3, [pc, #76]	; (8259c <xQueueGenericReceive+0x1f4>)
   8254e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82550:	4b13      	ldr	r3, [pc, #76]	; (825a0 <xQueueGenericReceive+0x1f8>)
   82552:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   82554:	2300      	movs	r3, #0
   82556:	e000      	b.n	8255a <xQueueGenericReceive+0x1b2>
		}
	}
   82558:	e756      	b.n	82408 <xQueueGenericReceive+0x60>
}
   8255a:	4618      	mov	r0, r3
   8255c:	3728      	adds	r7, #40	; 0x28
   8255e:	46bd      	mov	sp, r7
   82560:	bd80      	pop	{r7, pc}
   82562:	bf00      	nop
   82564:	00081ae1 	.word	0x00081ae1
   82568:	000834f9 	.word	0x000834f9
   8256c:	00081a65 	.word	0x00081a65
   82570:	00082751 	.word	0x00082751
   82574:	0008370d 	.word	0x0008370d
   82578:	00083021 	.word	0x00083021
   8257c:	00081a45 	.word	0x00081a45
   82580:	00081aa9 	.word	0x00081aa9
   82584:	000830e1 	.word	0x000830e1
   82588:	00082b1d 	.word	0x00082b1d
   8258c:	00083119 	.word	0x00083119
   82590:	00082849 	.word	0x00082849
   82594:	00083535 	.word	0x00083535
   82598:	00082f01 	.word	0x00082f01
   8259c:	000827a1 	.word	0x000827a1
   825a0:	00082b39 	.word	0x00082b39

000825a4 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   825a4:	b580      	push	{r7, lr}
   825a6:	b088      	sub	sp, #32
   825a8:	af00      	add	r7, sp, #0
   825aa:	60f8      	str	r0, [r7, #12]
   825ac:	60b9      	str	r1, [r7, #8]
   825ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   825b0:	68fb      	ldr	r3, [r7, #12]
   825b2:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   825b4:	69bb      	ldr	r3, [r7, #24]
   825b6:	2b00      	cmp	r3, #0
   825b8:	d102      	bne.n	825c0 <xQueueReceiveFromISR+0x1c>
   825ba:	4b27      	ldr	r3, [pc, #156]	; (82658 <xQueueReceiveFromISR+0xb4>)
   825bc:	4798      	blx	r3
   825be:	e7fe      	b.n	825be <xQueueReceiveFromISR+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   825c0:	68bb      	ldr	r3, [r7, #8]
   825c2:	2b00      	cmp	r3, #0
   825c4:	d103      	bne.n	825ce <xQueueReceiveFromISR+0x2a>
   825c6:	69bb      	ldr	r3, [r7, #24]
   825c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   825ca:	2b00      	cmp	r3, #0
   825cc:	d101      	bne.n	825d2 <xQueueReceiveFromISR+0x2e>
   825ce:	2301      	movs	r3, #1
   825d0:	e000      	b.n	825d4 <xQueueReceiveFromISR+0x30>
   825d2:	2300      	movs	r3, #0
   825d4:	2b00      	cmp	r3, #0
   825d6:	d102      	bne.n	825de <xQueueReceiveFromISR+0x3a>
   825d8:	4b1f      	ldr	r3, [pc, #124]	; (82658 <xQueueReceiveFromISR+0xb4>)
   825da:	4798      	blx	r3
   825dc:	e7fe      	b.n	825dc <xQueueReceiveFromISR+0x38>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   825de:	4b1f      	ldr	r3, [pc, #124]	; (8265c <xQueueReceiveFromISR+0xb8>)
   825e0:	4798      	blx	r3

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   825e2:	4b1d      	ldr	r3, [pc, #116]	; (82658 <xQueueReceiveFromISR+0xb4>)
   825e4:	4798      	blx	r3
   825e6:	6178      	str	r0, [r7, #20]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   825e8:	69bb      	ldr	r3, [r7, #24]
   825ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   825ec:	2b00      	cmp	r3, #0
   825ee:	d028      	beq.n	82642 <xQueueReceiveFromISR+0x9e>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   825f0:	69b8      	ldr	r0, [r7, #24]
   825f2:	68b9      	ldr	r1, [r7, #8]
   825f4:	4b1a      	ldr	r3, [pc, #104]	; (82660 <xQueueReceiveFromISR+0xbc>)
   825f6:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
   825f8:	69bb      	ldr	r3, [r7, #24]
   825fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   825fc:	1e5a      	subs	r2, r3, #1
   825fe:	69bb      	ldr	r3, [r7, #24]
   82600:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
   82602:	69bb      	ldr	r3, [r7, #24]
   82604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82606:	f1b3 3fff 	cmp.w	r3, #4294967295
   8260a:	d112      	bne.n	82632 <xQueueReceiveFromISR+0x8e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8260c:	69bb      	ldr	r3, [r7, #24]
   8260e:	691b      	ldr	r3, [r3, #16]
   82610:	2b00      	cmp	r3, #0
   82612:	d013      	beq.n	8263c <xQueueReceiveFromISR+0x98>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   82614:	69bb      	ldr	r3, [r7, #24]
   82616:	3310      	adds	r3, #16
   82618:	4618      	mov	r0, r3
   8261a:	4b12      	ldr	r3, [pc, #72]	; (82664 <xQueueReceiveFromISR+0xc0>)
   8261c:	4798      	blx	r3
   8261e:	4603      	mov	r3, r0
   82620:	2b00      	cmp	r3, #0
   82622:	d00b      	beq.n	8263c <xQueueReceiveFromISR+0x98>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   82624:	687b      	ldr	r3, [r7, #4]
   82626:	2b00      	cmp	r3, #0
   82628:	d008      	beq.n	8263c <xQueueReceiveFromISR+0x98>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   8262a:	687b      	ldr	r3, [r7, #4]
   8262c:	2201      	movs	r2, #1
   8262e:	601a      	str	r2, [r3, #0]
   82630:	e004      	b.n	8263c <xQueueReceiveFromISR+0x98>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
   82632:	69bb      	ldr	r3, [r7, #24]
   82634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82636:	1c5a      	adds	r2, r3, #1
   82638:	69bb      	ldr	r3, [r7, #24]
   8263a:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
   8263c:	2301      	movs	r3, #1
   8263e:	61fb      	str	r3, [r7, #28]
   82640:	e001      	b.n	82646 <xQueueReceiveFromISR+0xa2>
		}
		else
		{
			xReturn = pdFAIL;
   82642:	2300      	movs	r3, #0
   82644:	61fb      	str	r3, [r7, #28]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   82646:	6978      	ldr	r0, [r7, #20]
   82648:	4b07      	ldr	r3, [pc, #28]	; (82668 <xQueueReceiveFromISR+0xc4>)
   8264a:	4798      	blx	r3

	return xReturn;
   8264c:	69fb      	ldr	r3, [r7, #28]
}
   8264e:	4618      	mov	r0, r3
   82650:	3720      	adds	r7, #32
   82652:	46bd      	mov	sp, r7
   82654:	bd80      	pop	{r7, pc}
   82656:	bf00      	nop
   82658:	00081ae1 	.word	0x00081ae1
   8265c:	00081ba9 	.word	0x00081ba9
   82660:	00082751 	.word	0x00082751
   82664:	00083021 	.word	0x00083021
   82668:	00081af5 	.word	0x00081af5

0008266c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   8266c:	b580      	push	{r7, lr}
   8266e:	b086      	sub	sp, #24
   82670:	af00      	add	r7, sp, #0
   82672:	60f8      	str	r0, [r7, #12]
   82674:	60b9      	str	r1, [r7, #8]
   82676:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   82678:	2300      	movs	r3, #0
   8267a:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   8267c:	68fb      	ldr	r3, [r7, #12]
   8267e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82680:	2b00      	cmp	r3, #0
   82682:	d10d      	bne.n	826a0 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82684:	68fb      	ldr	r3, [r7, #12]
   82686:	681b      	ldr	r3, [r3, #0]
   82688:	2b00      	cmp	r3, #0
   8268a:	d152      	bne.n	82732 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   8268c:	68fb      	ldr	r3, [r7, #12]
   8268e:	685b      	ldr	r3, [r3, #4]
   82690:	4618      	mov	r0, r3
   82692:	4b2d      	ldr	r3, [pc, #180]	; (82748 <prvCopyDataToQueue+0xdc>)
   82694:	4798      	blx	r3
   82696:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   82698:	68fb      	ldr	r3, [r7, #12]
   8269a:	2200      	movs	r2, #0
   8269c:	605a      	str	r2, [r3, #4]
   8269e:	e048      	b.n	82732 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   826a0:	687b      	ldr	r3, [r7, #4]
   826a2:	2b00      	cmp	r3, #0
   826a4:	d11a      	bne.n	826dc <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   826a6:	68fb      	ldr	r3, [r7, #12]
   826a8:	689a      	ldr	r2, [r3, #8]
   826aa:	68fb      	ldr	r3, [r7, #12]
   826ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   826ae:	4610      	mov	r0, r2
   826b0:	68b9      	ldr	r1, [r7, #8]
   826b2:	461a      	mov	r2, r3
   826b4:	4b25      	ldr	r3, [pc, #148]	; (8274c <prvCopyDataToQueue+0xe0>)
   826b6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   826b8:	68fb      	ldr	r3, [r7, #12]
   826ba:	689a      	ldr	r2, [r3, #8]
   826bc:	68fb      	ldr	r3, [r7, #12]
   826be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   826c0:	441a      	add	r2, r3
   826c2:	68fb      	ldr	r3, [r7, #12]
   826c4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   826c6:	68fb      	ldr	r3, [r7, #12]
   826c8:	689a      	ldr	r2, [r3, #8]
   826ca:	68fb      	ldr	r3, [r7, #12]
   826cc:	685b      	ldr	r3, [r3, #4]
   826ce:	429a      	cmp	r2, r3
   826d0:	d32f      	bcc.n	82732 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   826d2:	68fb      	ldr	r3, [r7, #12]
   826d4:	681a      	ldr	r2, [r3, #0]
   826d6:	68fb      	ldr	r3, [r7, #12]
   826d8:	609a      	str	r2, [r3, #8]
   826da:	e02a      	b.n	82732 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   826dc:	68fb      	ldr	r3, [r7, #12]
   826de:	68da      	ldr	r2, [r3, #12]
   826e0:	68fb      	ldr	r3, [r7, #12]
   826e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   826e4:	4610      	mov	r0, r2
   826e6:	68b9      	ldr	r1, [r7, #8]
   826e8:	461a      	mov	r2, r3
   826ea:	4b18      	ldr	r3, [pc, #96]	; (8274c <prvCopyDataToQueue+0xe0>)
   826ec:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   826ee:	68fb      	ldr	r3, [r7, #12]
   826f0:	68da      	ldr	r2, [r3, #12]
   826f2:	68fb      	ldr	r3, [r7, #12]
   826f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   826f6:	425b      	negs	r3, r3
   826f8:	441a      	add	r2, r3
   826fa:	68fb      	ldr	r3, [r7, #12]
   826fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   826fe:	68fb      	ldr	r3, [r7, #12]
   82700:	68da      	ldr	r2, [r3, #12]
   82702:	68fb      	ldr	r3, [r7, #12]
   82704:	681b      	ldr	r3, [r3, #0]
   82706:	429a      	cmp	r2, r3
   82708:	d207      	bcs.n	8271a <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8270a:	68fb      	ldr	r3, [r7, #12]
   8270c:	685a      	ldr	r2, [r3, #4]
   8270e:	68fb      	ldr	r3, [r7, #12]
   82710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82712:	425b      	negs	r3, r3
   82714:	441a      	add	r2, r3
   82716:	68fb      	ldr	r3, [r7, #12]
   82718:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   8271a:	687b      	ldr	r3, [r7, #4]
   8271c:	2b02      	cmp	r3, #2
   8271e:	d108      	bne.n	82732 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   82720:	68fb      	ldr	r3, [r7, #12]
   82722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82724:	2b00      	cmp	r3, #0
   82726:	d004      	beq.n	82732 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   82728:	68fb      	ldr	r3, [r7, #12]
   8272a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8272c:	1e5a      	subs	r2, r3, #1
   8272e:	68fb      	ldr	r3, [r7, #12]
   82730:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   82732:	68fb      	ldr	r3, [r7, #12]
   82734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82736:	1c5a      	adds	r2, r3, #1
   82738:	68fb      	ldr	r3, [r7, #12]
   8273a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   8273c:	697b      	ldr	r3, [r7, #20]
}
   8273e:	4618      	mov	r0, r3
   82740:	3718      	adds	r7, #24
   82742:	46bd      	mov	sp, r7
   82744:	bd80      	pop	{r7, pc}
   82746:	bf00      	nop
   82748:	00083629 	.word	0x00083629
   8274c:	000844c9 	.word	0x000844c9

00082750 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   82750:	b580      	push	{r7, lr}
   82752:	b082      	sub	sp, #8
   82754:	af00      	add	r7, sp, #0
   82756:	6078      	str	r0, [r7, #4]
   82758:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   8275a:	687b      	ldr	r3, [r7, #4]
   8275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8275e:	2b00      	cmp	r3, #0
   82760:	d019      	beq.n	82796 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   82762:	687b      	ldr	r3, [r7, #4]
   82764:	68da      	ldr	r2, [r3, #12]
   82766:	687b      	ldr	r3, [r7, #4]
   82768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8276a:	441a      	add	r2, r3
   8276c:	687b      	ldr	r3, [r7, #4]
   8276e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   82770:	687b      	ldr	r3, [r7, #4]
   82772:	68da      	ldr	r2, [r3, #12]
   82774:	687b      	ldr	r3, [r7, #4]
   82776:	685b      	ldr	r3, [r3, #4]
   82778:	429a      	cmp	r2, r3
   8277a:	d303      	bcc.n	82784 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   8277c:	687b      	ldr	r3, [r7, #4]
   8277e:	681a      	ldr	r2, [r3, #0]
   82780:	687b      	ldr	r3, [r7, #4]
   82782:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   82784:	687b      	ldr	r3, [r7, #4]
   82786:	68da      	ldr	r2, [r3, #12]
   82788:	687b      	ldr	r3, [r7, #4]
   8278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8278c:	6838      	ldr	r0, [r7, #0]
   8278e:	4611      	mov	r1, r2
   82790:	461a      	mov	r2, r3
   82792:	4b02      	ldr	r3, [pc, #8]	; (8279c <prvCopyDataFromQueue+0x4c>)
   82794:	4798      	blx	r3
	}
}
   82796:	3708      	adds	r7, #8
   82798:	46bd      	mov	sp, r7
   8279a:	bd80      	pop	{r7, pc}
   8279c:	000844c9 	.word	0x000844c9

000827a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   827a0:	b580      	push	{r7, lr}
   827a2:	b082      	sub	sp, #8
   827a4:	af00      	add	r7, sp, #0
   827a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   827a8:	4b23      	ldr	r3, [pc, #140]	; (82838 <prvUnlockQueue+0x98>)
   827aa:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   827ac:	e014      	b.n	827d8 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   827ae:	687b      	ldr	r3, [r7, #4]
   827b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   827b2:	2b00      	cmp	r3, #0
   827b4:	d00a      	beq.n	827cc <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   827b6:	687b      	ldr	r3, [r7, #4]
   827b8:	3324      	adds	r3, #36	; 0x24
   827ba:	4618      	mov	r0, r3
   827bc:	4b1f      	ldr	r3, [pc, #124]	; (8283c <prvUnlockQueue+0x9c>)
   827be:	4798      	blx	r3
   827c0:	4603      	mov	r3, r0
   827c2:	2b00      	cmp	r3, #0
   827c4:	d003      	beq.n	827ce <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
   827c6:	4b1e      	ldr	r3, [pc, #120]	; (82840 <prvUnlockQueue+0xa0>)
   827c8:	4798      	blx	r3
   827ca:	e000      	b.n	827ce <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   827cc:	e008      	b.n	827e0 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
   827ce:	687b      	ldr	r3, [r7, #4]
   827d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   827d2:	1e5a      	subs	r2, r3, #1
   827d4:	687b      	ldr	r3, [r7, #4]
   827d6:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   827d8:	687b      	ldr	r3, [r7, #4]
   827da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   827dc:	2b00      	cmp	r3, #0
   827de:	dce6      	bgt.n	827ae <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
   827e0:	687b      	ldr	r3, [r7, #4]
   827e2:	f04f 32ff 	mov.w	r2, #4294967295
   827e6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   827e8:	4b16      	ldr	r3, [pc, #88]	; (82844 <prvUnlockQueue+0xa4>)
   827ea:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   827ec:	4b12      	ldr	r3, [pc, #72]	; (82838 <prvUnlockQueue+0x98>)
   827ee:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   827f0:	e014      	b.n	8281c <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   827f2:	687b      	ldr	r3, [r7, #4]
   827f4:	691b      	ldr	r3, [r3, #16]
   827f6:	2b00      	cmp	r3, #0
   827f8:	d00f      	beq.n	8281a <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   827fa:	687b      	ldr	r3, [r7, #4]
   827fc:	3310      	adds	r3, #16
   827fe:	4618      	mov	r0, r3
   82800:	4b0e      	ldr	r3, [pc, #56]	; (8283c <prvUnlockQueue+0x9c>)
   82802:	4798      	blx	r3
   82804:	4603      	mov	r3, r0
   82806:	2b00      	cmp	r3, #0
   82808:	d001      	beq.n	8280e <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
   8280a:	4b0d      	ldr	r3, [pc, #52]	; (82840 <prvUnlockQueue+0xa0>)
   8280c:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
   8280e:	687b      	ldr	r3, [r7, #4]
   82810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82812:	1e5a      	subs	r2, r3, #1
   82814:	687b      	ldr	r3, [r7, #4]
   82816:	645a      	str	r2, [r3, #68]	; 0x44
   82818:	e000      	b.n	8281c <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
   8281a:	e003      	b.n	82824 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8281c:	687b      	ldr	r3, [r7, #4]
   8281e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82820:	2b00      	cmp	r3, #0
   82822:	dce6      	bgt.n	827f2 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   82824:	687b      	ldr	r3, [r7, #4]
   82826:	f04f 32ff 	mov.w	r2, #4294967295
   8282a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8282c:	4b05      	ldr	r3, [pc, #20]	; (82844 <prvUnlockQueue+0xa4>)
   8282e:	4798      	blx	r3
}
   82830:	3708      	adds	r7, #8
   82832:	46bd      	mov	sp, r7
   82834:	bd80      	pop	{r7, pc}
   82836:	bf00      	nop
   82838:	00081a65 	.word	0x00081a65
   8283c:	00083021 	.word	0x00083021
   82840:	000831c9 	.word	0x000831c9
   82844:	00081aa9 	.word	0x00081aa9

00082848 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   82848:	b580      	push	{r7, lr}
   8284a:	b084      	sub	sp, #16
   8284c:	af00      	add	r7, sp, #0
   8284e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   82850:	4b08      	ldr	r3, [pc, #32]	; (82874 <prvIsQueueEmpty+0x2c>)
   82852:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   82854:	687b      	ldr	r3, [r7, #4]
   82856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82858:	2b00      	cmp	r3, #0
   8285a:	d102      	bne.n	82862 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   8285c:	2301      	movs	r3, #1
   8285e:	60fb      	str	r3, [r7, #12]
   82860:	e001      	b.n	82866 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   82862:	2300      	movs	r3, #0
   82864:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   82866:	4b04      	ldr	r3, [pc, #16]	; (82878 <prvIsQueueEmpty+0x30>)
   82868:	4798      	blx	r3

	return xReturn;
   8286a:	68fb      	ldr	r3, [r7, #12]
}
   8286c:	4618      	mov	r0, r3
   8286e:	3710      	adds	r7, #16
   82870:	46bd      	mov	sp, r7
   82872:	bd80      	pop	{r7, pc}
   82874:	00081a65 	.word	0x00081a65
   82878:	00081aa9 	.word	0x00081aa9

0008287c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   8287c:	b580      	push	{r7, lr}
   8287e:	b084      	sub	sp, #16
   82880:	af00      	add	r7, sp, #0
   82882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   82884:	4b09      	ldr	r3, [pc, #36]	; (828ac <prvIsQueueFull+0x30>)
   82886:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   82888:	687b      	ldr	r3, [r7, #4]
   8288a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   8288c:	687b      	ldr	r3, [r7, #4]
   8288e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82890:	429a      	cmp	r2, r3
   82892:	d102      	bne.n	8289a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   82894:	2301      	movs	r3, #1
   82896:	60fb      	str	r3, [r7, #12]
   82898:	e001      	b.n	8289e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   8289a:	2300      	movs	r3, #0
   8289c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   8289e:	4b04      	ldr	r3, [pc, #16]	; (828b0 <prvIsQueueFull+0x34>)
   828a0:	4798      	blx	r3

	return xReturn;
   828a2:	68fb      	ldr	r3, [r7, #12]
}
   828a4:	4618      	mov	r0, r3
   828a6:	3710      	adds	r7, #16
   828a8:	46bd      	mov	sp, r7
   828aa:	bd80      	pop	{r7, pc}
   828ac:	00081a65 	.word	0x00081a65
   828b0:	00081aa9 	.word	0x00081aa9

000828b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
   828b4:	b580      	push	{r7, lr}
   828b6:	b084      	sub	sp, #16
   828b8:	af00      	add	r7, sp, #0
   828ba:	6078      	str	r0, [r7, #4]
   828bc:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   828be:	687b      	ldr	r3, [r7, #4]
   828c0:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   828c2:	4b12      	ldr	r3, [pc, #72]	; (8290c <vQueueWaitForMessageRestricted+0x58>)
   828c4:	4798      	blx	r3
   828c6:	68fb      	ldr	r3, [r7, #12]
   828c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   828ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   828ce:	d102      	bne.n	828d6 <vQueueWaitForMessageRestricted+0x22>
   828d0:	68fb      	ldr	r3, [r7, #12]
   828d2:	2200      	movs	r2, #0
   828d4:	645a      	str	r2, [r3, #68]	; 0x44
   828d6:	68fb      	ldr	r3, [r7, #12]
   828d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   828da:	f1b3 3fff 	cmp.w	r3, #4294967295
   828de:	d102      	bne.n	828e6 <vQueueWaitForMessageRestricted+0x32>
   828e0:	68fb      	ldr	r3, [r7, #12]
   828e2:	2200      	movs	r2, #0
   828e4:	649a      	str	r2, [r3, #72]	; 0x48
   828e6:	4b0a      	ldr	r3, [pc, #40]	; (82910 <vQueueWaitForMessageRestricted+0x5c>)
   828e8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   828ea:	68fb      	ldr	r3, [r7, #12]
   828ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   828ee:	2b00      	cmp	r3, #0
   828f0:	d105      	bne.n	828fe <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   828f2:	68fb      	ldr	r3, [r7, #12]
   828f4:	3324      	adds	r3, #36	; 0x24
   828f6:	4618      	mov	r0, r3
   828f8:	6839      	ldr	r1, [r7, #0]
   828fa:	4b06      	ldr	r3, [pc, #24]	; (82914 <vQueueWaitForMessageRestricted+0x60>)
   828fc:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   828fe:	68f8      	ldr	r0, [r7, #12]
   82900:	4b05      	ldr	r3, [pc, #20]	; (82918 <vQueueWaitForMessageRestricted+0x64>)
   82902:	4798      	blx	r3
	}
   82904:	3710      	adds	r7, #16
   82906:	46bd      	mov	sp, r7
   82908:	bd80      	pop	{r7, pc}
   8290a:	bf00      	nop
   8290c:	00081a65 	.word	0x00081a65
   82910:	00081aa9 	.word	0x00081aa9
   82914:	00082fa1 	.word	0x00082fa1
   82918:	000827a1 	.word	0x000827a1

0008291c <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   8291c:	b590      	push	{r4, r7, lr}
   8291e:	b08b      	sub	sp, #44	; 0x2c
   82920:	af02      	add	r7, sp, #8
   82922:	60f8      	str	r0, [r7, #12]
   82924:	60b9      	str	r1, [r7, #8]
   82926:	603b      	str	r3, [r7, #0]
   82928:	4613      	mov	r3, r2
   8292a:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
   8292c:	68fb      	ldr	r3, [r7, #12]
   8292e:	2b00      	cmp	r3, #0
   82930:	d102      	bne.n	82938 <xTaskGenericCreate+0x1c>
   82932:	4b4b      	ldr	r3, [pc, #300]	; (82a60 <xTaskGenericCreate+0x144>)
   82934:	4798      	blx	r3
   82936:	e7fe      	b.n	82936 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8293a:	2b04      	cmp	r3, #4
   8293c:	d902      	bls.n	82944 <xTaskGenericCreate+0x28>
   8293e:	4b48      	ldr	r3, [pc, #288]	; (82a60 <xTaskGenericCreate+0x144>)
   82940:	4798      	blx	r3
   82942:	e7fe      	b.n	82942 <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
   82944:	88fb      	ldrh	r3, [r7, #6]
   82946:	4618      	mov	r0, r3
   82948:	6bb9      	ldr	r1, [r7, #56]	; 0x38
   8294a:	4b46      	ldr	r3, [pc, #280]	; (82a64 <xTaskGenericCreate+0x148>)
   8294c:	4798      	blx	r3
   8294e:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
   82950:	69bb      	ldr	r3, [r7, #24]
   82952:	2b00      	cmp	r3, #0
   82954:	d06d      	beq.n	82a32 <xTaskGenericCreate+0x116>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
   82956:	69bb      	ldr	r3, [r7, #24]
   82958:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8295a:	88fb      	ldrh	r3, [r7, #6]
   8295c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   82960:	3b01      	subs	r3, #1
   82962:	009b      	lsls	r3, r3, #2
   82964:	4413      	add	r3, r2
   82966:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   82968:	697b      	ldr	r3, [r7, #20]
   8296a:	f023 0307 	bic.w	r3, r3, #7
   8296e:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   82970:	697b      	ldr	r3, [r7, #20]
   82972:	f003 0307 	and.w	r3, r3, #7
   82976:	2b00      	cmp	r3, #0
   82978:	d002      	beq.n	82980 <xTaskGenericCreate+0x64>
   8297a:	4b39      	ldr	r3, [pc, #228]	; (82a60 <xTaskGenericCreate+0x144>)
   8297c:	4798      	blx	r3
   8297e:	e7fe      	b.n	8297e <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
   82980:	88fb      	ldrh	r3, [r7, #6]
   82982:	9300      	str	r3, [sp, #0]
   82984:	69b8      	ldr	r0, [r7, #24]
   82986:	68b9      	ldr	r1, [r7, #8]
   82988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   8298a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   8298c:	4c36      	ldr	r4, [pc, #216]	; (82a68 <xTaskGenericCreate+0x14c>)
   8298e:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82990:	6978      	ldr	r0, [r7, #20]
   82992:	68f9      	ldr	r1, [r7, #12]
   82994:	683a      	ldr	r2, [r7, #0]
   82996:	4b35      	ldr	r3, [pc, #212]	; (82a6c <xTaskGenericCreate+0x150>)
   82998:	4798      	blx	r3
   8299a:	4602      	mov	r2, r0
   8299c:	69bb      	ldr	r3, [r7, #24]
   8299e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
   829a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   829a2:	2b00      	cmp	r3, #0
   829a4:	d002      	beq.n	829ac <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   829a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   829a8:	69ba      	ldr	r2, [r7, #24]
   829aa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
   829ac:	4b30      	ldr	r3, [pc, #192]	; (82a70 <xTaskGenericCreate+0x154>)
   829ae:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   829b0:	4b30      	ldr	r3, [pc, #192]	; (82a74 <xTaskGenericCreate+0x158>)
   829b2:	681b      	ldr	r3, [r3, #0]
   829b4:	1c5a      	adds	r2, r3, #1
   829b6:	4b2f      	ldr	r3, [pc, #188]	; (82a74 <xTaskGenericCreate+0x158>)
   829b8:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   829ba:	4b2f      	ldr	r3, [pc, #188]	; (82a78 <xTaskGenericCreate+0x15c>)
   829bc:	681b      	ldr	r3, [r3, #0]
   829be:	2b00      	cmp	r3, #0
   829c0:	d109      	bne.n	829d6 <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   829c2:	4b2d      	ldr	r3, [pc, #180]	; (82a78 <xTaskGenericCreate+0x15c>)
   829c4:	69ba      	ldr	r2, [r7, #24]
   829c6:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   829c8:	4b2a      	ldr	r3, [pc, #168]	; (82a74 <xTaskGenericCreate+0x158>)
   829ca:	681b      	ldr	r3, [r3, #0]
   829cc:	2b01      	cmp	r3, #1
   829ce:	d10f      	bne.n	829f0 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
   829d0:	4b2a      	ldr	r3, [pc, #168]	; (82a7c <xTaskGenericCreate+0x160>)
   829d2:	4798      	blx	r3
   829d4:	e00c      	b.n	829f0 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   829d6:	4b2a      	ldr	r3, [pc, #168]	; (82a80 <xTaskGenericCreate+0x164>)
   829d8:	681b      	ldr	r3, [r3, #0]
   829da:	2b00      	cmp	r3, #0
   829dc:	d108      	bne.n	829f0 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   829de:	4b26      	ldr	r3, [pc, #152]	; (82a78 <xTaskGenericCreate+0x15c>)
   829e0:	681b      	ldr	r3, [r3, #0]
   829e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   829e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   829e6:	429a      	cmp	r2, r3
   829e8:	d802      	bhi.n	829f0 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
   829ea:	4b23      	ldr	r3, [pc, #140]	; (82a78 <xTaskGenericCreate+0x15c>)
   829ec:	69ba      	ldr	r2, [r7, #24]
   829ee:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
   829f0:	4b24      	ldr	r3, [pc, #144]	; (82a84 <xTaskGenericCreate+0x168>)
   829f2:	681b      	ldr	r3, [r3, #0]
   829f4:	1c5a      	adds	r2, r3, #1
   829f6:	4b23      	ldr	r3, [pc, #140]	; (82a84 <xTaskGenericCreate+0x168>)
   829f8:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
   829fa:	69bb      	ldr	r3, [r7, #24]
   829fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   829fe:	2201      	movs	r2, #1
   82a00:	409a      	lsls	r2, r3
   82a02:	4b21      	ldr	r3, [pc, #132]	; (82a88 <xTaskGenericCreate+0x16c>)
   82a04:	681b      	ldr	r3, [r3, #0]
   82a06:	431a      	orrs	r2, r3
   82a08:	4b1f      	ldr	r3, [pc, #124]	; (82a88 <xTaskGenericCreate+0x16c>)
   82a0a:	601a      	str	r2, [r3, #0]
   82a0c:	69bb      	ldr	r3, [r7, #24]
   82a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82a10:	4613      	mov	r3, r2
   82a12:	009b      	lsls	r3, r3, #2
   82a14:	4413      	add	r3, r2
   82a16:	009b      	lsls	r3, r3, #2
   82a18:	4a1c      	ldr	r2, [pc, #112]	; (82a8c <xTaskGenericCreate+0x170>)
   82a1a:	441a      	add	r2, r3
   82a1c:	69bb      	ldr	r3, [r7, #24]
   82a1e:	3304      	adds	r3, #4
   82a20:	4610      	mov	r0, r2
   82a22:	4619      	mov	r1, r3
   82a24:	4b1a      	ldr	r3, [pc, #104]	; (82a90 <xTaskGenericCreate+0x174>)
   82a26:	4798      	blx	r3

			xReturn = pdPASS;
   82a28:	2301      	movs	r3, #1
   82a2a:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82a2c:	4b19      	ldr	r3, [pc, #100]	; (82a94 <xTaskGenericCreate+0x178>)
   82a2e:	4798      	blx	r3
   82a30:	e002      	b.n	82a38 <xTaskGenericCreate+0x11c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   82a32:	f04f 33ff 	mov.w	r3, #4294967295
   82a36:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
   82a38:	69fb      	ldr	r3, [r7, #28]
   82a3a:	2b01      	cmp	r3, #1
   82a3c:	d10b      	bne.n	82a56 <xTaskGenericCreate+0x13a>
	{
		if( xSchedulerRunning != pdFALSE )
   82a3e:	4b10      	ldr	r3, [pc, #64]	; (82a80 <xTaskGenericCreate+0x164>)
   82a40:	681b      	ldr	r3, [r3, #0]
   82a42:	2b00      	cmp	r3, #0
   82a44:	d007      	beq.n	82a56 <xTaskGenericCreate+0x13a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   82a46:	4b0c      	ldr	r3, [pc, #48]	; (82a78 <xTaskGenericCreate+0x15c>)
   82a48:	681b      	ldr	r3, [r3, #0]
   82a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   82a4e:	429a      	cmp	r2, r3
   82a50:	d201      	bcs.n	82a56 <xTaskGenericCreate+0x13a>
			{
				taskYIELD_IF_USING_PREEMPTION();
   82a52:	4b11      	ldr	r3, [pc, #68]	; (82a98 <xTaskGenericCreate+0x17c>)
   82a54:	4798      	blx	r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
   82a56:	69fb      	ldr	r3, [r7, #28]
}
   82a58:	4618      	mov	r0, r3
   82a5a:	3724      	adds	r7, #36	; 0x24
   82a5c:	46bd      	mov	sp, r7
   82a5e:	bd90      	pop	{r4, r7, pc}
   82a60:	00081ae1 	.word	0x00081ae1
   82a64:	0008341d 	.word	0x0008341d
   82a68:	00083209 	.word	0x00083209
   82a6c:	000818bd 	.word	0x000818bd
   82a70:	00081a65 	.word	0x00081a65
   82a74:	2007a5bc 	.word	0x2007a5bc
   82a78:	2007a4e4 	.word	0x2007a4e4
   82a7c:	000832a1 	.word	0x000832a1
   82a80:	2007a5c8 	.word	0x2007a5c8
   82a84:	2007a5d8 	.word	0x2007a5d8
   82a88:	2007a5c4 	.word	0x2007a5c4
   82a8c:	2007a4e8 	.word	0x2007a4e8
   82a90:	000817b1 	.word	0x000817b1
   82a94:	00081aa9 	.word	0x00081aa9
   82a98:	00081a45 	.word	0x00081a45

00082a9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   82a9c:	b590      	push	{r4, r7, lr}
   82a9e:	b087      	sub	sp, #28
   82aa0:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
   82aa2:	2300      	movs	r3, #0
   82aa4:	9300      	str	r3, [sp, #0]
   82aa6:	2300      	movs	r3, #0
   82aa8:	9301      	str	r3, [sp, #4]
   82aaa:	2300      	movs	r3, #0
   82aac:	9302      	str	r3, [sp, #8]
   82aae:	2300      	movs	r3, #0
   82ab0:	9303      	str	r3, [sp, #12]
   82ab2:	4812      	ldr	r0, [pc, #72]	; (82afc <vTaskStartScheduler+0x60>)
   82ab4:	4912      	ldr	r1, [pc, #72]	; (82b00 <vTaskStartScheduler+0x64>)
   82ab6:	2282      	movs	r2, #130	; 0x82
   82ab8:	2300      	movs	r3, #0
   82aba:	4c12      	ldr	r4, [pc, #72]	; (82b04 <vTaskStartScheduler+0x68>)
   82abc:	47a0      	blx	r4
   82abe:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82ac0:	687b      	ldr	r3, [r7, #4]
   82ac2:	2b01      	cmp	r3, #1
   82ac4:	d102      	bne.n	82acc <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
   82ac6:	4b10      	ldr	r3, [pc, #64]	; (82b08 <vTaskStartScheduler+0x6c>)
   82ac8:	4798      	blx	r3
   82aca:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   82acc:	687b      	ldr	r3, [r7, #4]
   82ace:	2b01      	cmp	r3, #1
   82ad0:	d10a      	bne.n	82ae8 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   82ad2:	4b0e      	ldr	r3, [pc, #56]	; (82b0c <vTaskStartScheduler+0x70>)
   82ad4:	4798      	blx	r3
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
   82ad6:	4b0e      	ldr	r3, [pc, #56]	; (82b10 <vTaskStartScheduler+0x74>)
   82ad8:	2201      	movs	r2, #1
   82ada:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   82adc:	4b0d      	ldr	r3, [pc, #52]	; (82b14 <vTaskStartScheduler+0x78>)
   82ade:	2200      	movs	r2, #0
   82ae0:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   82ae2:	4b0d      	ldr	r3, [pc, #52]	; (82b18 <vTaskStartScheduler+0x7c>)
   82ae4:	4798      	blx	r3
   82ae6:	e005      	b.n	82af4 <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
   82ae8:	687b      	ldr	r3, [r7, #4]
   82aea:	2b00      	cmp	r3, #0
   82aec:	d102      	bne.n	82af4 <vTaskStartScheduler+0x58>
   82aee:	4b07      	ldr	r3, [pc, #28]	; (82b0c <vTaskStartScheduler+0x70>)
   82af0:	4798      	blx	r3
   82af2:	e7fe      	b.n	82af2 <vTaskStartScheduler+0x56>
	}
}
   82af4:	370c      	adds	r7, #12
   82af6:	46bd      	mov	sp, r7
   82af8:	bd90      	pop	{r4, r7, pc}
   82afa:	bf00      	nop
   82afc:	000831e1 	.word	0x000831e1
   82b00:	000847ac 	.word	0x000847ac
   82b04:	0008291d 	.word	0x0008291d
   82b08:	00083735 	.word	0x00083735
   82b0c:	00081ae1 	.word	0x00081ae1
   82b10:	2007a5c8 	.word	0x2007a5c8
   82b14:	2007a5c0 	.word	0x2007a5c0
   82b18:	0008197d 	.word	0x0008197d

00082b1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   82b1c:	b480      	push	{r7}
   82b1e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   82b20:	4b04      	ldr	r3, [pc, #16]	; (82b34 <vTaskSuspendAll+0x18>)
   82b22:	681b      	ldr	r3, [r3, #0]
   82b24:	1c5a      	adds	r2, r3, #1
   82b26:	4b03      	ldr	r3, [pc, #12]	; (82b34 <vTaskSuspendAll+0x18>)
   82b28:	601a      	str	r2, [r3, #0]
}
   82b2a:	46bd      	mov	sp, r7
   82b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82b30:	4770      	bx	lr
   82b32:	bf00      	nop
   82b34:	2007a5dc 	.word	0x2007a5dc

00082b38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   82b38:	b580      	push	{r7, lr}
   82b3a:	b082      	sub	sp, #8
   82b3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
   82b3e:	2300      	movs	r3, #0
   82b40:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82b42:	4b37      	ldr	r3, [pc, #220]	; (82c20 <xTaskResumeAll+0xe8>)
   82b44:	681b      	ldr	r3, [r3, #0]
   82b46:	2b00      	cmp	r3, #0
   82b48:	d102      	bne.n	82b50 <xTaskResumeAll+0x18>
   82b4a:	4b36      	ldr	r3, [pc, #216]	; (82c24 <xTaskResumeAll+0xec>)
   82b4c:	4798      	blx	r3
   82b4e:	e7fe      	b.n	82b4e <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82b50:	4b35      	ldr	r3, [pc, #212]	; (82c28 <xTaskResumeAll+0xf0>)
   82b52:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   82b54:	4b32      	ldr	r3, [pc, #200]	; (82c20 <xTaskResumeAll+0xe8>)
   82b56:	681b      	ldr	r3, [r3, #0]
   82b58:	1e5a      	subs	r2, r3, #1
   82b5a:	4b31      	ldr	r3, [pc, #196]	; (82c20 <xTaskResumeAll+0xe8>)
   82b5c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82b5e:	4b30      	ldr	r3, [pc, #192]	; (82c20 <xTaskResumeAll+0xe8>)
   82b60:	681b      	ldr	r3, [r3, #0]
   82b62:	2b00      	cmp	r3, #0
   82b64:	d155      	bne.n	82c12 <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   82b66:	4b31      	ldr	r3, [pc, #196]	; (82c2c <xTaskResumeAll+0xf4>)
   82b68:	681b      	ldr	r3, [r3, #0]
   82b6a:	2b00      	cmp	r3, #0
   82b6c:	d051      	beq.n	82c12 <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   82b6e:	e02e      	b.n	82bce <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   82b70:	4b2f      	ldr	r3, [pc, #188]	; (82c30 <xTaskResumeAll+0xf8>)
   82b72:	68db      	ldr	r3, [r3, #12]
   82b74:	68db      	ldr	r3, [r3, #12]
   82b76:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   82b78:	683b      	ldr	r3, [r7, #0]
   82b7a:	3318      	adds	r3, #24
   82b7c:	4618      	mov	r0, r3
   82b7e:	4b2d      	ldr	r3, [pc, #180]	; (82c34 <xTaskResumeAll+0xfc>)
   82b80:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82b82:	683b      	ldr	r3, [r7, #0]
   82b84:	3304      	adds	r3, #4
   82b86:	4618      	mov	r0, r3
   82b88:	4b2a      	ldr	r3, [pc, #168]	; (82c34 <xTaskResumeAll+0xfc>)
   82b8a:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   82b8c:	683b      	ldr	r3, [r7, #0]
   82b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82b90:	2201      	movs	r2, #1
   82b92:	409a      	lsls	r2, r3
   82b94:	4b28      	ldr	r3, [pc, #160]	; (82c38 <xTaskResumeAll+0x100>)
   82b96:	681b      	ldr	r3, [r3, #0]
   82b98:	431a      	orrs	r2, r3
   82b9a:	4b27      	ldr	r3, [pc, #156]	; (82c38 <xTaskResumeAll+0x100>)
   82b9c:	601a      	str	r2, [r3, #0]
   82b9e:	683b      	ldr	r3, [r7, #0]
   82ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82ba2:	4613      	mov	r3, r2
   82ba4:	009b      	lsls	r3, r3, #2
   82ba6:	4413      	add	r3, r2
   82ba8:	009b      	lsls	r3, r3, #2
   82baa:	4a24      	ldr	r2, [pc, #144]	; (82c3c <xTaskResumeAll+0x104>)
   82bac:	441a      	add	r2, r3
   82bae:	683b      	ldr	r3, [r7, #0]
   82bb0:	3304      	adds	r3, #4
   82bb2:	4610      	mov	r0, r2
   82bb4:	4619      	mov	r1, r3
   82bb6:	4b22      	ldr	r3, [pc, #136]	; (82c40 <xTaskResumeAll+0x108>)
   82bb8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82bba:	683b      	ldr	r3, [r7, #0]
   82bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82bbe:	4b21      	ldr	r3, [pc, #132]	; (82c44 <xTaskResumeAll+0x10c>)
   82bc0:	681b      	ldr	r3, [r3, #0]
   82bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82bc4:	429a      	cmp	r2, r3
   82bc6:	d302      	bcc.n	82bce <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
   82bc8:	4b1f      	ldr	r3, [pc, #124]	; (82c48 <xTaskResumeAll+0x110>)
   82bca:	2201      	movs	r2, #1
   82bcc:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   82bce:	4b18      	ldr	r3, [pc, #96]	; (82c30 <xTaskResumeAll+0xf8>)
   82bd0:	681b      	ldr	r3, [r3, #0]
   82bd2:	2b00      	cmp	r3, #0
   82bd4:	d1cc      	bne.n	82b70 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
   82bd6:	4b1d      	ldr	r3, [pc, #116]	; (82c4c <xTaskResumeAll+0x114>)
   82bd8:	681b      	ldr	r3, [r3, #0]
   82bda:	2b00      	cmp	r3, #0
   82bdc:	d011      	beq.n	82c02 <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82bde:	e00c      	b.n	82bfa <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
   82be0:	4b1b      	ldr	r3, [pc, #108]	; (82c50 <xTaskResumeAll+0x118>)
   82be2:	4798      	blx	r3
   82be4:	4603      	mov	r3, r0
   82be6:	2b00      	cmp	r3, #0
   82be8:	d002      	beq.n	82bf0 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
   82bea:	4b17      	ldr	r3, [pc, #92]	; (82c48 <xTaskResumeAll+0x110>)
   82bec:	2201      	movs	r2, #1
   82bee:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
   82bf0:	4b16      	ldr	r3, [pc, #88]	; (82c4c <xTaskResumeAll+0x114>)
   82bf2:	681b      	ldr	r3, [r3, #0]
   82bf4:	1e5a      	subs	r2, r3, #1
   82bf6:	4b15      	ldr	r3, [pc, #84]	; (82c4c <xTaskResumeAll+0x114>)
   82bf8:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82bfa:	4b14      	ldr	r3, [pc, #80]	; (82c4c <xTaskResumeAll+0x114>)
   82bfc:	681b      	ldr	r3, [r3, #0]
   82bfe:	2b00      	cmp	r3, #0
   82c00:	d1ee      	bne.n	82be0 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
   82c02:	4b11      	ldr	r3, [pc, #68]	; (82c48 <xTaskResumeAll+0x110>)
   82c04:	681b      	ldr	r3, [r3, #0]
   82c06:	2b01      	cmp	r3, #1
   82c08:	d103      	bne.n	82c12 <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   82c0a:	2301      	movs	r3, #1
   82c0c:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   82c0e:	4b11      	ldr	r3, [pc, #68]	; (82c54 <xTaskResumeAll+0x11c>)
   82c10:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   82c12:	4b11      	ldr	r3, [pc, #68]	; (82c58 <xTaskResumeAll+0x120>)
   82c14:	4798      	blx	r3

	return xAlreadyYielded;
   82c16:	687b      	ldr	r3, [r7, #4]
}
   82c18:	4618      	mov	r0, r3
   82c1a:	3708      	adds	r7, #8
   82c1c:	46bd      	mov	sp, r7
   82c1e:	bd80      	pop	{r7, pc}
   82c20:	2007a5dc 	.word	0x2007a5dc
   82c24:	00081ae1 	.word	0x00081ae1
   82c28:	00081a65 	.word	0x00081a65
   82c2c:	2007a5bc 	.word	0x2007a5bc
   82c30:	2007a57c 	.word	0x2007a57c
   82c34:	00081869 	.word	0x00081869
   82c38:	2007a5c4 	.word	0x2007a5c4
   82c3c:	2007a4e8 	.word	0x2007a4e8
   82c40:	000817b1 	.word	0x000817b1
   82c44:	2007a4e4 	.word	0x2007a4e4
   82c48:	2007a5d0 	.word	0x2007a5d0
   82c4c:	2007a5cc 	.word	0x2007a5cc
   82c50:	00082c89 	.word	0x00082c89
   82c54:	00081a45 	.word	0x00081a45
   82c58:	00081aa9 	.word	0x00081aa9

00082c5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   82c5c:	b580      	push	{r7, lr}
   82c5e:	b082      	sub	sp, #8
   82c60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82c62:	4b06      	ldr	r3, [pc, #24]	; (82c7c <xTaskGetTickCount+0x20>)
   82c64:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82c66:	4b06      	ldr	r3, [pc, #24]	; (82c80 <xTaskGetTickCount+0x24>)
   82c68:	681b      	ldr	r3, [r3, #0]
   82c6a:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
   82c6c:	4b05      	ldr	r3, [pc, #20]	; (82c84 <xTaskGetTickCount+0x28>)
   82c6e:	4798      	blx	r3

	return xTicks;
   82c70:	687b      	ldr	r3, [r7, #4]
}
   82c72:	4618      	mov	r0, r3
   82c74:	3708      	adds	r7, #8
   82c76:	46bd      	mov	sp, r7
   82c78:	bd80      	pop	{r7, pc}
   82c7a:	bf00      	nop
   82c7c:	00081a65 	.word	0x00081a65
   82c80:	2007a5c0 	.word	0x2007a5c0
   82c84:	00081aa9 	.word	0x00081aa9

00082c88 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   82c88:	b580      	push	{r7, lr}
   82c8a:	b086      	sub	sp, #24
   82c8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   82c8e:	2300      	movs	r3, #0
   82c90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82c92:	4b4d      	ldr	r3, [pc, #308]	; (82dc8 <xTaskIncrementTick+0x140>)
   82c94:	681b      	ldr	r3, [r3, #0]
   82c96:	2b00      	cmp	r3, #0
   82c98:	f040 8086 	bne.w	82da8 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   82c9c:	4b4b      	ldr	r3, [pc, #300]	; (82dcc <xTaskIncrementTick+0x144>)
   82c9e:	681b      	ldr	r3, [r3, #0]
   82ca0:	1c5a      	adds	r2, r3, #1
   82ca2:	4b4a      	ldr	r3, [pc, #296]	; (82dcc <xTaskIncrementTick+0x144>)
   82ca4:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   82ca6:	4b49      	ldr	r3, [pc, #292]	; (82dcc <xTaskIncrementTick+0x144>)
   82ca8:	681b      	ldr	r3, [r3, #0]
   82caa:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   82cac:	693b      	ldr	r3, [r7, #16]
   82cae:	2b00      	cmp	r3, #0
   82cb0:	d118      	bne.n	82ce4 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   82cb2:	4b47      	ldr	r3, [pc, #284]	; (82dd0 <xTaskIncrementTick+0x148>)
   82cb4:	681b      	ldr	r3, [r3, #0]
   82cb6:	681b      	ldr	r3, [r3, #0]
   82cb8:	2b00      	cmp	r3, #0
   82cba:	d002      	beq.n	82cc2 <xTaskIncrementTick+0x3a>
   82cbc:	4b45      	ldr	r3, [pc, #276]	; (82dd4 <xTaskIncrementTick+0x14c>)
   82cbe:	4798      	blx	r3
   82cc0:	e7fe      	b.n	82cc0 <xTaskIncrementTick+0x38>
   82cc2:	4b43      	ldr	r3, [pc, #268]	; (82dd0 <xTaskIncrementTick+0x148>)
   82cc4:	681b      	ldr	r3, [r3, #0]
   82cc6:	60fb      	str	r3, [r7, #12]
   82cc8:	4b43      	ldr	r3, [pc, #268]	; (82dd8 <xTaskIncrementTick+0x150>)
   82cca:	681a      	ldr	r2, [r3, #0]
   82ccc:	4b40      	ldr	r3, [pc, #256]	; (82dd0 <xTaskIncrementTick+0x148>)
   82cce:	601a      	str	r2, [r3, #0]
   82cd0:	4b41      	ldr	r3, [pc, #260]	; (82dd8 <xTaskIncrementTick+0x150>)
   82cd2:	68fa      	ldr	r2, [r7, #12]
   82cd4:	601a      	str	r2, [r3, #0]
   82cd6:	4b41      	ldr	r3, [pc, #260]	; (82ddc <xTaskIncrementTick+0x154>)
   82cd8:	681b      	ldr	r3, [r3, #0]
   82cda:	1c5a      	adds	r2, r3, #1
   82cdc:	4b3f      	ldr	r3, [pc, #252]	; (82ddc <xTaskIncrementTick+0x154>)
   82cde:	601a      	str	r2, [r3, #0]
   82ce0:	4b3f      	ldr	r3, [pc, #252]	; (82de0 <xTaskIncrementTick+0x158>)
   82ce2:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   82ce4:	4b3f      	ldr	r3, [pc, #252]	; (82de4 <xTaskIncrementTick+0x15c>)
   82ce6:	681b      	ldr	r3, [r3, #0]
   82ce8:	693a      	ldr	r2, [r7, #16]
   82cea:	429a      	cmp	r2, r3
   82cec:	d34d      	bcc.n	82d8a <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82cee:	4b38      	ldr	r3, [pc, #224]	; (82dd0 <xTaskIncrementTick+0x148>)
   82cf0:	681b      	ldr	r3, [r3, #0]
   82cf2:	681b      	ldr	r3, [r3, #0]
   82cf4:	2b00      	cmp	r3, #0
   82cf6:	d101      	bne.n	82cfc <xTaskIncrementTick+0x74>
   82cf8:	2301      	movs	r3, #1
   82cfa:	e000      	b.n	82cfe <xTaskIncrementTick+0x76>
   82cfc:	2300      	movs	r3, #0
   82cfe:	2b00      	cmp	r3, #0
   82d00:	d004      	beq.n	82d0c <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   82d02:	4b38      	ldr	r3, [pc, #224]	; (82de4 <xTaskIncrementTick+0x15c>)
   82d04:	f04f 32ff 	mov.w	r2, #4294967295
   82d08:	601a      	str	r2, [r3, #0]
						break;
   82d0a:	e03e      	b.n	82d8a <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82d0c:	4b30      	ldr	r3, [pc, #192]	; (82dd0 <xTaskIncrementTick+0x148>)
   82d0e:	681b      	ldr	r3, [r3, #0]
   82d10:	68db      	ldr	r3, [r3, #12]
   82d12:	68db      	ldr	r3, [r3, #12]
   82d14:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82d16:	68bb      	ldr	r3, [r7, #8]
   82d18:	685b      	ldr	r3, [r3, #4]
   82d1a:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   82d1c:	693a      	ldr	r2, [r7, #16]
   82d1e:	687b      	ldr	r3, [r7, #4]
   82d20:	429a      	cmp	r2, r3
   82d22:	d203      	bcs.n	82d2c <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   82d24:	4b2f      	ldr	r3, [pc, #188]	; (82de4 <xTaskIncrementTick+0x15c>)
   82d26:	687a      	ldr	r2, [r7, #4]
   82d28:	601a      	str	r2, [r3, #0]
							break;
   82d2a:	e02e      	b.n	82d8a <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82d2c:	68bb      	ldr	r3, [r7, #8]
   82d2e:	3304      	adds	r3, #4
   82d30:	4618      	mov	r0, r3
   82d32:	4b2d      	ldr	r3, [pc, #180]	; (82de8 <xTaskIncrementTick+0x160>)
   82d34:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   82d36:	68bb      	ldr	r3, [r7, #8]
   82d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82d3a:	2b00      	cmp	r3, #0
   82d3c:	d004      	beq.n	82d48 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   82d3e:	68bb      	ldr	r3, [r7, #8]
   82d40:	3318      	adds	r3, #24
   82d42:	4618      	mov	r0, r3
   82d44:	4b28      	ldr	r3, [pc, #160]	; (82de8 <xTaskIncrementTick+0x160>)
   82d46:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   82d48:	68bb      	ldr	r3, [r7, #8]
   82d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82d4c:	2201      	movs	r2, #1
   82d4e:	409a      	lsls	r2, r3
   82d50:	4b26      	ldr	r3, [pc, #152]	; (82dec <xTaskIncrementTick+0x164>)
   82d52:	681b      	ldr	r3, [r3, #0]
   82d54:	431a      	orrs	r2, r3
   82d56:	4b25      	ldr	r3, [pc, #148]	; (82dec <xTaskIncrementTick+0x164>)
   82d58:	601a      	str	r2, [r3, #0]
   82d5a:	68bb      	ldr	r3, [r7, #8]
   82d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82d5e:	4613      	mov	r3, r2
   82d60:	009b      	lsls	r3, r3, #2
   82d62:	4413      	add	r3, r2
   82d64:	009b      	lsls	r3, r3, #2
   82d66:	4a22      	ldr	r2, [pc, #136]	; (82df0 <xTaskIncrementTick+0x168>)
   82d68:	441a      	add	r2, r3
   82d6a:	68bb      	ldr	r3, [r7, #8]
   82d6c:	3304      	adds	r3, #4
   82d6e:	4610      	mov	r0, r2
   82d70:	4619      	mov	r1, r3
   82d72:	4b20      	ldr	r3, [pc, #128]	; (82df4 <xTaskIncrementTick+0x16c>)
   82d74:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82d76:	68bb      	ldr	r3, [r7, #8]
   82d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82d7a:	4b1f      	ldr	r3, [pc, #124]	; (82df8 <xTaskIncrementTick+0x170>)
   82d7c:	681b      	ldr	r3, [r3, #0]
   82d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82d80:	429a      	cmp	r2, r3
   82d82:	d301      	bcc.n	82d88 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   82d84:	2301      	movs	r3, #1
   82d86:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   82d88:	e7b1      	b.n	82cee <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   82d8a:	4b1b      	ldr	r3, [pc, #108]	; (82df8 <xTaskIncrementTick+0x170>)
   82d8c:	681b      	ldr	r3, [r3, #0]
   82d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82d90:	4917      	ldr	r1, [pc, #92]	; (82df0 <xTaskIncrementTick+0x168>)
   82d92:	4613      	mov	r3, r2
   82d94:	009b      	lsls	r3, r3, #2
   82d96:	4413      	add	r3, r2
   82d98:	009b      	lsls	r3, r3, #2
   82d9a:	440b      	add	r3, r1
   82d9c:	681b      	ldr	r3, [r3, #0]
   82d9e:	2b01      	cmp	r3, #1
   82da0:	d907      	bls.n	82db2 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   82da2:	2301      	movs	r3, #1
   82da4:	617b      	str	r3, [r7, #20]
   82da6:	e004      	b.n	82db2 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   82da8:	4b14      	ldr	r3, [pc, #80]	; (82dfc <xTaskIncrementTick+0x174>)
   82daa:	681b      	ldr	r3, [r3, #0]
   82dac:	1c5a      	adds	r2, r3, #1
   82dae:	4b13      	ldr	r3, [pc, #76]	; (82dfc <xTaskIncrementTick+0x174>)
   82db0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   82db2:	4b13      	ldr	r3, [pc, #76]	; (82e00 <xTaskIncrementTick+0x178>)
   82db4:	681b      	ldr	r3, [r3, #0]
   82db6:	2b00      	cmp	r3, #0
   82db8:	d001      	beq.n	82dbe <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   82dba:	2301      	movs	r3, #1
   82dbc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   82dbe:	697b      	ldr	r3, [r7, #20]
}
   82dc0:	4618      	mov	r0, r3
   82dc2:	3718      	adds	r7, #24
   82dc4:	46bd      	mov	sp, r7
   82dc6:	bd80      	pop	{r7, pc}
   82dc8:	2007a5dc 	.word	0x2007a5dc
   82dcc:	2007a5c0 	.word	0x2007a5c0
   82dd0:	2007a574 	.word	0x2007a574
   82dd4:	00081ae1 	.word	0x00081ae1
   82dd8:	2007a578 	.word	0x2007a578
   82ddc:	2007a5d4 	.word	0x2007a5d4
   82de0:	000834b1 	.word	0x000834b1
   82de4:	20070008 	.word	0x20070008
   82de8:	00081869 	.word	0x00081869
   82dec:	2007a5c4 	.word	0x2007a5c4
   82df0:	2007a4e8 	.word	0x2007a4e8
   82df4:	000817b1 	.word	0x000817b1
   82df8:	2007a4e4 	.word	0x2007a4e4
   82dfc:	2007a5cc 	.word	0x2007a5cc
   82e00:	2007a5d0 	.word	0x2007a5d0

00082e04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82e04:	b580      	push	{r7, lr}
   82e06:	b084      	sub	sp, #16
   82e08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   82e0a:	4b34      	ldr	r3, [pc, #208]	; (82edc <vTaskSwitchContext+0xd8>)
   82e0c:	681b      	ldr	r3, [r3, #0]
   82e0e:	2b00      	cmp	r3, #0
   82e10:	d003      	beq.n	82e1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   82e12:	4b33      	ldr	r3, [pc, #204]	; (82ee0 <vTaskSwitchContext+0xdc>)
   82e14:	2201      	movs	r2, #1
   82e16:	601a      	str	r2, [r3, #0]
   82e18:	e05c      	b.n	82ed4 <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   82e1a:	4b31      	ldr	r3, [pc, #196]	; (82ee0 <vTaskSwitchContext+0xdc>)
   82e1c:	2200      	movs	r2, #0
   82e1e:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   82e20:	4b30      	ldr	r3, [pc, #192]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e22:	681b      	ldr	r3, [r3, #0]
   82e24:	681a      	ldr	r2, [r3, #0]
   82e26:	4b2f      	ldr	r3, [pc, #188]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e28:	681b      	ldr	r3, [r3, #0]
   82e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82e2c:	429a      	cmp	r2, r3
   82e2e:	d808      	bhi.n	82e42 <vTaskSwitchContext+0x3e>
   82e30:	4b2c      	ldr	r3, [pc, #176]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e32:	681a      	ldr	r2, [r3, #0]
   82e34:	4b2b      	ldr	r3, [pc, #172]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e36:	681b      	ldr	r3, [r3, #0]
   82e38:	3334      	adds	r3, #52	; 0x34
   82e3a:	4610      	mov	r0, r2
   82e3c:	4619      	mov	r1, r3
   82e3e:	4b2a      	ldr	r3, [pc, #168]	; (82ee8 <vTaskSwitchContext+0xe4>)
   82e40:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   82e42:	4b28      	ldr	r3, [pc, #160]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e44:	681b      	ldr	r3, [r3, #0]
   82e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82e48:	4618      	mov	r0, r3
   82e4a:	4928      	ldr	r1, [pc, #160]	; (82eec <vTaskSwitchContext+0xe8>)
   82e4c:	2214      	movs	r2, #20
   82e4e:	4b28      	ldr	r3, [pc, #160]	; (82ef0 <vTaskSwitchContext+0xec>)
   82e50:	4798      	blx	r3
   82e52:	4603      	mov	r3, r0
   82e54:	2b00      	cmp	r3, #0
   82e56:	d008      	beq.n	82e6a <vTaskSwitchContext+0x66>
   82e58:	4b22      	ldr	r3, [pc, #136]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e5a:	681a      	ldr	r2, [r3, #0]
   82e5c:	4b21      	ldr	r3, [pc, #132]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82e5e:	681b      	ldr	r3, [r3, #0]
   82e60:	3334      	adds	r3, #52	; 0x34
   82e62:	4610      	mov	r0, r2
   82e64:	4619      	mov	r1, r3
   82e66:	4b20      	ldr	r3, [pc, #128]	; (82ee8 <vTaskSwitchContext+0xe4>)
   82e68:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   82e6a:	4b22      	ldr	r3, [pc, #136]	; (82ef4 <vTaskSwitchContext+0xf0>)
   82e6c:	681b      	ldr	r3, [r3, #0]
   82e6e:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   82e70:	687b      	ldr	r3, [r7, #4]
   82e72:	fab3 f383 	clz	r3, r3
   82e76:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   82e78:	78fb      	ldrb	r3, [r7, #3]
   82e7a:	f1c3 031f 	rsb	r3, r3, #31
   82e7e:	60fb      	str	r3, [r7, #12]
   82e80:	491d      	ldr	r1, [pc, #116]	; (82ef8 <vTaskSwitchContext+0xf4>)
   82e82:	68fa      	ldr	r2, [r7, #12]
   82e84:	4613      	mov	r3, r2
   82e86:	009b      	lsls	r3, r3, #2
   82e88:	4413      	add	r3, r2
   82e8a:	009b      	lsls	r3, r3, #2
   82e8c:	440b      	add	r3, r1
   82e8e:	681b      	ldr	r3, [r3, #0]
   82e90:	2b00      	cmp	r3, #0
   82e92:	d102      	bne.n	82e9a <vTaskSwitchContext+0x96>
   82e94:	4b19      	ldr	r3, [pc, #100]	; (82efc <vTaskSwitchContext+0xf8>)
   82e96:	4798      	blx	r3
   82e98:	e7fe      	b.n	82e98 <vTaskSwitchContext+0x94>
   82e9a:	68fa      	ldr	r2, [r7, #12]
   82e9c:	4613      	mov	r3, r2
   82e9e:	009b      	lsls	r3, r3, #2
   82ea0:	4413      	add	r3, r2
   82ea2:	009b      	lsls	r3, r3, #2
   82ea4:	4a14      	ldr	r2, [pc, #80]	; (82ef8 <vTaskSwitchContext+0xf4>)
   82ea6:	4413      	add	r3, r2
   82ea8:	60bb      	str	r3, [r7, #8]
   82eaa:	68bb      	ldr	r3, [r7, #8]
   82eac:	685b      	ldr	r3, [r3, #4]
   82eae:	685a      	ldr	r2, [r3, #4]
   82eb0:	68bb      	ldr	r3, [r7, #8]
   82eb2:	605a      	str	r2, [r3, #4]
   82eb4:	68bb      	ldr	r3, [r7, #8]
   82eb6:	685a      	ldr	r2, [r3, #4]
   82eb8:	68bb      	ldr	r3, [r7, #8]
   82eba:	3308      	adds	r3, #8
   82ebc:	429a      	cmp	r2, r3
   82ebe:	d104      	bne.n	82eca <vTaskSwitchContext+0xc6>
   82ec0:	68bb      	ldr	r3, [r7, #8]
   82ec2:	685b      	ldr	r3, [r3, #4]
   82ec4:	685a      	ldr	r2, [r3, #4]
   82ec6:	68bb      	ldr	r3, [r7, #8]
   82ec8:	605a      	str	r2, [r3, #4]
   82eca:	68bb      	ldr	r3, [r7, #8]
   82ecc:	685b      	ldr	r3, [r3, #4]
   82ece:	68da      	ldr	r2, [r3, #12]
   82ed0:	4b04      	ldr	r3, [pc, #16]	; (82ee4 <vTaskSwitchContext+0xe0>)
   82ed2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   82ed4:	3710      	adds	r7, #16
   82ed6:	46bd      	mov	sp, r7
   82ed8:	bd80      	pop	{r7, pc}
   82eda:	bf00      	nop
   82edc:	2007a5dc 	.word	0x2007a5dc
   82ee0:	2007a5d0 	.word	0x2007a5d0
   82ee4:	2007a4e4 	.word	0x2007a4e4
   82ee8:	00084129 	.word	0x00084129
   82eec:	000847b4 	.word	0x000847b4
   82ef0:	00084461 	.word	0x00084461
   82ef4:	2007a5c4 	.word	0x2007a5c4
   82ef8:	2007a4e8 	.word	0x2007a4e8
   82efc:	00081ae1 	.word	0x00081ae1

00082f00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   82f00:	b580      	push	{r7, lr}
   82f02:	b084      	sub	sp, #16
   82f04:	af00      	add	r7, sp, #0
   82f06:	6078      	str	r0, [r7, #4]
   82f08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
   82f0a:	687b      	ldr	r3, [r7, #4]
   82f0c:	2b00      	cmp	r3, #0
   82f0e:	d102      	bne.n	82f16 <vTaskPlaceOnEventList+0x16>
   82f10:	4b1a      	ldr	r3, [pc, #104]	; (82f7c <vTaskPlaceOnEventList+0x7c>)
   82f12:	4798      	blx	r3
   82f14:	e7fe      	b.n	82f14 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   82f16:	4b1a      	ldr	r3, [pc, #104]	; (82f80 <vTaskPlaceOnEventList+0x80>)
   82f18:	681b      	ldr	r3, [r3, #0]
   82f1a:	3318      	adds	r3, #24
   82f1c:	6878      	ldr	r0, [r7, #4]
   82f1e:	4619      	mov	r1, r3
   82f20:	4b18      	ldr	r3, [pc, #96]	; (82f84 <vTaskPlaceOnEventList+0x84>)
   82f22:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82f24:	4b16      	ldr	r3, [pc, #88]	; (82f80 <vTaskPlaceOnEventList+0x80>)
   82f26:	681b      	ldr	r3, [r3, #0]
   82f28:	3304      	adds	r3, #4
   82f2a:	4618      	mov	r0, r3
   82f2c:	4b16      	ldr	r3, [pc, #88]	; (82f88 <vTaskPlaceOnEventList+0x88>)
   82f2e:	4798      	blx	r3
   82f30:	4603      	mov	r3, r0
   82f32:	2b00      	cmp	r3, #0
   82f34:	d10b      	bne.n	82f4e <vTaskPlaceOnEventList+0x4e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   82f36:	4b12      	ldr	r3, [pc, #72]	; (82f80 <vTaskPlaceOnEventList+0x80>)
   82f38:	681b      	ldr	r3, [r3, #0]
   82f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82f3c:	2201      	movs	r2, #1
   82f3e:	fa02 f303 	lsl.w	r3, r2, r3
   82f42:	43da      	mvns	r2, r3
   82f44:	4b11      	ldr	r3, [pc, #68]	; (82f8c <vTaskPlaceOnEventList+0x8c>)
   82f46:	681b      	ldr	r3, [r3, #0]
   82f48:	401a      	ands	r2, r3
   82f4a:	4b10      	ldr	r3, [pc, #64]	; (82f8c <vTaskPlaceOnEventList+0x8c>)
   82f4c:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82f4e:	683b      	ldr	r3, [r7, #0]
   82f50:	f1b3 3fff 	cmp.w	r3, #4294967295
   82f54:	d107      	bne.n	82f66 <vTaskPlaceOnEventList+0x66>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   82f56:	4b0a      	ldr	r3, [pc, #40]	; (82f80 <vTaskPlaceOnEventList+0x80>)
   82f58:	681b      	ldr	r3, [r3, #0]
   82f5a:	3304      	adds	r3, #4
   82f5c:	480c      	ldr	r0, [pc, #48]	; (82f90 <vTaskPlaceOnEventList+0x90>)
   82f5e:	4619      	mov	r1, r3
   82f60:	4b0c      	ldr	r3, [pc, #48]	; (82f94 <vTaskPlaceOnEventList+0x94>)
   82f62:	4798      	blx	r3
   82f64:	e007      	b.n	82f76 <vTaskPlaceOnEventList+0x76>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
   82f66:	4b0c      	ldr	r3, [pc, #48]	; (82f98 <vTaskPlaceOnEventList+0x98>)
   82f68:	681a      	ldr	r2, [r3, #0]
   82f6a:	683b      	ldr	r3, [r7, #0]
   82f6c:	4413      	add	r3, r2
   82f6e:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82f70:	68f8      	ldr	r0, [r7, #12]
   82f72:	4b0a      	ldr	r3, [pc, #40]	; (82f9c <vTaskPlaceOnEventList+0x9c>)
   82f74:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   82f76:	3710      	adds	r7, #16
   82f78:	46bd      	mov	sp, r7
   82f7a:	bd80      	pop	{r7, pc}
   82f7c:	00081ae1 	.word	0x00081ae1
   82f80:	2007a4e4 	.word	0x2007a4e4
   82f84:	000817f9 	.word	0x000817f9
   82f88:	00081869 	.word	0x00081869
   82f8c:	2007a5c4 	.word	0x2007a5c4
   82f90:	2007a5a8 	.word	0x2007a5a8
   82f94:	000817b1 	.word	0x000817b1
   82f98:	2007a5c0 	.word	0x2007a5c0
   82f9c:	000833ad 	.word	0x000833ad

00082fa0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
   82fa0:	b580      	push	{r7, lr}
   82fa2:	b084      	sub	sp, #16
   82fa4:	af00      	add	r7, sp, #0
   82fa6:	6078      	str	r0, [r7, #4]
   82fa8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
   82faa:	687b      	ldr	r3, [r7, #4]
   82fac:	2b00      	cmp	r3, #0
   82fae:	d102      	bne.n	82fb6 <vTaskPlaceOnEventListRestricted+0x16>
   82fb0:	4b14      	ldr	r3, [pc, #80]	; (83004 <vTaskPlaceOnEventListRestricted+0x64>)
   82fb2:	4798      	blx	r3
   82fb4:	e7fe      	b.n	82fb4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   82fb6:	4b14      	ldr	r3, [pc, #80]	; (83008 <vTaskPlaceOnEventListRestricted+0x68>)
   82fb8:	681b      	ldr	r3, [r3, #0]
   82fba:	3318      	adds	r3, #24
   82fbc:	6878      	ldr	r0, [r7, #4]
   82fbe:	4619      	mov	r1, r3
   82fc0:	4b12      	ldr	r3, [pc, #72]	; (8300c <vTaskPlaceOnEventListRestricted+0x6c>)
   82fc2:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82fc4:	4b10      	ldr	r3, [pc, #64]	; (83008 <vTaskPlaceOnEventListRestricted+0x68>)
   82fc6:	681b      	ldr	r3, [r3, #0]
   82fc8:	3304      	adds	r3, #4
   82fca:	4618      	mov	r0, r3
   82fcc:	4b10      	ldr	r3, [pc, #64]	; (83010 <vTaskPlaceOnEventListRestricted+0x70>)
   82fce:	4798      	blx	r3
   82fd0:	4603      	mov	r3, r0
   82fd2:	2b00      	cmp	r3, #0
   82fd4:	d10b      	bne.n	82fee <vTaskPlaceOnEventListRestricted+0x4e>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   82fd6:	4b0c      	ldr	r3, [pc, #48]	; (83008 <vTaskPlaceOnEventListRestricted+0x68>)
   82fd8:	681b      	ldr	r3, [r3, #0]
   82fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82fdc:	2201      	movs	r2, #1
   82fde:	fa02 f303 	lsl.w	r3, r2, r3
   82fe2:	43da      	mvns	r2, r3
   82fe4:	4b0b      	ldr	r3, [pc, #44]	; (83014 <vTaskPlaceOnEventListRestricted+0x74>)
   82fe6:	681b      	ldr	r3, [r3, #0]
   82fe8:	401a      	ands	r2, r3
   82fea:	4b0a      	ldr	r3, [pc, #40]	; (83014 <vTaskPlaceOnEventListRestricted+0x74>)
   82fec:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82fee:	4b0a      	ldr	r3, [pc, #40]	; (83018 <vTaskPlaceOnEventListRestricted+0x78>)
   82ff0:	681a      	ldr	r2, [r3, #0]
   82ff2:	683b      	ldr	r3, [r7, #0]
   82ff4:	4413      	add	r3, r2
   82ff6:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82ff8:	68f8      	ldr	r0, [r7, #12]
   82ffa:	4b08      	ldr	r3, [pc, #32]	; (8301c <vTaskPlaceOnEventListRestricted+0x7c>)
   82ffc:	4798      	blx	r3
	}
   82ffe:	3710      	adds	r7, #16
   83000:	46bd      	mov	sp, r7
   83002:	bd80      	pop	{r7, pc}
   83004:	00081ae1 	.word	0x00081ae1
   83008:	2007a4e4 	.word	0x2007a4e4
   8300c:	000817b1 	.word	0x000817b1
   83010:	00081869 	.word	0x00081869
   83014:	2007a5c4 	.word	0x2007a5c4
   83018:	2007a5c0 	.word	0x2007a5c0
   8301c:	000833ad 	.word	0x000833ad

00083020 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   83020:	b580      	push	{r7, lr}
   83022:	b084      	sub	sp, #16
   83024:	af00      	add	r7, sp, #0
   83026:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   83028:	687b      	ldr	r3, [r7, #4]
   8302a:	68db      	ldr	r3, [r3, #12]
   8302c:	68db      	ldr	r3, [r3, #12]
   8302e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   83030:	68bb      	ldr	r3, [r7, #8]
   83032:	2b00      	cmp	r3, #0
   83034:	d102      	bne.n	8303c <xTaskRemoveFromEventList+0x1c>
   83036:	4b21      	ldr	r3, [pc, #132]	; (830bc <xTaskRemoveFromEventList+0x9c>)
   83038:	4798      	blx	r3
   8303a:	e7fe      	b.n	8303a <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   8303c:	68bb      	ldr	r3, [r7, #8]
   8303e:	3318      	adds	r3, #24
   83040:	4618      	mov	r0, r3
   83042:	4b1f      	ldr	r3, [pc, #124]	; (830c0 <xTaskRemoveFromEventList+0xa0>)
   83044:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   83046:	4b1f      	ldr	r3, [pc, #124]	; (830c4 <xTaskRemoveFromEventList+0xa4>)
   83048:	681b      	ldr	r3, [r3, #0]
   8304a:	2b00      	cmp	r3, #0
   8304c:	d11c      	bne.n	83088 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   8304e:	68bb      	ldr	r3, [r7, #8]
   83050:	3304      	adds	r3, #4
   83052:	4618      	mov	r0, r3
   83054:	4b1a      	ldr	r3, [pc, #104]	; (830c0 <xTaskRemoveFromEventList+0xa0>)
   83056:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   83058:	68bb      	ldr	r3, [r7, #8]
   8305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8305c:	2201      	movs	r2, #1
   8305e:	409a      	lsls	r2, r3
   83060:	4b19      	ldr	r3, [pc, #100]	; (830c8 <xTaskRemoveFromEventList+0xa8>)
   83062:	681b      	ldr	r3, [r3, #0]
   83064:	431a      	orrs	r2, r3
   83066:	4b18      	ldr	r3, [pc, #96]	; (830c8 <xTaskRemoveFromEventList+0xa8>)
   83068:	601a      	str	r2, [r3, #0]
   8306a:	68bb      	ldr	r3, [r7, #8]
   8306c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8306e:	4613      	mov	r3, r2
   83070:	009b      	lsls	r3, r3, #2
   83072:	4413      	add	r3, r2
   83074:	009b      	lsls	r3, r3, #2
   83076:	4a15      	ldr	r2, [pc, #84]	; (830cc <xTaskRemoveFromEventList+0xac>)
   83078:	441a      	add	r2, r3
   8307a:	68bb      	ldr	r3, [r7, #8]
   8307c:	3304      	adds	r3, #4
   8307e:	4610      	mov	r0, r2
   83080:	4619      	mov	r1, r3
   83082:	4b13      	ldr	r3, [pc, #76]	; (830d0 <xTaskRemoveFromEventList+0xb0>)
   83084:	4798      	blx	r3
   83086:	e005      	b.n	83094 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   83088:	68bb      	ldr	r3, [r7, #8]
   8308a:	3318      	adds	r3, #24
   8308c:	4811      	ldr	r0, [pc, #68]	; (830d4 <xTaskRemoveFromEventList+0xb4>)
   8308e:	4619      	mov	r1, r3
   83090:	4b0f      	ldr	r3, [pc, #60]	; (830d0 <xTaskRemoveFromEventList+0xb0>)
   83092:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   83094:	68bb      	ldr	r3, [r7, #8]
   83096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83098:	4b0f      	ldr	r3, [pc, #60]	; (830d8 <xTaskRemoveFromEventList+0xb8>)
   8309a:	681b      	ldr	r3, [r3, #0]
   8309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8309e:	429a      	cmp	r2, r3
   830a0:	d905      	bls.n	830ae <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   830a2:	2301      	movs	r3, #1
   830a4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   830a6:	4b0d      	ldr	r3, [pc, #52]	; (830dc <xTaskRemoveFromEventList+0xbc>)
   830a8:	2201      	movs	r2, #1
   830aa:	601a      	str	r2, [r3, #0]
   830ac:	e001      	b.n	830b2 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   830ae:	2300      	movs	r3, #0
   830b0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   830b2:	68fb      	ldr	r3, [r7, #12]
}
   830b4:	4618      	mov	r0, r3
   830b6:	3710      	adds	r7, #16
   830b8:	46bd      	mov	sp, r7
   830ba:	bd80      	pop	{r7, pc}
   830bc:	00081ae1 	.word	0x00081ae1
   830c0:	00081869 	.word	0x00081869
   830c4:	2007a5dc 	.word	0x2007a5dc
   830c8:	2007a5c4 	.word	0x2007a5c4
   830cc:	2007a4e8 	.word	0x2007a4e8
   830d0:	000817b1 	.word	0x000817b1
   830d4:	2007a57c 	.word	0x2007a57c
   830d8:	2007a4e4 	.word	0x2007a4e4
   830dc:	2007a5d0 	.word	0x2007a5d0

000830e0 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   830e0:	b580      	push	{r7, lr}
   830e2:	b082      	sub	sp, #8
   830e4:	af00      	add	r7, sp, #0
   830e6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   830e8:	687b      	ldr	r3, [r7, #4]
   830ea:	2b00      	cmp	r3, #0
   830ec:	d102      	bne.n	830f4 <vTaskSetTimeOutState+0x14>
   830ee:	4b07      	ldr	r3, [pc, #28]	; (8310c <vTaskSetTimeOutState+0x2c>)
   830f0:	4798      	blx	r3
   830f2:	e7fe      	b.n	830f2 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   830f4:	4b06      	ldr	r3, [pc, #24]	; (83110 <vTaskSetTimeOutState+0x30>)
   830f6:	681a      	ldr	r2, [r3, #0]
   830f8:	687b      	ldr	r3, [r7, #4]
   830fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   830fc:	4b05      	ldr	r3, [pc, #20]	; (83114 <vTaskSetTimeOutState+0x34>)
   830fe:	681a      	ldr	r2, [r3, #0]
   83100:	687b      	ldr	r3, [r7, #4]
   83102:	605a      	str	r2, [r3, #4]
}
   83104:	3708      	adds	r7, #8
   83106:	46bd      	mov	sp, r7
   83108:	bd80      	pop	{r7, pc}
   8310a:	bf00      	nop
   8310c:	00081ae1 	.word	0x00081ae1
   83110:	2007a5d4 	.word	0x2007a5d4
   83114:	2007a5c0 	.word	0x2007a5c0

00083118 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   83118:	b580      	push	{r7, lr}
   8311a:	b084      	sub	sp, #16
   8311c:	af00      	add	r7, sp, #0
   8311e:	6078      	str	r0, [r7, #4]
   83120:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   83122:	687b      	ldr	r3, [r7, #4]
   83124:	2b00      	cmp	r3, #0
   83126:	d102      	bne.n	8312e <xTaskCheckForTimeOut+0x16>
   83128:	4b21      	ldr	r3, [pc, #132]	; (831b0 <xTaskCheckForTimeOut+0x98>)
   8312a:	4798      	blx	r3
   8312c:	e7fe      	b.n	8312c <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
   8312e:	683b      	ldr	r3, [r7, #0]
   83130:	2b00      	cmp	r3, #0
   83132:	d102      	bne.n	8313a <xTaskCheckForTimeOut+0x22>
   83134:	4b1e      	ldr	r3, [pc, #120]	; (831b0 <xTaskCheckForTimeOut+0x98>)
   83136:	4798      	blx	r3
   83138:	e7fe      	b.n	83138 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
   8313a:	4b1e      	ldr	r3, [pc, #120]	; (831b4 <xTaskCheckForTimeOut+0x9c>)
   8313c:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   8313e:	4b1e      	ldr	r3, [pc, #120]	; (831b8 <xTaskCheckForTimeOut+0xa0>)
   83140:	681b      	ldr	r3, [r3, #0]
   83142:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   83144:	683b      	ldr	r3, [r7, #0]
   83146:	681b      	ldr	r3, [r3, #0]
   83148:	f1b3 3fff 	cmp.w	r3, #4294967295
   8314c:	d102      	bne.n	83154 <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
   8314e:	2300      	movs	r3, #0
   83150:	60fb      	str	r3, [r7, #12]
   83152:	e026      	b.n	831a2 <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   83154:	687b      	ldr	r3, [r7, #4]
   83156:	681a      	ldr	r2, [r3, #0]
   83158:	4b18      	ldr	r3, [pc, #96]	; (831bc <xTaskCheckForTimeOut+0xa4>)
   8315a:	681b      	ldr	r3, [r3, #0]
   8315c:	429a      	cmp	r2, r3
   8315e:	d007      	beq.n	83170 <xTaskCheckForTimeOut+0x58>
   83160:	687b      	ldr	r3, [r7, #4]
   83162:	685a      	ldr	r2, [r3, #4]
   83164:	68bb      	ldr	r3, [r7, #8]
   83166:	429a      	cmp	r2, r3
   83168:	d802      	bhi.n	83170 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   8316a:	2301      	movs	r3, #1
   8316c:	60fb      	str	r3, [r7, #12]
   8316e:	e018      	b.n	831a2 <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
   83170:	687b      	ldr	r3, [r7, #4]
   83172:	685b      	ldr	r3, [r3, #4]
   83174:	68ba      	ldr	r2, [r7, #8]
   83176:	1ad2      	subs	r2, r2, r3
   83178:	683b      	ldr	r3, [r7, #0]
   8317a:	681b      	ldr	r3, [r3, #0]
   8317c:	429a      	cmp	r2, r3
   8317e:	d20e      	bcs.n	8319e <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
   83180:	683b      	ldr	r3, [r7, #0]
   83182:	681a      	ldr	r2, [r3, #0]
   83184:	687b      	ldr	r3, [r7, #4]
   83186:	6859      	ldr	r1, [r3, #4]
   83188:	68bb      	ldr	r3, [r7, #8]
   8318a:	1acb      	subs	r3, r1, r3
   8318c:	441a      	add	r2, r3
   8318e:	683b      	ldr	r3, [r7, #0]
   83190:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
   83192:	6878      	ldr	r0, [r7, #4]
   83194:	4b0a      	ldr	r3, [pc, #40]	; (831c0 <xTaskCheckForTimeOut+0xa8>)
   83196:	4798      	blx	r3
			xReturn = pdFALSE;
   83198:	2300      	movs	r3, #0
   8319a:	60fb      	str	r3, [r7, #12]
   8319c:	e001      	b.n	831a2 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
   8319e:	2301      	movs	r3, #1
   831a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   831a2:	4b08      	ldr	r3, [pc, #32]	; (831c4 <xTaskCheckForTimeOut+0xac>)
   831a4:	4798      	blx	r3

	return xReturn;
   831a6:	68fb      	ldr	r3, [r7, #12]
}
   831a8:	4618      	mov	r0, r3
   831aa:	3710      	adds	r7, #16
   831ac:	46bd      	mov	sp, r7
   831ae:	bd80      	pop	{r7, pc}
   831b0:	00081ae1 	.word	0x00081ae1
   831b4:	00081a65 	.word	0x00081a65
   831b8:	2007a5c0 	.word	0x2007a5c0
   831bc:	2007a5d4 	.word	0x2007a5d4
   831c0:	000830e1 	.word	0x000830e1
   831c4:	00081aa9 	.word	0x00081aa9

000831c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   831c8:	b480      	push	{r7}
   831ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   831cc:	4b03      	ldr	r3, [pc, #12]	; (831dc <vTaskMissedYield+0x14>)
   831ce:	2201      	movs	r2, #1
   831d0:	601a      	str	r2, [r3, #0]
}
   831d2:	46bd      	mov	sp, r7
   831d4:	f85d 7b04 	ldr.w	r7, [sp], #4
   831d8:	4770      	bx	lr
   831da:	bf00      	nop
   831dc:	2007a5d0 	.word	0x2007a5d0

000831e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   831e0:	b580      	push	{r7, lr}
   831e2:	b082      	sub	sp, #8
   831e4:	af00      	add	r7, sp, #0
   831e6:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
   831e8:	4b04      	ldr	r3, [pc, #16]	; (831fc <prvIdleTask+0x1c>)
   831ea:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   831ec:	4b04      	ldr	r3, [pc, #16]	; (83200 <prvIdleTask+0x20>)
   831ee:	681b      	ldr	r3, [r3, #0]
   831f0:	2b01      	cmp	r3, #1
   831f2:	d901      	bls.n	831f8 <prvIdleTask+0x18>
			{
				taskYIELD();
   831f4:	4b03      	ldr	r3, [pc, #12]	; (83204 <prvIdleTask+0x24>)
   831f6:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   831f8:	e7f6      	b.n	831e8 <prvIdleTask+0x8>
   831fa:	bf00      	nop
   831fc:	00083321 	.word	0x00083321
   83200:	2007a4e8 	.word	0x2007a4e8
   83204:	00081a45 	.word	0x00081a45

00083208 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   83208:	b580      	push	{r7, lr}
   8320a:	b086      	sub	sp, #24
   8320c:	af00      	add	r7, sp, #0
   8320e:	60f8      	str	r0, [r7, #12]
   83210:	60b9      	str	r1, [r7, #8]
   83212:	607a      	str	r2, [r7, #4]
   83214:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   83216:	2300      	movs	r3, #0
   83218:	617b      	str	r3, [r7, #20]
   8321a:	e012      	b.n	83242 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
   8321c:	68ba      	ldr	r2, [r7, #8]
   8321e:	697b      	ldr	r3, [r7, #20]
   83220:	4413      	add	r3, r2
   83222:	781a      	ldrb	r2, [r3, #0]
   83224:	68f9      	ldr	r1, [r7, #12]
   83226:	697b      	ldr	r3, [r7, #20]
   83228:	440b      	add	r3, r1
   8322a:	3330      	adds	r3, #48	; 0x30
   8322c:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   8322e:	68ba      	ldr	r2, [r7, #8]
   83230:	697b      	ldr	r3, [r7, #20]
   83232:	4413      	add	r3, r2
   83234:	781b      	ldrb	r3, [r3, #0]
   83236:	2b00      	cmp	r3, #0
   83238:	d100      	bne.n	8323c <prvInitialiseTCBVariables+0x34>
		{
			break;
   8323a:	e005      	b.n	83248 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   8323c:	697b      	ldr	r3, [r7, #20]
   8323e:	3301      	adds	r3, #1
   83240:	617b      	str	r3, [r7, #20]
   83242:	697b      	ldr	r3, [r7, #20]
   83244:	2b09      	cmp	r3, #9
   83246:	d9e9      	bls.n	8321c <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   83248:	68fb      	ldr	r3, [r7, #12]
   8324a:	2200      	movs	r2, #0
   8324c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   83250:	687b      	ldr	r3, [r7, #4]
   83252:	2b04      	cmp	r3, #4
   83254:	d901      	bls.n	8325a <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   83256:	2304      	movs	r3, #4
   83258:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
   8325a:	68fb      	ldr	r3, [r7, #12]
   8325c:	687a      	ldr	r2, [r7, #4]
   8325e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   83260:	68fb      	ldr	r3, [r7, #12]
   83262:	687a      	ldr	r2, [r7, #4]
   83264:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
   83266:	68fb      	ldr	r3, [r7, #12]
   83268:	2200      	movs	r2, #0
   8326a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8326c:	68fb      	ldr	r3, [r7, #12]
   8326e:	3304      	adds	r3, #4
   83270:	4618      	mov	r0, r3
   83272:	4b0a      	ldr	r3, [pc, #40]	; (8329c <prvInitialiseTCBVariables+0x94>)
   83274:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   83276:	68fb      	ldr	r3, [r7, #12]
   83278:	3318      	adds	r3, #24
   8327a:	4618      	mov	r0, r3
   8327c:	4b07      	ldr	r3, [pc, #28]	; (8329c <prvInitialiseTCBVariables+0x94>)
   8327e:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   83280:	68fb      	ldr	r3, [r7, #12]
   83282:	68fa      	ldr	r2, [r7, #12]
   83284:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83286:	687b      	ldr	r3, [r7, #4]
   83288:	f1c3 0205 	rsb	r2, r3, #5
   8328c:	68fb      	ldr	r3, [r7, #12]
   8328e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   83290:	68fb      	ldr	r3, [r7, #12]
   83292:	68fa      	ldr	r2, [r7, #12]
   83294:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
   83296:	3718      	adds	r7, #24
   83298:	46bd      	mov	sp, r7
   8329a:	bd80      	pop	{r7, pc}
   8329c:	00081799 	.word	0x00081799

000832a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   832a0:	b580      	push	{r7, lr}
   832a2:	b082      	sub	sp, #8
   832a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   832a6:	2300      	movs	r3, #0
   832a8:	607b      	str	r3, [r7, #4]
   832aa:	e00c      	b.n	832c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   832ac:	687a      	ldr	r2, [r7, #4]
   832ae:	4613      	mov	r3, r2
   832b0:	009b      	lsls	r3, r3, #2
   832b2:	4413      	add	r3, r2
   832b4:	009b      	lsls	r3, r3, #2
   832b6:	4a11      	ldr	r2, [pc, #68]	; (832fc <prvInitialiseTaskLists+0x5c>)
   832b8:	4413      	add	r3, r2
   832ba:	4618      	mov	r0, r3
   832bc:	4b10      	ldr	r3, [pc, #64]	; (83300 <prvInitialiseTaskLists+0x60>)
   832be:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   832c0:	687b      	ldr	r3, [r7, #4]
   832c2:	3301      	adds	r3, #1
   832c4:	607b      	str	r3, [r7, #4]
   832c6:	687b      	ldr	r3, [r7, #4]
   832c8:	2b04      	cmp	r3, #4
   832ca:	d9ef      	bls.n	832ac <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   832cc:	480d      	ldr	r0, [pc, #52]	; (83304 <prvInitialiseTaskLists+0x64>)
   832ce:	4b0c      	ldr	r3, [pc, #48]	; (83300 <prvInitialiseTaskLists+0x60>)
   832d0:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   832d2:	480d      	ldr	r0, [pc, #52]	; (83308 <prvInitialiseTaskLists+0x68>)
   832d4:	4b0a      	ldr	r3, [pc, #40]	; (83300 <prvInitialiseTaskLists+0x60>)
   832d6:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   832d8:	480c      	ldr	r0, [pc, #48]	; (8330c <prvInitialiseTaskLists+0x6c>)
   832da:	4b09      	ldr	r3, [pc, #36]	; (83300 <prvInitialiseTaskLists+0x60>)
   832dc:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   832de:	480c      	ldr	r0, [pc, #48]	; (83310 <prvInitialiseTaskLists+0x70>)
   832e0:	4b07      	ldr	r3, [pc, #28]	; (83300 <prvInitialiseTaskLists+0x60>)
   832e2:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   832e4:	480b      	ldr	r0, [pc, #44]	; (83314 <prvInitialiseTaskLists+0x74>)
   832e6:	4b06      	ldr	r3, [pc, #24]	; (83300 <prvInitialiseTaskLists+0x60>)
   832e8:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   832ea:	4b0b      	ldr	r3, [pc, #44]	; (83318 <prvInitialiseTaskLists+0x78>)
   832ec:	4a05      	ldr	r2, [pc, #20]	; (83304 <prvInitialiseTaskLists+0x64>)
   832ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   832f0:	4b0a      	ldr	r3, [pc, #40]	; (8331c <prvInitialiseTaskLists+0x7c>)
   832f2:	4a05      	ldr	r2, [pc, #20]	; (83308 <prvInitialiseTaskLists+0x68>)
   832f4:	601a      	str	r2, [r3, #0]
}
   832f6:	3708      	adds	r7, #8
   832f8:	46bd      	mov	sp, r7
   832fa:	bd80      	pop	{r7, pc}
   832fc:	2007a4e8 	.word	0x2007a4e8
   83300:	00081759 	.word	0x00081759
   83304:	2007a54c 	.word	0x2007a54c
   83308:	2007a560 	.word	0x2007a560
   8330c:	2007a57c 	.word	0x2007a57c
   83310:	2007a590 	.word	0x2007a590
   83314:	2007a5a8 	.word	0x2007a5a8
   83318:	2007a574 	.word	0x2007a574
   8331c:	2007a578 	.word	0x2007a578

00083320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   83320:	b580      	push	{r7, lr}
   83322:	b082      	sub	sp, #8
   83324:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   83326:	e028      	b.n	8337a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
   83328:	4b17      	ldr	r3, [pc, #92]	; (83388 <prvCheckTasksWaitingTermination+0x68>)
   8332a:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   8332c:	4b17      	ldr	r3, [pc, #92]	; (8338c <prvCheckTasksWaitingTermination+0x6c>)
   8332e:	681b      	ldr	r3, [r3, #0]
   83330:	2b00      	cmp	r3, #0
   83332:	bf14      	ite	ne
   83334:	2300      	movne	r3, #0
   83336:	2301      	moveq	r3, #1
   83338:	b2db      	uxtb	r3, r3
   8333a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
   8333c:	4b14      	ldr	r3, [pc, #80]	; (83390 <prvCheckTasksWaitingTermination+0x70>)
   8333e:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   83340:	687b      	ldr	r3, [r7, #4]
   83342:	2b00      	cmp	r3, #0
   83344:	d119      	bne.n	8337a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
   83346:	4b13      	ldr	r3, [pc, #76]	; (83394 <prvCheckTasksWaitingTermination+0x74>)
   83348:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   8334a:	4b10      	ldr	r3, [pc, #64]	; (8338c <prvCheckTasksWaitingTermination+0x6c>)
   8334c:	68db      	ldr	r3, [r3, #12]
   8334e:	68db      	ldr	r3, [r3, #12]
   83350:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   83352:	683b      	ldr	r3, [r7, #0]
   83354:	3304      	adds	r3, #4
   83356:	4618      	mov	r0, r3
   83358:	4b0f      	ldr	r3, [pc, #60]	; (83398 <prvCheckTasksWaitingTermination+0x78>)
   8335a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8335c:	4b0f      	ldr	r3, [pc, #60]	; (8339c <prvCheckTasksWaitingTermination+0x7c>)
   8335e:	681b      	ldr	r3, [r3, #0]
   83360:	1e5a      	subs	r2, r3, #1
   83362:	4b0e      	ldr	r3, [pc, #56]	; (8339c <prvCheckTasksWaitingTermination+0x7c>)
   83364:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   83366:	4b0e      	ldr	r3, [pc, #56]	; (833a0 <prvCheckTasksWaitingTermination+0x80>)
   83368:	681b      	ldr	r3, [r3, #0]
   8336a:	1e5a      	subs	r2, r3, #1
   8336c:	4b0c      	ldr	r3, [pc, #48]	; (833a0 <prvCheckTasksWaitingTermination+0x80>)
   8336e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
   83370:	4b0c      	ldr	r3, [pc, #48]	; (833a4 <prvCheckTasksWaitingTermination+0x84>)
   83372:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
   83374:	6838      	ldr	r0, [r7, #0]
   83376:	4b0c      	ldr	r3, [pc, #48]	; (833a8 <prvCheckTasksWaitingTermination+0x88>)
   83378:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   8337a:	4b09      	ldr	r3, [pc, #36]	; (833a0 <prvCheckTasksWaitingTermination+0x80>)
   8337c:	681b      	ldr	r3, [r3, #0]
   8337e:	2b00      	cmp	r3, #0
   83380:	d1d2      	bne.n	83328 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
   83382:	3708      	adds	r7, #8
   83384:	46bd      	mov	sp, r7
   83386:	bd80      	pop	{r7, pc}
   83388:	00082b1d 	.word	0x00082b1d
   8338c:	2007a590 	.word	0x2007a590
   83390:	00082b39 	.word	0x00082b39
   83394:	00081a65 	.word	0x00081a65
   83398:	00081869 	.word	0x00081869
   8339c:	2007a5bc 	.word	0x2007a5bc
   833a0:	2007a5a4 	.word	0x2007a5a4
   833a4:	00081aa9 	.word	0x00081aa9
   833a8:	0008348d 	.word	0x0008348d

000833ac <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
   833ac:	b580      	push	{r7, lr}
   833ae:	b082      	sub	sp, #8
   833b0:	af00      	add	r7, sp, #0
   833b2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   833b4:	4b13      	ldr	r3, [pc, #76]	; (83404 <prvAddCurrentTaskToDelayedList+0x58>)
   833b6:	681b      	ldr	r3, [r3, #0]
   833b8:	687a      	ldr	r2, [r7, #4]
   833ba:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
   833bc:	4b12      	ldr	r3, [pc, #72]	; (83408 <prvAddCurrentTaskToDelayedList+0x5c>)
   833be:	681b      	ldr	r3, [r3, #0]
   833c0:	687a      	ldr	r2, [r7, #4]
   833c2:	429a      	cmp	r2, r3
   833c4:	d209      	bcs.n	833da <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   833c6:	4b11      	ldr	r3, [pc, #68]	; (8340c <prvAddCurrentTaskToDelayedList+0x60>)
   833c8:	681a      	ldr	r2, [r3, #0]
   833ca:	4b0e      	ldr	r3, [pc, #56]	; (83404 <prvAddCurrentTaskToDelayedList+0x58>)
   833cc:	681b      	ldr	r3, [r3, #0]
   833ce:	3304      	adds	r3, #4
   833d0:	4610      	mov	r0, r2
   833d2:	4619      	mov	r1, r3
   833d4:	4b0e      	ldr	r3, [pc, #56]	; (83410 <prvAddCurrentTaskToDelayedList+0x64>)
   833d6:	4798      	blx	r3
   833d8:	e010      	b.n	833fc <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   833da:	4b0e      	ldr	r3, [pc, #56]	; (83414 <prvAddCurrentTaskToDelayedList+0x68>)
   833dc:	681a      	ldr	r2, [r3, #0]
   833de:	4b09      	ldr	r3, [pc, #36]	; (83404 <prvAddCurrentTaskToDelayedList+0x58>)
   833e0:	681b      	ldr	r3, [r3, #0]
   833e2:	3304      	adds	r3, #4
   833e4:	4610      	mov	r0, r2
   833e6:	4619      	mov	r1, r3
   833e8:	4b09      	ldr	r3, [pc, #36]	; (83410 <prvAddCurrentTaskToDelayedList+0x64>)
   833ea:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   833ec:	4b0a      	ldr	r3, [pc, #40]	; (83418 <prvAddCurrentTaskToDelayedList+0x6c>)
   833ee:	681b      	ldr	r3, [r3, #0]
   833f0:	687a      	ldr	r2, [r7, #4]
   833f2:	429a      	cmp	r2, r3
   833f4:	d202      	bcs.n	833fc <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
   833f6:	4b08      	ldr	r3, [pc, #32]	; (83418 <prvAddCurrentTaskToDelayedList+0x6c>)
   833f8:	687a      	ldr	r2, [r7, #4]
   833fa:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   833fc:	3708      	adds	r7, #8
   833fe:	46bd      	mov	sp, r7
   83400:	bd80      	pop	{r7, pc}
   83402:	bf00      	nop
   83404:	2007a4e4 	.word	0x2007a4e4
   83408:	2007a5c0 	.word	0x2007a5c0
   8340c:	2007a578 	.word	0x2007a578
   83410:	000817f9 	.word	0x000817f9
   83414:	2007a574 	.word	0x2007a574
   83418:	20070008 	.word	0x20070008

0008341c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
   8341c:	b580      	push	{r7, lr}
   8341e:	b084      	sub	sp, #16
   83420:	af00      	add	r7, sp, #0
   83422:	4603      	mov	r3, r0
   83424:	6039      	str	r1, [r7, #0]
   83426:	80fb      	strh	r3, [r7, #6]
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
   83428:	2048      	movs	r0, #72	; 0x48
   8342a:	4b15      	ldr	r3, [pc, #84]	; (83480 <prvAllocateTCBAndStack+0x64>)
   8342c:	4798      	blx	r3
   8342e:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
   83430:	68fb      	ldr	r3, [r7, #12]
   83432:	2b00      	cmp	r3, #0
   83434:	d01f      	beq.n	83476 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83436:	683b      	ldr	r3, [r7, #0]
   83438:	2b00      	cmp	r3, #0
   8343a:	d106      	bne.n	8344a <prvAllocateTCBAndStack+0x2e>
   8343c:	88fb      	ldrh	r3, [r7, #6]
   8343e:	009b      	lsls	r3, r3, #2
   83440:	4618      	mov	r0, r3
   83442:	4b0f      	ldr	r3, [pc, #60]	; (83480 <prvAllocateTCBAndStack+0x64>)
   83444:	4798      	blx	r3
   83446:	4603      	mov	r3, r0
   83448:	e000      	b.n	8344c <prvAllocateTCBAndStack+0x30>
   8344a:	683b      	ldr	r3, [r7, #0]
   8344c:	68fa      	ldr	r2, [r7, #12]
   8344e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   83450:	68fb      	ldr	r3, [r7, #12]
   83452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83454:	2b00      	cmp	r3, #0
   83456:	d105      	bne.n	83464 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   83458:	68f8      	ldr	r0, [r7, #12]
   8345a:	4b0a      	ldr	r3, [pc, #40]	; (83484 <prvAllocateTCBAndStack+0x68>)
   8345c:	4798      	blx	r3
			pxNewTCB = NULL;
   8345e:	2300      	movs	r3, #0
   83460:	60fb      	str	r3, [r7, #12]
   83462:	e008      	b.n	83476 <prvAllocateTCBAndStack+0x5a>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
   83464:	68fb      	ldr	r3, [r7, #12]
   83466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83468:	88fb      	ldrh	r3, [r7, #6]
   8346a:	009b      	lsls	r3, r3, #2
   8346c:	4610      	mov	r0, r2
   8346e:	21a5      	movs	r1, #165	; 0xa5
   83470:	461a      	mov	r2, r3
   83472:	4b05      	ldr	r3, [pc, #20]	; (83488 <prvAllocateTCBAndStack+0x6c>)
   83474:	4798      	blx	r3
			}
			#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
		}
	}

	return pxNewTCB;
   83476:	68fb      	ldr	r3, [r7, #12]
}
   83478:	4618      	mov	r0, r3
   8347a:	3710      	adds	r7, #16
   8347c:	46bd      	mov	sp, r7
   8347e:	bd80      	pop	{r7, pc}
   83480:	00081c05 	.word	0x00081c05
   83484:	00081d7d 	.word	0x00081d7d
   83488:	000845b5 	.word	0x000845b5

0008348c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   8348c:	b580      	push	{r7, lr}
   8348e:	b082      	sub	sp, #8
   83490:	af00      	add	r7, sp, #0
   83492:	6078      	str	r0, [r7, #4]
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
   83494:	687b      	ldr	r3, [r7, #4]
   83496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83498:	4618      	mov	r0, r3
   8349a:	4b04      	ldr	r3, [pc, #16]	; (834ac <prvDeleteTCB+0x20>)
   8349c:	4798      	blx	r3
		vPortFree( pxTCB );
   8349e:	6878      	ldr	r0, [r7, #4]
   834a0:	4b02      	ldr	r3, [pc, #8]	; (834ac <prvDeleteTCB+0x20>)
   834a2:	4798      	blx	r3
	}
   834a4:	3708      	adds	r7, #8
   834a6:	46bd      	mov	sp, r7
   834a8:	bd80      	pop	{r7, pc}
   834aa:	bf00      	nop
   834ac:	00081d7d 	.word	0x00081d7d

000834b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   834b0:	b480      	push	{r7}
   834b2:	b083      	sub	sp, #12
   834b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   834b6:	4b0e      	ldr	r3, [pc, #56]	; (834f0 <prvResetNextTaskUnblockTime+0x40>)
   834b8:	681b      	ldr	r3, [r3, #0]
   834ba:	681b      	ldr	r3, [r3, #0]
   834bc:	2b00      	cmp	r3, #0
   834be:	d101      	bne.n	834c4 <prvResetNextTaskUnblockTime+0x14>
   834c0:	2301      	movs	r3, #1
   834c2:	e000      	b.n	834c6 <prvResetNextTaskUnblockTime+0x16>
   834c4:	2300      	movs	r3, #0
   834c6:	2b00      	cmp	r3, #0
   834c8:	d004      	beq.n	834d4 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   834ca:	4b0a      	ldr	r3, [pc, #40]	; (834f4 <prvResetNextTaskUnblockTime+0x44>)
   834cc:	f04f 32ff 	mov.w	r2, #4294967295
   834d0:	601a      	str	r2, [r3, #0]
   834d2:	e008      	b.n	834e6 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   834d4:	4b06      	ldr	r3, [pc, #24]	; (834f0 <prvResetNextTaskUnblockTime+0x40>)
   834d6:	681b      	ldr	r3, [r3, #0]
   834d8:	68db      	ldr	r3, [r3, #12]
   834da:	68db      	ldr	r3, [r3, #12]
   834dc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   834de:	687b      	ldr	r3, [r7, #4]
   834e0:	685a      	ldr	r2, [r3, #4]
   834e2:	4b04      	ldr	r3, [pc, #16]	; (834f4 <prvResetNextTaskUnblockTime+0x44>)
   834e4:	601a      	str	r2, [r3, #0]
	}
}
   834e6:	370c      	adds	r7, #12
   834e8:	46bd      	mov	sp, r7
   834ea:	f85d 7b04 	ldr.w	r7, [sp], #4
   834ee:	4770      	bx	lr
   834f0:	2007a574 	.word	0x2007a574
   834f4:	20070008 	.word	0x20070008

000834f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   834f8:	b480      	push	{r7}
   834fa:	b083      	sub	sp, #12
   834fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   834fe:	4b0b      	ldr	r3, [pc, #44]	; (8352c <xTaskGetSchedulerState+0x34>)
   83500:	681b      	ldr	r3, [r3, #0]
   83502:	2b00      	cmp	r3, #0
   83504:	d102      	bne.n	8350c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   83506:	2301      	movs	r3, #1
   83508:	607b      	str	r3, [r7, #4]
   8350a:	e008      	b.n	8351e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   8350c:	4b08      	ldr	r3, [pc, #32]	; (83530 <xTaskGetSchedulerState+0x38>)
   8350e:	681b      	ldr	r3, [r3, #0]
   83510:	2b00      	cmp	r3, #0
   83512:	d102      	bne.n	8351a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   83514:	2302      	movs	r3, #2
   83516:	607b      	str	r3, [r7, #4]
   83518:	e001      	b.n	8351e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   8351a:	2300      	movs	r3, #0
   8351c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   8351e:	687b      	ldr	r3, [r7, #4]
	}
   83520:	4618      	mov	r0, r3
   83522:	370c      	adds	r7, #12
   83524:	46bd      	mov	sp, r7
   83526:	f85d 7b04 	ldr.w	r7, [sp], #4
   8352a:	4770      	bx	lr
   8352c:	2007a5c8 	.word	0x2007a5c8
   83530:	2007a5dc 	.word	0x2007a5dc

00083534 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   83534:	b580      	push	{r7, lr}
   83536:	b084      	sub	sp, #16
   83538:	af00      	add	r7, sp, #0
   8353a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   8353c:	687b      	ldr	r3, [r7, #4]
   8353e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   83540:	687b      	ldr	r3, [r7, #4]
   83542:	2b00      	cmp	r3, #0
   83544:	d062      	beq.n	8360c <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   83546:	68fb      	ldr	r3, [r7, #12]
   83548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8354a:	4b32      	ldr	r3, [pc, #200]	; (83614 <vTaskPriorityInherit+0xe0>)
   8354c:	681b      	ldr	r3, [r3, #0]
   8354e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83550:	429a      	cmp	r2, r3
   83552:	d25b      	bcs.n	8360c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   83554:	68fb      	ldr	r3, [r7, #12]
   83556:	699b      	ldr	r3, [r3, #24]
   83558:	2b00      	cmp	r3, #0
   8355a:	db06      	blt.n	8356a <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8355c:	4b2d      	ldr	r3, [pc, #180]	; (83614 <vTaskPriorityInherit+0xe0>)
   8355e:	681b      	ldr	r3, [r3, #0]
   83560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83562:	f1c3 0205 	rsb	r2, r3, #5
   83566:	68fb      	ldr	r3, [r7, #12]
   83568:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8356a:	68fb      	ldr	r3, [r7, #12]
   8356c:	6959      	ldr	r1, [r3, #20]
   8356e:	68fb      	ldr	r3, [r7, #12]
   83570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83572:	4613      	mov	r3, r2
   83574:	009b      	lsls	r3, r3, #2
   83576:	4413      	add	r3, r2
   83578:	009b      	lsls	r3, r3, #2
   8357a:	4a27      	ldr	r2, [pc, #156]	; (83618 <vTaskPriorityInherit+0xe4>)
   8357c:	4413      	add	r3, r2
   8357e:	4299      	cmp	r1, r3
   83580:	d101      	bne.n	83586 <vTaskPriorityInherit+0x52>
   83582:	2301      	movs	r3, #1
   83584:	e000      	b.n	83588 <vTaskPriorityInherit+0x54>
   83586:	2300      	movs	r3, #0
   83588:	2b00      	cmp	r3, #0
   8358a:	d03a      	beq.n	83602 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   8358c:	68fb      	ldr	r3, [r7, #12]
   8358e:	3304      	adds	r3, #4
   83590:	4618      	mov	r0, r3
   83592:	4b22      	ldr	r3, [pc, #136]	; (8361c <vTaskPriorityInherit+0xe8>)
   83594:	4798      	blx	r3
   83596:	4603      	mov	r3, r0
   83598:	2b00      	cmp	r3, #0
   8359a:	d115      	bne.n	835c8 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   8359c:	68fb      	ldr	r3, [r7, #12]
   8359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   835a0:	491d      	ldr	r1, [pc, #116]	; (83618 <vTaskPriorityInherit+0xe4>)
   835a2:	4613      	mov	r3, r2
   835a4:	009b      	lsls	r3, r3, #2
   835a6:	4413      	add	r3, r2
   835a8:	009b      	lsls	r3, r3, #2
   835aa:	440b      	add	r3, r1
   835ac:	681b      	ldr	r3, [r3, #0]
   835ae:	2b00      	cmp	r3, #0
   835b0:	d10a      	bne.n	835c8 <vTaskPriorityInherit+0x94>
   835b2:	68fb      	ldr	r3, [r7, #12]
   835b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   835b6:	2201      	movs	r2, #1
   835b8:	fa02 f303 	lsl.w	r3, r2, r3
   835bc:	43da      	mvns	r2, r3
   835be:	4b18      	ldr	r3, [pc, #96]	; (83620 <vTaskPriorityInherit+0xec>)
   835c0:	681b      	ldr	r3, [r3, #0]
   835c2:	401a      	ands	r2, r3
   835c4:	4b16      	ldr	r3, [pc, #88]	; (83620 <vTaskPriorityInherit+0xec>)
   835c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   835c8:	4b12      	ldr	r3, [pc, #72]	; (83614 <vTaskPriorityInherit+0xe0>)
   835ca:	681b      	ldr	r3, [r3, #0]
   835cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   835ce:	68fb      	ldr	r3, [r7, #12]
   835d0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
   835d2:	68fb      	ldr	r3, [r7, #12]
   835d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   835d6:	2201      	movs	r2, #1
   835d8:	409a      	lsls	r2, r3
   835da:	4b11      	ldr	r3, [pc, #68]	; (83620 <vTaskPriorityInherit+0xec>)
   835dc:	681b      	ldr	r3, [r3, #0]
   835de:	431a      	orrs	r2, r3
   835e0:	4b0f      	ldr	r3, [pc, #60]	; (83620 <vTaskPriorityInherit+0xec>)
   835e2:	601a      	str	r2, [r3, #0]
   835e4:	68fb      	ldr	r3, [r7, #12]
   835e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   835e8:	4613      	mov	r3, r2
   835ea:	009b      	lsls	r3, r3, #2
   835ec:	4413      	add	r3, r2
   835ee:	009b      	lsls	r3, r3, #2
   835f0:	4a09      	ldr	r2, [pc, #36]	; (83618 <vTaskPriorityInherit+0xe4>)
   835f2:	441a      	add	r2, r3
   835f4:	68fb      	ldr	r3, [r7, #12]
   835f6:	3304      	adds	r3, #4
   835f8:	4610      	mov	r0, r2
   835fa:	4619      	mov	r1, r3
   835fc:	4b09      	ldr	r3, [pc, #36]	; (83624 <vTaskPriorityInherit+0xf0>)
   835fe:	4798      	blx	r3
   83600:	e004      	b.n	8360c <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   83602:	4b04      	ldr	r3, [pc, #16]	; (83614 <vTaskPriorityInherit+0xe0>)
   83604:	681b      	ldr	r3, [r3, #0]
   83606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83608:	68fb      	ldr	r3, [r7, #12]
   8360a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   8360c:	3710      	adds	r7, #16
   8360e:	46bd      	mov	sp, r7
   83610:	bd80      	pop	{r7, pc}
   83612:	bf00      	nop
   83614:	2007a4e4 	.word	0x2007a4e4
   83618:	2007a4e8 	.word	0x2007a4e8
   8361c:	00081869 	.word	0x00081869
   83620:	2007a5c4 	.word	0x2007a5c4
   83624:	000817b1 	.word	0x000817b1

00083628 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   83628:	b580      	push	{r7, lr}
   8362a:	b084      	sub	sp, #16
   8362c:	af00      	add	r7, sp, #0
   8362e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   83630:	687b      	ldr	r3, [r7, #4]
   83632:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   83634:	2300      	movs	r3, #0
   83636:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   83638:	687b      	ldr	r3, [r7, #4]
   8363a:	2b00      	cmp	r3, #0
   8363c:	d056      	beq.n	836ec <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   8363e:	68bb      	ldr	r3, [r7, #8]
   83640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83642:	2b00      	cmp	r3, #0
   83644:	d102      	bne.n	8364c <xTaskPriorityDisinherit+0x24>
   83646:	4b2c      	ldr	r3, [pc, #176]	; (836f8 <xTaskPriorityDisinherit+0xd0>)
   83648:	4798      	blx	r3
   8364a:	e7fe      	b.n	8364a <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   8364c:	68bb      	ldr	r3, [r7, #8]
   8364e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83650:	1e5a      	subs	r2, r3, #1
   83652:	68bb      	ldr	r3, [r7, #8]
   83654:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   83656:	68bb      	ldr	r3, [r7, #8]
   83658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8365a:	68bb      	ldr	r3, [r7, #8]
   8365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8365e:	429a      	cmp	r2, r3
   83660:	d044      	beq.n	836ec <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   83662:	68bb      	ldr	r3, [r7, #8]
   83664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83666:	2b00      	cmp	r3, #0
   83668:	d140      	bne.n	836ec <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   8366a:	68bb      	ldr	r3, [r7, #8]
   8366c:	3304      	adds	r3, #4
   8366e:	4618      	mov	r0, r3
   83670:	4b22      	ldr	r3, [pc, #136]	; (836fc <xTaskPriorityDisinherit+0xd4>)
   83672:	4798      	blx	r3
   83674:	4603      	mov	r3, r0
   83676:	2b00      	cmp	r3, #0
   83678:	d115      	bne.n	836a6 <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   8367a:	68bb      	ldr	r3, [r7, #8]
   8367c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8367e:	4920      	ldr	r1, [pc, #128]	; (83700 <xTaskPriorityDisinherit+0xd8>)
   83680:	4613      	mov	r3, r2
   83682:	009b      	lsls	r3, r3, #2
   83684:	4413      	add	r3, r2
   83686:	009b      	lsls	r3, r3, #2
   83688:	440b      	add	r3, r1
   8368a:	681b      	ldr	r3, [r3, #0]
   8368c:	2b00      	cmp	r3, #0
   8368e:	d10a      	bne.n	836a6 <xTaskPriorityDisinherit+0x7e>
   83690:	68bb      	ldr	r3, [r7, #8]
   83692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83694:	2201      	movs	r2, #1
   83696:	fa02 f303 	lsl.w	r3, r2, r3
   8369a:	43da      	mvns	r2, r3
   8369c:	4b19      	ldr	r3, [pc, #100]	; (83704 <xTaskPriorityDisinherit+0xdc>)
   8369e:	681b      	ldr	r3, [r3, #0]
   836a0:	401a      	ands	r2, r3
   836a2:	4b18      	ldr	r3, [pc, #96]	; (83704 <xTaskPriorityDisinherit+0xdc>)
   836a4:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   836a6:	68bb      	ldr	r3, [r7, #8]
   836a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   836aa:	68bb      	ldr	r3, [r7, #8]
   836ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   836ae:	68bb      	ldr	r3, [r7, #8]
   836b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   836b2:	f1c3 0205 	rsb	r2, r3, #5
   836b6:	68bb      	ldr	r3, [r7, #8]
   836b8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   836ba:	68bb      	ldr	r3, [r7, #8]
   836bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   836be:	2201      	movs	r2, #1
   836c0:	409a      	lsls	r2, r3
   836c2:	4b10      	ldr	r3, [pc, #64]	; (83704 <xTaskPriorityDisinherit+0xdc>)
   836c4:	681b      	ldr	r3, [r3, #0]
   836c6:	431a      	orrs	r2, r3
   836c8:	4b0e      	ldr	r3, [pc, #56]	; (83704 <xTaskPriorityDisinherit+0xdc>)
   836ca:	601a      	str	r2, [r3, #0]
   836cc:	68bb      	ldr	r3, [r7, #8]
   836ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   836d0:	4613      	mov	r3, r2
   836d2:	009b      	lsls	r3, r3, #2
   836d4:	4413      	add	r3, r2
   836d6:	009b      	lsls	r3, r3, #2
   836d8:	4a09      	ldr	r2, [pc, #36]	; (83700 <xTaskPriorityDisinherit+0xd8>)
   836da:	441a      	add	r2, r3
   836dc:	68bb      	ldr	r3, [r7, #8]
   836de:	3304      	adds	r3, #4
   836e0:	4610      	mov	r0, r2
   836e2:	4619      	mov	r1, r3
   836e4:	4b08      	ldr	r3, [pc, #32]	; (83708 <xTaskPriorityDisinherit+0xe0>)
   836e6:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   836e8:	2301      	movs	r3, #1
   836ea:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   836ec:	68fb      	ldr	r3, [r7, #12]
	}
   836ee:	4618      	mov	r0, r3
   836f0:	3710      	adds	r7, #16
   836f2:	46bd      	mov	sp, r7
   836f4:	bd80      	pop	{r7, pc}
   836f6:	bf00      	nop
   836f8:	00081ae1 	.word	0x00081ae1
   836fc:	00081869 	.word	0x00081869
   83700:	2007a4e8 	.word	0x2007a4e8
   83704:	2007a5c4 	.word	0x2007a5c4
   83708:	000817b1 	.word	0x000817b1

0008370c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   8370c:	b480      	push	{r7}
   8370e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   83710:	4b07      	ldr	r3, [pc, #28]	; (83730 <pvTaskIncrementMutexHeldCount+0x24>)
   83712:	681b      	ldr	r3, [r3, #0]
   83714:	2b00      	cmp	r3, #0
   83716:	d004      	beq.n	83722 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   83718:	4b05      	ldr	r3, [pc, #20]	; (83730 <pvTaskIncrementMutexHeldCount+0x24>)
   8371a:	681b      	ldr	r3, [r3, #0]
   8371c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   8371e:	3201      	adds	r2, #1
   83720:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
   83722:	4b03      	ldr	r3, [pc, #12]	; (83730 <pvTaskIncrementMutexHeldCount+0x24>)
   83724:	681b      	ldr	r3, [r3, #0]
	}
   83726:	4618      	mov	r0, r3
   83728:	46bd      	mov	sp, r7
   8372a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8372e:	4770      	bx	lr
   83730:	2007a4e4 	.word	0x2007a4e4

00083734 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   83734:	b590      	push	{r4, r7, lr}
   83736:	b087      	sub	sp, #28
   83738:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
   8373a:	2300      	movs	r3, #0
   8373c:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   8373e:	4b10      	ldr	r3, [pc, #64]	; (83780 <xTimerCreateTimerTask+0x4c>)
   83740:	4798      	blx	r3

	if( xTimerQueue != NULL )
   83742:	4b10      	ldr	r3, [pc, #64]	; (83784 <xTimerCreateTimerTask+0x50>)
   83744:	681b      	ldr	r3, [r3, #0]
   83746:	2b00      	cmp	r3, #0
   83748:	d00f      	beq.n	8376a <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   8374a:	2302      	movs	r3, #2
   8374c:	9300      	str	r3, [sp, #0]
   8374e:	2300      	movs	r3, #0
   83750:	9301      	str	r3, [sp, #4]
   83752:	2300      	movs	r3, #0
   83754:	9302      	str	r3, [sp, #8]
   83756:	2300      	movs	r3, #0
   83758:	9303      	str	r3, [sp, #12]
   8375a:	480b      	ldr	r0, [pc, #44]	; (83788 <xTimerCreateTimerTask+0x54>)
   8375c:	490b      	ldr	r1, [pc, #44]	; (8378c <xTimerCreateTimerTask+0x58>)
   8375e:	f44f 7282 	mov.w	r2, #260	; 0x104
   83762:	2300      	movs	r3, #0
   83764:	4c0a      	ldr	r4, [pc, #40]	; (83790 <xTimerCreateTimerTask+0x5c>)
   83766:	47a0      	blx	r4
   83768:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   8376a:	687b      	ldr	r3, [r7, #4]
   8376c:	2b00      	cmp	r3, #0
   8376e:	d102      	bne.n	83776 <xTimerCreateTimerTask+0x42>
   83770:	4b08      	ldr	r3, [pc, #32]	; (83794 <xTimerCreateTimerTask+0x60>)
   83772:	4798      	blx	r3
   83774:	e7fe      	b.n	83774 <xTimerCreateTimerTask+0x40>
	return xReturn;
   83776:	687b      	ldr	r3, [r7, #4]
}
   83778:	4618      	mov	r0, r3
   8377a:	370c      	adds	r7, #12
   8377c:	46bd      	mov	sp, r7
   8377e:	bd90      	pop	{r4, r7, pc}
   83780:	00083c69 	.word	0x00083c69
   83784:	2007a610 	.word	0x2007a610
   83788:	000838b1 	.word	0x000838b1
   8378c:	000847c8 	.word	0x000847c8
   83790:	0008291d 	.word	0x0008291d
   83794:	00081ae1 	.word	0x00081ae1

00083798 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   83798:	b590      	push	{r4, r7, lr}
   8379a:	b089      	sub	sp, #36	; 0x24
   8379c:	af00      	add	r7, sp, #0
   8379e:	60f8      	str	r0, [r7, #12]
   837a0:	60b9      	str	r1, [r7, #8]
   837a2:	607a      	str	r2, [r7, #4]
   837a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   837a6:	2300      	movs	r3, #0
   837a8:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   837aa:	4b1d      	ldr	r3, [pc, #116]	; (83820 <xTimerGenericCommand+0x88>)
   837ac:	681b      	ldr	r3, [r3, #0]
   837ae:	2b00      	cmp	r3, #0
   837b0:	d030      	beq.n	83814 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   837b2:	68bb      	ldr	r3, [r7, #8]
   837b4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   837b6:	687b      	ldr	r3, [r7, #4]
   837b8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   837ba:	68fb      	ldr	r3, [r7, #12]
   837bc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   837be:	68bb      	ldr	r3, [r7, #8]
   837c0:	2b05      	cmp	r3, #5
   837c2:	dc1c      	bgt.n	837fe <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   837c4:	4b17      	ldr	r3, [pc, #92]	; (83824 <xTimerGenericCommand+0x8c>)
   837c6:	4798      	blx	r3
   837c8:	4603      	mov	r3, r0
   837ca:	2b02      	cmp	r3, #2
   837cc:	d10b      	bne.n	837e6 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   837ce:	4b14      	ldr	r3, [pc, #80]	; (83820 <xTimerGenericCommand+0x88>)
   837d0:	681a      	ldr	r2, [r3, #0]
   837d2:	f107 0310 	add.w	r3, r7, #16
   837d6:	4610      	mov	r0, r2
   837d8:	4619      	mov	r1, r3
   837da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   837dc:	2300      	movs	r3, #0
   837de:	4c12      	ldr	r4, [pc, #72]	; (83828 <xTimerGenericCommand+0x90>)
   837e0:	47a0      	blx	r4
   837e2:	61f8      	str	r0, [r7, #28]
   837e4:	e016      	b.n	83814 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   837e6:	4b0e      	ldr	r3, [pc, #56]	; (83820 <xTimerGenericCommand+0x88>)
   837e8:	681a      	ldr	r2, [r3, #0]
   837ea:	f107 0310 	add.w	r3, r7, #16
   837ee:	4610      	mov	r0, r2
   837f0:	4619      	mov	r1, r3
   837f2:	2200      	movs	r2, #0
   837f4:	2300      	movs	r3, #0
   837f6:	4c0c      	ldr	r4, [pc, #48]	; (83828 <xTimerGenericCommand+0x90>)
   837f8:	47a0      	blx	r4
   837fa:	61f8      	str	r0, [r7, #28]
   837fc:	e00a      	b.n	83814 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   837fe:	4b08      	ldr	r3, [pc, #32]	; (83820 <xTimerGenericCommand+0x88>)
   83800:	681a      	ldr	r2, [r3, #0]
   83802:	f107 0310 	add.w	r3, r7, #16
   83806:	4610      	mov	r0, r2
   83808:	4619      	mov	r1, r3
   8380a:	683a      	ldr	r2, [r7, #0]
   8380c:	2300      	movs	r3, #0
   8380e:	4c07      	ldr	r4, [pc, #28]	; (8382c <xTimerGenericCommand+0x94>)
   83810:	47a0      	blx	r4
   83812:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   83814:	69fb      	ldr	r3, [r7, #28]
}
   83816:	4618      	mov	r0, r3
   83818:	3724      	adds	r7, #36	; 0x24
   8381a:	46bd      	mov	sp, r7
   8381c:	bd90      	pop	{r4, r7, pc}
   8381e:	bf00      	nop
   83820:	2007a610 	.word	0x2007a610
   83824:	000834f9 	.word	0x000834f9
   83828:	000820e9 	.word	0x000820e9
   8382c:	000822ad 	.word	0x000822ad

00083830 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   83830:	b590      	push	{r4, r7, lr}
   83832:	b087      	sub	sp, #28
   83834:	af02      	add	r7, sp, #8
   83836:	6078      	str	r0, [r7, #4]
   83838:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8383a:	4b18      	ldr	r3, [pc, #96]	; (8389c <prvProcessExpiredTimer+0x6c>)
   8383c:	681b      	ldr	r3, [r3, #0]
   8383e:	68db      	ldr	r3, [r3, #12]
   83840:	68db      	ldr	r3, [r3, #12]
   83842:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83844:	68fb      	ldr	r3, [r7, #12]
   83846:	3304      	adds	r3, #4
   83848:	4618      	mov	r0, r3
   8384a:	4b15      	ldr	r3, [pc, #84]	; (838a0 <prvProcessExpiredTimer+0x70>)
   8384c:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   8384e:	68fb      	ldr	r3, [r7, #12]
   83850:	69db      	ldr	r3, [r3, #28]
   83852:	2b01      	cmp	r3, #1
   83854:	d11b      	bne.n	8388e <prvProcessExpiredTimer+0x5e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   83856:	68fb      	ldr	r3, [r7, #12]
   83858:	699a      	ldr	r2, [r3, #24]
   8385a:	687b      	ldr	r3, [r7, #4]
   8385c:	4413      	add	r3, r2
   8385e:	68f8      	ldr	r0, [r7, #12]
   83860:	4619      	mov	r1, r3
   83862:	683a      	ldr	r2, [r7, #0]
   83864:	687b      	ldr	r3, [r7, #4]
   83866:	4c0f      	ldr	r4, [pc, #60]	; (838a4 <prvProcessExpiredTimer+0x74>)
   83868:	47a0      	blx	r4
   8386a:	4603      	mov	r3, r0
   8386c:	2b01      	cmp	r3, #1
   8386e:	d10e      	bne.n	8388e <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   83870:	2300      	movs	r3, #0
   83872:	9300      	str	r3, [sp, #0]
   83874:	68f8      	ldr	r0, [r7, #12]
   83876:	2100      	movs	r1, #0
   83878:	687a      	ldr	r2, [r7, #4]
   8387a:	2300      	movs	r3, #0
   8387c:	4c0a      	ldr	r4, [pc, #40]	; (838a8 <prvProcessExpiredTimer+0x78>)
   8387e:	47a0      	blx	r4
   83880:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
   83882:	68bb      	ldr	r3, [r7, #8]
   83884:	2b00      	cmp	r3, #0
   83886:	d102      	bne.n	8388e <prvProcessExpiredTimer+0x5e>
   83888:	4b08      	ldr	r3, [pc, #32]	; (838ac <prvProcessExpiredTimer+0x7c>)
   8388a:	4798      	blx	r3
   8388c:	e7fe      	b.n	8388c <prvProcessExpiredTimer+0x5c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   8388e:	68fb      	ldr	r3, [r7, #12]
   83890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83892:	68f8      	ldr	r0, [r7, #12]
   83894:	4798      	blx	r3
}
   83896:	3714      	adds	r7, #20
   83898:	46bd      	mov	sp, r7
   8389a:	bd90      	pop	{r4, r7, pc}
   8389c:	2007a608 	.word	0x2007a608
   838a0:	00081869 	.word	0x00081869
   838a4:	000839f5 	.word	0x000839f5
   838a8:	00083799 	.word	0x00083799
   838ac:	00081ae1 	.word	0x00081ae1

000838b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   838b0:	b580      	push	{r7, lr}
   838b2:	b084      	sub	sp, #16
   838b4:	af00      	add	r7, sp, #0
   838b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   838b8:	f107 0308 	add.w	r3, r7, #8
   838bc:	4618      	mov	r0, r3
   838be:	4b05      	ldr	r3, [pc, #20]	; (838d4 <prvTimerTask+0x24>)
   838c0:	4798      	blx	r3
   838c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   838c4:	68bb      	ldr	r3, [r7, #8]
   838c6:	68f8      	ldr	r0, [r7, #12]
   838c8:	4619      	mov	r1, r3
   838ca:	4b03      	ldr	r3, [pc, #12]	; (838d8 <prvTimerTask+0x28>)
   838cc:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   838ce:	4b03      	ldr	r3, [pc, #12]	; (838dc <prvTimerTask+0x2c>)
   838d0:	4798      	blx	r3
	}
   838d2:	e7f1      	b.n	838b8 <prvTimerTask+0x8>
   838d4:	00083965 	.word	0x00083965
   838d8:	000838e1 	.word	0x000838e1
   838dc:	00083a7d 	.word	0x00083a7d

000838e0 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
   838e0:	b580      	push	{r7, lr}
   838e2:	b084      	sub	sp, #16
   838e4:	af00      	add	r7, sp, #0
   838e6:	6078      	str	r0, [r7, #4]
   838e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   838ea:	4b17      	ldr	r3, [pc, #92]	; (83948 <prvProcessTimerOrBlockTask+0x68>)
   838ec:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   838ee:	f107 0308 	add.w	r3, r7, #8
   838f2:	4618      	mov	r0, r3
   838f4:	4b15      	ldr	r3, [pc, #84]	; (8394c <prvProcessTimerOrBlockTask+0x6c>)
   838f6:	4798      	blx	r3
   838f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   838fa:	68bb      	ldr	r3, [r7, #8]
   838fc:	2b00      	cmp	r3, #0
   838fe:	d11e      	bne.n	8393e <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   83900:	683b      	ldr	r3, [r7, #0]
   83902:	2b00      	cmp	r3, #0
   83904:	d10a      	bne.n	8391c <prvProcessTimerOrBlockTask+0x3c>
   83906:	687a      	ldr	r2, [r7, #4]
   83908:	68fb      	ldr	r3, [r7, #12]
   8390a:	429a      	cmp	r2, r3
   8390c:	d806      	bhi.n	8391c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
   8390e:	4b10      	ldr	r3, [pc, #64]	; (83950 <prvProcessTimerOrBlockTask+0x70>)
   83910:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   83912:	6878      	ldr	r0, [r7, #4]
   83914:	68f9      	ldr	r1, [r7, #12]
   83916:	4b0f      	ldr	r3, [pc, #60]	; (83954 <prvProcessTimerOrBlockTask+0x74>)
   83918:	4798      	blx	r3
   8391a:	e012      	b.n	83942 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8391c:	4b0e      	ldr	r3, [pc, #56]	; (83958 <prvProcessTimerOrBlockTask+0x78>)
   8391e:	681a      	ldr	r2, [r3, #0]
   83920:	6879      	ldr	r1, [r7, #4]
   83922:	68fb      	ldr	r3, [r7, #12]
   83924:	1acb      	subs	r3, r1, r3
   83926:	4610      	mov	r0, r2
   83928:	4619      	mov	r1, r3
   8392a:	4b0c      	ldr	r3, [pc, #48]	; (8395c <prvProcessTimerOrBlockTask+0x7c>)
   8392c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8392e:	4b08      	ldr	r3, [pc, #32]	; (83950 <prvProcessTimerOrBlockTask+0x70>)
   83930:	4798      	blx	r3
   83932:	4603      	mov	r3, r0
   83934:	2b00      	cmp	r3, #0
   83936:	d104      	bne.n	83942 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   83938:	4b09      	ldr	r3, [pc, #36]	; (83960 <prvProcessTimerOrBlockTask+0x80>)
   8393a:	4798      	blx	r3
   8393c:	e001      	b.n	83942 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   8393e:	4b04      	ldr	r3, [pc, #16]	; (83950 <prvProcessTimerOrBlockTask+0x70>)
   83940:	4798      	blx	r3
		}
	}
}
   83942:	3710      	adds	r7, #16
   83944:	46bd      	mov	sp, r7
   83946:	bd80      	pop	{r7, pc}
   83948:	00082b1d 	.word	0x00082b1d
   8394c:	000839ad 	.word	0x000839ad
   83950:	00082b39 	.word	0x00082b39
   83954:	00083831 	.word	0x00083831
   83958:	2007a610 	.word	0x2007a610
   8395c:	000828b5 	.word	0x000828b5
   83960:	00081a45 	.word	0x00081a45

00083964 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   83964:	b480      	push	{r7}
   83966:	b085      	sub	sp, #20
   83968:	af00      	add	r7, sp, #0
   8396a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   8396c:	4b0e      	ldr	r3, [pc, #56]	; (839a8 <prvGetNextExpireTime+0x44>)
   8396e:	681b      	ldr	r3, [r3, #0]
   83970:	681b      	ldr	r3, [r3, #0]
   83972:	2b00      	cmp	r3, #0
   83974:	bf14      	ite	ne
   83976:	2300      	movne	r3, #0
   83978:	2301      	moveq	r3, #1
   8397a:	b2db      	uxtb	r3, r3
   8397c:	461a      	mov	r2, r3
   8397e:	687b      	ldr	r3, [r7, #4]
   83980:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   83982:	687b      	ldr	r3, [r7, #4]
   83984:	681b      	ldr	r3, [r3, #0]
   83986:	2b00      	cmp	r3, #0
   83988:	d105      	bne.n	83996 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8398a:	4b07      	ldr	r3, [pc, #28]	; (839a8 <prvGetNextExpireTime+0x44>)
   8398c:	681b      	ldr	r3, [r3, #0]
   8398e:	68db      	ldr	r3, [r3, #12]
   83990:	681b      	ldr	r3, [r3, #0]
   83992:	60fb      	str	r3, [r7, #12]
   83994:	e001      	b.n	8399a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   83996:	2300      	movs	r3, #0
   83998:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   8399a:	68fb      	ldr	r3, [r7, #12]
}
   8399c:	4618      	mov	r0, r3
   8399e:	3714      	adds	r7, #20
   839a0:	46bd      	mov	sp, r7
   839a2:	f85d 7b04 	ldr.w	r7, [sp], #4
   839a6:	4770      	bx	lr
   839a8:	2007a608 	.word	0x2007a608

000839ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   839ac:	b580      	push	{r7, lr}
   839ae:	b084      	sub	sp, #16
   839b0:	af00      	add	r7, sp, #0
   839b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   839b4:	4b0c      	ldr	r3, [pc, #48]	; (839e8 <prvSampleTimeNow+0x3c>)
   839b6:	4798      	blx	r3
   839b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
   839ba:	4b0c      	ldr	r3, [pc, #48]	; (839ec <prvSampleTimeNow+0x40>)
   839bc:	681b      	ldr	r3, [r3, #0]
   839be:	68fa      	ldr	r2, [r7, #12]
   839c0:	429a      	cmp	r2, r3
   839c2:	d205      	bcs.n	839d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
   839c4:	4b0a      	ldr	r3, [pc, #40]	; (839f0 <prvSampleTimeNow+0x44>)
   839c6:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   839c8:	687b      	ldr	r3, [r7, #4]
   839ca:	2201      	movs	r2, #1
   839cc:	601a      	str	r2, [r3, #0]
   839ce:	e002      	b.n	839d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   839d0:	687b      	ldr	r3, [r7, #4]
   839d2:	2200      	movs	r2, #0
   839d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   839d6:	4b05      	ldr	r3, [pc, #20]	; (839ec <prvSampleTimeNow+0x40>)
   839d8:	68fa      	ldr	r2, [r7, #12]
   839da:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   839dc:	68fb      	ldr	r3, [r7, #12]
}
   839de:	4618      	mov	r0, r3
   839e0:	3710      	adds	r7, #16
   839e2:	46bd      	mov	sp, r7
   839e4:	bd80      	pop	{r7, pc}
   839e6:	bf00      	nop
   839e8:	00082c5d 	.word	0x00082c5d
   839ec:	2007a614 	.word	0x2007a614
   839f0:	00083ba9 	.word	0x00083ba9

000839f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   839f4:	b580      	push	{r7, lr}
   839f6:	b086      	sub	sp, #24
   839f8:	af00      	add	r7, sp, #0
   839fa:	60f8      	str	r0, [r7, #12]
   839fc:	60b9      	str	r1, [r7, #8]
   839fe:	607a      	str	r2, [r7, #4]
   83a00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   83a02:	2300      	movs	r3, #0
   83a04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   83a06:	68fb      	ldr	r3, [r7, #12]
   83a08:	68ba      	ldr	r2, [r7, #8]
   83a0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83a0c:	68fb      	ldr	r3, [r7, #12]
   83a0e:	68fa      	ldr	r2, [r7, #12]
   83a10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   83a12:	68ba      	ldr	r2, [r7, #8]
   83a14:	687b      	ldr	r3, [r7, #4]
   83a16:	429a      	cmp	r2, r3
   83a18:	d812      	bhi.n	83a40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
   83a1a:	687a      	ldr	r2, [r7, #4]
   83a1c:	683b      	ldr	r3, [r7, #0]
   83a1e:	1ad2      	subs	r2, r2, r3
   83a20:	68fb      	ldr	r3, [r7, #12]
   83a22:	699b      	ldr	r3, [r3, #24]
   83a24:	429a      	cmp	r2, r3
   83a26:	d302      	bcc.n	83a2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   83a28:	2301      	movs	r3, #1
   83a2a:	617b      	str	r3, [r7, #20]
   83a2c:	e01b      	b.n	83a66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   83a2e:	4b10      	ldr	r3, [pc, #64]	; (83a70 <prvInsertTimerInActiveList+0x7c>)
   83a30:	681a      	ldr	r2, [r3, #0]
   83a32:	68fb      	ldr	r3, [r7, #12]
   83a34:	3304      	adds	r3, #4
   83a36:	4610      	mov	r0, r2
   83a38:	4619      	mov	r1, r3
   83a3a:	4b0e      	ldr	r3, [pc, #56]	; (83a74 <prvInsertTimerInActiveList+0x80>)
   83a3c:	4798      	blx	r3
   83a3e:	e012      	b.n	83a66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   83a40:	687a      	ldr	r2, [r7, #4]
   83a42:	683b      	ldr	r3, [r7, #0]
   83a44:	429a      	cmp	r2, r3
   83a46:	d206      	bcs.n	83a56 <prvInsertTimerInActiveList+0x62>
   83a48:	68ba      	ldr	r2, [r7, #8]
   83a4a:	683b      	ldr	r3, [r7, #0]
   83a4c:	429a      	cmp	r2, r3
   83a4e:	d302      	bcc.n	83a56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   83a50:	2301      	movs	r3, #1
   83a52:	617b      	str	r3, [r7, #20]
   83a54:	e007      	b.n	83a66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83a56:	4b08      	ldr	r3, [pc, #32]	; (83a78 <prvInsertTimerInActiveList+0x84>)
   83a58:	681a      	ldr	r2, [r3, #0]
   83a5a:	68fb      	ldr	r3, [r7, #12]
   83a5c:	3304      	adds	r3, #4
   83a5e:	4610      	mov	r0, r2
   83a60:	4619      	mov	r1, r3
   83a62:	4b04      	ldr	r3, [pc, #16]	; (83a74 <prvInsertTimerInActiveList+0x80>)
   83a64:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   83a66:	697b      	ldr	r3, [r7, #20]
}
   83a68:	4618      	mov	r0, r3
   83a6a:	3718      	adds	r7, #24
   83a6c:	46bd      	mov	sp, r7
   83a6e:	bd80      	pop	{r7, pc}
   83a70:	2007a60c 	.word	0x2007a60c
   83a74:	000817f9 	.word	0x000817f9
   83a78:	2007a608 	.word	0x2007a608

00083a7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   83a7c:	b590      	push	{r4, r7, lr}
   83a7e:	b08b      	sub	sp, #44	; 0x2c
   83a80:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   83a82:	e070      	b.n	83b66 <prvProcessReceivedCommands+0xea>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   83a84:	68bb      	ldr	r3, [r7, #8]
   83a86:	2b00      	cmp	r3, #0
   83a88:	db6d      	blt.n	83b66 <prvProcessReceivedCommands+0xea>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   83a8a:	693b      	ldr	r3, [r7, #16]
   83a8c:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   83a8e:	69fb      	ldr	r3, [r7, #28]
   83a90:	695b      	ldr	r3, [r3, #20]
   83a92:	2b00      	cmp	r3, #0
   83a94:	d004      	beq.n	83aa0 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83a96:	69fb      	ldr	r3, [r7, #28]
   83a98:	3304      	adds	r3, #4
   83a9a:	4618      	mov	r0, r3
   83a9c:	4b3a      	ldr	r3, [pc, #232]	; (83b88 <prvProcessReceivedCommands+0x10c>)
   83a9e:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83aa0:	1d3b      	adds	r3, r7, #4
   83aa2:	4618      	mov	r0, r3
   83aa4:	4b39      	ldr	r3, [pc, #228]	; (83b8c <prvProcessReceivedCommands+0x110>)
   83aa6:	4798      	blx	r3
   83aa8:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
   83aaa:	68bb      	ldr	r3, [r7, #8]
   83aac:	2b09      	cmp	r3, #9
   83aae:	d859      	bhi.n	83b64 <prvProcessReceivedCommands+0xe8>
   83ab0:	a201      	add	r2, pc, #4	; (adr r2, 83ab8 <prvProcessReceivedCommands+0x3c>)
   83ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83ab6:	bf00      	nop
   83ab8:	00083ae1 	.word	0x00083ae1
   83abc:	00083ae1 	.word	0x00083ae1
   83ac0:	00083ae1 	.word	0x00083ae1
   83ac4:	00083b65 	.word	0x00083b65
   83ac8:	00083b33 	.word	0x00083b33
   83acc:	00083b5d 	.word	0x00083b5d
   83ad0:	00083ae1 	.word	0x00083ae1
   83ad4:	00083ae1 	.word	0x00083ae1
   83ad8:	00083b65 	.word	0x00083b65
   83adc:	00083b33 	.word	0x00083b33
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
   83ae0:	68fa      	ldr	r2, [r7, #12]
   83ae2:	69fb      	ldr	r3, [r7, #28]
   83ae4:	699b      	ldr	r3, [r3, #24]
   83ae6:	441a      	add	r2, r3
   83ae8:	68fb      	ldr	r3, [r7, #12]
   83aea:	69f8      	ldr	r0, [r7, #28]
   83aec:	4611      	mov	r1, r2
   83aee:	69ba      	ldr	r2, [r7, #24]
   83af0:	4c27      	ldr	r4, [pc, #156]	; (83b90 <prvProcessReceivedCommands+0x114>)
   83af2:	47a0      	blx	r4
   83af4:	4603      	mov	r3, r0
   83af6:	2b01      	cmp	r3, #1
   83af8:	d11a      	bne.n	83b30 <prvProcessReceivedCommands+0xb4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83afa:	69fb      	ldr	r3, [r7, #28]
   83afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83afe:	69f8      	ldr	r0, [r7, #28]
   83b00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   83b02:	69fb      	ldr	r3, [r7, #28]
   83b04:	69db      	ldr	r3, [r3, #28]
   83b06:	2b01      	cmp	r3, #1
   83b08:	d112      	bne.n	83b30 <prvProcessReceivedCommands+0xb4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83b0a:	68fa      	ldr	r2, [r7, #12]
   83b0c:	69fb      	ldr	r3, [r7, #28]
   83b0e:	699b      	ldr	r3, [r3, #24]
   83b10:	4413      	add	r3, r2
   83b12:	2200      	movs	r2, #0
   83b14:	9200      	str	r2, [sp, #0]
   83b16:	69f8      	ldr	r0, [r7, #28]
   83b18:	2100      	movs	r1, #0
   83b1a:	461a      	mov	r2, r3
   83b1c:	2300      	movs	r3, #0
   83b1e:	4c1d      	ldr	r4, [pc, #116]	; (83b94 <prvProcessReceivedCommands+0x118>)
   83b20:	47a0      	blx	r4
   83b22:	6178      	str	r0, [r7, #20]
							configASSERT( xResult );
   83b24:	697b      	ldr	r3, [r7, #20]
   83b26:	2b00      	cmp	r3, #0
   83b28:	d102      	bne.n	83b30 <prvProcessReceivedCommands+0xb4>
   83b2a:	4b1b      	ldr	r3, [pc, #108]	; (83b98 <prvProcessReceivedCommands+0x11c>)
   83b2c:	4798      	blx	r3
   83b2e:	e7fe      	b.n	83b2e <prvProcessReceivedCommands+0xb2>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   83b30:	e019      	b.n	83b66 <prvProcessReceivedCommands+0xea>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   83b32:	68fa      	ldr	r2, [r7, #12]
   83b34:	69fb      	ldr	r3, [r7, #28]
   83b36:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   83b38:	69fb      	ldr	r3, [r7, #28]
   83b3a:	699b      	ldr	r3, [r3, #24]
   83b3c:	2b00      	cmp	r3, #0
   83b3e:	d102      	bne.n	83b46 <prvProcessReceivedCommands+0xca>
   83b40:	4b15      	ldr	r3, [pc, #84]	; (83b98 <prvProcessReceivedCommands+0x11c>)
   83b42:	4798      	blx	r3
   83b44:	e7fe      	b.n	83b44 <prvProcessReceivedCommands+0xc8>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83b46:	69fb      	ldr	r3, [r7, #28]
   83b48:	699a      	ldr	r2, [r3, #24]
   83b4a:	69bb      	ldr	r3, [r7, #24]
   83b4c:	4413      	add	r3, r2
   83b4e:	69f8      	ldr	r0, [r7, #28]
   83b50:	4619      	mov	r1, r3
   83b52:	69ba      	ldr	r2, [r7, #24]
   83b54:	69bb      	ldr	r3, [r7, #24]
   83b56:	4c0e      	ldr	r4, [pc, #56]	; (83b90 <prvProcessReceivedCommands+0x114>)
   83b58:	47a0      	blx	r4
					break;
   83b5a:	e004      	b.n	83b66 <prvProcessReceivedCommands+0xea>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
   83b5c:	69f8      	ldr	r0, [r7, #28]
   83b5e:	4b0f      	ldr	r3, [pc, #60]	; (83b9c <prvProcessReceivedCommands+0x120>)
   83b60:	4798      	blx	r3
					break;
   83b62:	e000      	b.n	83b66 <prvProcessReceivedCommands+0xea>

				default	:
					/* Don't expect to get here. */
					break;
   83b64:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   83b66:	4b0e      	ldr	r3, [pc, #56]	; (83ba0 <prvProcessReceivedCommands+0x124>)
   83b68:	681a      	ldr	r2, [r3, #0]
   83b6a:	f107 0308 	add.w	r3, r7, #8
   83b6e:	4610      	mov	r0, r2
   83b70:	4619      	mov	r1, r3
   83b72:	2200      	movs	r2, #0
   83b74:	2300      	movs	r3, #0
   83b76:	4c0b      	ldr	r4, [pc, #44]	; (83ba4 <prvProcessReceivedCommands+0x128>)
   83b78:	47a0      	blx	r4
   83b7a:	4603      	mov	r3, r0
   83b7c:	2b00      	cmp	r3, #0
   83b7e:	d181      	bne.n	83a84 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   83b80:	3724      	adds	r7, #36	; 0x24
   83b82:	46bd      	mov	sp, r7
   83b84:	bd90      	pop	{r4, r7, pc}
   83b86:	bf00      	nop
   83b88:	00081869 	.word	0x00081869
   83b8c:	000839ad 	.word	0x000839ad
   83b90:	000839f5 	.word	0x000839f5
   83b94:	00083799 	.word	0x00083799
   83b98:	00081ae1 	.word	0x00081ae1
   83b9c:	00081d7d 	.word	0x00081d7d
   83ba0:	2007a610 	.word	0x2007a610
   83ba4:	000823a9 	.word	0x000823a9

00083ba8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   83ba8:	b590      	push	{r4, r7, lr}
   83baa:	b089      	sub	sp, #36	; 0x24
   83bac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83bae:	e03d      	b.n	83c2c <prvSwitchTimerLists+0x84>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83bb0:	4b27      	ldr	r3, [pc, #156]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83bb2:	681b      	ldr	r3, [r3, #0]
   83bb4:	68db      	ldr	r3, [r3, #12]
   83bb6:	681b      	ldr	r3, [r3, #0]
   83bb8:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83bba:	4b25      	ldr	r3, [pc, #148]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83bbc:	681b      	ldr	r3, [r3, #0]
   83bbe:	68db      	ldr	r3, [r3, #12]
   83bc0:	68db      	ldr	r3, [r3, #12]
   83bc2:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83bc4:	693b      	ldr	r3, [r7, #16]
   83bc6:	3304      	adds	r3, #4
   83bc8:	4618      	mov	r0, r3
   83bca:	4b22      	ldr	r3, [pc, #136]	; (83c54 <prvSwitchTimerLists+0xac>)
   83bcc:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83bce:	693b      	ldr	r3, [r7, #16]
   83bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83bd2:	6938      	ldr	r0, [r7, #16]
   83bd4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   83bd6:	693b      	ldr	r3, [r7, #16]
   83bd8:	69db      	ldr	r3, [r3, #28]
   83bda:	2b01      	cmp	r3, #1
   83bdc:	d126      	bne.n	83c2c <prvSwitchTimerLists+0x84>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   83bde:	693b      	ldr	r3, [r7, #16]
   83be0:	699a      	ldr	r2, [r3, #24]
   83be2:	697b      	ldr	r3, [r7, #20]
   83be4:	4413      	add	r3, r2
   83be6:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   83be8:	68fa      	ldr	r2, [r7, #12]
   83bea:	697b      	ldr	r3, [r7, #20]
   83bec:	429a      	cmp	r2, r3
   83bee:	d90e      	bls.n	83c0e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83bf0:	693b      	ldr	r3, [r7, #16]
   83bf2:	68fa      	ldr	r2, [r7, #12]
   83bf4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83bf6:	693b      	ldr	r3, [r7, #16]
   83bf8:	693a      	ldr	r2, [r7, #16]
   83bfa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83bfc:	4b14      	ldr	r3, [pc, #80]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83bfe:	681a      	ldr	r2, [r3, #0]
   83c00:	693b      	ldr	r3, [r7, #16]
   83c02:	3304      	adds	r3, #4
   83c04:	4610      	mov	r0, r2
   83c06:	4619      	mov	r1, r3
   83c08:	4b13      	ldr	r3, [pc, #76]	; (83c58 <prvSwitchTimerLists+0xb0>)
   83c0a:	4798      	blx	r3
   83c0c:	e00e      	b.n	83c2c <prvSwitchTimerLists+0x84>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   83c0e:	2300      	movs	r3, #0
   83c10:	9300      	str	r3, [sp, #0]
   83c12:	6938      	ldr	r0, [r7, #16]
   83c14:	2100      	movs	r1, #0
   83c16:	697a      	ldr	r2, [r7, #20]
   83c18:	2300      	movs	r3, #0
   83c1a:	4c10      	ldr	r4, [pc, #64]	; (83c5c <prvSwitchTimerLists+0xb4>)
   83c1c:	47a0      	blx	r4
   83c1e:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
   83c20:	68bb      	ldr	r3, [r7, #8]
   83c22:	2b00      	cmp	r3, #0
   83c24:	d102      	bne.n	83c2c <prvSwitchTimerLists+0x84>
   83c26:	4b0e      	ldr	r3, [pc, #56]	; (83c60 <prvSwitchTimerLists+0xb8>)
   83c28:	4798      	blx	r3
   83c2a:	e7fe      	b.n	83c2a <prvSwitchTimerLists+0x82>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83c2c:	4b08      	ldr	r3, [pc, #32]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83c2e:	681b      	ldr	r3, [r3, #0]
   83c30:	681b      	ldr	r3, [r3, #0]
   83c32:	2b00      	cmp	r3, #0
   83c34:	d1bc      	bne.n	83bb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   83c36:	4b06      	ldr	r3, [pc, #24]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83c38:	681b      	ldr	r3, [r3, #0]
   83c3a:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   83c3c:	4b09      	ldr	r3, [pc, #36]	; (83c64 <prvSwitchTimerLists+0xbc>)
   83c3e:	681a      	ldr	r2, [r3, #0]
   83c40:	4b03      	ldr	r3, [pc, #12]	; (83c50 <prvSwitchTimerLists+0xa8>)
   83c42:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   83c44:	4b07      	ldr	r3, [pc, #28]	; (83c64 <prvSwitchTimerLists+0xbc>)
   83c46:	687a      	ldr	r2, [r7, #4]
   83c48:	601a      	str	r2, [r3, #0]
}
   83c4a:	371c      	adds	r7, #28
   83c4c:	46bd      	mov	sp, r7
   83c4e:	bd90      	pop	{r4, r7, pc}
   83c50:	2007a608 	.word	0x2007a608
   83c54:	00081869 	.word	0x00081869
   83c58:	000817f9 	.word	0x000817f9
   83c5c:	00083799 	.word	0x00083799
   83c60:	00081ae1 	.word	0x00081ae1
   83c64:	2007a60c 	.word	0x2007a60c

00083c68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   83c68:	b580      	push	{r7, lr}
   83c6a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   83c6c:	4b11      	ldr	r3, [pc, #68]	; (83cb4 <prvCheckForValidListAndQueue+0x4c>)
   83c6e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   83c70:	4b11      	ldr	r3, [pc, #68]	; (83cb8 <prvCheckForValidListAndQueue+0x50>)
   83c72:	681b      	ldr	r3, [r3, #0]
   83c74:	2b00      	cmp	r3, #0
   83c76:	d11a      	bne.n	83cae <prvCheckForValidListAndQueue+0x46>
		{
			vListInitialise( &xActiveTimerList1 );
   83c78:	4810      	ldr	r0, [pc, #64]	; (83cbc <prvCheckForValidListAndQueue+0x54>)
   83c7a:	4b11      	ldr	r3, [pc, #68]	; (83cc0 <prvCheckForValidListAndQueue+0x58>)
   83c7c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   83c7e:	4811      	ldr	r0, [pc, #68]	; (83cc4 <prvCheckForValidListAndQueue+0x5c>)
   83c80:	4b0f      	ldr	r3, [pc, #60]	; (83cc0 <prvCheckForValidListAndQueue+0x58>)
   83c82:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   83c84:	4b10      	ldr	r3, [pc, #64]	; (83cc8 <prvCheckForValidListAndQueue+0x60>)
   83c86:	4a0d      	ldr	r2, [pc, #52]	; (83cbc <prvCheckForValidListAndQueue+0x54>)
   83c88:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   83c8a:	4b10      	ldr	r3, [pc, #64]	; (83ccc <prvCheckForValidListAndQueue+0x64>)
   83c8c:	4a0d      	ldr	r2, [pc, #52]	; (83cc4 <prvCheckForValidListAndQueue+0x5c>)
   83c8e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   83c90:	2005      	movs	r0, #5
   83c92:	210c      	movs	r1, #12
   83c94:	2200      	movs	r2, #0
   83c96:	4b0e      	ldr	r3, [pc, #56]	; (83cd0 <prvCheckForValidListAndQueue+0x68>)
   83c98:	4798      	blx	r3
   83c9a:	4602      	mov	r2, r0
   83c9c:	4b06      	ldr	r3, [pc, #24]	; (83cb8 <prvCheckForValidListAndQueue+0x50>)
   83c9e:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
   83ca0:	4b05      	ldr	r3, [pc, #20]	; (83cb8 <prvCheckForValidListAndQueue+0x50>)
   83ca2:	681b      	ldr	r3, [r3, #0]
   83ca4:	2b00      	cmp	r3, #0
   83ca6:	d102      	bne.n	83cae <prvCheckForValidListAndQueue+0x46>
   83ca8:	4b0a      	ldr	r3, [pc, #40]	; (83cd4 <prvCheckForValidListAndQueue+0x6c>)
   83caa:	4798      	blx	r3
   83cac:	e7fe      	b.n	83cac <prvCheckForValidListAndQueue+0x44>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   83cae:	4b0a      	ldr	r3, [pc, #40]	; (83cd8 <prvCheckForValidListAndQueue+0x70>)
   83cb0:	4798      	blx	r3
}
   83cb2:	bd80      	pop	{r7, pc}
   83cb4:	00081a65 	.word	0x00081a65
   83cb8:	2007a610 	.word	0x2007a610
   83cbc:	2007a5e0 	.word	0x2007a5e0
   83cc0:	00081759 	.word	0x00081759
   83cc4:	2007a5f4 	.word	0x2007a5f4
   83cc8:	2007a608 	.word	0x2007a608
   83ccc:	2007a60c 	.word	0x2007a60c
   83cd0:	0008205d 	.word	0x0008205d
   83cd4:	00081ae1 	.word	0x00081ae1
   83cd8:	00081aa9 	.word	0x00081aa9

00083cdc <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   83cdc:	b480      	push	{r7}
   83cde:	b083      	sub	sp, #12
   83ce0:	af00      	add	r7, sp, #0
   83ce2:	4603      	mov	r3, r0
   83ce4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83ce6:	4b08      	ldr	r3, [pc, #32]	; (83d08 <NVIC_EnableIRQ+0x2c>)
   83ce8:	f997 2007 	ldrsb.w	r2, [r7, #7]
   83cec:	0952      	lsrs	r2, r2, #5
   83cee:	79f9      	ldrb	r1, [r7, #7]
   83cf0:	f001 011f 	and.w	r1, r1, #31
   83cf4:	2001      	movs	r0, #1
   83cf6:	fa00 f101 	lsl.w	r1, r0, r1
   83cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   83cfe:	370c      	adds	r7, #12
   83d00:	46bd      	mov	sp, r7
   83d02:	f85d 7b04 	ldr.w	r7, [sp], #4
   83d06:	4770      	bx	lr
   83d08:	e000e100 	.word	0xe000e100

00083d0c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   83d0c:	b480      	push	{r7}
   83d0e:	b083      	sub	sp, #12
   83d10:	af00      	add	r7, sp, #0
   83d12:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83d14:	687b      	ldr	r3, [r7, #4]
   83d16:	2b07      	cmp	r3, #7
   83d18:	d825      	bhi.n	83d66 <osc_get_rate+0x5a>
   83d1a:	a201      	add	r2, pc, #4	; (adr r2, 83d20 <osc_get_rate+0x14>)
   83d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83d20:	00083d41 	.word	0x00083d41
   83d24:	00083d47 	.word	0x00083d47
   83d28:	00083d4d 	.word	0x00083d4d
   83d2c:	00083d53 	.word	0x00083d53
   83d30:	00083d57 	.word	0x00083d57
   83d34:	00083d5b 	.word	0x00083d5b
   83d38:	00083d5f 	.word	0x00083d5f
   83d3c:	00083d63 	.word	0x00083d63
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   83d40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   83d44:	e010      	b.n	83d68 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   83d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83d4a:	e00d      	b.n	83d68 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   83d4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83d50:	e00a      	b.n	83d68 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   83d52:	4b08      	ldr	r3, [pc, #32]	; (83d74 <osc_get_rate+0x68>)
   83d54:	e008      	b.n	83d68 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   83d56:	4b08      	ldr	r3, [pc, #32]	; (83d78 <osc_get_rate+0x6c>)
   83d58:	e006      	b.n	83d68 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   83d5a:	4b08      	ldr	r3, [pc, #32]	; (83d7c <osc_get_rate+0x70>)
   83d5c:	e004      	b.n	83d68 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   83d5e:	4b07      	ldr	r3, [pc, #28]	; (83d7c <osc_get_rate+0x70>)
   83d60:	e002      	b.n	83d68 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   83d62:	4b06      	ldr	r3, [pc, #24]	; (83d7c <osc_get_rate+0x70>)
   83d64:	e000      	b.n	83d68 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   83d66:	2300      	movs	r3, #0
}
   83d68:	4618      	mov	r0, r3
   83d6a:	370c      	adds	r7, #12
   83d6c:	46bd      	mov	sp, r7
   83d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
   83d72:	4770      	bx	lr
   83d74:	003d0900 	.word	0x003d0900
   83d78:	007a1200 	.word	0x007a1200
   83d7c:	00b71b00 	.word	0x00b71b00

00083d80 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   83d80:	b580      	push	{r7, lr}
   83d82:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   83d84:	2006      	movs	r0, #6
   83d86:	4b04      	ldr	r3, [pc, #16]	; (83d98 <sysclk_get_main_hz+0x18>)
   83d88:	4798      	blx	r3
   83d8a:	4602      	mov	r2, r0
   83d8c:	4613      	mov	r3, r2
   83d8e:	00db      	lsls	r3, r3, #3
   83d90:	1a9b      	subs	r3, r3, r2
   83d92:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   83d94:	4618      	mov	r0, r3
   83d96:	bd80      	pop	{r7, pc}
   83d98:	00083d0d 	.word	0x00083d0d

00083d9c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   83d9c:	b580      	push	{r7, lr}
   83d9e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   83da0:	4b02      	ldr	r3, [pc, #8]	; (83dac <sysclk_get_cpu_hz+0x10>)
   83da2:	4798      	blx	r3
   83da4:	4603      	mov	r3, r0
   83da6:	085b      	lsrs	r3, r3, #1
}
   83da8:	4618      	mov	r0, r3
   83daa:	bd80      	pop	{r7, pc}
   83dac:	00083d81 	.word	0x00083d81

00083db0 <CAN1_Handler>:

/**
 * \brief Default interrupt handler for CAN 1.
 */
void CAN1_Handler(void)
{
   83db0:	b580      	push	{r7, lr}
   83db2:	b082      	sub	sp, #8
   83db4:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	ul_status = can_get_status(CAN1);
   83db6:	481a      	ldr	r0, [pc, #104]	; (83e20 <CAN1_Handler+0x70>)
   83db8:	4b1a      	ldr	r3, [pc, #104]	; (83e24 <CAN1_Handler+0x74>)
   83dba:	4798      	blx	r3
   83dbc:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   83dbe:	683b      	ldr	r3, [r7, #0]
   83dc0:	b2db      	uxtb	r3, r3
   83dc2:	2b00      	cmp	r3, #0
   83dc4:	d028      	beq.n	83e18 <CAN1_Handler+0x68>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   83dc6:	2300      	movs	r3, #0
   83dc8:	71fb      	strb	r3, [r7, #7]
   83dca:	e022      	b.n	83e12 <CAN1_Handler+0x62>
			ul_status = can_mailbox_get_status(CAN1, i);
   83dcc:	79fb      	ldrb	r3, [r7, #7]
   83dce:	4814      	ldr	r0, [pc, #80]	; (83e20 <CAN1_Handler+0x70>)
   83dd0:	4619      	mov	r1, r3
   83dd2:	4b15      	ldr	r3, [pc, #84]	; (83e28 <CAN1_Handler+0x78>)
   83dd4:	4798      	blx	r3
   83dd6:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   83dd8:	683b      	ldr	r3, [r7, #0]
   83dda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   83dde:	2b00      	cmp	r3, #0
   83de0:	d014      	beq.n	83e0c <CAN1_Handler+0x5c>
				can1_mailbox.ul_mb_idx = i;
   83de2:	79fa      	ldrb	r2, [r7, #7]
   83de4:	4b11      	ldr	r3, [pc, #68]	; (83e2c <CAN1_Handler+0x7c>)
   83de6:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   83de8:	4b10      	ldr	r3, [pc, #64]	; (83e2c <CAN1_Handler+0x7c>)
   83dea:	683a      	ldr	r2, [r7, #0]
   83dec:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   83dee:	480c      	ldr	r0, [pc, #48]	; (83e20 <CAN1_Handler+0x70>)
   83df0:	490e      	ldr	r1, [pc, #56]	; (83e2c <CAN1_Handler+0x7c>)
   83df2:	4b0f      	ldr	r3, [pc, #60]	; (83e30 <CAN1_Handler+0x80>)
   83df4:	4798      	blx	r3
				g_ul_recv_status = 1;
   83df6:	4b0f      	ldr	r3, [pc, #60]	; (83e34 <CAN1_Handler+0x84>)
   83df8:	2201      	movs	r2, #1
   83dfa:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can1_mailbox, CAN1);
   83dfc:	480b      	ldr	r0, [pc, #44]	; (83e2c <CAN1_Handler+0x7c>)
   83dfe:	4908      	ldr	r1, [pc, #32]	; (83e20 <CAN1_Handler+0x70>)
   83e00:	4b0d      	ldr	r3, [pc, #52]	; (83e38 <CAN1_Handler+0x88>)
   83e02:	4798      	blx	r3
				//assert(g_ul_recv_status); ***Implement assert here.
				g_ul_recv_status = 0;
   83e04:	4b0b      	ldr	r3, [pc, #44]	; (83e34 <CAN1_Handler+0x84>)
   83e06:	2200      	movs	r2, #0
   83e08:	601a      	str	r2, [r3, #0]
				break;
   83e0a:	e005      	b.n	83e18 <CAN1_Handler+0x68>
{
	uint32_t ul_status;

	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   83e0c:	79fb      	ldrb	r3, [r7, #7]
   83e0e:	3301      	adds	r3, #1
   83e10:	71fb      	strb	r3, [r7, #7]
   83e12:	79fb      	ldrb	r3, [r7, #7]
   83e14:	2b07      	cmp	r3, #7
   83e16:	d9d9      	bls.n	83dcc <CAN1_Handler+0x1c>
				g_ul_recv_status = 0;
				break;
			}
		}
	}
}
   83e18:	3708      	adds	r7, #8
   83e1a:	46bd      	mov	sp, r7
   83e1c:	bd80      	pop	{r7, pc}
   83e1e:	bf00      	nop
   83e20:	400b8000 	.word	0x400b8000
   83e24:	00080815 	.word	0x00080815
   83e28:	0008082d 	.word	0x0008082d
   83e2c:	2007a624 	.word	0x2007a624
   83e30:	000809ad 	.word	0x000809ad
   83e34:	2007a618 	.word	0x2007a618
   83e38:	00083ec1 	.word	0x00083ec1

00083e3c <CAN0_Handler>:

/**
 * \brief Default interrupt handler for CAN0
 */
void CAN0_Handler(void)
{
   83e3c:	b580      	push	{r7, lr}
   83e3e:	b082      	sub	sp, #8
   83e40:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	ul_status = can_get_status(CAN0);
   83e42:	4818      	ldr	r0, [pc, #96]	; (83ea4 <CAN0_Handler+0x68>)
   83e44:	4b18      	ldr	r3, [pc, #96]	; (83ea8 <CAN0_Handler+0x6c>)
   83e46:	4798      	blx	r3
   83e48:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   83e4a:	683b      	ldr	r3, [r7, #0]
   83e4c:	b2db      	uxtb	r3, r3
   83e4e:	2b00      	cmp	r3, #0
   83e50:	d025      	beq.n	83e9e <CAN0_Handler+0x62>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   83e52:	2300      	movs	r3, #0
   83e54:	71fb      	strb	r3, [r7, #7]
   83e56:	e01f      	b.n	83e98 <CAN0_Handler+0x5c>
			ul_status = can_mailbox_get_status(CAN0, i);
   83e58:	79fb      	ldrb	r3, [r7, #7]
   83e5a:	4812      	ldr	r0, [pc, #72]	; (83ea4 <CAN0_Handler+0x68>)
   83e5c:	4619      	mov	r1, r3
   83e5e:	4b13      	ldr	r3, [pc, #76]	; (83eac <CAN0_Handler+0x70>)
   83e60:	4798      	blx	r3
   83e62:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   83e64:	683b      	ldr	r3, [r7, #0]
   83e66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   83e6a:	2b00      	cmp	r3, #0
   83e6c:	d011      	beq.n	83e92 <CAN0_Handler+0x56>
				can0_mailbox.ul_mb_idx = i;
   83e6e:	79fa      	ldrb	r2, [r7, #7]
   83e70:	4b0f      	ldr	r3, [pc, #60]	; (83eb0 <CAN0_Handler+0x74>)
   83e72:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   83e74:	4b0e      	ldr	r3, [pc, #56]	; (83eb0 <CAN0_Handler+0x74>)
   83e76:	683a      	ldr	r2, [r7, #0]
   83e78:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   83e7a:	480a      	ldr	r0, [pc, #40]	; (83ea4 <CAN0_Handler+0x68>)
   83e7c:	490c      	ldr	r1, [pc, #48]	; (83eb0 <CAN0_Handler+0x74>)
   83e7e:	4b0d      	ldr	r3, [pc, #52]	; (83eb4 <CAN0_Handler+0x78>)
   83e80:	4798      	blx	r3
				g_ul_recv_status = 1;
   83e82:	4b0d      	ldr	r3, [pc, #52]	; (83eb8 <CAN0_Handler+0x7c>)
   83e84:	2201      	movs	r2, #1
   83e86:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can0_mailbox, CAN0);
   83e88:	4809      	ldr	r0, [pc, #36]	; (83eb0 <CAN0_Handler+0x74>)
   83e8a:	4906      	ldr	r1, [pc, #24]	; (83ea4 <CAN0_Handler+0x68>)
   83e8c:	4b0b      	ldr	r3, [pc, #44]	; (83ebc <CAN0_Handler+0x80>)
   83e8e:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				break;
   83e90:	e005      	b.n	83e9e <CAN0_Handler+0x62>
{
	uint32_t ul_status;

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   83e92:	79fb      	ldrb	r3, [r7, #7]
   83e94:	3301      	adds	r3, #1
   83e96:	71fb      	strb	r3, [r7, #7]
   83e98:	79fb      	ldrb	r3, [r7, #7]
   83e9a:	2b07      	cmp	r3, #7
   83e9c:	d9dc      	bls.n	83e58 <CAN0_Handler+0x1c>
				//assert(g_ul_recv_status); ***implement assert here.
				break;
			}
		}
	}
}
   83e9e:	3708      	adds	r7, #8
   83ea0:	46bd      	mov	sp, r7
   83ea2:	bd80      	pop	{r7, pc}
   83ea4:	400b4000 	.word	0x400b4000
   83ea8:	00080815 	.word	0x00080815
   83eac:	0008082d 	.word	0x0008082d
   83eb0:	2007a64c 	.word	0x2007a64c
   83eb4:	000809ad 	.word	0x000809ad
   83eb8:	2007a618 	.word	0x2007a618
   83ebc:	00083ec1 	.word	0x00083ec1

00083ec0 <decode_can_msg>:
 * the message received.
 * @param *controller:  	CAN sending controller
 * @param *p_mailbox:		CAN mailbox structure of sending controller
 */
void decode_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   83ec0:	b580      	push	{r7, lr}
   83ec2:	b084      	sub	sp, #16
   83ec4:	af00      	add	r7, sp, #0
   83ec6:	6078      	str	r0, [r7, #4]
   83ec8:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   83eca:	687b      	ldr	r3, [r7, #4]
   83ecc:	699b      	ldr	r3, [r3, #24]
   83ece:	60fb      	str	r3, [r7, #12]
	if(controller == CAN0)
   83ed0:	683a      	ldr	r2, [r7, #0]
   83ed2:	4b30      	ldr	r3, [pc, #192]	; (83f94 <decode_can_msg+0xd4>)
   83ed4:	429a      	cmp	r2, r3
   83ed6:	d102      	bne.n	83ede <decode_can_msg+0x1e>
		pio_toggle_pin(LED0_GPIO);
   83ed8:	203b      	movs	r0, #59	; 0x3b
   83eda:	4b2f      	ldr	r3, [pc, #188]	; (83f98 <decode_can_msg+0xd8>)
   83edc:	4798      	blx	r3
	if(controller == CAN1)
   83ede:	683a      	ldr	r2, [r7, #0]
   83ee0:	4b2e      	ldr	r3, [pc, #184]	; (83f9c <decode_can_msg+0xdc>)
   83ee2:	429a      	cmp	r2, r3
   83ee4:	d102      	bne.n	83eec <decode_can_msg+0x2c>
		pio_toggle_pin(LED1_GPIO);
   83ee6:	2055      	movs	r0, #85	; 0x55
   83ee8:	4b2b      	ldr	r3, [pc, #172]	; (83f98 <decode_can_msg+0xd8>)
   83eea:	4798      	blx	r3
	if (ul_data_incom == COMMAND_OUT)
   83eec:	68fb      	ldr	r3, [r7, #12]
   83eee:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   83ef2:	d102      	bne.n	83efa <decode_can_msg+0x3a>
		pio_toggle_pin(LED0_GPIO);
   83ef4:	203b      	movs	r0, #59	; 0x3b
   83ef6:	4b28      	ldr	r3, [pc, #160]	; (83f98 <decode_can_msg+0xd8>)
   83ef8:	4798      	blx	r3
	if (ul_data_incom == COMMAND_IN)
   83efa:	68fa      	ldr	r2, [r7, #12]
   83efc:	f241 1311 	movw	r3, #4369	; 0x1111
   83f00:	429a      	cmp	r2, r3
   83f02:	d102      	bne.n	83f0a <decode_can_msg+0x4a>
		pio_toggle_pin(LED1_GPIO);
   83f04:	2055      	movs	r0, #85	; 0x55
   83f06:	4b24      	ldr	r3, [pc, #144]	; (83f98 <decode_can_msg+0xd8>)
   83f08:	4798      	blx	r3

	if ((ul_data_incom == COMMAND_IN) & (controller == CAN0)) 
   83f0a:	68fa      	ldr	r2, [r7, #12]
   83f0c:	f241 1311 	movw	r3, #4369	; 0x1111
   83f10:	429a      	cmp	r2, r3
   83f12:	bf14      	ite	ne
   83f14:	2300      	movne	r3, #0
   83f16:	2301      	moveq	r3, #1
   83f18:	b2da      	uxtb	r2, r3
   83f1a:	6839      	ldr	r1, [r7, #0]
   83f1c:	4b1d      	ldr	r3, [pc, #116]	; (83f94 <decode_can_msg+0xd4>)
   83f1e:	4299      	cmp	r1, r3
   83f20:	bf14      	ite	ne
   83f22:	2300      	movne	r3, #0
   83f24:	2301      	moveq	r3, #1
   83f26:	b2db      	uxtb	r3, r3
   83f28:	4013      	ands	r3, r2
   83f2a:	b2db      	uxtb	r3, r3
   83f2c:	2b00      	cmp	r3, #0
   83f2e:	d002      	beq.n	83f36 <decode_can_msg+0x76>
	{
		// Command has been received, respond.
		pio_toggle_pin(LED0_GPIO);
   83f30:	203b      	movs	r0, #59	; 0x3b
   83f32:	4b19      	ldr	r3, [pc, #100]	; (83f98 <decode_can_msg+0xd8>)
   83f34:	4798      	blx	r3
		//command_in();
	}
	if ((ul_data_incom == COMMAND_OUT) & (controller == CAN1))
   83f36:	68fb      	ldr	r3, [r7, #12]
   83f38:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   83f3c:	bf14      	ite	ne
   83f3e:	2300      	movne	r3, #0
   83f40:	2301      	moveq	r3, #1
   83f42:	b2da      	uxtb	r2, r3
   83f44:	6839      	ldr	r1, [r7, #0]
   83f46:	4b15      	ldr	r3, [pc, #84]	; (83f9c <decode_can_msg+0xdc>)
   83f48:	4299      	cmp	r1, r3
   83f4a:	bf14      	ite	ne
   83f4c:	2300      	movne	r3, #0
   83f4e:	2301      	moveq	r3, #1
   83f50:	b2db      	uxtb	r3, r3
   83f52:	4013      	ands	r3, r2
   83f54:	b2db      	uxtb	r3, r3
   83f56:	2b00      	cmp	r3, #0
   83f58:	d002      	beq.n	83f60 <decode_can_msg+0xa0>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the response to the command
   83f5a:	2056      	movs	r0, #86	; 0x56
   83f5c:	4b0e      	ldr	r3, [pc, #56]	; (83f98 <decode_can_msg+0xd8>)
   83f5e:	4798      	blx	r3
	}								// has been received.
	if ((ul_data_incom == HK_TRANSMIT) & (controller == CAN1))
   83f60:	68fa      	ldr	r2, [r7, #12]
   83f62:	4b0f      	ldr	r3, [pc, #60]	; (83fa0 <decode_can_msg+0xe0>)
   83f64:	429a      	cmp	r2, r3
   83f66:	bf14      	ite	ne
   83f68:	2300      	movne	r3, #0
   83f6a:	2301      	moveq	r3, #1
   83f6c:	b2da      	uxtb	r2, r3
   83f6e:	6839      	ldr	r1, [r7, #0]
   83f70:	4b0a      	ldr	r3, [pc, #40]	; (83f9c <decode_can_msg+0xdc>)
   83f72:	4299      	cmp	r1, r3
   83f74:	bf14      	ite	ne
   83f76:	2300      	movne	r3, #0
   83f78:	2301      	moveq	r3, #1
   83f7a:	b2db      	uxtb	r3, r3
   83f7c:	4013      	ands	r3, r2
   83f7e:	b2db      	uxtb	r3, r3
   83f80:	2b00      	cmp	r3, #0
   83f82:	d002      	beq.n	83f8a <decode_can_msg+0xca>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   83f84:	2057      	movs	r0, #87	; 0x57
   83f86:	4b04      	ldr	r3, [pc, #16]	; (83f98 <decode_can_msg+0xd8>)
   83f88:	4798      	blx	r3
	}
	return;
   83f8a:	bf00      	nop
}
   83f8c:	3710      	adds	r7, #16
   83f8e:	46bd      	mov	sp, r7
   83f90:	bd80      	pop	{r7, pc}
   83f92:	bf00      	nop
   83f94:	400b4000 	.word	0x400b4000
   83f98:	00080cf5 	.word	0x00080cf5
   83f9c:	400b8000 	.word	0x400b8000
   83fa0:	12345678 	.word	0x12345678

00083fa4 <can_initialize>:
/**
 * \brief Initializes and enables CAN0 & CAN1 tranceivers and clocks. 
 * CAN0/CAN1 mailboxes are reset and interrupts disabled.
 */
void can_initialize(void)
{
   83fa4:	b580      	push	{r7, lr}
   83fa6:	b082      	sub	sp, #8
   83fa8:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;

	/* Initialize CAN0 Transceiver. */
	sn65hvd234_set_rs(&can0_transceiver, PIN_CAN0_TR_RS_IDX);
   83faa:	4827      	ldr	r0, [pc, #156]	; (84048 <can_initialize+0xa4>)
   83fac:	2134      	movs	r1, #52	; 0x34
   83fae:	4b27      	ldr	r3, [pc, #156]	; (8404c <can_initialize+0xa8>)
   83fb0:	4798      	blx	r3
	sn65hvd234_set_en(&can0_transceiver, PIN_CAN0_TR_EN_IDX);
   83fb2:	4825      	ldr	r0, [pc, #148]	; (84048 <can_initialize+0xa4>)
   83fb4:	2135      	movs	r1, #53	; 0x35
   83fb6:	4b26      	ldr	r3, [pc, #152]	; (84050 <can_initialize+0xac>)
   83fb8:	4798      	blx	r3
	/* Enable CAN0 Transceiver. */
	sn65hvd234_disable_low_power(&can0_transceiver);
   83fba:	4823      	ldr	r0, [pc, #140]	; (84048 <can_initialize+0xa4>)
   83fbc:	4b25      	ldr	r3, [pc, #148]	; (84054 <can_initialize+0xb0>)
   83fbe:	4798      	blx	r3
	sn65hvd234_enable(&can0_transceiver);
   83fc0:	4821      	ldr	r0, [pc, #132]	; (84048 <can_initialize+0xa4>)
   83fc2:	4b25      	ldr	r3, [pc, #148]	; (84058 <can_initialize+0xb4>)
   83fc4:	4798      	blx	r3

	/* Initialize CAN1 Transceiver. */
	sn65hvd234_set_rs(&can1_transceiver, PIN_CAN1_TR_RS_IDX);
   83fc6:	4825      	ldr	r0, [pc, #148]	; (8405c <can_initialize+0xb8>)
   83fc8:	218f      	movs	r1, #143	; 0x8f
   83fca:	4b20      	ldr	r3, [pc, #128]	; (8404c <can_initialize+0xa8>)
   83fcc:	4798      	blx	r3
	sn65hvd234_set_en(&can1_transceiver, PIN_CAN1_TR_EN_IDX);
   83fce:	4823      	ldr	r0, [pc, #140]	; (8405c <can_initialize+0xb8>)
   83fd0:	2190      	movs	r1, #144	; 0x90
   83fd2:	4b1f      	ldr	r3, [pc, #124]	; (84050 <can_initialize+0xac>)
   83fd4:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
	sn65hvd234_disable_low_power(&can1_transceiver);
   83fd6:	4821      	ldr	r0, [pc, #132]	; (8405c <can_initialize+0xb8>)
   83fd8:	4b1e      	ldr	r3, [pc, #120]	; (84054 <can_initialize+0xb0>)
   83fda:	4798      	blx	r3
	sn65hvd234_enable(&can1_transceiver);
   83fdc:	481f      	ldr	r0, [pc, #124]	; (8405c <can_initialize+0xb8>)
   83fde:	4b1e      	ldr	r3, [pc, #120]	; (84058 <can_initialize+0xb4>)
   83fe0:	4798      	blx	r3

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   83fe2:	202b      	movs	r0, #43	; 0x2b
   83fe4:	4b1e      	ldr	r3, [pc, #120]	; (84060 <can_initialize+0xbc>)
   83fe6:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   83fe8:	202c      	movs	r0, #44	; 0x2c
   83fea:	4b1d      	ldr	r3, [pc, #116]	; (84060 <can_initialize+0xbc>)
   83fec:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   83fee:	4b1d      	ldr	r3, [pc, #116]	; (84064 <can_initialize+0xc0>)
   83ff0:	4798      	blx	r3
   83ff2:	6078      	str	r0, [r7, #4]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   83ff4:	481c      	ldr	r0, [pc, #112]	; (84068 <can_initialize+0xc4>)
   83ff6:	6879      	ldr	r1, [r7, #4]
   83ff8:	22fa      	movs	r2, #250	; 0xfa
   83ffa:	4b1c      	ldr	r3, [pc, #112]	; (8406c <can_initialize+0xc8>)
   83ffc:	4798      	blx	r3
   83ffe:	4603      	mov	r3, r0
   84000:	2b00      	cmp	r3, #0
   84002:	d01d      	beq.n	84040 <can_initialize+0x9c>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {
   84004:	481a      	ldr	r0, [pc, #104]	; (84070 <can_initialize+0xcc>)
   84006:	6879      	ldr	r1, [r7, #4]
   84008:	22fa      	movs	r2, #250	; 0xfa
   8400a:	4b18      	ldr	r3, [pc, #96]	; (8406c <can_initialize+0xc8>)
   8400c:	4798      	blx	r3
   8400e:	4603      	mov	r3, r0
	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
	pmc_enable_periph_clk(ID_CAN1);

	ul_sysclk = sysclk_get_cpu_hz();
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   84010:	2b00      	cmp	r3, #0
   84012:	d015      	beq.n	84040 <can_initialize+0x9c>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {

	/* Disable all CAN0 & CAN1 interrupts. */
	can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   84014:	4814      	ldr	r0, [pc, #80]	; (84068 <can_initialize+0xc4>)
   84016:	f04f 31ff 	mov.w	r1, #4294967295
   8401a:	4b16      	ldr	r3, [pc, #88]	; (84074 <can_initialize+0xd0>)
   8401c:	4798      	blx	r3
	can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   8401e:	4814      	ldr	r0, [pc, #80]	; (84070 <can_initialize+0xcc>)
   84020:	f04f 31ff 	mov.w	r1, #4294967295
   84024:	4b13      	ldr	r3, [pc, #76]	; (84074 <can_initialize+0xd0>)
   84026:	4798      	blx	r3
		
	NVIC_EnableIRQ(CAN0_IRQn);
   84028:	202b      	movs	r0, #43	; 0x2b
   8402a:	4b13      	ldr	r3, [pc, #76]	; (84078 <can_initialize+0xd4>)
   8402c:	4798      	blx	r3
	NVIC_EnableIRQ(CAN1_IRQn);
   8402e:	202c      	movs	r0, #44	; 0x2c
   84030:	4b11      	ldr	r3, [pc, #68]	; (84078 <can_initialize+0xd4>)
   84032:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   84034:	480c      	ldr	r0, [pc, #48]	; (84068 <can_initialize+0xc4>)
   84036:	4b11      	ldr	r3, [pc, #68]	; (8407c <can_initialize+0xd8>)
   84038:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   8403a:	480d      	ldr	r0, [pc, #52]	; (84070 <can_initialize+0xcc>)
   8403c:	4b0f      	ldr	r3, [pc, #60]	; (8407c <can_initialize+0xd8>)
   8403e:	4798      	blx	r3
	}
	return;
   84040:	bf00      	nop
}
   84042:	3708      	adds	r7, #8
   84044:	46bd      	mov	sp, r7
   84046:	bd80      	pop	{r7, pc}
   84048:	2007a66c 	.word	0x2007a66c
   8404c:	00080571 	.word	0x00080571
   84050:	0008058d 	.word	0x0008058d
   84054:	000805c5 	.word	0x000805c5
   84058:	000805a9 	.word	0x000805a9
   8405c:	2007a644 	.word	0x2007a644
   84060:	00081201 	.word	0x00081201
   84064:	00083d9d 	.word	0x00083d9d
   84068:	400b4000 	.word	0x400b4000
   8406c:	00080731 	.word	0x00080731
   84070:	400b8000 	.word	0x400b8000
   84074:	000807f9 	.word	0x000807f9
   84078:	00083cdd 	.word	0x00083cdd
   8407c:	00080a71 	.word	0x00080a71

00084080 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   84080:	b480      	push	{r7}
   84082:	b085      	sub	sp, #20
   84084:	af00      	add	r7, sp, #0
   84086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   84088:	687b      	ldr	r3, [r7, #4]
   8408a:	f003 0307 	and.w	r3, r3, #7
   8408e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   84090:	4b0c      	ldr	r3, [pc, #48]	; (840c4 <NVIC_SetPriorityGrouping+0x44>)
   84092:	68db      	ldr	r3, [r3, #12]
   84094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   84096:	68ba      	ldr	r2, [r7, #8]
   84098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   8409c:	4013      	ands	r3, r2
   8409e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   840a0:	68fb      	ldr	r3, [r7, #12]
   840a2:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   840a4:	68bb      	ldr	r3, [r7, #8]
   840a6:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   840a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   840ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   840b0:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   840b2:	4b04      	ldr	r3, [pc, #16]	; (840c4 <NVIC_SetPriorityGrouping+0x44>)
   840b4:	68ba      	ldr	r2, [r7, #8]
   840b6:	60da      	str	r2, [r3, #12]
}
   840b8:	3714      	adds	r7, #20
   840ba:	46bd      	mov	sp, r7
   840bc:	f85d 7b04 	ldr.w	r7, [sp], #4
   840c0:	4770      	bx	lr
   840c2:	bf00      	nop
   840c4:	e000ed00 	.word	0xe000ed00

000840c8 <main>:
/*		This is the function that is called when the reset handler		*/
/*		is triggered.													*/
/************************************************************************/

int main(void)
{
   840c8:	b580      	push	{r7, lr}
   840ca:	af00      	add	r7, sp, #0
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
   840cc:	4b03      	ldr	r3, [pc, #12]	; (840dc <main+0x14>)
   840ce:	4798      	blx	r3

#if PROGRAM_CHOICE == 1
	{
		gpio_toggle_pin(LED2_GPIO);
   840d0:	2056      	movs	r0, #86	; 0x56
   840d2:	4b03      	ldr	r3, [pc, #12]	; (840e0 <main+0x18>)
   840d4:	4798      	blx	r3

		my_blink();
   840d6:	4b03      	ldr	r3, [pc, #12]	; (840e4 <main+0x1c>)
   840d8:	4798      	blx	r3
		main_full();
	}
#endif
	{
		/* @non-terminating@ */
		while (1){}
   840da:	e7fe      	b.n	840da <main+0x12>
   840dc:	000840e9 	.word	0x000840e9
   840e0:	00080cf5 	.word	0x00080cf5
   840e4:	00084165 	.word	0x00084165

000840e8 <prvSetupHardware>:

/**
 * \brief Initializes the hardware.	
 */
static void prvSetupHardware(void)
{
   840e8:	b580      	push	{r7, lr}
   840ea:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   840ec:	4b05      	ldr	r3, [pc, #20]	; (84104 <prvSetupHardware+0x1c>)
   840ee:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   840f0:	2000      	movs	r0, #0
   840f2:	4b05      	ldr	r3, [pc, #20]	; (84108 <prvSetupHardware+0x20>)
   840f4:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   840f6:	4b05      	ldr	r3, [pc, #20]	; (8410c <prvSetupHardware+0x24>)
   840f8:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   840fa:	4b05      	ldr	r3, [pc, #20]	; (84110 <prvSetupHardware+0x28>)
   840fc:	4798      	blx	r3
	
	/* Initialize CAN-related registers and functions for tests and operation */
	can_initialize();
   840fe:	4b05      	ldr	r3, [pc, #20]	; (84114 <prvSetupHardware+0x2c>)
   84100:	4798      	blx	r3
	
}
   84102:	bd80      	pop	{r7, pc}
   84104:	00080431 	.word	0x00080431
   84108:	00084081 	.word	0x00084081
   8410c:	00080499 	.word	0x00080499
   84110:	00084219 	.word	0x00084219
   84114:	00083fa5 	.word	0x00083fa5

00084118 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/


void vApplicationMallocFailedHook(void)
{
   84118:	b580      	push	{r7, lr}
   8411a:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
   8411c:	4b01      	ldr	r3, [pc, #4]	; (84124 <vApplicationMallocFailedHook+0xc>)
   8411e:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   84120:	e7fe      	b.n	84120 <vApplicationMallocFailedHook+0x8>
   84122:	bf00      	nop
   84124:	00081ae1 	.word	0x00081ae1

00084128 <vApplicationStackOverflowHook>:

/**
 * \brief 
 */
void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   84128:	b580      	push	{r7, lr}
   8412a:	b082      	sub	sp, #8
   8412c:	af00      	add	r7, sp, #0
   8412e:	6078      	str	r0, [r7, #4]
   84130:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   84132:	4b01      	ldr	r3, [pc, #4]	; (84138 <vApplicationStackOverflowHook+0x10>)
   84134:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   84136:	e7fe      	b.n	84136 <vApplicationStackOverflowHook+0xe>
   84138:	00081ae1 	.word	0x00081ae1

0008413c <WDT_Handler>:

/**
 * \brief Clears watchdog timer status bit and restarts the counter.
 */
void WDT_Handler(void)
{
   8413c:	b580      	push	{r7, lr}
   8413e:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   84140:	4804      	ldr	r0, [pc, #16]	; (84154 <WDT_Handler+0x18>)
   84142:	4b05      	ldr	r3, [pc, #20]	; (84158 <WDT_Handler+0x1c>)
   84144:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   84146:	2055      	movs	r0, #85	; 0x55
   84148:	4b04      	ldr	r3, [pc, #16]	; (8415c <WDT_Handler+0x20>)
   8414a:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   8414c:	4801      	ldr	r0, [pc, #4]	; (84154 <WDT_Handler+0x18>)
   8414e:	4b04      	ldr	r3, [pc, #16]	; (84160 <WDT_Handler+0x24>)
   84150:	4798      	blx	r3
}
   84152:	bd80      	pop	{r7, pc}
   84154:	400e1a50 	.word	0x400e1a50
   84158:	00081471 	.word	0x00081471
   8415c:	00080cf5 	.word	0x00080cf5
   84160:	00081449 	.word	0x00081449

00084164 <my_blink>:

/**
 * \brief Toggles the state of the LED pin high/low.		
 */
void my_blink( void )
{		
   84164:	b590      	push	{r4, r7, lr}
   84166:	b085      	sub	sp, #20
   84168:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvTurnOnTask,						/* The function that implements the task. */
   8416a:	2301      	movs	r3, #1
   8416c:	9300      	str	r3, [sp, #0]
   8416e:	2300      	movs	r3, #0
   84170:	9301      	str	r3, [sp, #4]
   84172:	2300      	movs	r3, #0
   84174:	9302      	str	r3, [sp, #8]
   84176:	2300      	movs	r3, #0
   84178:	9303      	str	r3, [sp, #12]
   8417a:	480d      	ldr	r0, [pc, #52]	; (841b0 <my_blink+0x4c>)
   8417c:	490d      	ldr	r1, [pc, #52]	; (841b4 <my_blink+0x50>)
   8417e:	2282      	movs	r2, #130	; 0x82
   84180:	f241 2334 	movw	r3, #4660	; 0x1234
   84184:	4c0c      	ldr	r4, [pc, #48]	; (841b8 <my_blink+0x54>)
   84186:	47a0      	blx	r4
					configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
					( void * ) TurnOn_PARAMETER, 		/* The parameter passed to the task - just to check the functionality. */
					TurnOn_TASK_PRIORITY, 				/* The priority assigned to the task. */
					NULL );								/* The task handle is not required, so NULL is passed. */

		xTaskCreate( prvTurnOffTask, 
   84188:	2301      	movs	r3, #1
   8418a:	9300      	str	r3, [sp, #0]
   8418c:	2300      	movs	r3, #0
   8418e:	9301      	str	r3, [sp, #4]
   84190:	2300      	movs	r3, #0
   84192:	9302      	str	r3, [sp, #8]
   84194:	2300      	movs	r3, #0
   84196:	9303      	str	r3, [sp, #12]
   84198:	4808      	ldr	r0, [pc, #32]	; (841bc <my_blink+0x58>)
   8419a:	4909      	ldr	r1, [pc, #36]	; (841c0 <my_blink+0x5c>)
   8419c:	2282      	movs	r2, #130	; 0x82
   8419e:	f245 6378 	movw	r3, #22136	; 0x5678
   841a2:	4c05      	ldr	r4, [pc, #20]	; (841b8 <my_blink+0x54>)
   841a4:	47a0      	blx	r4
					 configMINIMAL_STACK_SIZE, 
					 ( void * ) TurnOff_PARAMETER, 
					 TurnOn_TASK_PRIORITY, 
					 NULL );
					 
		vTaskStartScheduler();
   841a6:	4b07      	ldr	r3, [pc, #28]	; (841c4 <my_blink+0x60>)
   841a8:	4798      	blx	r3
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for the idle and/or
	timer tasks	to be created.  See the memory management section on the
	FreeRTOS web site for more details. */
}
   841aa:	3704      	adds	r7, #4
   841ac:	46bd      	mov	sp, r7
   841ae:	bd90      	pop	{r4, r7, pc}
   841b0:	000841c9 	.word	0x000841c9
   841b4:	000847d0 	.word	0x000847d0
   841b8:	0008291d 	.word	0x0008291d
   841bc:	000841f1 	.word	0x000841f1
   841c0:	000847d4 	.word	0x000847d4
   841c4:	00082a9d 	.word	0x00082a9d

000841c8 <prvTurnOnTask>:
/**
 * \brief Sets LED pin to high.
 * @param *pvParameters:	
 */
static void prvTurnOnTask( void *pvParameters )
{
   841c8:	b580      	push	{r7, lr}
   841ca:	b082      	sub	sp, #8
   841cc:	af00      	add	r7, sp, #0
   841ce:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOn_PARAMETER );
   841d0:	687a      	ldr	r2, [r7, #4]
   841d2:	f241 2334 	movw	r3, #4660	; 0x1234
   841d6:	429a      	cmp	r2, r3
   841d8:	d002      	beq.n	841e0 <prvTurnOnTask+0x18>
   841da:	4b03      	ldr	r3, [pc, #12]	; (841e8 <prvTurnOnTask+0x20>)
   841dc:	4798      	blx	r3
   841de:	e7fe      	b.n	841de <prvTurnOnTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_high(LED3_GPIO);
   841e0:	2057      	movs	r0, #87	; 0x57
   841e2:	4b02      	ldr	r3, [pc, #8]	; (841ec <prvTurnOnTask+0x24>)
   841e4:	4798      	blx	r3
	}
   841e6:	e7fb      	b.n	841e0 <prvTurnOnTask+0x18>
   841e8:	00081ae1 	.word	0x00081ae1
   841ec:	00080c8d 	.word	0x00080c8d

000841f0 <prvTurnOffTask>:
/**
 * \brief Sets LED pin to low.
 * @param *pvParameters:
 */
static void prvTurnOffTask( void *pvParameters )
{
   841f0:	b580      	push	{r7, lr}
   841f2:	b082      	sub	sp, #8
   841f4:	af00      	add	r7, sp, #0
   841f6:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOff_PARAMETER );
   841f8:	687a      	ldr	r2, [r7, #4]
   841fa:	f245 6378 	movw	r3, #22136	; 0x5678
   841fe:	429a      	cmp	r2, r3
   84200:	d002      	beq.n	84208 <prvTurnOffTask+0x18>
   84202:	4b03      	ldr	r3, [pc, #12]	; (84210 <prvTurnOffTask+0x20>)
   84204:	4798      	blx	r3
   84206:	e7fe      	b.n	84206 <prvTurnOffTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_low(LED3_GPIO);
   84208:	2057      	movs	r0, #87	; 0x57
   8420a:	4b02      	ldr	r3, [pc, #8]	; (84214 <prvTurnOffTask+0x24>)
   8420c:	4798      	blx	r3
	}
   8420e:	e7fb      	b.n	84208 <prvTurnOffTask+0x18>
   84210:	00081ae1 	.word	0x00081ae1
   84214:	00080cc1 	.word	0x00080cc1

00084218 <vParTestInitialise>:

/**
 * \brief Initializes the LEDs in the off state.
 */ 
void vParTestInitialise( void )
{
   84218:	b580      	push	{r7, lr}
   8421a:	b082      	sub	sp, #8
   8421c:	af00      	add	r7, sp, #0
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   8421e:	2300      	movs	r3, #0
   84220:	607b      	str	r3, [r7, #4]
   84222:	e00f      	b.n	84244 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   84224:	4b0a      	ldr	r3, [pc, #40]	; (84250 <vParTestInitialise+0x38>)
   84226:	687a      	ldr	r2, [r7, #4]
   84228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8422c:	4618      	mov	r0, r3
   8422e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84232:	4b08      	ldr	r3, [pc, #32]	; (84254 <vParTestInitialise+0x3c>)
   84234:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   84236:	6878      	ldr	r0, [r7, #4]
   84238:	2100      	movs	r1, #0
   8423a:	4b07      	ldr	r3, [pc, #28]	; (84258 <vParTestInitialise+0x40>)
   8423c:	4798      	blx	r3
 */ 
void vParTestInitialise( void )
{
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   8423e:	687b      	ldr	r3, [r7, #4]
   84240:	3301      	adds	r3, #1
   84242:	607b      	str	r3, [r7, #4]
   84244:	687b      	ldr	r3, [r7, #4]
   84246:	2b02      	cmp	r3, #2
   84248:	d9ec      	bls.n	84224 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   8424a:	3708      	adds	r7, #8
   8424c:	46bd      	mov	sp, r7
   8424e:	bd80      	pop	{r7, pc}
   84250:	000847d8 	.word	0x000847d8
   84254:	00080d55 	.word	0x00080d55
   84258:	0008425d 	.word	0x0008425d

0008425c <vParTestSetLED>:
 						will be inverted.
 * @param xValue:		Boolean value - true to turn LED on,
 *									  - false to turn LED off
 */
void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   8425c:	b580      	push	{r7, lr}
   8425e:	b082      	sub	sp, #8
   84260:	af00      	add	r7, sp, #0
   84262:	6078      	str	r0, [r7, #4]
   84264:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   84266:	687b      	ldr	r3, [r7, #4]
   84268:	2b02      	cmp	r3, #2
   8426a:	d823      	bhi.n	842b4 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   8426c:	687b      	ldr	r3, [r7, #4]
   8426e:	2b00      	cmp	r3, #0
   84270:	d106      	bne.n	84280 <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   84272:	683b      	ldr	r3, [r7, #0]
   84274:	2b00      	cmp	r3, #0
   84276:	bf14      	ite	ne
   84278:	2300      	movne	r3, #0
   8427a:	2301      	moveq	r3, #1
   8427c:	b2db      	uxtb	r3, r3
   8427e:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   84280:	683b      	ldr	r3, [r7, #0]
   84282:	2b00      	cmp	r3, #0
   84284:	d00b      	beq.n	8429e <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   84286:	4b0d      	ldr	r3, [pc, #52]	; (842bc <vParTestSetLED+0x60>)
   84288:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   8428a:	4b0d      	ldr	r3, [pc, #52]	; (842c0 <vParTestSetLED+0x64>)
   8428c:	687a      	ldr	r2, [r7, #4]
   8428e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   84292:	4618      	mov	r0, r3
   84294:	4b0b      	ldr	r3, [pc, #44]	; (842c4 <vParTestSetLED+0x68>)
   84296:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   84298:	4b0b      	ldr	r3, [pc, #44]	; (842c8 <vParTestSetLED+0x6c>)
   8429a:	4798      	blx	r3
   8429c:	e00a      	b.n	842b4 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   8429e:	4b07      	ldr	r3, [pc, #28]	; (842bc <vParTestSetLED+0x60>)
   842a0:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   842a2:	4b07      	ldr	r3, [pc, #28]	; (842c0 <vParTestSetLED+0x64>)
   842a4:	687a      	ldr	r2, [r7, #4]
   842a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   842aa:	4618      	mov	r0, r3
   842ac:	4b07      	ldr	r3, [pc, #28]	; (842cc <vParTestSetLED+0x70>)
   842ae:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   842b0:	4b05      	ldr	r3, [pc, #20]	; (842c8 <vParTestSetLED+0x6c>)
   842b2:	4798      	blx	r3
		}
	}
}
   842b4:	3708      	adds	r7, #8
   842b6:	46bd      	mov	sp, r7
   842b8:	bd80      	pop	{r7, pc}
   842ba:	bf00      	nop
   842bc:	00081a65 	.word	0x00081a65
   842c0:	000847d8 	.word	0x000847d8
   842c4:	00080cc1 	.word	0x00080cc1
   842c8:	00081aa9 	.word	0x00081aa9
   842cc:	00080c8d 	.word	0x00080c8d

000842d0 <RTT_Handler>:
/************************************************************************/
/**
 * \brief Real-time timer interrupt handler.
 */
void RTT_Handler(void)
{
   842d0:	b580      	push	{r7, lr}
   842d2:	b082      	sub	sp, #8
   842d4:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status */
	ul_status = rtt_get_status(RTT); // Reading the status register clears the interrupt requests.
   842d6:	4812      	ldr	r0, [pc, #72]	; (84320 <RTT_Handler+0x50>)
   842d8:	4b12      	ldr	r3, [pc, #72]	; (84324 <RTT_Handler+0x54>)
   842da:	4798      	blx	r3
   842dc:	6078      	str	r0, [r7, #4]

	/* Time has changed*/
	pio_toggle_pin(LED0_GPIO);
   842de:	203b      	movs	r0, #59	; 0x3b
   842e0:	4b11      	ldr	r3, [pc, #68]	; (84328 <RTT_Handler+0x58>)
   842e2:	4798      	blx	r3
		
	/* Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
   842e4:	687b      	ldr	r3, [r7, #4]
   842e6:	f003 0301 	and.w	r3, r3, #1
   842ea:	2b00      	cmp	r3, #0
   842ec:	d015      	beq.n	8431a <RTT_Handler+0x4a>
		g_uc_alarmed = 1;
   842ee:	4b0f      	ldr	r3, [pc, #60]	; (8432c <RTT_Handler+0x5c>)
   842f0:	2201      	movs	r2, #1
   842f2:	701a      	strb	r2, [r3, #0]
		pio_toggle_pin(LED1_GPIO);
   842f4:	2055      	movs	r0, #85	; 0x55
   842f6:	4b0c      	ldr	r3, [pc, #48]	; (84328 <RTT_Handler+0x58>)
   842f8:	4798      	blx	r3
		rtt_init(RTT, 32768);
   842fa:	4809      	ldr	r0, [pc, #36]	; (84320 <RTT_Handler+0x50>)
   842fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   84300:	4b0b      	ldr	r3, [pc, #44]	; (84330 <RTT_Handler+0x60>)
   84302:	4798      	blx	r3
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
   84304:	4806      	ldr	r0, [pc, #24]	; (84320 <RTT_Handler+0x50>)
   84306:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   8430a:	4b0a      	ldr	r3, [pc, #40]	; (84334 <RTT_Handler+0x64>)
   8430c:	4798      	blx	r3
		rtt_write_alarm_time(RTT, g_ul_new_alarm);
   8430e:	4b0a      	ldr	r3, [pc, #40]	; (84338 <RTT_Handler+0x68>)
   84310:	681b      	ldr	r3, [r3, #0]
   84312:	4803      	ldr	r0, [pc, #12]	; (84320 <RTT_Handler+0x50>)
   84314:	4619      	mov	r1, r3
   84316:	4b09      	ldr	r3, [pc, #36]	; (8433c <RTT_Handler+0x6c>)
   84318:	4798      	blx	r3
	}
}
   8431a:	3708      	adds	r7, #8
   8431c:	46bd      	mov	sp, r7
   8431e:	bd80      	pop	{r7, pc}
   84320:	400e1a30 	.word	0x400e1a30
   84324:	00081301 	.word	0x00081301
   84328:	00080cf5 	.word	0x00080cf5
   8432c:	2007a674 	.word	0x2007a674
   84330:	00081285 	.word	0x00081285
   84334:	000812a9 	.word	0x000812a9
   84338:	2007a678 	.word	0x2007a678
   8433c:	00081319 	.word	0x00081319

00084340 <USART0_Handler>:
 * inside an interrupt service routine.  The serial driver used here is *not*
 * intended to represent an efficient implementation.  Real applications should
 * make use of the USARTS peripheral DMA channel (PDC).
 */
void USART0_Handler( void )
{
   84340:	b590      	push	{r4, r7, lr}
   84342:	b087      	sub	sp, #28
   84344:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   84346:	2300      	movs	r3, #0
   84348:	60fb      	str	r3, [r7, #12]
	uint8_t ucChar;
	uint32_t ulChar;
	uint32_t ulUSARTStatus, ulUSARTMask;

	ulUSARTStatus = usart_get_status( serUSART_PORT );
   8434a:	4826      	ldr	r0, [pc, #152]	; (843e4 <USART0_Handler+0xa4>)
   8434c:	4b26      	ldr	r3, [pc, #152]	; (843e8 <USART0_Handler+0xa8>)
   8434e:	4798      	blx	r3
   84350:	6178      	str	r0, [r7, #20]
	ulUSARTMask = usart_get_interrupt_mask( serUSART_PORT );
   84352:	4824      	ldr	r0, [pc, #144]	; (843e4 <USART0_Handler+0xa4>)
   84354:	4b25      	ldr	r3, [pc, #148]	; (843ec <USART0_Handler+0xac>)
   84356:	4798      	blx	r3
   84358:	6138      	str	r0, [r7, #16]
	ulUSARTStatus &= ulUSARTMask;
   8435a:	697a      	ldr	r2, [r7, #20]
   8435c:	693b      	ldr	r3, [r7, #16]
   8435e:	4013      	ands	r3, r2
   84360:	617b      	str	r3, [r7, #20]

	if( ( ulUSARTStatus & US_CSR_TXRDY ) != 0UL )
   84362:	697b      	ldr	r3, [r7, #20]
   84364:	f003 0302 	and.w	r3, r3, #2
   84368:	2b00      	cmp	r3, #0
   8436a:	d017      	beq.n	8439c <USART0_Handler+0x5c>
	{
		/* The interrupt was caused by the TX register becoming empty.  Are
		there any more characters to transmit? */
		if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
   8436c:	4b20      	ldr	r3, [pc, #128]	; (843f0 <USART0_Handler+0xb0>)
   8436e:	6819      	ldr	r1, [r3, #0]
   84370:	f107 020b 	add.w	r2, r7, #11
   84374:	f107 030c 	add.w	r3, r7, #12
   84378:	4608      	mov	r0, r1
   8437a:	4611      	mov	r1, r2
   8437c:	461a      	mov	r2, r3
   8437e:	4b1d      	ldr	r3, [pc, #116]	; (843f4 <USART0_Handler+0xb4>)
   84380:	4798      	blx	r3
   84382:	4603      	mov	r3, r0
   84384:	2b01      	cmp	r3, #1
   84386:	d105      	bne.n	84394 <USART0_Handler+0x54>
		{
			/* A character was retrieved from the queue so can be sent to the
			USART now. */
			usart_putchar( serUSART_PORT, ( uint32_t ) ucChar );
   84388:	7afb      	ldrb	r3, [r7, #11]
   8438a:	4816      	ldr	r0, [pc, #88]	; (843e4 <USART0_Handler+0xa4>)
   8438c:	4619      	mov	r1, r3
   8438e:	4b1a      	ldr	r3, [pc, #104]	; (843f8 <USART0_Handler+0xb8>)
   84390:	4798      	blx	r3
   84392:	e003      	b.n	8439c <USART0_Handler+0x5c>
		}
		else
		{
			usart_disable_interrupt( serUSART_PORT, US_IER_TXRDY );
   84394:	4813      	ldr	r0, [pc, #76]	; (843e4 <USART0_Handler+0xa4>)
   84396:	2102      	movs	r1, #2
   84398:	4b18      	ldr	r3, [pc, #96]	; (843fc <USART0_Handler+0xbc>)
   8439a:	4798      	blx	r3
		}
	}

	if( ( ulUSARTStatus & US_CSR_RXRDY ) != 0UL )
   8439c:	697b      	ldr	r3, [r7, #20]
   8439e:	f003 0301 	and.w	r3, r3, #1
   843a2:	2b00      	cmp	r3, #0
   843a4:	d013      	beq.n	843ce <USART0_Handler+0x8e>
	{
		/* A character has been received on the USART, send it to the Rx
		handler task. */
		usart_getchar( serUSART_PORT, &ulChar );
   843a6:	1d3b      	adds	r3, r7, #4
   843a8:	480e      	ldr	r0, [pc, #56]	; (843e4 <USART0_Handler+0xa4>)
   843aa:	4619      	mov	r1, r3
   843ac:	4b14      	ldr	r3, [pc, #80]	; (84400 <USART0_Handler+0xc0>)
   843ae:	4798      	blx	r3
		ucChar = ( uint8_t ) ( ulChar & 0xffUL );
   843b0:	687b      	ldr	r3, [r7, #4]
   843b2:	b2db      	uxtb	r3, r3
   843b4:	72fb      	strb	r3, [r7, #11]
		xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
   843b6:	4b13      	ldr	r3, [pc, #76]	; (84404 <USART0_Handler+0xc4>)
   843b8:	6819      	ldr	r1, [r3, #0]
   843ba:	f107 020b 	add.w	r2, r7, #11
   843be:	f107 030c 	add.w	r3, r7, #12
   843c2:	4608      	mov	r0, r1
   843c4:	4611      	mov	r1, r2
   843c6:	461a      	mov	r2, r3
   843c8:	2300      	movs	r3, #0
   843ca:	4c0f      	ldr	r4, [pc, #60]	; (84408 <USART0_Handler+0xc8>)
   843cc:	47a0      	blx	r4
	the unblocked task has a priority equal to or higher than the currently
	running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
	will have automatically been set to pdTRUE within the queue send or receive
	function.  portEND_SWITCHING_ISR() will then ensure that this ISR returns
	directly to the higher priority unblocked task. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   843ce:	68fb      	ldr	r3, [r7, #12]
   843d0:	2b00      	cmp	r3, #0
   843d2:	d003      	beq.n	843dc <USART0_Handler+0x9c>
   843d4:	4b0d      	ldr	r3, [pc, #52]	; (8440c <USART0_Handler+0xcc>)
   843d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   843da:	601a      	str	r2, [r3, #0]
}
   843dc:	371c      	adds	r7, #28
   843de:	46bd      	mov	sp, r7
   843e0:	bd90      	pop	{r4, r7, pc}
   843e2:	bf00      	nop
   843e4:	40098000 	.word	0x40098000
   843e8:	000813a5 	.word	0x000813a5
   843ec:	0008138d 	.word	0x0008138d
   843f0:	2007a620 	.word	0x2007a620
   843f4:	000825a5 	.word	0x000825a5
   843f8:	000813bd 	.word	0x000813bd
   843fc:	00081371 	.word	0x00081371
   84400:	00081401 	.word	0x00081401
   84404:	2007a61c 	.word	0x2007a61c
   84408:	000822ad 	.word	0x000822ad
   8440c:	e000ed04 	.word	0xe000ed04

00084410 <__libc_init_array>:
   84410:	b570      	push	{r4, r5, r6, lr}
   84412:	4e0f      	ldr	r6, [pc, #60]	; (84450 <__libc_init_array+0x40>)
   84414:	4d0f      	ldr	r5, [pc, #60]	; (84454 <__libc_init_array+0x44>)
   84416:	1b76      	subs	r6, r6, r5
   84418:	10b6      	asrs	r6, r6, #2
   8441a:	d007      	beq.n	8442c <__libc_init_array+0x1c>
   8441c:	3d04      	subs	r5, #4
   8441e:	2400      	movs	r4, #0
   84420:	3401      	adds	r4, #1
   84422:	f855 3f04 	ldr.w	r3, [r5, #4]!
   84426:	4798      	blx	r3
   84428:	42a6      	cmp	r6, r4
   8442a:	d1f9      	bne.n	84420 <__libc_init_array+0x10>
   8442c:	4e0a      	ldr	r6, [pc, #40]	; (84458 <__libc_init_array+0x48>)
   8442e:	4d0b      	ldr	r5, [pc, #44]	; (8445c <__libc_init_array+0x4c>)
   84430:	f000 f9dc 	bl	847ec <_init>
   84434:	1b76      	subs	r6, r6, r5
   84436:	10b6      	asrs	r6, r6, #2
   84438:	d008      	beq.n	8444c <__libc_init_array+0x3c>
   8443a:	3d04      	subs	r5, #4
   8443c:	2400      	movs	r4, #0
   8443e:	3401      	adds	r4, #1
   84440:	f855 3f04 	ldr.w	r3, [r5, #4]!
   84444:	4798      	blx	r3
   84446:	42a6      	cmp	r6, r4
   84448:	d1f9      	bne.n	8443e <__libc_init_array+0x2e>
   8444a:	bd70      	pop	{r4, r5, r6, pc}
   8444c:	bd70      	pop	{r4, r5, r6, pc}
   8444e:	bf00      	nop
   84450:	000847f8 	.word	0x000847f8
   84454:	000847f8 	.word	0x000847f8
   84458:	00084800 	.word	0x00084800
   8445c:	000847f8 	.word	0x000847f8

00084460 <memcmp>:
   84460:	2a03      	cmp	r2, #3
   84462:	b470      	push	{r4, r5, r6}
   84464:	d928      	bls.n	844b8 <memcmp+0x58>
   84466:	ea40 0301 	orr.w	r3, r0, r1
   8446a:	079b      	lsls	r3, r3, #30
   8446c:	d013      	beq.n	84496 <memcmp+0x36>
   8446e:	7805      	ldrb	r5, [r0, #0]
   84470:	780c      	ldrb	r4, [r1, #0]
   84472:	42a5      	cmp	r5, r4
   84474:	d124      	bne.n	844c0 <memcmp+0x60>
   84476:	3a01      	subs	r2, #1
   84478:	2300      	movs	r3, #0
   8447a:	e005      	b.n	84488 <memcmp+0x28>
   8447c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   84480:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   84484:	42a5      	cmp	r5, r4
   84486:	d11b      	bne.n	844c0 <memcmp+0x60>
   84488:	4293      	cmp	r3, r2
   8448a:	f103 0301 	add.w	r3, r3, #1
   8448e:	d1f5      	bne.n	8447c <memcmp+0x1c>
   84490:	2000      	movs	r0, #0
   84492:	bc70      	pop	{r4, r5, r6}
   84494:	4770      	bx	lr
   84496:	460c      	mov	r4, r1
   84498:	4603      	mov	r3, r0
   8449a:	6825      	ldr	r5, [r4, #0]
   8449c:	681e      	ldr	r6, [r3, #0]
   8449e:	4621      	mov	r1, r4
   844a0:	42ae      	cmp	r6, r5
   844a2:	4618      	mov	r0, r3
   844a4:	f104 0404 	add.w	r4, r4, #4
   844a8:	f103 0304 	add.w	r3, r3, #4
   844ac:	d104      	bne.n	844b8 <memcmp+0x58>
   844ae:	3a04      	subs	r2, #4
   844b0:	2a03      	cmp	r2, #3
   844b2:	4618      	mov	r0, r3
   844b4:	4621      	mov	r1, r4
   844b6:	d8f0      	bhi.n	8449a <memcmp+0x3a>
   844b8:	2a00      	cmp	r2, #0
   844ba:	d1d8      	bne.n	8446e <memcmp+0xe>
   844bc:	4610      	mov	r0, r2
   844be:	e7e8      	b.n	84492 <memcmp+0x32>
   844c0:	1b28      	subs	r0, r5, r4
   844c2:	bc70      	pop	{r4, r5, r6}
   844c4:	4770      	bx	lr
   844c6:	bf00      	nop

000844c8 <memcpy>:
   844c8:	4684      	mov	ip, r0
   844ca:	ea41 0300 	orr.w	r3, r1, r0
   844ce:	f013 0303 	ands.w	r3, r3, #3
   844d2:	d149      	bne.n	84568 <memcpy+0xa0>
   844d4:	3a40      	subs	r2, #64	; 0x40
   844d6:	d323      	bcc.n	84520 <memcpy+0x58>
   844d8:	680b      	ldr	r3, [r1, #0]
   844da:	6003      	str	r3, [r0, #0]
   844dc:	684b      	ldr	r3, [r1, #4]
   844de:	6043      	str	r3, [r0, #4]
   844e0:	688b      	ldr	r3, [r1, #8]
   844e2:	6083      	str	r3, [r0, #8]
   844e4:	68cb      	ldr	r3, [r1, #12]
   844e6:	60c3      	str	r3, [r0, #12]
   844e8:	690b      	ldr	r3, [r1, #16]
   844ea:	6103      	str	r3, [r0, #16]
   844ec:	694b      	ldr	r3, [r1, #20]
   844ee:	6143      	str	r3, [r0, #20]
   844f0:	698b      	ldr	r3, [r1, #24]
   844f2:	6183      	str	r3, [r0, #24]
   844f4:	69cb      	ldr	r3, [r1, #28]
   844f6:	61c3      	str	r3, [r0, #28]
   844f8:	6a0b      	ldr	r3, [r1, #32]
   844fa:	6203      	str	r3, [r0, #32]
   844fc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   844fe:	6243      	str	r3, [r0, #36]	; 0x24
   84500:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   84502:	6283      	str	r3, [r0, #40]	; 0x28
   84504:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   84506:	62c3      	str	r3, [r0, #44]	; 0x2c
   84508:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8450a:	6303      	str	r3, [r0, #48]	; 0x30
   8450c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8450e:	6343      	str	r3, [r0, #52]	; 0x34
   84510:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   84512:	6383      	str	r3, [r0, #56]	; 0x38
   84514:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   84516:	63c3      	str	r3, [r0, #60]	; 0x3c
   84518:	3040      	adds	r0, #64	; 0x40
   8451a:	3140      	adds	r1, #64	; 0x40
   8451c:	3a40      	subs	r2, #64	; 0x40
   8451e:	d2db      	bcs.n	844d8 <memcpy+0x10>
   84520:	3230      	adds	r2, #48	; 0x30
   84522:	d30b      	bcc.n	8453c <memcpy+0x74>
   84524:	680b      	ldr	r3, [r1, #0]
   84526:	6003      	str	r3, [r0, #0]
   84528:	684b      	ldr	r3, [r1, #4]
   8452a:	6043      	str	r3, [r0, #4]
   8452c:	688b      	ldr	r3, [r1, #8]
   8452e:	6083      	str	r3, [r0, #8]
   84530:	68cb      	ldr	r3, [r1, #12]
   84532:	60c3      	str	r3, [r0, #12]
   84534:	3010      	adds	r0, #16
   84536:	3110      	adds	r1, #16
   84538:	3a10      	subs	r2, #16
   8453a:	d2f3      	bcs.n	84524 <memcpy+0x5c>
   8453c:	320c      	adds	r2, #12
   8453e:	d305      	bcc.n	8454c <memcpy+0x84>
   84540:	f851 3b04 	ldr.w	r3, [r1], #4
   84544:	f840 3b04 	str.w	r3, [r0], #4
   84548:	3a04      	subs	r2, #4
   8454a:	d2f9      	bcs.n	84540 <memcpy+0x78>
   8454c:	3204      	adds	r2, #4
   8454e:	d008      	beq.n	84562 <memcpy+0x9a>
   84550:	07d2      	lsls	r2, r2, #31
   84552:	bf1c      	itt	ne
   84554:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84558:	f800 3b01 	strbne.w	r3, [r0], #1
   8455c:	d301      	bcc.n	84562 <memcpy+0x9a>
   8455e:	880b      	ldrh	r3, [r1, #0]
   84560:	8003      	strh	r3, [r0, #0]
   84562:	4660      	mov	r0, ip
   84564:	4770      	bx	lr
   84566:	bf00      	nop
   84568:	2a08      	cmp	r2, #8
   8456a:	d313      	bcc.n	84594 <memcpy+0xcc>
   8456c:	078b      	lsls	r3, r1, #30
   8456e:	d0b1      	beq.n	844d4 <memcpy+0xc>
   84570:	f010 0303 	ands.w	r3, r0, #3
   84574:	d0ae      	beq.n	844d4 <memcpy+0xc>
   84576:	f1c3 0304 	rsb	r3, r3, #4
   8457a:	1ad2      	subs	r2, r2, r3
   8457c:	07db      	lsls	r3, r3, #31
   8457e:	bf1c      	itt	ne
   84580:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84584:	f800 3b01 	strbne.w	r3, [r0], #1
   84588:	d3a4      	bcc.n	844d4 <memcpy+0xc>
   8458a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8458e:	f820 3b02 	strh.w	r3, [r0], #2
   84592:	e79f      	b.n	844d4 <memcpy+0xc>
   84594:	3a04      	subs	r2, #4
   84596:	d3d9      	bcc.n	8454c <memcpy+0x84>
   84598:	3a01      	subs	r2, #1
   8459a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8459e:	f800 3b01 	strb.w	r3, [r0], #1
   845a2:	d2f9      	bcs.n	84598 <memcpy+0xd0>
   845a4:	780b      	ldrb	r3, [r1, #0]
   845a6:	7003      	strb	r3, [r0, #0]
   845a8:	784b      	ldrb	r3, [r1, #1]
   845aa:	7043      	strb	r3, [r0, #1]
   845ac:	788b      	ldrb	r3, [r1, #2]
   845ae:	7083      	strb	r3, [r0, #2]
   845b0:	4660      	mov	r0, ip
   845b2:	4770      	bx	lr

000845b4 <memset>:
   845b4:	b4f0      	push	{r4, r5, r6, r7}
   845b6:	0784      	lsls	r4, r0, #30
   845b8:	d043      	beq.n	84642 <memset+0x8e>
   845ba:	1e54      	subs	r4, r2, #1
   845bc:	2a00      	cmp	r2, #0
   845be:	d03e      	beq.n	8463e <memset+0x8a>
   845c0:	b2cd      	uxtb	r5, r1
   845c2:	4603      	mov	r3, r0
   845c4:	e003      	b.n	845ce <memset+0x1a>
   845c6:	1e62      	subs	r2, r4, #1
   845c8:	2c00      	cmp	r4, #0
   845ca:	d038      	beq.n	8463e <memset+0x8a>
   845cc:	4614      	mov	r4, r2
   845ce:	f803 5b01 	strb.w	r5, [r3], #1
   845d2:	079a      	lsls	r2, r3, #30
   845d4:	d1f7      	bne.n	845c6 <memset+0x12>
   845d6:	2c03      	cmp	r4, #3
   845d8:	d92a      	bls.n	84630 <memset+0x7c>
   845da:	b2cd      	uxtb	r5, r1
   845dc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   845e0:	2c0f      	cmp	r4, #15
   845e2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   845e6:	d915      	bls.n	84614 <memset+0x60>
   845e8:	f1a4 0710 	sub.w	r7, r4, #16
   845ec:	093f      	lsrs	r7, r7, #4
   845ee:	f103 0610 	add.w	r6, r3, #16
   845f2:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   845f6:	461a      	mov	r2, r3
   845f8:	6015      	str	r5, [r2, #0]
   845fa:	6055      	str	r5, [r2, #4]
   845fc:	6095      	str	r5, [r2, #8]
   845fe:	60d5      	str	r5, [r2, #12]
   84600:	3210      	adds	r2, #16
   84602:	42b2      	cmp	r2, r6
   84604:	d1f8      	bne.n	845f8 <memset+0x44>
   84606:	f004 040f 	and.w	r4, r4, #15
   8460a:	3701      	adds	r7, #1
   8460c:	2c03      	cmp	r4, #3
   8460e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   84612:	d90d      	bls.n	84630 <memset+0x7c>
   84614:	461e      	mov	r6, r3
   84616:	4622      	mov	r2, r4
   84618:	3a04      	subs	r2, #4
   8461a:	2a03      	cmp	r2, #3
   8461c:	f846 5b04 	str.w	r5, [r6], #4
   84620:	d8fa      	bhi.n	84618 <memset+0x64>
   84622:	1f22      	subs	r2, r4, #4
   84624:	f022 0203 	bic.w	r2, r2, #3
   84628:	3204      	adds	r2, #4
   8462a:	4413      	add	r3, r2
   8462c:	f004 0403 	and.w	r4, r4, #3
   84630:	b12c      	cbz	r4, 8463e <memset+0x8a>
   84632:	b2c9      	uxtb	r1, r1
   84634:	441c      	add	r4, r3
   84636:	f803 1b01 	strb.w	r1, [r3], #1
   8463a:	42a3      	cmp	r3, r4
   8463c:	d1fb      	bne.n	84636 <memset+0x82>
   8463e:	bcf0      	pop	{r4, r5, r6, r7}
   84640:	4770      	bx	lr
   84642:	4614      	mov	r4, r2
   84644:	4603      	mov	r3, r0
   84646:	e7c6      	b.n	845d6 <memset+0x22>

00084648 <register_fini>:
   84648:	4b02      	ldr	r3, [pc, #8]	; (84654 <register_fini+0xc>)
   8464a:	b113      	cbz	r3, 84652 <register_fini+0xa>
   8464c:	4802      	ldr	r0, [pc, #8]	; (84658 <register_fini+0x10>)
   8464e:	f000 b805 	b.w	8465c <atexit>
   84652:	4770      	bx	lr
   84654:	00000000 	.word	0x00000000
   84658:	00084669 	.word	0x00084669

0008465c <atexit>:
   8465c:	4601      	mov	r1, r0
   8465e:	2000      	movs	r0, #0
   84660:	4602      	mov	r2, r0
   84662:	4603      	mov	r3, r0
   84664:	f000 b818 	b.w	84698 <__register_exitproc>

00084668 <__libc_fini_array>:
   84668:	b538      	push	{r3, r4, r5, lr}
   8466a:	4d09      	ldr	r5, [pc, #36]	; (84690 <__libc_fini_array+0x28>)
   8466c:	4c09      	ldr	r4, [pc, #36]	; (84694 <__libc_fini_array+0x2c>)
   8466e:	1b64      	subs	r4, r4, r5
   84670:	10a4      	asrs	r4, r4, #2
   84672:	bf18      	it	ne
   84674:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84678:	d005      	beq.n	84686 <__libc_fini_array+0x1e>
   8467a:	3c01      	subs	r4, #1
   8467c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84680:	4798      	blx	r3
   84682:	2c00      	cmp	r4, #0
   84684:	d1f9      	bne.n	8467a <__libc_fini_array+0x12>
   84686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8468a:	f000 b8b9 	b.w	84800 <_fini>
   8468e:	bf00      	nop
   84690:	0008480c 	.word	0x0008480c
   84694:	00084810 	.word	0x00084810

00084698 <__register_exitproc>:
   84698:	b5f0      	push	{r4, r5, r6, r7, lr}
   8469a:	4c27      	ldr	r4, [pc, #156]	; (84738 <__register_exitproc+0xa0>)
   8469c:	b085      	sub	sp, #20
   8469e:	6826      	ldr	r6, [r4, #0]
   846a0:	4607      	mov	r7, r0
   846a2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   846a6:	2c00      	cmp	r4, #0
   846a8:	d040      	beq.n	8472c <__register_exitproc+0x94>
   846aa:	6865      	ldr	r5, [r4, #4]
   846ac:	2d1f      	cmp	r5, #31
   846ae:	dd1e      	ble.n	846ee <__register_exitproc+0x56>
   846b0:	4822      	ldr	r0, [pc, #136]	; (8473c <__register_exitproc+0xa4>)
   846b2:	b918      	cbnz	r0, 846bc <__register_exitproc+0x24>
   846b4:	f04f 30ff 	mov.w	r0, #4294967295
   846b8:	b005      	add	sp, #20
   846ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   846bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   846c0:	9103      	str	r1, [sp, #12]
   846c2:	9202      	str	r2, [sp, #8]
   846c4:	9301      	str	r3, [sp, #4]
   846c6:	f3af 8000 	nop.w
   846ca:	9903      	ldr	r1, [sp, #12]
   846cc:	4604      	mov	r4, r0
   846ce:	9a02      	ldr	r2, [sp, #8]
   846d0:	9b01      	ldr	r3, [sp, #4]
   846d2:	2800      	cmp	r0, #0
   846d4:	d0ee      	beq.n	846b4 <__register_exitproc+0x1c>
   846d6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   846da:	2000      	movs	r0, #0
   846dc:	6025      	str	r5, [r4, #0]
   846de:	6060      	str	r0, [r4, #4]
   846e0:	4605      	mov	r5, r0
   846e2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   846e6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   846ea:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   846ee:	b93f      	cbnz	r7, 84700 <__register_exitproc+0x68>
   846f0:	1c6b      	adds	r3, r5, #1
   846f2:	2000      	movs	r0, #0
   846f4:	3502      	adds	r5, #2
   846f6:	6063      	str	r3, [r4, #4]
   846f8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   846fc:	b005      	add	sp, #20
   846fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84700:	2601      	movs	r6, #1
   84702:	40ae      	lsls	r6, r5
   84704:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84708:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8470c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   84710:	2f02      	cmp	r7, #2
   84712:	ea42 0206 	orr.w	r2, r2, r6
   84716:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8471a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8471e:	d1e7      	bne.n	846f0 <__register_exitproc+0x58>
   84720:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84724:	431e      	orrs	r6, r3
   84726:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8472a:	e7e1      	b.n	846f0 <__register_exitproc+0x58>
   8472c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   84730:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84734:	e7b9      	b.n	846aa <__register_exitproc+0x12>
   84736:	bf00      	nop
   84738:	000847e8 	.word	0x000847e8
   8473c:	00000000 	.word	0x00000000

00084740 <can_bit_time>:
   84740:	02020308 02094b03 43020303 0303030a     .....K.....C....
   84750:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   84760:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   84770:	05050510 06114504 47040505 06060512     .....E.....G....
   84780:	06134304 44040606 06060714 08154604     .C.....D.....F..
   84790:	47040606 07070716 08174404 46040708     ...G.....D.....F
   847a0:	08080718 08194304 44040808 454c4449     .....C.....DIDLE
   847b0:	00000000                                ....

000847b4 <ucExpectedStackBytes.5295>:
   847b4:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   847c4:	a5a5a5a5 20726d54 00637653 00004e4f     ....Tmr Svc.ON..
   847d4:	0046464f                                OFF.

000847d8 <ulLED>:
   847d8:	00000056 0000003b 00000055 00000043     V...;...U...C...

000847e8 <_global_impure_ptr>:
   847e8:	20070010                                ... 

000847ec <_init>:
   847ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   847ee:	bf00      	nop
   847f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   847f2:	bc08      	pop	{r3}
   847f4:	469e      	mov	lr, r3
   847f6:	4770      	bx	lr

000847f8 <__init_array_start>:
   847f8:	00084649 	.word	0x00084649

000847fc <__frame_dummy_init_array_entry>:
   847fc:	00080119                                ....

00084800 <_fini>:
   84800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84802:	bf00      	nop
   84804:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84806:	bc08      	pop	{r3}
   84808:	469e      	mov	lr, r3
   8480a:	4770      	bx	lr

0008480c <__fini_array_start>:
   8480c:	000800f5 	.word	0x000800f5
