// Seed: 372212694
module module_0 (
    output uwire id_0
    , id_3,
    output uwire id_1
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1
    , id_4,
    inout  tri0  id_2
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_1 = id_4;
  logic id_5, id_6;
  always begin : LABEL_0
    id_6 <= id_0;
    $unsigned(11);
    ;
  end
endmodule
module module_2;
  logic id_1;
  ;
  wire id_2;
  assign id_2.id_2 = id_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd8
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  supply0 [(  id_1  ) : 1] id_3 = -1 | -1;
  logic id_4;
  wor id_5 = 1;
  module_2 modCall_1 ();
endmodule
