#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Sun Oct 20 09:57:39 2019
# Process ID: 17471
# Current directory: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1
# Command line: vivado -log decoder_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_controller.tcl
# Log file: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/decoder_controller.vds
# Journal file: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source decoder_controller.tcl -notrace
Command: synth_design -top decoder_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17787 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.055 ; gain = 165.496 ; free physical = 4304 ; free virtual = 26784
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decoder_controller' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:43]
INFO: [Synth 8-6155] done synthesizing module 'decoder_controller' (1#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:22]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[15]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[14]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[13]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[12]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[11]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[10]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[9]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[8]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[7]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[6]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[5]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.805 ; gain = 219.246 ; free physical = 4309 ; free virtual = 26798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.742 ; gain = 225.184 ; free physical = 4299 ; free virtual = 26791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1664.746 ; gain = 233.188 ; free physical = 4307 ; free virtual = 26799
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'src1_sel_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'src2_sel_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'halt_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'mem_read_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.652 ; gain = 242.094 ; free physical = 4293 ; free virtual = 26786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[15]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[14]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[13]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[12]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[11]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[10]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[9]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[8]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[7]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[6]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[5]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (halt_reg)
WARNING: [Synth 8-3332] Sequential element (halt_reg) is unused and will be removed from module decoder_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4073 ; free virtual = 26587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4067 ; free virtual = 26583
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4073 ; free virtual = 26589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4064 ; free virtual = 26584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4064 ; free virtual = 26584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4062 ; free virtual = 26583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4059 ; free virtual = 26580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4058 ; free virtual = 26579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4065 ; free virtual = 26586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     5|
|3     |LUT4 |     1|
|4     |LD   |     7|
|5     |IBUF |     4|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4065 ; free virtual = 26586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.941 ; gain = 370.383 ; free physical = 4069 ; free virtual = 26590
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1801.949 ; gain = 370.383 ; free physical = 4069 ; free virtual = 26590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.594 ; gain = 0.000 ; free physical = 3973 ; free virtual = 26498
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1941.594 ; gain = 534.008 ; free physical = 4063 ; free virtual = 26589
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.594 ; gain = 0.000 ; free physical = 4062 ; free virtual = 26588
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/decoder_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_controller_utilization_synth.rpt -pb decoder_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 09:57:59 2019...
