Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Aug 20 18:38:13 2022
| Host         : Aleksa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cumulative_energy_map_timing_summary_routed.rpt -pb cumulative_energy_map_timing_summary_routed.pb -rpx cumulative_energy_map_timing_summary_routed.rpx -warn_on_violation
| Design       : cumulative_energy_map
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                  151        0.176        0.000                      0                  151        1.890        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.390}        4.780           209.205         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.029        0.000                      0                  151        0.176        0.000                      0                  151        1.890        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 2.713ns (57.396%)  route 2.014ns (42.604%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.226 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.870 f  col_reg_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.333     7.202    in15[6]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.306     7.508 f  col_reg[6]_i_1/O
                         net (fo=3, routed)           0.572     8.080    col_next[6]
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.204 r  addra_ip_OBUF[11]_inst_i_12/O
                         net (fo=1, routed)           0.339     8.542    addra_ip_OBUF[11]_inst_i_12_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.927 r  addra_ip_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.927    addra_ip_OBUF[11]_inst_i_6_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.084 r  addra_ip_OBUF[11]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.282     9.367    addra_ip_OBUF[11]_inst_i_2_n_2
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.325     9.692 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.692    state_next[2]
    SLICE_X39Y58         FDCE                                         r  FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     9.226    clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.455     9.681    
                         clock uncertainty           -0.035     9.646    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.075     9.721    FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            abc_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.655ns (57.826%)  route 1.936ns (42.174%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.226 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.786 r  col_reg_reg[8]_i_2/O[2]
                         net (fo=3, routed)           0.477     7.263    in15[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.301     7.564 r  col_reg[7]_i_1/O
                         net (fo=3, routed)           0.540     8.103    col_next[7]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.488 r  target_pixel_addr_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.488    target_pixel_addr_reg_reg[7]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.822 r  target_pixel_addr_reg_reg[11]_i_4/O[1]
                         net (fo=3, routed)           0.431     9.253    target_pixel_addr_reg_reg[11]_i_4_n_6
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.303     9.556 r  abc_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.556    abc_addr_next[9]
    SLICE_X43Y59         FDCE                                         r  abc_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     9.226    clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  abc_addr_reg_reg[9]/C
                         clock pessimism              0.493     9.719    
                         clock uncertainty           -0.035     9.684    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.032     9.716    abc_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            abc_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 2.626ns (57.475%)  route 1.943ns (42.525%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.227 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.664 r  col_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.664    col_reg_reg[8]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.883 r  col_reg_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.591     7.474    in15[9]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.295     7.769 r  col_reg[9]_i_1/O
                         net (fo=3, routed)           0.526     8.295    col_next[9]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.891 r  target_pixel_addr_reg_reg[11]_i_4/O[3]
                         net (fo=3, routed)           0.337     9.228    target_pixel_addr_reg_reg[11]_i_4_n_4
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.306     9.534 r  abc_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.534    abc_addr_next[11]
    SLICE_X40Y57         FDCE                                         r  abc_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     9.227    clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  abc_addr_reg_reg[11]/C
                         clock pessimism              0.493     9.720    
                         clock uncertainty           -0.035     9.685    
    SLICE_X40Y57         FDCE (Setup_fdce_C_D)        0.032     9.717    abc_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 col_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            target_pixel_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.646ns (58.088%)  route 1.909ns (41.912%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.227 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[2]/Q
                         net (fo=4, routed)           0.455     5.876    col_reg[2]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.533 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.650 r  col_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.650    col_reg_reg[8]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.869 r  col_reg_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.591     7.460    in15[9]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.295     7.755 r  col_reg[9]_i_1/O
                         net (fo=3, routed)           0.526     8.281    col_next[9]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     8.877 r  target_pixel_addr_reg_reg[11]_i_4/O[3]
                         net (fo=3, routed)           0.337     9.214    target_pixel_addr_reg_reg[11]_i_4_n_4
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.306     9.520 r  target_pixel_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.520    target_pixel_addr_next[11]
    SLICE_X43Y57         FDCE                                         r  target_pixel_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     9.227    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  target_pixel_addr_reg_reg[11]/C
                         clock pessimism              0.493     9.720    
                         clock uncertainty           -0.035     9.685    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.032     9.717    target_pixel_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            target_pixel_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 2.563ns (56.909%)  route 1.941ns (43.091%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.226 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.664 r  col_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.664    col_reg_reg[8]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.883 r  col_reg_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.591     7.474    in15[9]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.295     7.769 r  col_reg[9]_i_1/O
                         net (fo=3, routed)           0.526     8.295    col_next[9]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.832 r  target_pixel_addr_reg_reg[11]_i_4/O[2]
                         net (fo=3, routed)           0.335     9.167    target_pixel_addr_reg_reg[11]_i_4_n_5
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.302     9.469 r  target_pixel_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.469    target_pixel_addr_next[10]
    SLICE_X37Y58         FDCE                                         r  target_pixel_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     9.226    clk_IBUF_BUFG
    SLICE_X37Y58         FDCE                                         r  target_pixel_addr_reg_reg[10]/C
                         clock pessimism              0.455     9.681    
                         clock uncertainty           -0.035     9.646    
    SLICE_X37Y58         FDCE (Setup_fdce_C_D)        0.032     9.678    target_pixel_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.678    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            abc_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 2.563ns (56.516%)  route 1.972ns (43.484%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.227 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.664 r  col_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.664    col_reg_reg[8]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.883 r  col_reg_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.591     7.474    in15[9]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.295     7.769 r  col_reg[9]_i_1/O
                         net (fo=3, routed)           0.526     8.295    col_next[9]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.832 r  target_pixel_addr_reg_reg[11]_i_4/O[2]
                         net (fo=3, routed)           0.366     9.198    target_pixel_addr_reg_reg[11]_i_4_n_5
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.302     9.500 r  abc_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.500    abc_addr_next[10]
    SLICE_X40Y58         FDCE                                         r  abc_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     9.227    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  abc_addr_reg_reg[10]/C
                         clock pessimism              0.493     9.720    
                         clock uncertainty           -0.035     9.685    
    SLICE_X40Y58         FDCE (Setup_fdce_C_D)        0.031     9.716    abc_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.458ns (32.192%)  route 3.071ns (67.808%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.227 - 4.780 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.741     4.964    clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.420 r  b_reg_reg[1]/Q
                         net (fo=6, routed)           1.101     6.521    komparator1/min_reg_reg[15][1]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.645 r  komparator1/_carry_i_8/O
                         net (fo=1, routed)           0.000     6.645    komparator1/_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.158 r  komparator1/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.158    komparator1/_carry_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  komparator1/_carry__0/CO[3]
                         net (fo=16, routed)          1.467     8.742    komparator1/p_0_in
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  komparator1/min_reg[4]_i_2/O
                         net (fo=2, routed)           0.503     9.369    komparator1/in8[4]
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124     9.493 r  komparator1/min_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.493    min_next[4]
    SLICE_X36Y54         FDCE                                         r  min_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     9.227    clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  min_reg_reg[4]/C
                         clock pessimism              0.492     9.719    
                         clock uncertainty           -0.035     9.684    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.029     9.713    min_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 col_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            target_pixel_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 2.655ns (59.099%)  route 1.837ns (40.901%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.226 - 4.780 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  col_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.421 r  col_reg_reg[1]/Q
                         net (fo=3, routed)           0.489     5.910    col_reg[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.547 r  col_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.547    col_reg_reg[4]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.786 r  col_reg_reg[8]_i_2/O[2]
                         net (fo=3, routed)           0.477     7.263    in15[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.301     7.564 r  col_reg[7]_i_1/O
                         net (fo=3, routed)           0.540     8.103    col_next[7]
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.488 r  target_pixel_addr_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.488    target_pixel_addr_reg_reg[7]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.822 r  target_pixel_addr_reg_reg[11]_i_4/O[1]
                         net (fo=3, routed)           0.332     9.154    target_pixel_addr_reg_reg[11]_i_4_n_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.303     9.457 r  target_pixel_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.457    target_pixel_addr_next[9]
    SLICE_X40Y59         FDCE                                         r  target_pixel_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     9.226    clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  target_pixel_addr_reg_reg[9]/C
                         clock pessimism              0.493     9.719    
                         clock uncertainty           -0.035     9.684    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.029     9.713    target_pixel_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.458ns (32.565%)  route 3.019ns (67.435%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.227 - 4.780 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.741     4.964    clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.420 r  b_reg_reg[1]/Q
                         net (fo=6, routed)           1.101     6.521    komparator1/min_reg_reg[15][1]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.645 r  komparator1/_carry_i_8/O
                         net (fo=1, routed)           0.000     6.645    komparator1/_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.158 r  komparator1/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.158    komparator1/_carry_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  komparator1/_carry__0/CO[3]
                         net (fo=16, routed)          1.464     8.739    komparator1/p_0_in
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.863 r  komparator1/min_reg[6]_i_2/O
                         net (fo=2, routed)           0.454     9.317    komparator1/in8[6]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.441 r  komparator1/min_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.441    min_next[6]
    SLICE_X37Y53         FDCE                                         r  min_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     9.227    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  min_reg_reg[6]/C
                         clock pessimism              0.495     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X37Y53         FDCE (Setup_fdce_C_D)        0.031     9.718    min_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.458ns (33.482%)  route 2.897ns (66.518%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 9.153 - 4.780 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.741     4.964    clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.420 r  b_reg_reg[1]/Q
                         net (fo=6, routed)           1.101     6.521    komparator1/min_reg_reg[15][1]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.645 r  komparator1/_carry_i_8/O
                         net (fo=1, routed)           0.000     6.645    komparator1/_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.158 r  komparator1/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.158    komparator1/_carry_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  komparator1/_carry__0/CO[3]
                         net (fo=16, routed)          1.289     8.564    komparator1/p_0_in
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  komparator1/min_reg[1]_i_2/O
                         net (fo=2, routed)           0.506     9.195    komparator1/in8[1]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.124     9.319 r  komparator1/min_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.319    min_next[1]
    SLICE_X34Y52         FDCE                                         r  min_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
    U14                                               0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.692 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491     9.153    clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  min_reg_reg[1]/C
                         clock pessimism              0.455     9.608    
                         clock uncertainty           -0.035     9.573    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.077     9.650    min_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 c_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.690%)  route 0.124ns (37.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     1.487    clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  c_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  c_reg_reg[7]/Q
                         net (fo=6, routed)           0.124     1.775    c_reg[7]
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.820 r  b_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    b_reg[7]_i_1_n_0
    SLICE_X34Y57         FDCE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     2.006    clk_IBUF_BUFG
    SLICE_X34Y57         FDCE                                         r  b_reg_reg[7]/C
                         clock pessimism             -0.483     1.523    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)         0.121     1.644    b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.604%)  route 0.149ns (44.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.488    clk_IBUF_BUFG
    SLICE_X33Y55         FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  c_reg_reg[8]/Q
                         net (fo=6, routed)           0.149     1.777    c_reg[8]
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.822    b_reg[8]_i_1_n_0
    SLICE_X34Y55         FDCE                                         r  b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     2.007    clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  b_reg_reg[8]/C
                         clock pessimism             -0.483     1.524    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.120     1.644    b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     1.487    clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  c_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  c_reg_reg[10]/Q
                         net (fo=6, routed)           0.106     1.757    c_reg[10]
    SLICE_X33Y58         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  b_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.802    b_reg[10]_i_1_n_0
    SLICE_X33Y58         FDCE                                         r  b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     2.005    clk_IBUF_BUFG
    SLICE_X33Y58         FDCE                                         r  b_reg_reg[10]/C
                         clock pessimism             -0.505     1.500    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.091     1.591    b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 c_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.523%)  route 0.155ns (45.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.515    clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  c_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  c_reg_reg[1]/Q
                         net (fo=6, routed)           0.155     1.811    c_reg[1]
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    b_reg[1]_i_1_n_0
    SLICE_X36Y53         FDCE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     2.034    clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  b_reg_reg[1]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.091     1.622    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 min_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.488    clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  min_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  min_reg_reg[8]/Q
                         net (fo=2, routed)           0.149     1.801    komparator1/Q[8]
    SLICE_X34Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.846 r  komparator1/min_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.846    min_next[8]
    SLICE_X34Y56         FDCE                                         r  min_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     2.007    clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  min_reg_reg[8]/C
                         clock pessimism             -0.519     1.488    
    SLICE_X34Y56         FDCE (Hold_fdce_C_D)         0.121     1.609    min_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 abc_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            abc_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.517    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  abc_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  abc_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.167     1.825    abc_addr_reg[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  abc_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    abc_addr_next[1]
    SLICE_X41Y54         FDCE                                         r  abc_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.036    clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  abc_addr_reg_reg[1]/C
                         clock pessimism             -0.519     1.517    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.091     1.608    abc_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 min_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.515    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  min_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  min_reg_reg[0]/Q
                         net (fo=2, routed)           0.168     1.824    komparator1/Q[0]
    SLICE_X37Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  komparator1/min_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    min_next[0]
    SLICE_X37Y53         FDCE                                         r  min_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     2.034    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  min_reg_reg[0]/C
                         clock pessimism             -0.519     1.515    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.091     1.606    min_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 abc_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            abc_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.517    clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  abc_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  abc_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.168     1.826    abc_addr_reg[5]
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  abc_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    abc_addr_next[5]
    SLICE_X43Y56         FDCE                                         r  abc_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     2.036    clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  abc_addr_reg_reg[5]/C
                         clock pessimism             -0.519     1.517    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.091     1.608    abc_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 min_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.488    clk_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  min_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  min_reg_reg[11]/Q
                         net (fo=2, routed)           0.168     1.797    komparator1/Q[11]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  komparator1/min_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.842    min_next[11]
    SLICE_X33Y56         FDCE                                         r  min_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     2.006    clk_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  min_reg_reg[11]/C
                         clock pessimism             -0.518     1.488    
    SLICE_X33Y56         FDCE (Hold_fdce_C_D)         0.091     1.579    min_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 min_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            min_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.488    clk_IBUF_BUFG
    SLICE_X31Y55         FDCE                                         r  min_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  min_reg_reg[14]/Q
                         net (fo=2, routed)           0.168     1.797    komparator1/Q[14]
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  komparator1/min_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.842    min_next[14]
    SLICE_X31Y55         FDCE                                         r  min_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     2.006    clk_IBUF_BUFG
    SLICE_X31Y55         FDCE                                         r  min_reg_reg[14]/C
                         clock pessimism             -0.518     1.488    
    SLICE_X31Y55         FDCE (Hold_fdce_C_D)         0.091     1.579    min_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.390 }
Period(ns):         4.780
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.780       2.625      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X39Y56   FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X39Y56   FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X39Y58   FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X37Y55   a_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X32Y56   a_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X32Y57   a_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X32Y55   a_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X32Y56   a_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.780       3.780      SLICE_X32Y55   a_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y58   FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X36Y57   min_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y57   a_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y58   target_pixel_addr_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y56   FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y56   FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y58   FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y55   a_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X38Y54   a_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y55   a_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y56   FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X39Y56   FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y55   a_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X32Y57   a_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X38Y54   a_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X37Y55   a_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X40Y58   abc_addr_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X40Y57   abc_addr_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X41Y59   abc_addr_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.390       1.890      SLICE_X43Y59   abc_addr_reg_reg[9]/C



