[INF:CM0023] Creating log file ../../build/tests/DollarRoot/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<41> s<40> l<1>
n<> u<1> t<Module_keyword> p<20> s<2> l<1>
n<top> u<2> t<StringConst> p<20> s<19> l<1>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<1>
n<> u<4> t<IntVec_TypeLogic> p<5> l<1>
n<> u<5> t<Data_type> p<6> c<4> l<1>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1>
n<> u<7> t<Net_port_type> p<8> c<6> l<1>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1>
n<b> u<9> t<StringConst> p<10> l<1>
n<> u<10> t<Ansi_port_declaration> p<19> c<8> s<18> l<1>
n<> u<11> t<PortDir_Out> p<16> s<15> l<1>
n<> u<12> t<IntVec_TypeLogic> p<13> l<1>
n<> u<13> t<Data_type> p<14> c<12> l<1>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<1>
n<> u<15> t<Net_port_type> p<16> c<14> l<1>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<1>
n<a> u<17> t<StringConst> p<18> l<1>
n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<1>
n<> u<19> t<List_of_port_declarations> p<20> c<10> l<1>
n<> u<20> t<Module_ansi_header> p<38> c<1> s<37> l<1>
n<> u<21> t<Dollar_root_keyword> p<23> s<22> l<2>
n<$root.top.a> u<22> t<StringConst> p<23> l<2>
n<> u<23> t<Hierarchical_identifier> p<24> c<21> l<2>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<2>
n<> u<25> t<Constant_bit_select> p<26> l<2>
n<> u<26> t<Constant_select> p<27> c<25> l<2>
n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<2>
n<b> u<28> t<StringConst> p<29> l<2>
n<> u<29> t<Primary_literal> p<30> c<28> l<2>
n<> u<30> t<Primary> p<31> c<29> l<2>
n<> u<31> t<Expression> p<32> c<30> l<2>
n<> u<32> t<Net_assignment> p<33> c<27> l<2>
n<> u<33> t<List_of_net_assignments> p<34> c<32> l<2>
n<> u<34> t<Continuous_assign> p<35> c<33> l<2>
n<> u<35> t<Module_common_item> p<36> c<34> l<2>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<2>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<2>
n<> u<38> t<Module_declaration> p<39> c<20> l<1>
n<> u<39> t<Description> p<40> c<38> l<1>
n<> u<40> t<Source_text> p<41> c<39> l<1>
n<> u<41> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/DollarRoot/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@top, file:dut.sv, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (b), line:1
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (b), line:1
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (a), line:1
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:2
    |vpiRhs:
    \_ref_obj: (b), line:2
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: ($root.top.a), line:2
      |vpiName:$root.top.a
      |vpiFullName:work@top.$root.top.a
  |vpiNet:
  \_logic_net: (b), line:1
  |vpiNet:
  \_logic_net: (a), line:1
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (b), line:1, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (b), line:1, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (a), line:1, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:2
    |vpiRhs:
    \_ref_obj: (b), line:2
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b), line:1, parent:work@top
    |vpiLhs:
    \_ref_obj: ($root.top.a), line:2
      |vpiName:$root.top.a
      |vpiFullName:work@top.$root.top.a
  |vpiNet:
  \_logic_net: (b), line:1, parent:work@top
  |vpiNet:
  \_logic_net: (a), line:1, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

