{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678708343254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678708343257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 12:52:23 2023 " "Processing started: Mon Mar 13 12:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678708343257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678708343257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Additionneur_2 -c Additionneur_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Additionneur_2 -c Additionneur_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678708343257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678708343894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_BCD-arch " "Found design unit 1: ADD_BCD-arch" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678708352617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_BCD " "Found entity 1: ADD_BCD" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678708352617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678708352617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADD_BCD " "Elaborating entity \"ADD_BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678708352662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(23) " "VHDL Process Statement warning at ADD_BCD.vhd(23): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352664 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(24) " "VHDL Process Statement warning at ADD_BCD.vhd(24): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352664 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(27) " "VHDL Process Statement warning at ADD_BCD.vhd(27): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352664 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(28) " "VHDL Process Statement warning at ADD_BCD.vhd(28): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352665 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(31) " "VHDL Process Statement warning at ADD_BCD.vhd(31): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352665 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(32) " "VHDL Process Statement warning at ADD_BCD.vhd(32): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352665 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(35) " "VHDL Process Statement warning at ADD_BCD.vhd(35): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352665 "|ADD_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultat ADD_BCD.vhd(36) " "VHDL Process Statement warning at ADD_BCD.vhd(36): signal \"resultat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678708352665 "|ADD_BCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultat_BCD ADD_BCD.vhd(20) " "VHDL Process Statement warning at ADD_BCD.vhd(20): inferring latch(es) for signal or variable \"resultat_BCD\", which holds its previous value in one or more paths through the process" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678708352666 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[0\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[0\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352666 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[1\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[1\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352666 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[2\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[2\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[3\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[3\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[4\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[4\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[5\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[5\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[6\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[6\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultat_BCD\[7\] ADD_BCD.vhd(20) " "Inferred latch for \"resultat_BCD\[7\]\" at ADD_BCD.vhd(20)" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678708352667 "|ADD_BCD"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[0\] " "LATCH primitive \"resultat_BCD\[0\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[1\] " "LATCH primitive \"resultat_BCD\[1\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[2\] " "LATCH primitive \"resultat_BCD\[2\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[3\] " "LATCH primitive \"resultat_BCD\[3\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[4\] " "LATCH primitive \"resultat_BCD\[4\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "resultat_BCD\[5\] " "LATCH primitive \"resultat_BCD\[5\]\" is permanently enabled" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1678708353113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout\[2\] GND " "Pin \"Cout\[2\]\" is stuck at GND" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678708353312 "|ADD_BCD|Cout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout\[3\] GND " "Pin \"Cout\[3\]\" is stuck at GND" {  } { { "ADD_BCD.vhd" "" { Text "O:/Documents/TP_Partie2/ADD_BCD.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678708353312 "|ADD_BCD|Cout[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1678708353312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678708353381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678708353923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678708353923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678708354046 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678708354046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678708354046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678708354046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678708354126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 12:52:34 2023 " "Processing ended: Mon Mar 13 12:52:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678708354126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678708354126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678708354126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678708354126 ""}
