{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 17:19:51 2019 " "Info: Processing started: Tue Dec 10 17:19:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetocpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file projetocpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoCPU " "Info: Found entity 1: ProjetoCPU" {  } { { "ProjetoCPU.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/Memoria.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/Registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoCPU " "Info: Elaborating entity \"ProjetoCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "ProjetoCPU.v" "controle" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria\"" {  } { { "ProjetoCPU.v" "memoria" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:x " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:x\"" {  } { { "ProjetoCPU.v" "x" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "ProjetoCPU.v" "ula" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 ULA.v(13) " "Warning (10230): Verilog HDL assignment warning at ULA.v(13): truncated value with size 5 to match size of target (1)" {  } { { "ULA.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ULA.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outULA ULA.v(8) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(8): inferring latch(es) for variable \"outULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA ULA.v(8) " "Info (10041): Inferred latch for \"outULA\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[4\]~0 " "Warning (12110): Net \"outULA\[4\]~0\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[4\]~0" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[3\]~1 " "Warning (12110): Net \"outULA\[3\]~1\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[3\]~1" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[2\]~2 " "Warning (12110): Net \"outULA\[2\]~2\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[2\]~2" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[1\]~3 " "Warning (12110): Net \"outULA\[1\]~3\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[1\]~3" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[4\]~0 " "Warning (12110): Net \"outULA\[4\]~0\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[4\]~0" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[3\]~1 " "Warning (12110): Net \"outULA\[3\]~1\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[3\]~1" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[2\]~2 " "Warning (12110): Net \"outULA\[2\]~2\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[2\]~2" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[1\]~3 " "Warning (12110): Net \"outULA\[1\]~3\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[1\]~3" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[4\]~0 " "Warning (12110): Net \"outULA\[4\]~0\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[4\]~0" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[3\]~1 " "Warning (12110): Net \"outULA\[3\]~1\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[3\]~1" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[2\]~2 " "Warning (12110): Net \"outULA\[2\]~2\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[2\]~2" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[1\]~3 " "Warning (12110): Net \"outULA\[1\]~3\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[1\]~3" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[4\]~0 " "Warning (12110): Net \"outULA\[4\]~0\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[4\]~0" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[3\]~1 " "Warning (12110): Net \"outULA\[3\]~1\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[3\]~1" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[2\]~2 " "Warning (12110): Net \"outULA\[2\]~2\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[2\]~2" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outULA\[1\]~3 " "Warning (12110): Net \"outULA\[1\]~3\" is missing source, defaulting to GND" {  } { { "ProjetoCPU.v" "outULA\[1\]~3" { Text "E:/Users/jhfs/Documents/ProjetoCPU/ProjetoCPU.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 23 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4419 " "Info: Peak virtual memory: 4419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 17:19:52 2019 " "Info: Processing ended: Tue Dec 10 17:19:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
