<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SHF:Small: OSCARS:  Optimizing Self-Configurable Analog ICs for Reliability and Security</AwardTitle>
<AwardEffectiveDate>10/01/2018</AwardEffectiveDate>
<AwardExpirationDate>09/30/2021</AwardExpirationDate>
<AwardAmount>400000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>The production of computer chips, specifically analog designs, has largely moved offshore in recent years, reducing design complexity and fabrication cost, because the foundries and the manufacturing process have become expensive. Such chips suffer from two problems: imprecise manufacturing of devices at physical limits and attacks from the untrusted foundry. This project develops solutions that can solve both the problems at once. The project also will engage with and teach the next generation of cybersecurity experts using puzzle-, challenge-, and competition-based educational and outreach activities at the high-school, undergraduate, and graduate levels.&lt;br/&gt;&lt;br/&gt;The goal of this research is to develop a versatile analog IC design platform that can achieve simultaneous resiliency attacks from the untrusted foundry and improve performance in the presence of imprecise manufacturing.  The main approach is built-in self-configuration enabled by efficient circuit implementation of power-on optimization, which is enhanced by logic locking, and systematic design-time optimization. The approach entails identifying the optimal tuning values to make the analog design perform as desired; these tuning knob values are kept as a secret to prevent attacks.&lt;br/&gt;&lt;br/&gt;This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.</AbstractNarration>
<MinAmdLetterDate>06/11/2018</MinAmdLetterDate>
<MaxAmdLetterDate>06/11/2018</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>1815583</AwardID>
<Investigator>
<FirstName>Jiang</FirstName>
<LastName>Hu</LastName>
<EmailAddress>jianghu@ece.tamu.edu</EmailAddress>
<StartDate>06/11/2018</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Edgar</FirstName>
<LastName>Sanchez-Sinencio</LastName>
<EmailAddress>s-sanchez@tamu.edu</EmailAddress>
<StartDate>06/11/2018</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Jeyavijayan</FirstName>
<LastName>Rajendran</LastName>
<EmailAddress>jv.rajendran@tamu.edu</EmailAddress>
<StartDate>06/11/2018</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Texas A&amp;M Engineering Experiment Station</Name>
<CityName>College Station</CityName>
<ZipCode>778454645</ZipCode>
<PhoneNumber>9798477635</PhoneNumber>
<StreetAddress>TEES State Headquarters Bldg.</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Texas</StateName>
<StateCode>TX</StateCode>
</Institution>
<ProgramElement>
<Code>7798</Code>
<Text>SOFTWARE &amp; HARDWARE FOUNDATION</Text>
</ProgramElement>
<ProgramElement>
<Code>8060</Code>
<Text>Secure &amp;Trustworthy Cyberspace</Text>
</ProgramElement>
<ProgramReference>
<Code>7434</Code>
<Text>CNCI</Text>
</ProgramReference>
<ProgramReference>
<Code>7923</Code>
<Text>SMALL PROJECT</Text>
</ProgramReference>
<ProgramReference>
<Code>7945</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYST</Text>
</ProgramReference>
</Award>
</rootTag>
