// M MUSTAFA KARATAÅž
// 2230356164
// BBM_233 Verilog assigment II
module dff (
    input D,      // Data input
    input CLK,    // Clock input
    input RESET,  // Asynchronous reset, active high
    output reg Q  // Output
);
    // Your code goes here.  DO NOT change anything that is already given! Otherwise, you will not be able to pass the tests!

    always @(posedge CLK or posedge RESET) begin
        if (RESET) begin
            Q <= 1'b0; // 
        end else begin
            Q <= D; // 
        end
    end
endmodule