--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml idea_com.twx idea_com.ncd -o idea_com.twr idea_com.pcf -ucf
idea_hw.ucf

Design file:              idea_com.ncd
Physical constraint file: idea_com.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2607 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.637ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_28 (SLICE_X18Y86.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X21Y75.F1      net (fanout=3)        0.864   clk_div_1/counter<1>
    SLICE_X21Y75.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (4.073ns logic, 2.564ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_28 (FF)
  Destination:          clk_div_1/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_28 to clk_div_1/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y86.XQ      Tcko                  0.592   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    SLICE_X19Y80.F1      net (fanout=3)        1.380   clk_div_1/counter<28>
    SLICE_X19Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.423ns logic, 3.124ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_26 (FF)
  Destination:          clk_div_1/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_26 to clk_div_1/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.XQ      Tcko                  0.592   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    SLICE_X19Y79.G1      net (fanout=3)        1.404   clk_div_1/counter<26>
    SLICE_X19Y79.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X19Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X19Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (3.380ns logic, 3.148ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_29 (SLICE_X18Y86.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X21Y75.F1      net (fanout=3)        0.864   clk_div_1/counter<1>
    SLICE_X21Y75.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (4.073ns logic, 2.564ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_28 (FF)
  Destination:          clk_div_1/counter_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_28 to clk_div_1/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y86.XQ      Tcko                  0.592   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    SLICE_X19Y80.F1      net (fanout=3)        1.380   clk_div_1/counter<28>
    SLICE_X19Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.423ns logic, 3.124ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_26 (FF)
  Destination:          clk_div_1/counter_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_26 to clk_div_1/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.XQ      Tcko                  0.592   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    SLICE_X19Y79.G1      net (fanout=3)        1.404   clk_div_1/counter<26>
    SLICE_X19Y79.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X19Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X19Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y86.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y86.CLK     Tsrck                 0.910   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (3.380ns logic, 3.148ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_30 (SLICE_X18Y87.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y72.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X21Y75.F1      net (fanout=3)        0.864   clk_div_1/counter<1>
    SLICE_X21Y75.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X21Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X21Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X21Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X21Y79.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X21Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y87.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y87.CLK     Tsrck                 0.910   clk_div_1/counter<30>
                                                       clk_div_1/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (4.073ns logic, 2.564ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_28 (FF)
  Destination:          clk_div_1/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_28 to clk_div_1/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y86.XQ      Tcko                  0.592   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    SLICE_X19Y80.F1      net (fanout=3)        1.380   clk_div_1/counter<28>
    SLICE_X19Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y87.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y87.CLK     Tsrck                 0.910   clk_div_1/counter<30>
                                                       clk_div_1/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.423ns logic, 3.124ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_26 (FF)
  Destination:          clk_div_1/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_26 to clk_div_1/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.XQ      Tcko                  0.592   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    SLICE_X19Y79.G1      net (fanout=3)        1.404   clk_div_1/counter<26>
    SLICE_X19Y79.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X19Y80.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X19Y80.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X20Y80.G4      net (fanout=2)        0.602   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X20Y80.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X18Y87.SR      net (fanout=16)       1.142   clk_div_1/counter_and0000
    SLICE_X18Y87.CLK     Tsrck                 0.910   clk_div_1/counter<30>
                                                       clk_div_1/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (3.380ns logic, 3.148ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_24 (SLICE_X18Y84.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_24 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_24 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.XQ      Tcko                  0.474   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    SLICE_X18Y84.F4      net (fanout=3)        0.329   clk_div_1/counter<24>
    SLICE_X18Y84.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<24>
                                                       clk_div_1/counter<24>_rt
                                                       clk_div_1/Mcount_counter_xor<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.321ns logic, 0.329ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_28 (SLICE_X18Y86.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_28 (FF)
  Destination:          clk_div_1/counter_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_28 to clk_div_1/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y86.XQ      Tcko                  0.474   clk_div_1/counter<28>
                                                       clk_div_1/counter_28
    SLICE_X18Y86.F4      net (fanout=3)        0.333   clk_div_1/counter<28>
    SLICE_X18Y86.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<28>
                                                       clk_div_1/counter<28>_rt
                                                       clk_div_1/Mcount_counter_xor<28>
                                                       clk_div_1/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (1.321ns logic, 0.333ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_18 (SLICE_X18Y81.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_18 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_18 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y81.XQ      Tcko                  0.474   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    SLICE_X18Y81.F3      net (fanout=3)        0.355   clk_div_1/counter<18>
    SLICE_X18Y81.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<18>
                                                       clk_div_1/counter<18>_rt
                                                       clk_div_1/Mcount_counter_xor<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (1.321ns logic, 0.355ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_0/CK
  Location pin: SLICE_X18Y72.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_1/CK
  Location pin: SLICE_X18Y72.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<2>/CLK
  Logical resource: clk_div_1/counter_2/CK
  Location pin: SLICE_X18Y73.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.637|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2607 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   6.637ns{1}   (Maximum frequency: 150.670MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 18 12:42:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



