# Copyright (C) 2006 Microchip Technology Inc. and its subsidiaries
#
# SPDX-License-Identifier: MIT

config LINK_ADDR
	string
	default "0x200000" if SAMA5D4  || SAMA5D2
	default "0x100000" if SAMA7G5
	default "0x300000"


config TOP_OF_MEMORY
	string
	default "0x310000"	if SAM9X60
	default "0x310000"	if SAMA5D3X
	default "0x210000"	if SAMA5D4
	default "0x210000"	if SAMA5D2
	default "0x120000"	if SAMA7G5
	help
	    The top address of internal SRAM

config CPU_HAS_TRUSTZONE
	bool
	default n

config CPU_HAS_TZC400
	bool
	default n

config CPU_V7
	bool
	default n

config HAS_PMIC_ACT8865
	bool
	default n

config SUPPORT_PM
	bool
	default n

config HAS_ONE_WIRE
	bool
	default n

config HAS_EEPROM
	bool
	default n

config HAS_EHT0_PHY
	bool
	default n

config HAS_EHT1_PHY
	bool
	default n

config HAS_AUDIO_CODEC
	bool
	default n

config HAS_HDMI
	bool
	default n

config CORE_ARM926EJS
	bool
	default n

config CORE_CORTEX_A5
	bool
	default n

config CORE_CORTEX_A7
	bool
	default n

config CPU_HAS_UMCTL2
	bool
	default n

config CPU_HAS_DDRC
	bool
	default n

config CPU_HAS_SDDRC
	bool
	default n

config CPU_HAS_SDRAMC
	bool
	default n

config CPU_HAS_SCKC
	bool
	default n

config CPU_HAS_H32MXDIV
	bool
	default n

config CPU_HAS_HSMCI0
	bool
	default n

config CPU_HAS_HSMCI1
	bool
	default n

config CPU_HAS_HSMCI2
	bool
	default n

config CPU_HAS_MCI0
	bool
	default n

config CPU_HAS_MCI1
	bool
	default n

config CPU_HAS_SDHC0
	bool
	default n

config CPU_HAS_SDHC1
	bool
	default n

config CPU_HAS_SDHC2
	bool
	default n

config CPU_HAS_SPI
	bool
	default n

config CPU_HAS_SPI_IOSET
	bool
	default n

config CPU_HAS_QSPI
	bool
	default n

config CPU_HAS_QSPI_IOSET
	bool
	default n

config CPU_HAS_SCLK_BYPASS
	bool
	default n
