<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HTCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">HTCR, Hyp Translation Control Register</h1><p>The HTCR characteristics are:</p><h2>Purpose</h2>
          <p>The control register for stage 1 of the EL2 translation regime.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>This stage of translation always uses the Long-descriptor translation table format.</p>
          </div>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Virtual memory control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T2==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T2==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register HTCR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-tcr_el2.html">TCR_EL2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>HTCR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The HTCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr" colspan="1"><a href="#IMPDEF">IMP DEF</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#SH0">SH0</a></td><td class="lr" colspan="2"><a href="#ORGN0">ORGN0</a></td><td class="lr" colspan="2"><a href="#IRGN0">IRGN0</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#T0SZ">T0SZ</a></td></tr></tbody></table><h4 id="1">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="IMP DEF">IMP DEF, bit [30]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="0">
                Bits [29:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="1">
                Bit [23]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bits [22:14]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SH0">SH0, bits [13:12]
                  </h4>
              <p>Shareability attribute for memory associated with translation table walks using <a href="AArch32-httbr.html">HTTBR</a>.</p>
            <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable</p>
                </td></tr></table>
              <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
            <h4 id="ORGN0">ORGN0, bits [11:10]
                  </h4>
              <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch32-httbr.html">HTTBR</a>.</p>
            <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Outer Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="IRGN0">IRGN0, bits [9:8]
                  </h4>
              <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch32-httbr.html">HTTBR</a>.</p>
            <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Inner Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="0">
                Bits [7:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="T0SZ">T0SZ, bits [2:0]
                  </h4>
              <p>The size offset of the memory region addressed by <a href="AArch32-httbr.html">HTTBR</a>. The region size is 2<sup>(32-T0SZ)</sup> bytes.</p>
            <h2>Accessing the HTCR</h2><p>To access the HTCR:</p><p class="asm-code">MRC p15,4,&lt;Rt&gt;,c2,c0,2 ; Read HTCR into Rt</p><p class="asm-code">MCR p15,4,&lt;Rt&gt;,c2,c0,2 ; Write Rt to HTCR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>100</td><td>0010</td><td>0000</td><td>010</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
