{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697198186206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697198186206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 17:26:26 2023 " "Processing started: Fri Oct 13 17:26:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697198186206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697198186206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_Divider -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_Divider -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697198186206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697198186521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697198186521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Struct " "Found design unit 1: Testbench-Struct" {  } { { "Testbench.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192743 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697198192743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-bhv " "Found design unit 1: clock_divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192743 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697198192743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_Sw-str " "Found design unit 1: Led_Sw-str" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_Sw " "Found entity 1: Led_Sw" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-Struct " "Found design unit 1: CLOCK-Struct" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_Led-Struct " "Found design unit 1: Testbench_Led-Struct" {  } { { "Testbench_Led.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Testbench_Led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_Led " "Found entity 1: Testbench_Led" {  } { { "Testbench_Led.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Testbench_Led.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697198192759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Led_Sw " "Elaborating entity \"Led_Sw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697198192790 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led Led_Sw.vhd(24) " "VHDL Signal Declaration warning at Led_Sw.vhd(24): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led Led_Sw.vhd(90) " "VHDL Process Statement warning at Led_Sw.vhd(90): signal \"led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led Led_Sw.vhd(95) " "VHDL Process Statement warning at Led_Sw.vhd(95): signal \"led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Led_Sw.vhd(96) " "VHDL Process Statement warning at Led_Sw.vhd(96): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse_counter Led_Sw.vhd(97) " "VHDL Process Statement warning at Led_Sw.vhd(97): signal \"reverse_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds Led_Sw.vhd(38) " "VHDL Process Statement warning at Led_Sw.vhd(38): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Led_Sw.vhd(38) " "VHDL Process Statement warning at Led_Sw.vhd(38): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reverse_counter Led_Sw.vhd(38) " "VHDL Process Statement warning at Led_Sw.vhd(38): inferring latch(es) for signal or variable \"reverse_counter\", which holds its previous value in one or more paths through the process" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[0\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[0\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[1\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[1\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[2\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[2\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[3\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[3\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[4\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[4\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[5\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[5\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[6\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[6\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reverse_counter\[7\] Led_Sw.vhd(38) " "Inferred latch for \"reverse_counter\[7\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[8\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[9\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[10\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[11\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[12\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[13\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[14\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[15\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[16\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[17\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[18\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[19\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[20\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[21\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[22\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[23\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[24\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[25\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[26\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[27\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[28\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[29\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[30\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] Led_Sw.vhd(38) " "Inferred latch for \"counter\[31\]\" at Led_Sw.vhd(38)" {  } { { "Led_Sw.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192790 "|Led_Sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:clock_1 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:clock_1\"" {  } { { "Led_Sw.vhd" "clock_1" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/Led_Sw.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697198192806 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CLOCK.vhd(21) " "VHDL Process Statement warning at CLOCK.vhd(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count CLOCK.vhd(26) " "VHDL Process Statement warning at CLOCK.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CLOCK.vhd(26) " "VHDL Process Statement warning at CLOCK.vhd(26): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count CLOCK.vhd(30) " "VHDL Process Statement warning at CLOCK.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CLOCK.vhd(30) " "VHDL Process Statement warning at CLOCK.vhd(30): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count CLOCK.vhd(34) " "VHDL Process Statement warning at CLOCK.vhd(34): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CLOCK.vhd(34) " "VHDL Process Statement warning at CLOCK.vhd(34): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count CLOCK.vhd(38) " "VHDL Process Statement warning at CLOCK.vhd(38): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n CLOCK.vhd(38) " "VHDL Process Statement warning at CLOCK.vhd(38): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode CLOCK.vhd(43) " "VHDL Process Statement warning at CLOCK.vhd(43): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode CLOCK.vhd(15) " "VHDL Process Statement warning at CLOCK.vhd(15): inferring latch(es) for signal or variable \"mode\", which holds its previous value in one or more paths through the process" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[0\] CLOCK.vhd(15) " "Inferred latch for \"mode\[0\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[1\] CLOCK.vhd(15) " "Inferred latch for \"mode\[1\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[2\] CLOCK.vhd(15) " "Inferred latch for \"mode\[2\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[3\] CLOCK.vhd(15) " "Inferred latch for \"mode\[3\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[4\] CLOCK.vhd(15) " "Inferred latch for \"mode\[4\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[5\] CLOCK.vhd(15) " "Inferred latch for \"mode\[5\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[6\] CLOCK.vhd(15) " "Inferred latch for \"mode\[6\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[7\] CLOCK.vhd(15) " "Inferred latch for \"mode\[7\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[8\] CLOCK.vhd(15) " "Inferred latch for \"mode\[8\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[9\] CLOCK.vhd(15) " "Inferred latch for \"mode\[9\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[10\] CLOCK.vhd(15) " "Inferred latch for \"mode\[10\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[11\] CLOCK.vhd(15) " "Inferred latch for \"mode\[11\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[12\] CLOCK.vhd(15) " "Inferred latch for \"mode\[12\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[13\] CLOCK.vhd(15) " "Inferred latch for \"mode\[13\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[14\] CLOCK.vhd(15) " "Inferred latch for \"mode\[14\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[15\] CLOCK.vhd(15) " "Inferred latch for \"mode\[15\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[16\] CLOCK.vhd(15) " "Inferred latch for \"mode\[16\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[17\] CLOCK.vhd(15) " "Inferred latch for \"mode\[17\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[18\] CLOCK.vhd(15) " "Inferred latch for \"mode\[18\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[19\] CLOCK.vhd(15) " "Inferred latch for \"mode\[19\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[20\] CLOCK.vhd(15) " "Inferred latch for \"mode\[20\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[21\] CLOCK.vhd(15) " "Inferred latch for \"mode\[21\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[22\] CLOCK.vhd(15) " "Inferred latch for \"mode\[22\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[23\] CLOCK.vhd(15) " "Inferred latch for \"mode\[23\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[24\] CLOCK.vhd(15) " "Inferred latch for \"mode\[24\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[25\] CLOCK.vhd(15) " "Inferred latch for \"mode\[25\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[26\] CLOCK.vhd(15) " "Inferred latch for \"mode\[26\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[27\] CLOCK.vhd(15) " "Inferred latch for \"mode\[27\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[28\] CLOCK.vhd(15) " "Inferred latch for \"mode\[28\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[29\] CLOCK.vhd(15) " "Inferred latch for \"mode\[29\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[30\] CLOCK.vhd(15) " "Inferred latch for \"mode\[30\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[31\] CLOCK.vhd(15) " "Inferred latch for \"mode\[31\]\" at CLOCK.vhd(15)" {  } { { "CLOCK.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_8_Friday/Lab Codes/CLOCK.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697198192806 "|Led_Sw|CLOCK:clock_1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697198192884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 17:26:32 2023 " "Processing ended: Fri Oct 13 17:26:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697198192884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697198192884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697198192884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697198192884 ""}
