mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  --jobs 32 #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:37693
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/xclbin/vadd.hw.xo.compile_summary, at Wed Mar 10 15:43:00 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Mar 10 15:43:00 2021
Running Rule Check Server on port:41105
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Wed Mar 10 15:43:01 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule 'store' operation ('distance_LUT_0_0_addr_1_write_ln250', /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:250) of variable 'tmp.dist_8', /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:235 on array 'distance_LUT_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'distance_LUT_0_0'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 63.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule 'store' operation ('output_array_0_vec_ID_addr_2_write_ln414', /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:414->/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:32) of variable 'tmp.vec_ID', /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:414->/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:32 on array 'output_array[0].vec_ID', /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:401->/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/src/vadd.cpp:32 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_array_0_vec_ID'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [v++ 204-61] Pipelining loop 'Loop 2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 191.79 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
Add Instance PQ_lookup_computation_wrapper_10000_32_200_s PQ_lookup_computation_wrapper_10000_32_200_U0 7504
Add Instance PQ_lookup_computation_wrapper_10000_32_200_Loop_1_proc57 PQ_lookup_computation_wrapper_10000_32_200_Loop_1_proc57_U0 2454
Add Instance init_distance_LUT grp_init_distance_LUT_fu_4662 4662
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5202 5202
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5253 5253
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5304 5304
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5355 5355
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5406 5406
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5457 5457
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5508 5508
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5559 5559
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5610 5610
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5661 5661
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5712 5712
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5763 5763
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5814 5814
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5865 5865
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5916 5916
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_5967 5967
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6018 6018
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6069 6069
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6120 6120
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6171 6171
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6222 6222
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6273 6273
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6324 6324
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6375 6375
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6426 6426
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6477 6477
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6528 6528
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6579 6579
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6630 6630
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6681 6681
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6732 6732
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6783 6783
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6834 6834
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6885 6885
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6936 6936
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_6987 6987
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7038 7038
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7089 7089
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7140 7140
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7191 7191
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7242 7242
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7293 7293
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7344 7344
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7395 7395
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7446 7446
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7497 7497
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7548 7548
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7599 7599
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7650 7650
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7701 7701
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7752 7752
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7803 7803
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7854 7854
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7905 7905
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_7956 7956
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8007 8007
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8058 8058
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8109 8109
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8160 8160
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8211 8211
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8262 8262
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8313 8313
Add Instance PQ_lookup_computation_200_s grp_PQ_lookup_computation_200_s_fu_8364 8364
Add Instance dummy_PQ_result_sender_200_s grp_dummy_PQ_result_sender_200_s_fu_8415 8415
Add Instance consume_and_write_result_10000_32_200_s consume_and_write_result_10000_32_200_U0 8724
Add Instance dummy_single_PQ_sender_10000_32_200_s dummy_single_PQ_sender_10000_32_200_U0 8859
Add Instance dummy_distance_LUT_sender_10000_32_s dummy_distance_LUT_sender_10000_32_U0 9934
Add Instance dummy_last_valid_channel_sender_10000_32_s dummy_last_valid_channel_sender_10000_32_U0 9954
Add Instance vadd_entry12 vadd_entry12_U0 9959
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 0h 15m 24s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo --jobs 32 #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:32981
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/xclbin/vadd.hw.xclbin.link_summary, at Wed Mar 10 15:58:26 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Mar 10 15:58:26 2021
Running Rule Check Server on port:45087
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Wed Mar 10 15:58:27 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:58:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Mar 10 15:58:41 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_info_start_addr_and_scanned_entries_every_cell' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:58:44] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:58:51] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 333622 ; free virtual = 431702
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:58:51] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.HBM_in0:HBM[0] -sp vadd_1.HBM_in1:HBM[1] -sp vadd_1.HBM_in2:HBM[2] -sp vadd_1.HBM_in3:HBM[3] -sp vadd_1.HBM_in4:HBM[4] -sp vadd_1.HBM_in5:HBM[5] -sp vadd_1.HBM_in6:HBM[6] -sp vadd_1.HBM_in7:HBM[7] -sp vadd_1.HBM_in8:HBM[8] -sp vadd_1.HBM_in9:HBM[9] -sp vadd_1.HBM_in10:HBM[10] -sp vadd_1.HBM_in11:HBM[11] -sp vadd_1.HBM_in12:HBM[12] -sp vadd_1.HBM_in13:HBM[13] -sp vadd_1.HBM_in14:HBM[14] -sp vadd_1.HBM_in15:HBM[15] -sp vadd_1.HBM_in16:HBM[16] -sp vadd_1.HBM_in17:HBM[17] -sp vadd_1.HBM_in18:HBM[18] -sp vadd_1.HBM_in19:HBM[19] -sp vadd_1.HBM_in20:HBM[20] -sp vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell:HBM[21] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_info_start_addr_and_scanned_entries_every_cell, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in0 to HBM[0] for directive vadd_1.HBM_in0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in1 to HBM[1] for directive vadd_1.HBM_in1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in2 to HBM[2] for directive vadd_1.HBM_in2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in3 to HBM[3] for directive vadd_1.HBM_in3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in4 to HBM[4] for directive vadd_1.HBM_in4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in5 to HBM[5] for directive vadd_1.HBM_in5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in6 to HBM[6] for directive vadd_1.HBM_in6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in7 to HBM[7] for directive vadd_1.HBM_in7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in8 to HBM[8] for directive vadd_1.HBM_in8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in9 to HBM[9] for directive vadd_1.HBM_in9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in10 to HBM[10] for directive vadd_1.HBM_in10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in11 to HBM[11] for directive vadd_1.HBM_in11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in12 to HBM[12] for directive vadd_1.HBM_in12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in13 to HBM[13] for directive vadd_1.HBM_in13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in14 to HBM[14] for directive vadd_1.HBM_in14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in15 to HBM[15] for directive vadd_1.HBM_in15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in16 to HBM[16] for directive vadd_1.HBM_in16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in17 to HBM[17] for directive vadd_1.HBM_in17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in18 to HBM[18] for directive vadd_1.HBM_in18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in19 to HBM[19] for directive vadd_1.HBM_in19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in20 to HBM[20] for directive vadd_1.HBM_in20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell to HBM[21] for directive vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [15:58:57] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 334441 ; free virtual = 432524
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:58:57] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:59:00] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 334318 ; free virtual = 432412
INFO: [v++ 60-1441] [15:59:00] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 334338 ; free virtual = 432432
INFO: [v++ 60-1443] [15:59:00] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [15:59:03] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 334316 ; free virtual = 432411
INFO: [v++ 60-1443] [15:59:03] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo --jobs 32  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [15:59:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 334324 ; free virtual = 432422
INFO: [v++ 60-1443] [15:59:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g -j 32 --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[16:00:19] Run vpl: Step create_project: Started
Creating Vivado project.
[16:00:22] Run vpl: Step create_project: Completed
[16:00:22] Run vpl: Step create_bd: Started
[16:02:06] Run vpl: Step create_bd: RUNNING...
[16:03:44] Run vpl: Step create_bd: RUNNING...
[16:05:18] Run vpl: Step create_bd: RUNNING...
[16:07:01] Run vpl: Step create_bd: RUNNING...
[16:08:34] Run vpl: Step create_bd: RUNNING...
[16:08:36] Run vpl: Step create_bd: Completed
[16:08:36] Run vpl: Step update_bd: Started
[16:10:15] Run vpl: Step update_bd: RUNNING...
[16:11:02] Run vpl: Step update_bd: Completed
[16:11:02] Run vpl: Step generate_target: Started
[16:12:40] Run vpl: Step generate_target: RUNNING...
[16:14:20] Run vpl: Step generate_target: RUNNING...
[16:15:50] Run vpl: Step generate_target: RUNNING...
[16:17:28] Run vpl: Step generate_target: RUNNING...
[16:19:05] Run vpl: Step generate_target: RUNNING...
[16:19:13] Run vpl: Step generate_target: Completed
[16:19:13] Run vpl: Step config_hw_runs: Started
[16:19:58] Run vpl: Step config_hw_runs: Completed
[16:19:58] Run vpl: Step synth: Started
[16:21:11] Block-level synthesis in progress, 0 of 45 jobs complete, 32 jobs running.
[16:22:04] Block-level synthesis in progress, 0 of 45 jobs complete, 32 jobs running.
[16:23:08] Block-level synthesis in progress, 4 of 45 jobs complete, 28 jobs running.
[16:24:17] Block-level synthesis in progress, 27 of 45 jobs complete, 16 jobs running.
[16:25:27] Block-level synthesis in progress, 29 of 45 jobs complete, 14 jobs running.
[16:26:37] Block-level synthesis in progress, 41 of 45 jobs complete, 3 jobs running.
[16:27:41] Block-level synthesis in progress, 42 of 45 jobs complete, 3 jobs running.
[16:28:55] Block-level synthesis in progress, 42 of 45 jobs complete, 3 jobs running.
[16:30:12] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:29:26] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:30:39] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:31:54] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:33:09] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:34:24] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:35:40] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:36:58] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:38:15] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:39:31] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:40:47] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:42:06] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:43:25] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:44:43] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:46:02] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:47:22] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:48:39] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:49:55] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:51:13] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:52:32] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:53:48] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:55:06] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[16:56:28] Block-level synthesis in progress, 45 of 45 jobs complete, 0 jobs running.
[16:57:21] Top-level synthesis in progress.
[16:58:51] Top-level synthesis in progress.
[17:00:08] Top-level synthesis in progress.
[17:01:27] Top-level synthesis in progress.
[17:02:45] Top-level synthesis in progress.
[17:04:05] Top-level synthesis in progress.
[17:05:26] Top-level synthesis in progress.
[17:06:47] Top-level synthesis in progress.
[17:08:05] Top-level synthesis in progress.
[17:09:24] Top-level synthesis in progress.
[17:10:44] Top-level synthesis in progress.
[17:12:02] Top-level synthesis in progress.
[17:13:21] Top-level synthesis in progress.
[17:14:38] Top-level synthesis in progress.
[17:15:57] Top-level synthesis in progress.
[17:17:16] Top-level synthesis in progress.
[17:18:39] Top-level synthesis in progress.
[17:19:55] Top-level synthesis in progress.
[17:21:12] Top-level synthesis in progress.
[17:22:30] Top-level synthesis in progress.
[17:23:47] Top-level synthesis in progress.
[17:25:08] Top-level synthesis in progress.
[17:26:25] Top-level synthesis in progress.
[17:27:41] Top-level synthesis in progress.
[17:28:58] Top-level synthesis in progress.
[17:30:16] Top-level synthesis in progress.
[17:31:34] Top-level synthesis in progress.
[17:32:50] Top-level synthesis in progress.
[17:34:09] Top-level synthesis in progress.
[17:35:27] Top-level synthesis in progress.
[17:36:49] Top-level synthesis in progress.
[17:38:09] Top-level synthesis in progress.
[17:39:37] Top-level synthesis in progress.
[17:40:56] Top-level synthesis in progress.
[17:42:12] Top-level synthesis in progress.
[17:43:29] Top-level synthesis in progress.
[17:44:44] Top-level synthesis in progress.
[17:45:59] Top-level synthesis in progress.
[17:47:18] Top-level synthesis in progress.
[17:48:37] Top-level synthesis in progress.
[17:49:52] Top-level synthesis in progress.
[17:51:14] Top-level synthesis in progress.
[17:52:31] Top-level synthesis in progress.
[17:53:47] Top-level synthesis in progress.
[17:55:08] Top-level synthesis in progress.
[17:56:26] Top-level synthesis in progress.
[17:57:45] Top-level synthesis in progress.
[17:59:06] Top-level synthesis in progress.
[18:00:21] Top-level synthesis in progress.
[18:01:35] Top-level synthesis in progress.
[18:02:52] Top-level synthesis in progress.
[18:04:08] Top-level synthesis in progress.
[18:05:24] Top-level synthesis in progress.
[18:06:41] Top-level synthesis in progress.
[18:07:56] Top-level synthesis in progress.
[18:09:14] Top-level synthesis in progress.
[18:10:28] Top-level synthesis in progress.
[18:11:45] Top-level synthesis in progress.
[18:13:03] Top-level synthesis in progress.
[18:14:21] Top-level synthesis in progress.
[18:15:40] Top-level synthesis in progress.
[18:16:57] Top-level synthesis in progress.
[18:18:13] Top-level synthesis in progress.
[18:19:29] Top-level synthesis in progress.
[18:20:45] Top-level synthesis in progress.
[18:22:04] Top-level synthesis in progress.
[18:23:20] Top-level synthesis in progress.
[18:24:38] Top-level synthesis in progress.
[18:25:53] Top-level synthesis in progress.
[18:27:10] Top-level synthesis in progress.
[18:28:25] Top-level synthesis in progress.
[18:29:42] Top-level synthesis in progress.
[18:30:56] Top-level synthesis in progress.
[18:32:12] Top-level synthesis in progress.
[18:33:28] Top-level synthesis in progress.
[18:34:44] Top-level synthesis in progress.
[18:36:01] Top-level synthesis in progress.
[18:37:16] Top-level synthesis in progress.
[18:38:34] Top-level synthesis in progress.
[18:39:47] Top-level synthesis in progress.
[18:41:03] Top-level synthesis in progress.
[18:42:17] Top-level synthesis in progress.
[18:43:34] Top-level synthesis in progress.
[18:44:50] Top-level synthesis in progress.
[18:46:09] Top-level synthesis in progress.
[18:47:22] Top-level synthesis in progress.
[18:48:40] Top-level synthesis in progress.
[18:49:58] Top-level synthesis in progress.
[18:51:12] Top-level synthesis in progress.
[18:52:26] Top-level synthesis in progress.
[18:53:41] Top-level synthesis in progress.
[18:54:54] Top-level synthesis in progress.
[18:56:08] Top-level synthesis in progress.
[18:57:24] Top-level synthesis in progress.
[18:58:42] Top-level synthesis in progress.
[18:59:58] Top-level synthesis in progress.
[19:01:14] Top-level synthesis in progress.
[19:02:31] Top-level synthesis in progress.
[19:03:46] Top-level synthesis in progress.
[19:05:03] Top-level synthesis in progress.
[19:06:16] Top-level synthesis in progress.
[19:07:30] Top-level synthesis in progress.
[19:08:43] Top-level synthesis in progress.
[19:09:55] Top-level synthesis in progress.
[19:11:11] Top-level synthesis in progress.
[19:12:32] Top-level synthesis in progress.
[19:13:47] Top-level synthesis in progress.
[19:15:01] Top-level synthesis in progress.
[19:16:20] Top-level synthesis in progress.
[19:17:35] Top-level synthesis in progress.
[19:18:50] Top-level synthesis in progress.
[19:20:08] Top-level synthesis in progress.
[19:21:26] Top-level synthesis in progress.
[19:22:44] Top-level synthesis in progress.
[19:24:00] Top-level synthesis in progress.
[19:25:16] Top-level synthesis in progress.
[19:26:31] Top-level synthesis in progress.
[19:27:47] Top-level synthesis in progress.
[19:29:06] Top-level synthesis in progress.
[19:30:20] Top-level synthesis in progress.
[19:31:35] Top-level synthesis in progress.
[19:32:50] Top-level synthesis in progress.
[19:34:04] Top-level synthesis in progress.
[19:35:20] Top-level synthesis in progress.
[19:36:34] Top-level synthesis in progress.
[19:37:48] Top-level synthesis in progress.
[19:39:02] Top-level synthesis in progress.
[19:40:22] Top-level synthesis in progress.
[19:41:37] Top-level synthesis in progress.
[19:42:52] Top-level synthesis in progress.
[19:44:07] Top-level synthesis in progress.
[19:45:23] Top-level synthesis in progress.
[19:46:36] Top-level synthesis in progress.
[19:47:53] Top-level synthesis in progress.
[19:49:06] Top-level synthesis in progress.
[19:50:21] Top-level synthesis in progress.
[19:51:39] Top-level synthesis in progress.
[19:52:55] Top-level synthesis in progress.
[19:54:11] Top-level synthesis in progress.
[19:55:29] Top-level synthesis in progress.
[19:56:45] Top-level synthesis in progress.
[19:58:00] Top-level synthesis in progress.
[19:59:15] Top-level synthesis in progress.
[20:00:28] Top-level synthesis in progress.
[20:01:43] Top-level synthesis in progress.
[20:02:55] Top-level synthesis in progress.
[20:04:08] Top-level synthesis in progress.
[20:05:23] Top-level synthesis in progress.
[20:06:37] Top-level synthesis in progress.
[20:07:55] Top-level synthesis in progress.
[20:09:08] Top-level synthesis in progress.
[20:10:21] Top-level synthesis in progress.
[20:11:35] Top-level synthesis in progress.
[20:12:51] Top-level synthesis in progress.
[20:14:09] Top-level synthesis in progress.
[20:15:24] Top-level synthesis in progress.
[20:16:40] Top-level synthesis in progress.
[20:17:53] Top-level synthesis in progress.
[20:19:06] Top-level synthesis in progress.
[20:20:19] Top-level synthesis in progress.
[20:21:31] Top-level synthesis in progress.
[20:22:44] Top-level synthesis in progress.
[20:23:59] Top-level synthesis in progress.
[20:25:14] Top-level synthesis in progress.
[20:26:28] Top-level synthesis in progress.
[20:27:44] Top-level synthesis in progress.
[20:28:58] Top-level synthesis in progress.
[20:30:10] Top-level synthesis in progress.
[20:31:25] Top-level synthesis in progress.
[20:32:38] Top-level synthesis in progress.
[20:33:54] Top-level synthesis in progress.
[20:35:07] Top-level synthesis in progress.
[20:36:20] Top-level synthesis in progress.
[20:37:32] Top-level synthesis in progress.
[20:38:46] Top-level synthesis in progress.
[20:39:58] Top-level synthesis in progress.
[20:41:11] Top-level synthesis in progress.
[20:42:24] Top-level synthesis in progress.
[20:43:39] Top-level synthesis in progress.
[20:44:53] Top-level synthesis in progress.
[20:46:07] Top-level synthesis in progress.
[20:47:20] Top-level synthesis in progress.
[20:48:32] Top-level synthesis in progress.
[20:49:47] Top-level synthesis in progress.
[20:51:02] Top-level synthesis in progress.
[20:52:16] Top-level synthesis in progress.
[20:53:29] Top-level synthesis in progress.
[20:54:42] Top-level synthesis in progress.
[20:55:59] Top-level synthesis in progress.
[20:57:15] Top-level synthesis in progress.
[20:58:31] Top-level synthesis in progress.
[20:59:45] Top-level synthesis in progress.
[21:01:02] Top-level synthesis in progress.
[21:02:20] Top-level synthesis in progress.
[21:03:33] Top-level synthesis in progress.
[21:04:49] Top-level synthesis in progress.
[21:06:08] Top-level synthesis in progress.
[21:07:22] Top-level synthesis in progress.
[21:08:37] Top-level synthesis in progress.
[21:09:53] Top-level synthesis in progress.
[21:11:05] Top-level synthesis in progress.
[21:12:18] Top-level synthesis in progress.
[21:13:33] Top-level synthesis in progress.
[21:14:49] Top-level synthesis in progress.
[21:16:04] Top-level synthesis in progress.
[21:17:16] Top-level synthesis in progress.
[21:18:29] Top-level synthesis in progress.
[21:19:43] Top-level synthesis in progress.
[21:20:57] Top-level synthesis in progress.
[21:22:11] Top-level synthesis in progress.
[21:23:26] Top-level synthesis in progress.
[21:24:41] Top-level synthesis in progress.
[21:25:55] Top-level synthesis in progress.
[21:27:07] Top-level synthesis in progress.
[21:28:19] Top-level synthesis in progress.
[21:29:32] Top-level synthesis in progress.
[21:30:47] Top-level synthesis in progress.
[21:31:59] Top-level synthesis in progress.
[21:33:11] Top-level synthesis in progress.
[21:34:23] Top-level synthesis in progress.
[21:35:36] Top-level synthesis in progress.
[21:36:49] Top-level synthesis in progress.
[21:38:01] Top-level synthesis in progress.
[21:39:14] Top-level synthesis in progress.
[21:40:28] Top-level synthesis in progress.
[21:41:42] Top-level synthesis in progress.
[21:42:55] Top-level synthesis in progress.
[21:43:30] Run vpl: Step synth: Completed
[21:43:30] Run vpl: Step impl: Started
[22:08:06] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 06h 11m 21s 

[22:08:06] Starting logic optimization..
[22:10:25] Phase 1 Retarget
[22:11:34] Phase 2 Constant propagation
[22:12:42] Phase 3 Sweep
[22:16:10] Phase 4 BUFG optimization
[22:17:18] Phase 5 Shift Register Optimization
[22:17:18] Phase 6 Post Processing Netlist
[22:25:24] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 17m 17s 

[22:25:24] Starting logic placement..
[22:26:31] Phase 1 Placer Initialization
[22:26:31] Phase 1.1 Placer Initialization Netlist Sorting
[22:29:57] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:32:15] Phase 1.3 Build Placer Netlist Model
[22:36:51] Phase 1.4 Constrain Clocks/Macros
[22:38:00] Phase 2 Global Placement
[22:38:00] Phase 2.1 Floorplanning
[22:44:51] Phase 2.2 Global Placement Core
[22:57:31] Phase 2.2.1 Physical Synthesis In Placer
[23:03:17] Phase 3 Detail Placement
[23:03:17] Phase 3.1 Commit Multi Column Macros
[23:03:17] Phase 3.2 Commit Most Macros & LUTRAMs
[23:04:26] Phase 3.3 Area Swap Optimization
[23:05:34] Phase 3.4 Pipeline Register Optimization
[23:05:34] Phase 3.5 IO Cut Optimizer
[23:05:34] Phase 3.6 Fast Optimization
[23:06:43] Phase 3.7 Small Shape DP
[23:06:43] Phase 3.7.1 Small Shape Clustering
[23:07:51] Phase 3.7.2 Flow Legalize Slice Clusters
[23:07:51] Phase 3.7.3 Slice Area Swap
[23:10:08] Phase 3.7.4 Commit Slice Clusters
[23:11:16] Phase 3.8 Place Remaining
[23:11:16] Phase 3.9 Re-assign LUT pins
[23:12:25] Phase 3.10 Pipeline Register Optimization
[23:12:25] Phase 3.11 Fast Optimization
[23:14:43] Phase 4 Post Placement Optimization and Clean-Up
[23:14:43] Phase 4.1 Post Commit Optimization
[23:17:01] Phase 4.1.1 Post Placement Optimization
[23:17:01] Phase 4.1.1.1 BUFG Insertion
[23:30:54] Phase 4.1.1.2 BUFG Replication
[23:32:03] Phase 4.1.1.3 Replication
[23:32:03] Phase 4.2 Post Placement Cleanup
[23:34:23] Phase 4.3 Placer Reporting
[23:34:23] Phase 4.4 Final Placement Cleanup
[23:54:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 29m 25s 

[23:54:49] Starting logic routing..
[23:57:15] Phase 1 Build RT Design
[00:02:10] Phase 2 Router Initialization
[00:02:10] Phase 2.1 Fix Topology Constraints
[00:02:10] Phase 2.2 Pre Route Cleanup
[00:03:22] Phase 2.3 Global Clock Net Routing
[00:04:32] Phase 2.4 Update Timing
[00:09:15] Phase 2.5 Update Timing for Bus Skew
[00:09:15] Phase 2.5.1 Update Timing
[00:11:35] Phase 3 Initial Routing
[00:13:58] Phase 4 Rip-up And Reroute
[00:13:58] Phase 4.1 Global Iteration 0
[00:26:53] Phase 4.2 Global Iteration 1
[00:29:14] Phase 4.3 Global Iteration 2
[00:30:25] Phase 5 Delay and Skew Optimization
[00:30:25] Phase 5.1 Delay CleanUp
[00:30:25] Phase 5.1.1 Update Timing
[00:32:46] Phase 5.2 Clock Skew Optimization
[00:33:57] Phase 6 Post Hold Fix
[00:33:57] Phase 6.1 Hold Fix Iter
[00:33:57] Phase 6.1.1 Update Timing
[00:35:08] Phase 6.1.2 Lut RouteThru Assignment for hold
[00:36:18] Phase 6.2 Additional Hold Fix
[00:38:40] Phase 7 Route finalize
[00:38:40] Phase 8 Verifying routed nets
[00:39:51] Phase 9 Depositing Routes
[00:41:01] Phase 10 Route finalize
[00:41:01] Phase 11 Post Router Timing
[00:43:26] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 48m 35s 

[00:43:26] Starting bitstream generation..
Starting optional post-route physical design optimization.
[00:53:14] Phase 1 Physical Synthesis Initialization
[00:56:51] Phase 2 SLL Register Hold Fix Optimization
[00:58:03] Phase 3 Critical Path Optimization
[00:58:03] Phase 4 Hold Fix Optimization
Finished optional post-route physical design optimization.
[01:18:39] Creating bitmap...
[01:25:54] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[01:25:54] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 42m 28s 
[01:25:23] Run vpl: Step impl: Completed
[01:26:00] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:26:05] Run run_link: Step vpl: Completed
Time (s): cpu = 00:07:56 ; elapsed = 09:29:21 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 274672 ; free virtual = 419873
INFO: [v++ 60-1443] [01:26:05] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 140, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/address_map.xml -sdsl /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/sdsl.dat -xclbin /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/xclbin_orig.xml -rtd /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.rtd -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:26:10] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 274255 ; free virtual = 419455
INFO: [v++ 60-1443] [01:26:10] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.rtd --append-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xml --add-section SYSTEM_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 3896 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 63343499 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 8716 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 182608 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 27374 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (63596657 bytes) to the output file: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:26:10] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.34 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 274148 ; free virtual = 419409
INFO: [v++ 60-1443] [01:26:10] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xclbin.info --input /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/int/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [01:26:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 726.438 ; gain = 0.000 ; free physical = 274054 ; free virtual = 419315
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/xclbin/vadd.hw.ltx
INFO: [v++ 60-586] Created xclbin/vadd.hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html
	Timing Report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/logs/link/vivado.log
	Steps Log File: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/_x.hw/vadd/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 9h 27m 46s
emconfigutil --platform xilinx_u280_xdma_201920_3 --od ./xclbin

****** configutil v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
emulation configuration file `emconfig.json` is created in ./xclbin directory 
./host ./xclbin/vadd.hw.xclbin
XRT build version: 2.3.1301
Build hash: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Build date: 2019-10-24 20:05:16
Git branch: 2019.2
PID: 74622
UID: 522663
[Thu Mar 11 01:26:25 2021]
HOST: alveo0
EXE: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_distance_init_broadcast_3d_array/host
[XRT] WARNING: No devices found
[XRT] ERROR: No devices found
[XRT] ERROR: No devices found
[XRT] ERROR: No devices found
src/host.hpp:45 Error calling err = cl::Platform::get(&platforms), error code is: -1001
Makefile:122: recipe for target 'check' failed
make: *** [check] Error 1
