m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denlo/Documents/Quartus/FPGA_16FFT/simulation/modelsim
vadder3
Z1 !s110 1712315074
!i10b 1
!s100 2`adkc_=H`Q8f4>@Ab^1f3
I`BSFjn<fD3YfEz5O>^F<61
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1711715829
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1712315074.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT
Z8 tCvgOpt 0
vbutterfly2
R1
!i10b 1
!s100 2MCC`GM_LzOdZc_G0ceK?3
I<XIaOdJOlzVZS4RUl:[V?0
R2
R0
Z9 w1712216846
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!i113 1
R6
R7
R8
vchoose_harmonic
Z10 !s110 1712315075
!i10b 1
!s100 Y26PnA_5MeozHmF0agh:D3
IV:IbK6GEE3>;aL=6EAzP90
R2
R0
Z11 w1711354611
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v
L0 1
R4
r1
!s85 0
31
Z12 !s108 1712315075.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/choose_harmonic.v|
!i113 1
R6
R7
R8
vclock_divider
R1
!i10b 1
!s100 D^16]8zA7GXU]WBVBii150
ILSH?i?2_Zbeiz5KMz@9zj0
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!i113 1
R6
R7
R8
vcontrol_unit
R10
!i10b 1
!s100 VbRen7UZ<48klEke`nX^[1
I=Y<H;kM29Iej_>3AZ_4k[1
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v|
!i113 1
R6
R7
R8
vcontrol_unit_FFT32
Z13 !s110 1712315076
!i10b 1
!s100 `52Sm2`Aiiz_Am?UZnnD?3
I^o^Zh@LKJ6YlU0Kbj1N0c0
R2
R0
w1712228860
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit_FFT32.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit_FFT32.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit_FFT32.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit_FFT32.v|
!i113 1
R6
R7
R8
ncontrol_unit_@f@f@t32
vFFT16_top
R1
!i10b 1
!s100 PXnaA6OUDIJfbnP?WSZ>G2
I`On>[DSL>6:`>zRPk[FZD2
R2
R0
Z14 w1712297871
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v|
!i113 1
R6
R7
R8
n@f@f@t16_top
vFFT32_top
R10
!i10b 1
!s100 67iDTUPgRBd8ckac<_dbZ1
I9gG<[OHJ`XZMPzUJ8c=2P1
R2
R0
w1712308233
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v|
!i113 1
R6
R7
R8
n@f@f@t32_top
vFFT_for_OFDM
R1
!i10b 1
!s100 5zSllW3MWlXal8MMLiaQ[2
Il9i1JJddCagoH>kQCX3?J3
R2
R0
w1712304777
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT_for_OFDM.v|
!i113 1
R6
R7
R8
n@f@f@t_for_@o@f@d@m
vflash
R10
!i10b 1
!s100 oV]]A;lgHj]AO?j6T_6ch1
IPEUIZf34@[hkdDTkVLVIo0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!i113 1
R6
R7
R8
vget_negative
R1
!i10b 1
!s100 UnINTG;^_S;PC[0RL0=Hd3
IUogHGdQSYSZI:cE4QA<Df2
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!i113 1
R6
R7
R8
vmultiplier
R1
!i10b 1
!s100 C=nF5Le<V2b8gkYMoYgW:2
Io20kDLcS;FTPBc4B6<n?[0
R2
R0
R3
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!i113 1
R6
R7
R8
vmux2in1
R10
!i10b 1
!s100 ia90HPIM9JKAb=Ho7Bk:H1
I8Sk^m9Y[nNN3mPlZHdO:N0
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!i113 1
R6
R7
R8
vmux4in1
R10
!i10b 1
!s100 THle0c]^akz?4z7KL:zC13
Ibg8MWjO6iP[SQL7dRVBgJ0
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v|
!i113 1
R6
R7
R8
vmux4in1_complex
R10
!i10b 1
!s100 Dc3?2P`WM2BMlNn:4cLkN2
IdeJ8OV>2fE^HKPkF6oW^[3
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v|
!i113 1
R6
R7
R8
vmux64in1
R13
!i10b 1
!s100 ZM_^PW4>S3a=oOU3W]ai90
IJ:3PTINFbZJ4@T_C9YbBW3
R2
R0
w1712313952
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux64in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux64in1.v
L0 1
R4
r1
!s85 0
31
Z15 !s108 1712315076.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux64in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux64in1.v|
!i113 1
R6
R7
R8
vram_16_byte
R10
!i10b 1
!s100 zj2;`T2MBabVHKAO4Y63I3
I5R4V2Fa`Z43PB@e6FiIXG1
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v|
!i113 1
R6
R7
R8
vram_32_byte
R10
!i10b 1
!s100 M=mk2l5Fh4JPW3Si2AQF92
IUT3DNXJ82oB;b2Q`KZSOh0
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v|
!i113 1
R6
R7
R8
vrom_QAM4
R10
!i10b 1
!s100 EU[H7U>CljFDVWd:jKSl;1
I4<k=Z2Ge9NL5DMXaQTZ142
R2
R0
R11
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_QAM4.v|
!i113 1
R6
R7
R8
nrom_@q@a@m4
vrom_twiddle
R10
!i10b 1
!s100 YCddAD;XU[em9I?7`iPEB3
I7:9cXg4R:371_k?X<H:4H3
R2
R0
R14
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v|
!i113 1
R6
R7
R8
vtop
R10
!i10b 1
!s100 VmR6;:VbP`a9]X:[Yd5Ej1
I`22jBTONb<oS4f@92_Yl93
R2
R0
w1712314024
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top.v|
!i113 1
R6
R7
R8
vtop_tb
R13
!i10b 1
!s100 z:@c3ZW^KN:JDX<OKz[`O3
I^H9hahUiom?aYgPIbClzI2
R2
R0
w1712315046
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/top_tb.v|
!i113 1
R6
R7
R8
vUART_RX
R1
!i10b 1
!s100 9XBP7RmehP9X0A]O5a8[K0
I6cLAJZL6Q`2T=;K7PzI^50
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_RX.v|
!i113 1
R6
R7
R8
n@u@a@r@t_@r@x
vUART_TX
R1
!i10b 1
!s100 4Gz<YjN2Wo=Kk[eAJAcB<0
IPdj=1g7[P2]Zl1<d;?5kE0
R2
R0
R9
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v|
!i113 1
R6
R7
R8
n@u@a@r@t_@t@x
