vendor_name = ModelSim
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/Waveform.vwf
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo_tester.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/Baud_Rate_Generator.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver_tester.vhd
source_file = 1, output_files/Waveform.vwf
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/Waveform2.vwf
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter_tester.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_tester.vhd
source_file = 1, C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/db/Exercise7.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = mee_moo_tester
instance = comp, \KEY[1]~I , KEY[1], mee_moo_tester, 1
instance = comp, \KEY[0]~I , KEY[0], mee_moo_tester, 1
instance = comp, \SW[0]~I , SW[0], mee_moo_tester, 1
instance = comp, \u1|Selector1~0 , u1|Selector1~0, mee_moo_tester, 1
instance = comp, \KEY[1]~clk_delay_ctrl , KEY[1]~clk_delay_ctrl, mee_moo_tester, 1
instance = comp, \KEY[1]~clkctrl , KEY[1]~clkctrl, mee_moo_tester, 1
instance = comp, \u1|present_state.init , u1|present_state.init, mee_moo_tester, 1
instance = comp, \u1|Selector0~0 , u1|Selector0~0, mee_moo_tester, 1
instance = comp, \u1|present_state.idle , u1|present_state.idle, mee_moo_tester, 1
instance = comp, \SW[1]~I , SW[1], mee_moo_tester, 1
instance = comp, \u1|mee_out~0 , u1|mee_out~0, mee_moo_tester, 1
instance = comp, \LEDR[0]~I , LEDR[0], mee_moo_tester, 1
instance = comp, \LEDR[1]~I , LEDR[1], mee_moo_tester, 1
