# Reading pref.tcl
# do timer_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/Software/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:17 on Oct 24,2021
# vcom -reportprogress 300 -93 -work work E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_controller
# -- Compiling architecture bhv of timer_controller
# End time: 13:20:17 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:17 on Oct 24,2021
# vcom -reportprogress 300 -93 -work work E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/fsm.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture rch of fsm
# End time: 13:20:17 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:17 on Oct 24,2021
# vcom -reportprogress 300 -93 -work work E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_ckt.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer_ckt
# -- Compiling architecture arch of timer_ckt
# End time: 13:20:17 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:17 on Oct 24,2021
# vcom -reportprogress 300 -93 -work work E:/Academics/IIT Bombay/Repositories/VHDL/Endsem_Files_20d170033/timer_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_controller_tb
# -- Compiling architecture tb of timer_controller_tb
# End time: 13:20:17 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  timer_controller_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" timer_controller_tb 
# Start time: 13:20:18 on Oct 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timer_controller_tb(tb)
# Loading work.timer_controller(bhv)
# Loading ieee.numeric_std(body)
# Loading work.fsm(rch)
# Loading work.timer_ckt(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 us
# End time: 14:56:36 on Oct 24,2021, Elapsed time: 1:36:18
# Errors: 0, Warnings: 0
