set_property IOSTANDARD LVCMOS33 [get_ports S_FPGA_CLK]
set_property PACKAGE_PIN D14 [get_ports S_FPGA_CLK]

set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_ETH_PWR_EN]
set_property PACKAGE_PIN F14 [get_ports SFPGA_ETH_PWR_EN]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_TX_CLK]
set_property PACKAGE_PIN G11 [get_ports SFPGA_RGMII_TX_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_TXD[0]}]
set_property PACKAGE_PIN J11 [get_ports {SFPGA_RGMII_TXD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_TXD[1]}]
set_property PACKAGE_PIN J12 [get_ports {SFPGA_RGMII_TXD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_TXD[2]}]
set_property PACKAGE_PIN J13 [get_ports {SFPGA_RGMII_TXD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_TXD[3]}]
set_property PACKAGE_PIN J14 [get_ports {SFPGA_RGMII_TXD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_TX_CTL]
set_property PACKAGE_PIN K11 [get_ports SFPGA_RGMII_TX_CTL]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_RX_CLK]
set_property PACKAGE_PIN H11 [get_ports SFPGA_RGMII_RX_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_RXD[0]}]
set_property PACKAGE_PIN M11 [get_ports {SFPGA_RGMII_RXD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_RXD[1]}]
set_property PACKAGE_PIN M12 [get_ports {SFPGA_RGMII_RXD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_RXD[2]}]
set_property PACKAGE_PIN N14 [get_ports {SFPGA_RGMII_RXD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SFPGA_RGMII_RXD[3]}]
set_property PACKAGE_PIN M14 [get_ports {SFPGA_RGMII_RXD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_RX_CTL]
set_property PACKAGE_PIN P12 [get_ports SFPGA_RGMII_RX_CTL]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_MDC]
set_property PACKAGE_PIN H13 [get_ports SFPGA_RGMII_MDC]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_RGMII_MDIO]
set_property PACKAGE_PIN N10 [get_ports SFPGA_RGMII_MDIO]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_ETH_RESET_B]
set_property PACKAGE_PIN N11 [get_ports SFPGA_ETH_RESET_B]
set_property IOSTANDARD LVCMOS33 [get_ports SFPGA_ETH_INTB]
set_property PACKAGE_PIN P10 [get_ports SFPGA_ETH_INTB]

set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[0]}]
set_property PACKAGE_PIN B6 [get_ports {FPGA_CONFIG_D[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[1]}]
set_property PACKAGE_PIN D3 [get_ports {FPGA_CONFIG_D[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[2]}]
set_property PACKAGE_PIN C3 [get_ports {FPGA_CONFIG_D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[3]}]
set_property PACKAGE_PIN A4 [get_ports {FPGA_CONFIG_D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[4]}]
set_property PACKAGE_PIN A3 [get_ports {FPGA_CONFIG_D[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[5]}]
set_property PACKAGE_PIN B3 [get_ports {FPGA_CONFIG_D[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[6]}]
set_property PACKAGE_PIN A2 [get_ports {FPGA_CONFIG_D[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[7]}]
set_property PACKAGE_PIN B5 [get_ports {FPGA_CONFIG_D[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[8]}]
set_property PACKAGE_PIN A5 [get_ports {FPGA_CONFIG_D[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[9]}]
set_property PACKAGE_PIN B2 [get_ports {FPGA_CONFIG_D[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[10]}]
set_property PACKAGE_PIN B1 [get_ports {FPGA_CONFIG_D[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[11]}]
set_property PACKAGE_PIN C5 [get_ports {FPGA_CONFIG_D[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[12]}]
set_property PACKAGE_PIN C4 [get_ports {FPGA_CONFIG_D[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[13]}]
set_property PACKAGE_PIN E4 [get_ports {FPGA_CONFIG_D[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[14]}]
set_property PACKAGE_PIN D4 [get_ports {FPGA_CONFIG_D[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FPGA_CONFIG_D[15]}]
set_property PACKAGE_PIN F3 [get_ports {FPGA_CONFIG_D[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_CONFIG_RDWR_B]
set_property PACKAGE_PIN G1 [get_ports FPGA_CONFIG_RDWR_B]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_CONFIG_CSI_B]
set_property PACKAGE_PIN F1 [get_ports FPGA_CONFIG_CSI_B]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_INIT_B_SFPGA]
set_property PACKAGE_PIN E2 [get_ports FPGA_INIT_B_SFPGA]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_PROG_B_SFPGA]
set_property PACKAGE_PIN D2 [get_ports FPGA_PROG_B_SFPGA]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_CCLK_SFPGA]
set_property PACKAGE_PIN D1 [get_ports FPGA_CCLK_SFPGA]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_DONE_SFPGA]
set_property PACKAGE_PIN C1 [get_ports FPGA_DONE_SFPGA]

set_property IOSTANDARD LVCMOS18 [get_ports DSP_SYSCLKOUT_SFPGA]
set_property PACKAGE_PIN H4 [get_ports DSP_SYSCLKOUT_SFPGA]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_SLCLK]
set_property PACKAGE_PIN H1 [get_ports DSP_MCBSP1_SLCLK]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_TXCLK]
set_property PACKAGE_PIN H2 [get_ports DSP_MCBSP1_TXCLK]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_FST]
set_property PACKAGE_PIN J1 [get_ports DSP_MCBSP1_FST]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_TX]
set_property PACKAGE_PIN K3 [get_ports DSP_MCBSP1_TX]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_RXCLK]
set_property PACKAGE_PIN H3 [get_ports DSP_MCBSP1_RXCLK]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_FSR]
set_property PACKAGE_PIN J2 [get_ports DSP_MCBSP1_FSR]
set_property IOSTANDARD LVCMOS18 [get_ports DSP_MCBSP1_RX]
set_property PACKAGE_PIN K4 [get_ports DSP_MCBSP1_RX]

set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE0]
set_property PACKAGE_PIN M3 [get_ports FPGA_TO_SFPGA_RESERVE0]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE1]
set_property PACKAGE_PIN M2 [get_ports FPGA_TO_SFPGA_RESERVE1]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE2]
set_property PACKAGE_PIN P2 [get_ports FPGA_TO_SFPGA_RESERVE2]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE3]
set_property PACKAGE_PIN N1 [get_ports FPGA_TO_SFPGA_RESERVE3]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE4]
set_property PACKAGE_PIN P4 [get_ports FPGA_TO_SFPGA_RESERVE4]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE5]
set_property PACKAGE_PIN P3 [get_ports FPGA_TO_SFPGA_RESERVE5]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE6]
set_property PACKAGE_PIN L3 [get_ports FPGA_TO_SFPGA_RESERVE6]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE7]
set_property PACKAGE_PIN L2 [get_ports FPGA_TO_SFPGA_RESERVE7]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE8]
set_property PACKAGE_PIN M5 [get_ports FPGA_TO_SFPGA_RESERVE8]
set_property IOSTANDARD LVCMOS18 [get_ports FPGA_TO_SFPGA_RESERVE9]
set_property PACKAGE_PIN M4 [get_ports FPGA_TO_SFPGA_RESERVE9]

set_property IOSTANDARD LVCMOS33 [get_ports tp92]
set_property PACKAGE_PIN A10 [get_ports tp92]
set_property IOSTANDARD LVCMOS33 [get_ports tp93]
set_property PACKAGE_PIN A12 [get_ports tp93]
set_property IOSTANDARD LVCMOS33 [get_ports tp94]
set_property PACKAGE_PIN A13 [get_ports tp94]
set_property IOSTANDARD LVCMOS33 [get_ports tp95]
set_property PACKAGE_PIN B13 [get_ports tp95]
set_property IOSTANDARD LVCMOS33 [get_ports tp96]
set_property PACKAGE_PIN C12 [get_ports tp96]
set_property IOSTANDARD LVCMOS33 [get_ports tp97]
set_property PACKAGE_PIN F12 [get_ports tp97]

set_property IOSTANDARD LVCMOS18 [get_ports tp100]
set_property PACKAGE_PIN L5 [get_ports tp100]
set_property IOSTANDARD LVCMOS18 [get_ports tp101]
set_property PACKAGE_PIN N4 [get_ports tp101]
set_property IOSTANDARD LVCMOS18 [get_ports tp90]
set_property PACKAGE_PIN M1 [get_ports tp90]
set_property IOSTANDARD LVCMOS18 [get_ports tp91]
set_property PACKAGE_PIN J3 [get_ports tp91]
set_property IOSTANDARD LVCMOS18 [get_ports tp98]
set_property PACKAGE_PIN L1 [get_ports tp98]
set_property IOSTANDARD LVCMOS18 [get_ports tp99]
set_property PACKAGE_PIN J4 [get_ports tp99]

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
