---
outline: 2
---

# Register File <Badge type="info" text="MODULE_REGISTER_FILE.vhd"/>

![Register File Module Logic Gate Diagram](../../public/images/referencia/componentes/module_register_file.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_REGISTER_FILE.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Register File Module RTL Diagram](../../public/images/referencia/componentes/module_register_file_netlist.svg)

## Test Cases

`test_MODULE_REGISTER_FILE.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_REGISTER_FILE.py).

::: danger TO DO

Work in progress.

:::
