// Seed: 1946100472
module module_0;
  wire id_1;
  bit  id_2;
  if ("") reg id_4;
  else bit id_5, id_6, id_7, id_8;
  id_9(
      !id_7, id_8, 1'b0, id_3
  );
  always_latch id_8 = id_7;
  assign id_7 = id_2;
  if (-1'b0) begin : LABEL_0
    for (id_10 = -1 <= id_3; id_8; id_8 = -1 - -1) if (-1) wire id_11;
    parameter id_12 = -1;
    bit  id_13;
    wire id_14;
    always id_4 <= id_8;
    assign id_13 = id_7;
  end else genvar id_15;
  uwire id_16, id_17;
  id_18(
      -1'b0, id_6
  );
  localparam id_19 = id_7 / id_16 & -1'd0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
