ARM GAS  /tmp/cckd1Sq9.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cckd1Sq9.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41 0004 0022     		movs	r2, #0
  42 0006 0092     		str	r2, [sp]
  43              		.loc 1 69 3 view .LVU3
  44 0008 0D4B     		ldr	r3, .L3
  45 000a 596C     		ldr	r1, [r3, #68]
  46 000c 41F48041 		orr	r1, r1, #16384
ARM GAS  /tmp/cckd1Sq9.s 			page 3


  47 0010 5964     		str	r1, [r3, #68]
  48              		.loc 1 69 3 view .LVU4
  49 0012 596C     		ldr	r1, [r3, #68]
  50 0014 01F48041 		and	r1, r1, #16384
  51 0018 0091     		str	r1, [sp]
  52              		.loc 1 69 3 view .LVU5
  53 001a 0099     		ldr	r1, [sp]
  54              	.LBE2:
  55              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 70 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 70 3 view .LVU8
  59 001c 0192     		str	r2, [sp, #4]
  60              		.loc 1 70 3 view .LVU9
  61 001e 196C     		ldr	r1, [r3, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1964     		str	r1, [r3, #64]
  64              		.loc 1 70 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 70 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  72              		.loc 1 74 3 view .LVU13
  73 0030 0F21     		movs	r1, #15
  74 0032 6FF00100 		mvn	r0, #1
  75 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  77              		.loc 1 79 1 is_stmt 0 view .LVU14
  78 003a 03B0     		add	sp, sp, #12
  79              		.cfi_def_cfa_offset 4
  80              		@ sp needed
  81 003c 5DF804FB 		ldr	pc, [sp], #4
  82              	.L4:
  83              		.align	2
  84              	.L3:
  85 0040 00380240 		.word	1073887232
  86              		.cfi_endproc
  87              	.LFE130:
  89              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_UART_MspInit
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
ARM GAS  /tmp/cckd1Sq9.s 			page 4


  96              	HAL_UART_MspInit:
  97              	.LVL1:
  98              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  99              		.loc 1 88 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 32
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 88 1 is_stmt 0 view .LVU16
 104 0000 00B5     		push	{lr}
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 14, -4
 107 0002 89B0     		sub	sp, sp, #36
 108              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 89 3 is_stmt 1 view .LVU17
 110              		.loc 1 89 20 is_stmt 0 view .LVU18
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 117              		.loc 1 90 3 is_stmt 1 view .LVU19
 118              		.loc 1 90 11 is_stmt 0 view .LVU20
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 90 5 view .LVU21
 121 0012 154B     		ldr	r3, .L9
 122 0014 9A42     		cmp	r2, r3
 123 0016 02D0     		beq	.L8
 124              	.LVL2:
 125              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cckd1Sq9.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 115 1 view .LVU22
 127 0018 09B0     		add	sp, sp, #36
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 4
 130              		@ sp needed
 131 001a 5DF804FB 		ldr	pc, [sp], #4
 132              	.LVL3:
 133              	.L8:
 134              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 96 5 is_stmt 1 view .LVU23
 136              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 96 5 view .LVU24
 138 001e 0021     		movs	r1, #0
 139 0020 0191     		str	r1, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 96 5 view .LVU25
 141 0022 03F5FA33 		add	r3, r3, #128000
 142 0026 1A6C     		ldr	r2, [r3, #64]
 143 0028 42F40032 		orr	r2, r2, #131072
 144 002c 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 96 5 view .LVU26
 146 002e 1A6C     		ldr	r2, [r3, #64]
 147 0030 02F40032 		and	r2, r2, #131072
 148 0034 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 96 5 view .LVU27
 150 0036 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 153              		.loc 1 98 5 view .LVU29
 154              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 155              		.loc 1 98 5 view .LVU30
 156 0038 0291     		str	r1, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 157              		.loc 1 98 5 view .LVU31
 158 003a 1A6B     		ldr	r2, [r3, #48]
 159 003c 42F00102 		orr	r2, r2, #1
 160 0040 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 161              		.loc 1 98 5 view .LVU32
 162 0042 1B6B     		ldr	r3, [r3, #48]
 163 0044 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/cckd1Sq9.s 			page 6


 164 0048 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 165              		.loc 1 98 5 view .LVU33
 166 004a 029B     		ldr	r3, [sp, #8]
 167              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168              		.loc 1 98 5 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170              		.loc 1 103 25 is_stmt 0 view .LVU36
 171 004c 0C23     		movs	r3, #12
 172 004e 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 104 26 is_stmt 0 view .LVU38
 175 0050 0223     		movs	r3, #2
 176 0052 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177              		.loc 1 105 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 178              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 179              		.loc 1 106 27 is_stmt 0 view .LVU41
 180 0054 0323     		movs	r3, #3
 181 0056 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 107 31 is_stmt 0 view .LVU43
 184 0058 0723     		movs	r3, #7
 185 005a 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 108 5 is_stmt 1 view .LVU44
 187 005c 03A9     		add	r1, sp, #12
 188 005e 0348     		ldr	r0, .L9+4
 189              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 190              		.loc 1 108 5 is_stmt 0 view .LVU45
 191 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL5:
 193              		.loc 1 115 1 view .LVU46
 194 0064 D8E7     		b	.L5
 195              	.L10:
 196 0066 00BF     		.align	2
 197              	.L9:
 198 0068 00440040 		.word	1073759232
 199 006c 00000240 		.word	1073872896
 200              		.cfi_endproc
 201              	.LFE131:
 203              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_UART_MspDeInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
ARM GAS  /tmp/cckd1Sq9.s 			page 7


 210              	HAL_UART_MspDeInit:
 211              	.LVL6:
 212              	.LFB132:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 213              		.loc 1 124 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		.loc 1 124 1 is_stmt 0 view .LVU48
 218 0000 08B5     		push	{r3, lr}
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 222              		.loc 1 125 3 is_stmt 1 view .LVU49
 223              		.loc 1 125 11 is_stmt 0 view .LVU50
 224 0002 0268     		ldr	r2, [r0]
 225              		.loc 1 125 5 view .LVU51
 226 0004 064B     		ldr	r3, .L15
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L14
 229              	.LVL7:
 230              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 135:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 136:Core/Src/stm32f4xx_hal_msp.c ****     */
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c ****   }
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** }
 231              		.loc 1 144 1 view .LVU52
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL8:
 234              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 131 5 is_stmt 1 view .LVU53
 236 000c 054A     		ldr	r2, .L15+4
ARM GAS  /tmp/cckd1Sq9.s 			page 8


 237 000e 136C     		ldr	r3, [r2, #64]
 238 0010 23F40033 		bic	r3, r3, #131072
 239 0014 1364     		str	r3, [r2, #64]
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 137 5 view .LVU54
 241 0016 0C21     		movs	r1, #12
 242 0018 0348     		ldr	r0, .L15+8
 243              	.LVL9:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 244              		.loc 1 137 5 is_stmt 0 view .LVU55
 245 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL10:
 247              		.loc 1 144 1 view .LVU56
 248 001e F4E7     		b	.L11
 249              	.L16:
 250              		.align	2
 251              	.L15:
 252 0020 00440040 		.word	1073759232
 253 0024 00380240 		.word	1073887232
 254 0028 00000240 		.word	1073872896
 255              		.cfi_endproc
 256              	.LFE132:
 258              		.text
 259              	.Letext0:
 260              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 261              		.file 3 "/home/nil/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 262              		.file 4 "/home/nil/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 263              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 264              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 265              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 266              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 267              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cckd1Sq9.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cckd1Sq9.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cckd1Sq9.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cckd1Sq9.s:85     .text.HAL_MspInit:00000040 $d
     /tmp/cckd1Sq9.s:90     .text.HAL_UART_MspInit:00000000 $t
     /tmp/cckd1Sq9.s:96     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cckd1Sq9.s:198    .text.HAL_UART_MspInit:00000068 $d
     /tmp/cckd1Sq9.s:204    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cckd1Sq9.s:210    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cckd1Sq9.s:252    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
