###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       528503   # Number of WRITE/WRITEP commands
num_reads_done                 =      1459637   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1179511   # Number of read row buffer hits
num_read_cmds                  =      1459622   # Number of READ/READP commands
num_writes_done                =       528541   # Number of read requests issued
num_write_row_hits             =       432869   # Number of write row buffer hits
num_act_cmds                   =       379948   # Number of ACT commands
num_pre_cmds                   =       379918   # Number of PRE commands
num_ondemand_pres              =       353032   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9628236   # Cyles of rank active rank.0
rank_active_cycles.1           =      9499708   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       371764   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       500292   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1927506   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25773   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4495   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4067   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1314   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1021   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          926   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          859   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          797   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19696   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          101   # Write cmd latency (cycles)
write_latency[20-39]           =          820   # Write cmd latency (cycles)
write_latency[40-59]           =         1071   # Write cmd latency (cycles)
write_latency[60-79]           =         1629   # Write cmd latency (cycles)
write_latency[80-99]           =         2235   # Write cmd latency (cycles)
write_latency[100-119]         =         2990   # Write cmd latency (cycles)
write_latency[120-139]         =         3595   # Write cmd latency (cycles)
write_latency[140-159]         =         4471   # Write cmd latency (cycles)
write_latency[160-179]         =         5353   # Write cmd latency (cycles)
write_latency[180-199]         =         6658   # Write cmd latency (cycles)
write_latency[200-]            =       499580   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           18   # Read request latency (cycles)
read_latency[20-39]            =       257909   # Read request latency (cycles)
read_latency[40-59]            =       124879   # Read request latency (cycles)
read_latency[60-79]            =       120750   # Read request latency (cycles)
read_latency[80-99]            =        85922   # Read request latency (cycles)
read_latency[100-119]          =        72536   # Read request latency (cycles)
read_latency[120-139]          =        64867   # Read request latency (cycles)
read_latency[140-159]          =        54677   # Read request latency (cycles)
read_latency[160-179]          =        48012   # Read request latency (cycles)
read_latency[180-199]          =        42878   # Read request latency (cycles)
read_latency[200-]             =       587189   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.63829e+09   # Write energy
read_energy                    =   5.8852e+09   # Read energy
act_energy                     =  1.03954e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78447e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.4014e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00802e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92782e+09   # Active standby energy rank.1
average_read_latency           =      288.972   # Average read request latency (cycles)
average_interarrival           =      5.02968   # Average request interarrival latency (cycles)
total_energy                   =  2.26221e+10   # Total energy (pJ)
average_power                  =      2262.21   # Average power (mW)
average_bandwidth              =      16.9658   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       548475   # Number of WRITE/WRITEP commands
num_reads_done                 =      1483561   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1208176   # Number of read row buffer hits
num_read_cmds                  =      1483556   # Number of READ/READP commands
num_writes_done                =       548540   # Number of read requests issued
num_write_row_hits             =       451290   # Number of write row buffer hits
num_act_cmds                   =       376899   # Number of ACT commands
num_pre_cmds                   =       376869   # Number of PRE commands
num_ondemand_pres              =       349410   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9587037   # Cyles of rank active rank.0
rank_active_cycles.1           =      9559197   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       412963   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       440803   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1972475   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25088   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4391   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3977   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1272   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1034   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          909   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          869   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          806   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19628   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          106   # Write cmd latency (cycles)
write_latency[20-39]           =          856   # Write cmd latency (cycles)
write_latency[40-59]           =         1140   # Write cmd latency (cycles)
write_latency[60-79]           =         1823   # Write cmd latency (cycles)
write_latency[80-99]           =         2277   # Write cmd latency (cycles)
write_latency[100-119]         =         3029   # Write cmd latency (cycles)
write_latency[120-139]         =         3828   # Write cmd latency (cycles)
write_latency[140-159]         =         4584   # Write cmd latency (cycles)
write_latency[160-179]         =         5794   # Write cmd latency (cycles)
write_latency[180-199]         =         7174   # Write cmd latency (cycles)
write_latency[200-]            =       517864   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       241037   # Read request latency (cycles)
read_latency[40-59]            =       120195   # Read request latency (cycles)
read_latency[60-79]            =       114277   # Read request latency (cycles)
read_latency[80-99]            =        83197   # Read request latency (cycles)
read_latency[100-119]          =        71225   # Read request latency (cycles)
read_latency[120-139]          =        62866   # Read request latency (cycles)
read_latency[140-159]          =        53817   # Read request latency (cycles)
read_latency[160-179]          =        47890   # Read request latency (cycles)
read_latency[180-199]          =        42689   # Read request latency (cycles)
read_latency[200-]             =       646358   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.73799e+09   # Write energy
read_energy                    =   5.9817e+09   # Read energy
act_energy                     =   1.0312e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98222e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11585e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98231e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96494e+09   # Active standby energy rank.1
average_read_latency           =      311.439   # Average read request latency (cycles)
average_interarrival           =      4.92068   # Average request interarrival latency (cycles)
total_energy                   =  2.28126e+10   # Total energy (pJ)
average_power                  =      2281.26   # Average power (mW)
average_bandwidth              =      17.3406   # Average bandwidth
