
*** Running vivado
    with args -log design_1_elTetris_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_elTetris_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_elTetris_0_0.tcl -notrace
Command: synth_design -top design_1_elTetris_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.145 ; gain = 102.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_elTetris_0_0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris_0_0/synth/design_1_elTetris_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'elTetris' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:2359]
INFO: [Synth 8-638] synthesizing module 'elTetris_CTRL_BUS_s_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_CTRL_BUS_s_axi.v:217]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_CTRL_BUS_s_axi.v:253]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_CTRL_BUS_s_axi.v:330]
INFO: [Synth 8-256] done synthesizing module 'elTetris_CTRL_BUS_s_axi' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_throttl' (2#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_fifo' (3#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_reg_slice' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized0' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_buffer' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized1' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_fifo__parameterized2' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity elTetris_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity elTetris_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity elTetris_mem_int_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_write' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_buffer__parameterized0' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_int_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_reg_slice__parameterized0' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity elTetris_mem_int_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi_read' (7#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_int_m_axi' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_int_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_throttl' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_fifo' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_reg_slice' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized0' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_buffer' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized1' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_fifo__parameterized2' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity elTetris_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity elTetris_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity elTetris_mem_flt_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_write' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_buffer__parameterized0' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'elTetris_mem_flt_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_reg_slice__parameterized0' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity elTetris_mem_flt_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi_read' (14#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'elTetris_mem_flt_m_axi' (15#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_mem_flt_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'elTetris_batchScore' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_batchScore.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris_batchScore_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_batchScore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_batchScore.v:27]
INFO: [Synth 8-256] done synthesizing module 'elTetris_batchScore_ram' (16#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_batchScore.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_batchScore' (17#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_batchScore.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris_rowElimTbkb' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowElimTbkb.v:58]
INFO: [Synth 8-638] synthesizing module 'elTetris_rowElimTbkb_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowElimTbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowElimTbkb.v:25]
INFO: [Synth 8-256] done synthesizing module 'elTetris_rowElimTbkb_ram' (18#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowElimTbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_rowElimTbkb' (19#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowElimTbkb.v:58]
INFO: [Synth 8-638] synthesizing module 'elTetris_rowTranTcud' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowTranTcud.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_rowTranTcud_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowTranTcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowTranTcud.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris_rowTranTcud_ram' (20#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowTranTcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_rowTranTcud' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_rowTranTcud.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_colTranTdEe' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_colTranTdEe.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_colTranTdEe_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_colTranTdEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_colTranTdEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris_colTranTdEe_ram' (22#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_colTranTdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_colTranTdEe' (23#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_colTranTdEe.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_wellTracfYi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_wellTracfYi.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris_wellTracfYi_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_wellTracfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_wellTracfYi.v:27]
INFO: [Synth 8-256] done synthesizing module 'elTetris_wellTracfYi_ram' (24#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_wellTracfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_wellTracfYi' (25#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_wellTracfYi.v:66]
INFO: [Synth 8-638] synthesizing module 'elTetris_holeHelper' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_holeHelper.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_holeHelper_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_holeHelper.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_holeHelper.v:22]
INFO: [Synth 8-256] done synthesizing module 'elTetris_holeHelper_ram' (26#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_holeHelper.v:9]
INFO: [Synth 8-256] done synthesizing module 'elTetris_holeHelper' (27#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_holeHelper.v:46]
INFO: [Synth 8-638] synthesizing module 'elTetris_fadd_32ng8j' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fadd_32ng8j.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_fadd_3_full_dsp_32' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_fadd_3_full_dsp_32' (45#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris_fadd_32ng8j' (46#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fadd_32ng8j.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_fptrunc_hbi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fptrunc_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_fptrunc_0_no_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fptrunc_0_no_dsp_64.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_fptrunc_0_no_dsp_64' (52#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'elTetris_fptrunc_hbi' (53#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fptrunc_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_fpext_32ibs' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fpext_32ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_fpext_0_no_dsp_32' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_fpext_0_no_dsp_32' (54#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'elTetris_fpext_32ibs' (55#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_fpext_32ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_dadd_64njbC' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_dadd_64njbC.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_dadd_4_full_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dadd_4_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_dadd_4_full_dsp_64' (68#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris_dadd_64njbC' (69#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_dadd_64njbC.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_dmul_64nkbM' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_dmul_64nkbM.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_dmul_4_max_dsp_64' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_dmul_4_max_dsp_64' (76#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'elTetris_dmul_64nkbM' (77#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_dmul_64nkbM.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_sitodp_3lbW' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_sitodp_3lbW.v:11]
INFO: [Synth 8-638] synthesizing module 'elTetris_ap_sitodp_4_no_dsp_32' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_sitodp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'elTetris_ap_sitodp_4_no_dsp_32' (80#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/ip/elTetris_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'elTetris_sitodp_3lbW' (81#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris_sitodp_3lbW.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:37923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:37933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:38895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:39441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:39443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:39449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:39451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:39481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40691]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:18771]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:18779]
WARNING: [Synth 8-6014] Unused sequential element mem_flt_blk_n_AW_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:20515]
WARNING: [Synth 8-6014] Unused sequential element mem_flt_blk_n_B_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:20523]
WARNING: [Synth 8-6014] Unused sequential element mem_flt_blk_n_W_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:20531]
WARNING: [Synth 8-6014] Unused sequential element mem_int_blk_n_AR_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:20701]
WARNING: [Synth 8-6014] Unused sequential element mem_int_blk_n_R_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:20709]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state25_pp0_stage1_iter2_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35398]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state26_pp0_stage2_iter2_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35536]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state39_pp1_stage9_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35854]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state40_pp1_stage10_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35882]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state41_pp1_stage11_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35910]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state42_pp1_stage12_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35938]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state43_pp1_stage13_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35966]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state44_pp1_stage14_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:35994]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state45_pp1_stage15_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36022]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state46_pp1_stage16_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36050]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state47_pp1_stage17_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36078]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state48_pp1_stage18_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36106]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state49_pp1_stage19_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36134]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state50_pp1_stage20_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36162]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state51_pp1_stage21_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36190]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state52_pp1_stage22_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36218]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state53_pp1_stage23_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36246]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state54_pp1_stage24_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36274]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state55_pp1_stage25_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36302]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state56_pp1_stage26_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36330]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state57_pp1_stage27_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36358]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state58_pp1_stage28_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36386]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state59_pp1_stage29_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36414]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state60_pp1_stage30_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36442]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state61_pp1_stage31_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36470]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state62_pp1_stage32_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36498]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state63_pp1_stage33_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36526]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state64_pp1_stage34_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36554]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state65_pp1_stage36_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36570]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state66_pp1_stage35_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36578]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state67_pp1_stage37_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36586]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state68_pp1_stage39_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36594]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state69_pp1_stage38_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36602]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state70_pp1_stage40_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36610]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state71_pp1_stage42_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36618]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state72_pp1_stage41_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36626]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state73_pp1_stage43_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36634]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state74_pp1_stage45_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36642]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state75_pp1_stage44_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36650]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state76_pp1_stage46_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36658]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state77_pp1_stage48_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36666]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state78_pp1_stage47_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36674]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state79_pp1_stage49_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36682]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state80_pp1_stage51_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36690]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state81_pp1_stage50_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36698]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state82_pp1_stage52_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36706]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state83_pp1_stage54_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36714]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state84_pp1_stage53_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36722]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state85_pp1_stage55_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36730]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state86_pp1_stage57_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36738]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state87_pp1_stage56_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36746]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state88_pp1_stage58_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36754]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state89_pp1_stage60_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36762]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state90_pp1_stage59_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36770]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state91_pp1_stage61_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36778]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state92_pp1_stage63_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36782]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state93_pp1_stage62_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36786]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state94_pp1_stage64_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36790]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state95_pp1_stage66_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36794]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state96_pp1_stage65_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36798]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state97_pp1_stage67_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36802]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state99_pp1_stage68_iter0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:36808]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:9785]
WARNING: [Synth 8-6014] Unused sequential element mem_flt_BREADY_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:10020]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage1_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33304]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage2_flag00001001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33310]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage2_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33318]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage3_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33330]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage10_flag00011001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33406]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage10_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33410]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage11_flag00001001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33476]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage11_flag00011001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33480]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage11_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33484]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage12_flag00001001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33550]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage12_flag00011001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33554]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage12_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33558]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage13_flag00001001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33624]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage13_flag00011001_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33628]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage13_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:33632]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'elTetris' (82#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_elTetris_0_0' (83#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris_0_0/synth/design_1_elTetris_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized22 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized25 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1626.207 ; gain = 1316.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1626.207 ; gain = 1316.887
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris_0_0/constraints/elTetris_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_elTetris_0_0/constraints/elTetris_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  FDE => FDRE: 45 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3904.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:10 ; elapsed = 00:03:46 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-4471] merging register 'holeHelper_addr_1_reg_23088_reg[8:0]' into 'colTranTracker_addr_1_reg_23072_reg[8:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:14836]
INFO: [Synth 8-4471] merging register 'holeTracker_addr_1_reg_23077_reg[8:0]' into 'colTranTracker_addr_1_reg_23072_reg[8:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:14837]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_1_reg_23082_reg[8:0]' into 'colTranTracker_addr_1_reg_23072_reg[8:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:14841]
INFO: [Synth 8-4471] merging register 'batchScore_addr_7_reg_28374_reg[5:0]' into 'bestScoreBatch_cast_s_reg_28369_reg[5:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:14861]
INFO: [Synth 8-4471] merging register 'tmp_565_reg_22868_reg[2:0]' into 'tmp_564_reg_22863_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16440]
INFO: [Synth 8-4471] merging register 'rowTranTracker_addr_1_reg_22927_reg[9:0]' into 'rowElimTracker_addr_1_reg_22922_reg[9:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:17227]
INFO: [Synth 8-4471] merging register 'tmp_169_reg_22661_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40247]
INFO: [Synth 8-4471] merging register 'tmp_173_reg_22682_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40257]
INFO: [Synth 8-4471] merging register 'tmp_177_reg_22703_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40267]
INFO: [Synth 8-4471] merging register 'tmp_181_reg_22724_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40279]
INFO: [Synth 8-4471] merging register 'tmp_185_reg_22745_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40289]
INFO: [Synth 8-4471] merging register 'tmp_189_reg_22766_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40301]
INFO: [Synth 8-4471] merging register 'batch1_cast_mid1_cas_1_reg_23011_reg[7:6]' into 'batch1_cast_cast297_s_reg_22962_reg[7:6]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40443]
INFO: [Synth 8-4471] merging register 'tmp_26_mid2_reg_23023_reg[3:0]' into 'tmp21_mid2_v_v_reg_22837_reg[3:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40593]
INFO: [Synth 8-4471] merging register 'batch1_cast_cast297_1_reg_23033_reg[8:6]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40335]
INFO: [Synth 8-4471] merging register 'batch1_cast_mid1_cas_2_reg_23048_reg[8:6]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40427]
INFO: [Synth 8-4471] merging register 'batch1_cast_cast_reg_23286_reg[9:6]' into 'tmp21_mid2_v_v_reg_22837_reg[3:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40365]
INFO: [Synth 8-4471] merging register 'batch1_cast_mid1_cas_reg_23301_reg[9:6]' into 'tmp21_mid2_v_v_reg_22837_reg[3:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40457]
INFO: [Synth 8-4471] merging register 'depth_1_0_17_cast_reg_24995_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41565]
INFO: [Synth 8-4471] merging register 'depth_1_1_15_cast_reg_25155_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41669]
INFO: [Synth 8-4471] merging register 'depth_1_1_16_cast_reg_25170_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41671]
INFO: [Synth 8-4471] merging register 'depth_1_2_14_cast_reg_25320_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41701]
INFO: [Synth 8-4471] merging register 'depth_1_2_15_cast_reg_25335_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41703]
INFO: [Synth 8-4471] merging register 'depth_1_3_13_cast_reg_25481_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41731]
INFO: [Synth 8-4471] merging register 'depth_1_3_14_cast_reg_25496_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41733]
INFO: [Synth 8-4471] merging register 'depth_1_4_13_cast_reg_25641_reg[31:5]' into 'depth_1_0_16_cast_reg_24980_reg[31:5]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41761]
INFO: [Synth 8-4471] merging register 'depth_1_5_11_cast_reg_25761_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41785]
INFO: [Synth 8-4471] merging register 'depth_1_5_12_cast_reg_25776_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41787]
INFO: [Synth 8-4471] merging register 'depth_1_6_10_cast_reg_25886_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41809]
INFO: [Synth 8-4471] merging register 'depth_1_6_11_cast_reg_25901_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41811]
INFO: [Synth 8-4471] merging register 'depth_1_7_cast_reg_26001_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41835]
INFO: [Synth 8-4471] merging register 'depth_1_7_10_cast_reg_26016_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41833]
INFO: [Synth 8-4471] merging register 'depth_1_8_9_cast_reg_26106_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41873]
INFO: [Synth 8-4471] merging register 'depth_1_8_cast_reg_26121_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41855]
INFO: [Synth 8-4471] merging register 'depth_1_9_8_cast_reg_26201_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41889]
INFO: [Synth 8-4471] merging register 'depth_1_9_9_cast_reg_26216_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41891]
INFO: [Synth 8-4471] merging register 'depth_1_10_7_cast_reg_26286_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41599]
INFO: [Synth 8-4471] merging register 'depth_1_10_8_cast_reg_26301_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41601]
INFO: [Synth 8-4471] merging register 'depth_1_11_6_cast_reg_26361_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41613]
INFO: [Synth 8-4471] merging register 'depth_1_11_7_cast_reg_26376_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41615]
INFO: [Synth 8-4471] merging register 'depth_1_12_6_cast_reg_26441_reg[31:4]' into 'depth_1_4_12_cast_reg_25626_reg[31:4]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41627]
INFO: [Synth 8-4471] merging register 'depth_1_13_4_cast_reg_26487_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41635]
INFO: [Synth 8-4471] merging register 'depth_1_13_5_cast_reg_26502_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41637]
INFO: [Synth 8-4471] merging register 'depth_1_14_3_cast_reg_26532_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41643]
INFO: [Synth 8-4471] merging register 'depth_1_14_4_cast_reg_26547_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41645]
INFO: [Synth 8-4471] merging register 'depth_1_15_2_cast_reg_26567_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41649]
INFO: [Synth 8-4471] merging register 'depth_1_15_3_cast_reg_26582_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41651]
INFO: [Synth 8-4471] merging register 'depth_1_16_2_cast_reg_26608_reg[31:3]' into 'depth_1_12_5_cast_reg_26426_reg[31:3]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41655]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_2_reg_27454_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41977]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_10_reg_27638_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41985]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_11_reg_27661_reg[2:0]' into 'wellTracker_addr_3_reg_27477_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41986]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_12_reg_27684_reg[2:0]' into 'wellTracker_addr_4_reg_27500_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41987]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_13_reg_27707_reg[2:0]' into 'wellTracker_addr_5_reg_27523_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41988]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_14_reg_27730_reg[2:0]' into 'wellTracker_addr_6_reg_27546_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41989]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_15_reg_27753_reg[2:0]' into 'wellTracker_addr_7_reg_27569_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41990]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_16_reg_27776_reg[2:0]' into 'wellTracker_addr_8_reg_27592_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41991]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_17_reg_27799_reg[2:0]' into 'wellTracker_addr_9_reg_27615_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41992]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_18_reg_27822_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41993]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_19_reg_27845_reg[2:0]' into 'wellTracker_addr_3_reg_27477_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41994]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_20_reg_27868_reg[2:0]' into 'wellTracker_addr_4_reg_27500_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41995]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_21_reg_27891_reg[2:0]' into 'wellTracker_addr_5_reg_27523_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41996]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_22_reg_27914_reg[2:0]' into 'wellTracker_addr_6_reg_27546_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41997]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_23_reg_27937_reg[2:0]' into 'wellTracker_addr_7_reg_27569_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41998]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_24_reg_27960_reg[2:0]' into 'wellTracker_addr_8_reg_27592_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41999]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_25_reg_27983_reg[2:0]' into 'wellTracker_addr_9_reg_27615_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42000]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_26_reg_28006_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42001]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_27_reg_28029_reg[2:0]' into 'wellTracker_addr_3_reg_27477_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42002]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_28_reg_28052_reg[2:0]' into 'wellTracker_addr_4_reg_27500_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42003]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_29_reg_28075_reg[2:0]' into 'wellTracker_addr_5_reg_27523_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42004]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_30_reg_28098_reg[2:0]' into 'wellTracker_addr_6_reg_27546_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42005]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_31_reg_28121_reg[2:0]' into 'wellTracker_addr_7_reg_27569_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42006]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_32_reg_28144_reg[2:0]' into 'wellTracker_addr_8_reg_27592_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42007]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_33_reg_28167_reg[2:0]' into 'wellTracker_addr_9_reg_27615_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42008]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_34_reg_28190_reg[2:0]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42009]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_35_reg_28213_reg[2:0]' into 'wellTracker_addr_3_reg_27477_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42010]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_36_reg_28236_reg[2:0]' into 'wellTracker_addr_4_reg_27500_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42011]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_37_reg_28259_reg[2:0]' into 'wellTracker_addr_5_reg_27523_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42012]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_38_reg_28282_reg[2:0]' into 'wellTracker_addr_6_reg_27546_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42013]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_39_reg_28305_reg[2:0]' into 'wellTracker_addr_7_reg_27569_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42014]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_40_reg_28328_reg[2:0]' into 'wellTracker_addr_8_reg_27592_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42015]
INFO: [Synth 8-4471] merging register 'wellTracker_addr_41_reg_28351_reg[2:0]' into 'wellTracker_addr_9_reg_27615_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42016]
INFO: [Synth 8-4471] merging register 'bestScoreBatch_cast_s_reg_28369_reg[8:6]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:41375]
INFO: [Synth 8-4471] merging register 'batchScore_addr_7_reg_28374_reg[8:6]' into 'tmp_4_reg_22640_reg[2:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:42018]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40629]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:40599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_177_reg_22703_reg' and it is trimmed from '7' to '6' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16613]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_181_reg_22724_reg' and it is trimmed from '7' to '6' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16620]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_173_reg_22682_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_169_reg_22661_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_189_reg_22766_reg' and it is trimmed from '7' to '6' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16592]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_185_reg_22745_reg' and it is trimmed from '7' to '6' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/914f/hdl/verilog/elTetris.v:16585]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond7_38_fu_21117_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_9957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_9963_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_11_fu_10025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_10031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_10093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_10099_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_10161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_16_fu_10167_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_17_fu_10229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_18_fu_10235_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_fu_10297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_20_fu_10303_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_21_fu_10365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_22_fu_10371_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_10470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_16817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_1_fu_16871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_2_fu_16925_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_3_fu_16979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_4_fu_17033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_5_fu_17087_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_6_fu_17141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_7_fu_17195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_8_fu_17249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_9_fu_17303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_s_fu_17357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_10_fu_17411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_11_fu_17465_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_12_fu_17519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_13_fu_17573_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_14_fu_17627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_15_fu_17681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_16_fu_17735_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_17_fu_17789_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_18_fu_17843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_19_fu_17897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_20_fu_17951_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_21_fu_18005_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_22_fu_18059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_23_fu_18113_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_24_fu_18167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_25_fu_18221_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_26_fu_18275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_27_fu_18329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_28_fu_18383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_29_fu_18437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_30_fu_18491_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_31_fu_18545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_32_fu_18599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_33_fu_18653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_34_fu_18707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_35_fu_18761_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_36_fu_18815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_37_fu_18869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_38_fu_18923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_18972_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_1_fu_19027_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_2_fu_19082_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_3_fu_19137_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_4_fu_19192_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_5_fu_19247_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_6_fu_19302_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_7_fu_19357_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_8_fu_19412_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_9_fu_19467_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_s_fu_19522_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_10_fu_19577_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_11_fu_19632_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_12_fu_19687_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_13_fu_19742_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_14_fu_19797_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_15_fu_19852_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_16_fu_19907_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_17_fu_19962_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_18_fu_20017_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_19_fu_20072_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_20_fu_20127_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_21_fu_20182_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_22_fu_20237_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_23_fu_20292_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_24_fu_20347_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_25_fu_20402_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_26_fu_20457_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_27_fu_20512_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_28_fu_20567_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_29_fu_20622_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_30_fu_20677_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_31_fu_20732_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_32_fu_20787_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_33_fu_20842_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_34_fu_20897_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_35_fu_20952_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_36_fu_21007_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_37_fu_21062_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_21144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_21196_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_fu_9883_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9895_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_fu_10448_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_10904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_10922_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_fu_9511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_10488_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_101_s_fu_13082_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_97_fu_11966_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_164_fu_12050_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_93_fu_11925_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_67_fu_11728_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_86_fu_11837_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_161_fu_11982_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_163_fu_12040_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_92_fu_11909_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9889_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond1_fu_10554_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_fu_9859_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9865_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9871_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9877_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_85_fu_11788_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_11864_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp2_fu_10677_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs_fu_12108_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_34_fu_10802_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_33_fu_10797_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_38_fu_10814_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_38_fu_21117_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_9957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_9963_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_11_fu_10025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_10031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_10093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_10099_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_10161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_16_fu_10167_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_17_fu_10229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_18_fu_10235_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_fu_10297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_20_fu_10303_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_21_fu_10365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_22_fu_10371_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_10470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_16817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_1_fu_16871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_2_fu_16925_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_3_fu_16979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_4_fu_17033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_5_fu_17087_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_6_fu_17141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_7_fu_17195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_8_fu_17249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_9_fu_17303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_s_fu_17357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_10_fu_17411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_11_fu_17465_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_12_fu_17519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_13_fu_17573_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "exitcond7_fu_18972_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_1_fu_19027_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_2_fu_19082_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_3_fu_19137_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_4_fu_19192_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_5_fu_19247_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_6_fu_19302_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_7_fu_19357_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_8_fu_19412_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_9_fu_19467_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_s_fu_19522_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_10_fu_19577_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_11_fu_19632_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_12_fu_19687_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_13_fu_19742_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_14_fu_19797_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_15_fu_19852_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_16_fu_19907_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_17_fu_19962_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_18_fu_20017_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_19_fu_20072_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "grp_fu_9883_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9895_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_101_s_fu_13082_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_97_fu_11966_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_164_fu_12050_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_93_fu_11925_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_67_fu_11728_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_86_fu_11837_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_161_fu_11982_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_163_fu_12040_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_92_fu_11909_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9889_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9859_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9865_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9871_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9877_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_85_fu_11788_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_11864_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_12108_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_34_fu_10802_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'elTetris_CTRL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:17 ; elapsed = 00:04:53 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/elTetris_fadd_32ng8j_U0/elTetris_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'elTetris_fptrunc_hbi:/elTetris_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_fpext_32ibs:/elTetris_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'elTetris_dadd_64njbC:/elTetris_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized34) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized67) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized67) to 'elTetris_dmul_64nkbM:/elTetris_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized34) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized67) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized67) to 'elTetris_sitodp_3lbW:/elTetris_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |elTetris__GB0 |           1|     28617|
|2     |elTetris__GB1 |           1|     25638|
|3     |elTetris__GB2 |           1|     13661|
|4     |elTetris__GB3 |           1|     20109|
|5     |elTetris__GB4 |           1|     19605|
|6     |elTetris__GB5 |           1|     13060|
|7     |elTetris__GB6 |           1|     33682|
|8     |elTetris__GB7 |           1|     27051|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal wellTracker_U/elTetris_wellTracfYi_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter3_depthInc_1_14_2_reg_8465_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_2_reg_8454_reg[2]'
INFO: [Synth 8-3886] merging instance 'depth_2_2_2_reg_25185_reg[0]' (FDE) to 'depth_2_2_2_reg_25185_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_2_2_2_reg_25185_reg[1] )
INFO: [Synth 8-3886] merging instance 'depth_2_5_2_reg_25656_reg[1]' (FDE) to 'depth_2_5_2_reg_25656_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_2_5_2_reg_25656_reg[0] )
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter0_depth_1_1_2_reg_5529_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter0_depth_1_1_2_reg_5529_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_precharge_reg_pp1_iter0_depth_1_1_2_reg_5529_reg[1] )
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter0_depth_1_2_2_reg_5898_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter0_depth_1_2_2_reg_5898_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_2_reg_8454_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_2_reg_8454_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_precharge_reg_pp1_iter3_depth_1_14_2_reg_8454_reg[1] )
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter1_depth_1_5_2_reg_6861_reg[1]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter1_depth_1_5_2_reg_6861_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter1_depthInc_1_5_3_reg_6895_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter1_depth_1_5_3_reg_6884_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter3_depthInc_1_14_3_reg_8488_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_3_reg_8477_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_2_1_3_reg_25020_reg[1] )
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_3_reg_8477_reg[0]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_3_reg_8477_reg[2]'
INFO: [Synth 8-3886] merging instance 'depth_1_14_3_cast_reg_26532_reg[0]' (FDE) to 'depth_1_14_3_cast_reg_26532_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_1_14_3_cast_reg_26532_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_2_5_4_reg_25676_reg[0] )
INFO: [Synth 8-3886] merging instance 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_4_reg_8500_reg[1]' (FDRE) to 'ap_phi_precharge_reg_pp1_iter3_depth_1_14_4_reg_8500_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\depth_1_14_4_cast_reg_26547_reg[0] )
INFO: [Synth 8-3886] merging instance 'depth_1_14_4_cast_reg_26547_reg[1]' (FDE) to 'depth_1_14_4_cast_reg_26547_reg[2]'
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[35]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[1]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[0]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module elTetris_mem_flt_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module elTetris_mem_flt_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_34_fu_10802_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9511_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_86_fu_11837_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9895_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9889_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_11864_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_92_fu_11909_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_93_fu_11925_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_163_fu_12040_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9883_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_67_fu_11728_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9877_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_85_fu_11788_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_97_fu_11966_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_161_fu_11982_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9871_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_101_s_fu_13082_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9859_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_9865_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_12108_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_164_fu_12050_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal batchScore_U/elTetris_batchScore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[63]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[63]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[0]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[1]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[2]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[3]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[4]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[5]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[6]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[7]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[8]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[9]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[10]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[11]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[12]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[13]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[14]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[15]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[16]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[0]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[1]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[2]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[3]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[4]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[5]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[6]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[7]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[8]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[9]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[10]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[11]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[12]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[13]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[14]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[15]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[16]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[52]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[53]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[54]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[55]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[56]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[57]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[58]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[59]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[60]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[61]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[62]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[17]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[18]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[19]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[20]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[21]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[22]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[23]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[24]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[25]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[26]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[27]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[28]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[29]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[30]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[31]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[32]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[33]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[54]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[55]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[56]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[57]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[58]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[59]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[60]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[61]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[62]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[18]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[19]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[21]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[22]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[23]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[24]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[25]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[26]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[27]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[28]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[44]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\elTetris_dmul_64nkbM_U7/din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[30]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[31]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[33]' (FDE) to 'elTetris_dmul_64nkbM_U7/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[34]' (FDE) to 'elTetris_dmul_64nkbM_U8/din1_buf1_reg[46]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris_dmul_64nkbM_U8/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\elTetris_dmul_64nkbM_U8/din1_buf1_reg[49] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\elTetris_dmul_64nkbM_U7/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_41_4_reg_26649_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9683_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9663_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9673_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9693_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9703_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9721_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9738_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9839_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_9849_reg[56] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized9.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:58 ; elapsed = 00:05:40 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |elTetris__GB0 |           1|     22877|
|2     |elTetris__GB1 |           1|     19795|
|3     |elTetris__GB2 |           1|      6906|
|4     |elTetris__GB3 |           1|     10496|
|5     |elTetris__GB4 |           1|     13940|
|6     |elTetris__GB5 |           1|     11389|
|7     |elTetris__GB6 |           1|     25955|
|8     |elTetris__GB7 |           1|      9798|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:09 ; elapsed = 00:05:51 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:06:26 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |elTetris__GB0 |           1|     22749|
|2     |elTetris__GB1 |           1|     19698|
|3     |elTetris__GB2 |           1|      6713|
|4     |elTetris__GB4 |           1|     13128|
|5     |elTetris__GB5 |           1|     11389|
|6     |elTetris__GB6 |           1|     25919|
|7     |elTetris_GT0  |           1|     20248|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/wellTracker_U/elTetris_wellTracfYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/wellTracker_U/elTetris_wellTracfYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5/colTranTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5/colTranTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5/rowElimTracker_U/elTetris_rowElimTbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5/rowElimTracker_U/elTetris_rowElimTbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_6/batchScore_U/elTetris_batchScore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_6/batchScore_U/elTetris_batchScore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_6/holeTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_6/holeTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3/elTetris_mem_int_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3/elTetris_mem_flt_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3/rowTranTracker_U/elTetris_rowTranTcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:57 ; elapsed = 00:06:47 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |elTetris__GB0 |           1|      7475|
|2     |elTetris__GB1 |           1|      7040|
|3     |elTetris__GB4 |           1|      5575|
|4     |elTetris__GB5 |           1|      4848|
|5     |elTetris__GB6 |           1|     11620|
|6     |elTetris_GT0  |           1|     11581|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/wellTracker_U/elTetris_wellTracfYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wellTracker_U/elTetris_wellTracfYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/colTranTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/colTranTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/rowElimTracker_U/elTetris_rowElimTbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/rowElimTracker_U/elTetris_rowElimTbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/batchScore_U/elTetris_batchScore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/batchScore_U/elTetris_batchScore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/holeTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/holeTracker_U/elTetris_colTranTdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/elTetris_mem_int_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/elTetris_mem_flt_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/rowTranTracker_U/elTetris_rowTranTcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:01 ; elapsed = 00:06:51 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:01 ; elapsed = 00:06:51 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:06 ; elapsed = 00:06:57 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:07 ; elapsed = 00:06:57 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:08 ; elapsed = 00:06:58 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:08 ; elapsed = 00:06:58 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2578|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_2  |     6|
|8     |DSP48E1_3  |     2|
|9     |DSP48E1_4  |     2|
|10    |DSP48E1_5  |     2|
|11    |DSP48E1_6  |     2|
|12    |DSP48E1_7  |     2|
|13    |DSP48E1_8  |     2|
|14    |DSP48E1_9  |     2|
|15    |LUT1       |  8464|
|16    |LUT2       |  2792|
|17    |LUT3       |  2280|
|18    |LUT4       |  1833|
|19    |LUT5       |  3081|
|20    |LUT6       |  8951|
|21    |MUXCY      |   742|
|22    |MUXF7      |   103|
|23    |MUXF8      |     2|
|24    |RAM128X1S  |     1|
|25    |RAM16X1S   |     1|
|26    |RAM256X1S  |     1|
|27    |RAMB18E1   |     2|
|28    |RAMB18E1_1 |     2|
|29    |RAMB36E1   |     3|
|30    |RAMB36E1_1 |     1|
|31    |SRL16E     |   108|
|32    |XORCY      |   427|
|33    |FDE        |    45|
|34    |FDRE       | 20801|
|35    |FDSE       |    29|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:08 ; elapsed = 00:06:58 . Memory (MB): peak = 3904.488 ; gain = 3595.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 589 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:55 . Memory (MB): peak = 3904.488 ; gain = 1316.887
Synthesis Optimization Complete : Time (s): cpu = 00:06:08 ; elapsed = 00:06:59 . Memory (MB): peak = 3904.488 ; gain = 3595.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 312 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 264 instances
  FDE => FDRE: 45 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances

810 Infos, 356 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:20 ; elapsed = 00:07:10 . Memory (MB): peak = 3904.488 ; gain = 3600.797
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_elTetris_0_0_synth_1/design_1_elTetris_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3904.488 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3904.488 ; gain = 0.000
