# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {E:/Digital Diploma Ali EL Temsah/Courses/My Assignment Verilog/Assignment_V_4.1/Register_file_tb.v} 
