<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2020-04-29 09:53</h4><div class='centered'><table><div class='source-name-title'><pre>/home/alxndr/qemu/include/hw/usb/ehci-regs.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef HW_USB_EHCI_REGS_H</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HW_USB_EHCI_REGS_H</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Capability Registers Base Address - section 2.2 */</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define CAPLENGTH        0x0000  /* 1-byte, 0x0001 reserved */</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HCIVERSION       0x0002  /* 2-bytes, i/f version # */</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HCSPARAMS        0x0004  /* 4-bytes, structural params */</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HCCPARAMS        0x0008  /* 4-bytes, capability params */</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define EECP             HCCPARAMS + 1</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HCSPPORTROUTE1   0x000c</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define HCSPPORTROUTE2   0x0010</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>#define USBCMD           0x0000</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>#define USBCMD_RUNSTOP   (1 &lt;&lt; 0)      // run / Stop</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>#define USBCMD_HCRESET   (1 &lt;&lt; 1)      // HC Reset</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>#define USBCMD_FLS       (3 &lt;&lt; 2)      // Frame List Size</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define USBCMD_FLS_SH    2             // Frame List Size Shift</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>#define USBCMD_PSE       (1 &lt;&lt; 4)      // Periodic Schedule Enable</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>#define USBCMD_ASE       (1 &lt;&lt; 5)      // Asynch Schedule Enable</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='covered-line'><pre>8.67k</pre></td><td class='code'><pre>#define USBCMD_IAAD      (1 &lt;&lt; 6)      // Int Asynch Advance Doorbell</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define USBCMD_LHCR      (1 &lt;&lt; 7)      // Light Host Controller Reset</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define USBCMD_ASPMC     (3 &lt;&lt; 8)      // Async Sched Park Mode Count</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define USBCMD_ASPME     (1 &lt;&lt; 11)     // Async Sched Park Mode Enable</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define USBCMD_ITC       (0x7f &lt;&lt; 16)  // Int Threshold Control</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>#define USBCMD_ITC_SH    16            // Int Threshold Control Shift</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>5.77k</pre></td><td class='code'><pre>#define USBSTS           0x0004</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>5.77k</pre></td><td class='code'><pre>#define USBSTS_RO_MASK   0x0000003f</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>#define USBSTS_INT       (1 &lt;&lt; 0)      // USB Interrupt</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>#define USBSTS_ERRINT    (1 &lt;&lt; 1)      // Error Interrupt</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>57.0k</pre></td><td class='code'><pre>#define USBSTS_PCD       (1 &lt;&lt; 2)      // Port Change Detect</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>44.1k</pre></td><td class='code'><pre>#define USBSTS_FLR       (1 &lt;&lt; 3)      // Frame List Rollover</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>36.6k</pre></td><td class='code'><pre>#define USBSTS_HSE       (1 &lt;&lt; 4)      // Host System Error</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>#define USBSTS_IAA       (1 &lt;&lt; 5)      // Interrupt on Async Advance</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>#define USBSTS_HALT      (1 &lt;&lt; 12)     // HC Halted</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>24.5k</pre></td><td class='code'><pre>#define USBSTS_REC       (1 &lt;&lt; 13)     // Reclamation</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>47.7k</pre></td><td class='code'><pre>#define USBSTS_PSS       (1 &lt;&lt; 14)     // Periodic Schedule Status</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>44.4k</pre></td><td class='code'><pre>#define USBSTS_ASS       (1 &lt;&lt; 15)     // Asynchronous Schedule Status</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  Interrupt enable bits correspond to the interrupt active bits in USBSTS</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> *  so no need to redefine here.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>#define USBINTR              0x0008</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>81.6k</pre></td><td class='code'><pre>#define USBINTR_MASK         0x0000003f</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>5.90k</pre></td><td class='code'><pre>#define FRINDEX              0x000c</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define CTRLDSSEGMENT        0x0010</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>5.74k</pre></td><td class='code'><pre>#define PERIODICLISTBASE     0x0014</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>5.77k</pre></td><td class='code'><pre>#define ASYNCLISTADDR        0x0018</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ASYNCLISTADDR_MASK   0xffffffe0</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>#define CONFIGFLAG           0x0040</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * Bits that are reserved or are read-only are masked out of values</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> * written to us by software</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> */</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>#define PORTSC_RO_MASK       0x007001c0</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>#define PORTSC_RWC_MASK      0x0000002a</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_WKOC_E        (1 &lt;&lt; 22)    // Wake on Over Current Enable</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_WKDS_E        (1 &lt;&lt; 21)    // Wake on Disconnect Enable</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_WKCN_E        (1 &lt;&lt; 20)    // Wake on Connect Enable</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_PTC           (15 &lt;&lt; 16)   // Port Test Control</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_PTC_SH        16           // Port Test Control shift</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_PIC           (3 &lt;&lt; 14)    // Port Indicator Control</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_PIC_SH        14           // Port Indicator Control Shift</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>#define PORTSC_POWNER        (1 &lt;&lt; 13)    // Port Owner</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>#define PORTSC_PPOWER        (1 &lt;&lt; 12)    // Port Power</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_LINESTAT      (3 &lt;&lt; 10)    // Port Line Status</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_LINESTAT_SH   10           // Port Line Status Shift</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>#define PORTSC_PRESET        (1 &lt;&lt; 8)     // Port Reset</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>61.7k</pre></td><td class='code'><pre>#define PORTSC_SUSPEND       (1 &lt;&lt; 7)     // Port Suspend</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>#define PORTSC_FPRES         (1 &lt;&lt; 6)     // Force Port Resume</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_OCC           (1 &lt;&lt; 5)     // Over Current Change</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_OCA           (1 &lt;&lt; 4)     // Over Current Active</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PORTSC_PEDC          (1 &lt;&lt; 3)     // Port Enable/Disable Change</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>#define PORTSC_PED           (1 &lt;&lt; 2)     // Port Enable/Disable</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>#define PORTSC_CSC           (1 &lt;&lt; 1)     // Connect Status Change</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>#define PORTSC_CONNECT       (1 &lt;&lt; 0)     // Current Connect Status</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif /* HW_USB_EHCI_REGS_H */</pre></td></tr></table></div></body></html>