
node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000088  00800200  00001d1e  00001db2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d1e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003d  00800288  00800288  00001e3a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e3a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000300  00000000  00000000  00001e96  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000023f6  00000000  00000000  00002196  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001258  00000000  00000000  0000458c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000019b4  00000000  00000000  000057e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000658  00000000  00000000  00007198  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000ae9  00000000  00000000  000077f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000013d1  00000000  00000000  000082d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000240  00000000  00000000  000096aa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	d3 c5       	rjmp	.+2982   	; 0xc1c <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e1 c5       	rjmp	.+3010   	; 0xc44 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0f c7       	rjmp	.+3614   	; 0xebc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	79 07       	cpc	r23, r25
      e6:	cb 07       	cpc	r28, r27
      e8:	cb 07       	cpc	r28, r27
      ea:	cb 07       	cpc	r28, r27
      ec:	cb 07       	cpc	r28, r27
      ee:	cb 07       	cpc	r28, r27
      f0:	cb 07       	cpc	r28, r27
      f2:	cb 07       	cpc	r28, r27
      f4:	79 07       	cpc	r23, r25
      f6:	cb 07       	cpc	r28, r27
      f8:	cb 07       	cpc	r28, r27
      fa:	cb 07       	cpc	r28, r27
      fc:	cb 07       	cpc	r28, r27
      fe:	cb 07       	cpc	r28, r27
     100:	cb 07       	cpc	r28, r27
     102:	cb 07       	cpc	r28, r27
     104:	7b 07       	cpc	r23, r27
     106:	cb 07       	cpc	r28, r27
     108:	cb 07       	cpc	r28, r27
     10a:	cb 07       	cpc	r28, r27
     10c:	cb 07       	cpc	r28, r27
     10e:	cb 07       	cpc	r28, r27
     110:	cb 07       	cpc	r28, r27
     112:	cb 07       	cpc	r28, r27
     114:	cb 07       	cpc	r28, r27
     116:	cb 07       	cpc	r28, r27
     118:	cb 07       	cpc	r28, r27
     11a:	cb 07       	cpc	r28, r27
     11c:	cb 07       	cpc	r28, r27
     11e:	cb 07       	cpc	r28, r27
     120:	cb 07       	cpc	r28, r27
     122:	cb 07       	cpc	r28, r27
     124:	7b 07       	cpc	r23, r27
     126:	cb 07       	cpc	r28, r27
     128:	cb 07       	cpc	r28, r27
     12a:	cb 07       	cpc	r28, r27
     12c:	cb 07       	cpc	r28, r27
     12e:	cb 07       	cpc	r28, r27
     130:	cb 07       	cpc	r28, r27
     132:	cb 07       	cpc	r28, r27
     134:	cb 07       	cpc	r28, r27
     136:	cb 07       	cpc	r28, r27
     138:	cb 07       	cpc	r28, r27
     13a:	cb 07       	cpc	r28, r27
     13c:	cb 07       	cpc	r28, r27
     13e:	cb 07       	cpc	r28, r27
     140:	cb 07       	cpc	r28, r27
     142:	cb 07       	cpc	r28, r27
     144:	c7 07       	cpc	r28, r23
     146:	cb 07       	cpc	r28, r27
     148:	cb 07       	cpc	r28, r27
     14a:	cb 07       	cpc	r28, r27
     14c:	cb 07       	cpc	r28, r27
     14e:	cb 07       	cpc	r28, r27
     150:	cb 07       	cpc	r28, r27
     152:	cb 07       	cpc	r28, r27
     154:	a4 07       	cpc	r26, r20
     156:	cb 07       	cpc	r28, r27
     158:	cb 07       	cpc	r28, r27
     15a:	cb 07       	cpc	r28, r27
     15c:	cb 07       	cpc	r28, r27
     15e:	cb 07       	cpc	r28, r27
     160:	cb 07       	cpc	r28, r27
     162:	cb 07       	cpc	r28, r27
     164:	cb 07       	cpc	r28, r27
     166:	cb 07       	cpc	r28, r27
     168:	cb 07       	cpc	r28, r27
     16a:	cb 07       	cpc	r28, r27
     16c:	cb 07       	cpc	r28, r27
     16e:	cb 07       	cpc	r28, r27
     170:	cb 07       	cpc	r28, r27
     172:	cb 07       	cpc	r28, r27
     174:	98 07       	cpc	r25, r24
     176:	cb 07       	cpc	r28, r27
     178:	cb 07       	cpc	r28, r27
     17a:	cb 07       	cpc	r28, r27
     17c:	cb 07       	cpc	r28, r27
     17e:	cb 07       	cpc	r28, r27
     180:	cb 07       	cpc	r28, r27
     182:	cb 07       	cpc	r28, r27
     184:	b6 07       	cpc	r27, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e1       	ldi	r30, 0x1E	; 30
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 38       	cpi	r26, 0x88	; 136
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e8       	ldi	r26, 0x88	; 136
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3c       	cpi	r26, 0xC5	; 197
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	48 d4       	rcall	.+2192   	; 0xa52 <main>
     1c2:	0c 94 8d 0e 	jmp	0x1d1a	; 0x1d1a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <can_init>:
 #define set_bit( reg, bit ) (reg |= (1 << bit))
 #define clear_bit( reg, bit ) (reg &= ~(1 << bit))


 void can_init(){
	mcp2515_init(); //denne kaller på reset, som setter systemet i config mode
     1c8:	4d d1       	rcall	.+666    	; 0x464 <mcp2515_init>
	
	
	//aktiverer interrupts (interrupt enable) for transmit og receive buffers, s.51
	mcp2515_bit_modify(MCP_CANINTE, 0b00000011, 0b00000011); 
     1ca:	43 e0       	ldi	r20, 0x03	; 3
     1cc:	63 e0       	ldi	r22, 0x03	; 3
     1ce:	8b e2       	ldi	r24, 0x2B	; 43
     1d0:	72 d1       	rcall	.+740    	; 0x4b6 <mcp2515_bit_modify>
	
	//Setter alle maske-bitene i standard identifier til 0, fordi da slippes alle messages gjennom. s. 35 (register 4-14 til 4-17), og s. 32, table 4-2
	mcp2515_write(MCP_RXM0SIDH, 0b00000000);
     1d2:	60 e0       	ldi	r22, 0x00	; 0
     1d4:	80 e2       	ldi	r24, 0x20	; 32
     1d6:	32 d1       	rcall	.+612    	; 0x43c <mcp2515_write>
	mcp2515_write(MCP_RXM0SIDL, 0b00000000);
     1d8:	60 e0       	ldi	r22, 0x00	; 0
     1da:	81 e2       	ldi	r24, 0x21	; 33
     1dc:	2f d1       	rcall	.+606    	; 0x43c <mcp2515_write>
	mcp2515_write(MCP_RXM1SIDH, 0b00000000);
     1de:	60 e0       	ldi	r22, 0x00	; 0
     1e0:	84 e2       	ldi	r24, 0x24	; 36
     1e2:	2c d1       	rcall	.+600    	; 0x43c <mcp2515_write>
	mcp2515_write(MCP_RXM1SIDL, 0b00000000);
     1e4:	60 e0       	ldi	r22, 0x00	; 0
     1e6:	85 e2       	ldi	r24, 0x25	; 37
     1e8:	29 d1       	rcall	.+594    	; 0x43c <mcp2515_write>
	
	//setter i normal mode, s. 60
	mcp2515_bit_modify(MCP_CANCTRL, 0b11100000, 0b00000000);
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	62 c1       	rjmp	.+708    	; 0x4b6 <mcp2515_bit_modify>
     1f2:	08 95       	ret

000001f4 <can_send_message>:
	sei();
	#endif
	
 }

void can_send_message(can_msg* send){
     1f4:	ef 92       	push	r14
     1f6:	ff 92       	push	r15
     1f8:	0f 93       	push	r16
     1fa:	1f 93       	push	r17
     1fc:	cf 93       	push	r28
     1fe:	df 93       	push	r29
     200:	7c 01       	movw	r14, r24
	
	while((mcp2515_read(MCP_TXB0CTRL) & MCP_TXREQ)){ //så lenge transfer buffer 0 er fullt, vil MCP_TXREQ være høy, og vi er stuck i whilen. Når det er tomt, vil vi gå ut av whilen
     202:	80 e3       	ldi	r24, 0x30	; 48
     204:	10 d1       	rcall	.+544    	; 0x426 <mcp2515_read>
     206:	83 fd       	sbrc	r24, 3
     208:	fc cf       	rjmp	.-8      	; 0x202 <can_send_message+0xe>
	}
	
	//Left shifter 5 ganger for å lagre riktig i SID bufferregistrene
	mcp2515_write(MCP_TXB0SIDH+1, send->id<<5); //lagrer identifieren til messagen inn i første transferbuffer. Går fint å overskrive det som ligger der fordi det er 0 som må ligge der for standard identifier (ikke extended)
     20a:	f7 01       	movw	r30, r14
     20c:	60 81       	ld	r22, Z
     20e:	62 95       	swap	r22
     210:	66 0f       	add	r22, r22
     212:	60 7e       	andi	r22, 0xE0	; 224
     214:	82 e3       	ldi	r24, 0x32	; 50
     216:	12 d1       	rcall	.+548    	; 0x43c <mcp2515_write>
	
	 //Right shift 3 ganger for å flytte de 8 høyeste bit'ene til de 8 laveste, så de lagres i SIDH
	mcp2515_write(MCP_TXB0SIDH, send->id>>3); //lagrer identifieren til messagen inn i første transferbuffer
     218:	f7 01       	movw	r30, r14
     21a:	60 81       	ld	r22, Z
     21c:	71 81       	ldd	r23, Z+1	; 0x01
     21e:	76 95       	lsr	r23
     220:	67 95       	ror	r22
     222:	76 95       	lsr	r23
     224:	67 95       	ror	r22
     226:	76 95       	lsr	r23
     228:	67 95       	ror	r22
     22a:	81 e3       	ldi	r24, 0x31	; 49
     22c:	07 d1       	rcall	.+526    	; 0x43c <mcp2515_write>
	
	mcp2515_write(MCP_TXB0SIDH+4, send->length); //lagrer datalengden i txb0dlc. plusser på 4 for å komme til txb0dlc (se tabell s. 63)
     22e:	f7 01       	movw	r30, r14
     230:	62 89       	ldd	r22, Z+18	; 0x12
     232:	85 e3       	ldi	r24, 0x35	; 53
     234:	03 d1       	rcall	.+518    	; 0x43c <mcp2515_write>

	//lagrer nå meldinga i TXB0D0-TXB0D6 (s. 63)
	if(send->length>8){
     236:	f7 01       	movw	r30, r14
     238:	82 89       	ldd	r24, Z+18	; 0x12
     23a:	89 30       	cpi	r24, 0x09	; 9
     23c:	18 f4       	brcc	.+6      	; 0x244 <can_send_message+0x50>
		printf("Length of data too big.");
		return;
	}
	int byte = 0;
	for (byte = 0; byte < send->length; byte++){
     23e:	81 11       	cpse	r24, r1
     240:	0a c0       	rjmp	.+20     	; 0x256 <can_send_message+0x62>
     242:	1c c0       	rjmp	.+56     	; 0x27c <can_send_message+0x88>
	
	mcp2515_write(MCP_TXB0SIDH+4, send->length); //lagrer datalengden i txb0dlc. plusser på 4 for å komme til txb0dlc (se tabell s. 63)

	//lagrer nå meldinga i TXB0D0-TXB0D6 (s. 63)
	if(send->length>8){
		printf("Length of data too big.");
     244:	87 e0       	ldi	r24, 0x07	; 7
     246:	92 e0       	ldi	r25, 0x02	; 2
     248:	9f 93       	push	r25
     24a:	8f 93       	push	r24
     24c:	0e 94 73 0a 	call	0x14e6	; 0x14e6 <printf>
		return;
     250:	0f 90       	pop	r0
     252:	0f 90       	pop	r0
     254:	16 c0       	rjmp	.+44     	; 0x282 <can_send_message+0x8e>
     256:	87 01       	movw	r16, r14
     258:	0e 5f       	subi	r16, 0xFE	; 254
     25a:	1f 4f       	sbci	r17, 0xFF	; 255
	}
	int byte = 0;
	for (byte = 0; byte < send->length; byte++){
     25c:	c0 e0       	ldi	r28, 0x00	; 0
     25e:	d0 e0       	ldi	r29, 0x00	; 0
		mcp2515_write(MCP_TXB0SIDH+5+byte, send->data[byte]);
     260:	f8 01       	movw	r30, r16
     262:	60 81       	ld	r22, Z
     264:	0e 5f       	subi	r16, 0xFE	; 254
     266:	1f 4f       	sbci	r17, 0xFF	; 255
     268:	8c 2f       	mov	r24, r28
     26a:	8a 5c       	subi	r24, 0xCA	; 202
     26c:	e7 d0       	rcall	.+462    	; 0x43c <mcp2515_write>
	if(send->length>8){
		printf("Length of data too big.");
		return;
	}
	int byte = 0;
	for (byte = 0; byte < send->length; byte++){
     26e:	21 96       	adiw	r28, 0x01	; 1
     270:	f7 01       	movw	r30, r14
     272:	22 89       	ldd	r18, Z+18	; 0x12
     274:	30 e0       	ldi	r19, 0x00	; 0
     276:	c2 17       	cp	r28, r18
     278:	d3 07       	cpc	r29, r19
     27a:	94 f3       	brlt	.-28     	; 0x260 <can_send_message+0x6c>
		mcp2515_write(MCP_TXB0SIDH+5+byte, send->data[byte]);
	}

	mcp2515_request_to_send(0); //sender RTS signal til TXB0 nå
     27c:	80 e0       	ldi	r24, 0x00	; 0
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	00 d1       	rcall	.+512    	; 0x482 <mcp2515_request_to_send>
}
     282:	df 91       	pop	r29
     284:	cf 91       	pop	r28
     286:	1f 91       	pop	r17
     288:	0f 91       	pop	r16
     28a:	ff 90       	pop	r15
     28c:	ef 90       	pop	r14
     28e:	08 95       	ret

00000290 <can_receive_message>:

int can_receive_message(can_msg *wholeMessage){
     290:	9f 92       	push	r9
     292:	af 92       	push	r10
     294:	bf 92       	push	r11
     296:	cf 92       	push	r12
     298:	df 92       	push	r13
     29a:	ef 92       	push	r14
     29c:	ff 92       	push	r15
     29e:	0f 93       	push	r16
     2a0:	1f 93       	push	r17
     2a2:	cf 93       	push	r28
     2a4:	df 93       	push	r29
     2a6:	7c 01       	movw	r14, r24
	wholeMessage->id = 0;
     2a8:	fc 01       	movw	r30, r24
     2aa:	11 82       	std	Z+1, r1	; 0x01
     2ac:	10 82       	st	Z, r1
	wholeMessage->length = 0;
     2ae:	12 8a       	std	Z+18, r1	; 0x12
	wholeMessage->data[0] = 0b00000000;
     2b0:	13 82       	std	Z+3, r1	; 0x03
     2b2:	12 82       	std	Z+2, r1	; 0x02
	
	if (mcp2515_read(MCP_CANINTF) & MCP_RX0IF){ //om rx0if er høy, altså interrupt pinnen er høy, betyr det at receive buffer nr 0 har fått inn ny data
     2b4:	8c e2       	ldi	r24, 0x2C	; 44
     2b6:	b7 d0       	rcall	.+366    	; 0x426 <mcp2515_read>
     2b8:	80 ff       	sbrs	r24, 0
     2ba:	4c c0       	rjmp	.+152    	; 0x354 <can_receive_message+0xc4>
		unsigned int idH = mcp2515_read(MCP_RXB0SIDH);
     2bc:	81 e6       	ldi	r24, 0x61	; 97
     2be:	b3 d0       	rcall	.+358    	; 0x426 <mcp2515_read>
     2c0:	c8 2f       	mov	r28, r24
     2c2:	d0 e0       	ldi	r29, 0x00	; 0
		unsigned int idL = mcp2515_read(MCP_RXB0SIDH+1);
     2c4:	82 e6       	ldi	r24, 0x62	; 98
     2c6:	af d0       	rcall	.+350    	; 0x426 <mcp2515_read>
     2c8:	90 e0       	ldi	r25, 0x00	; 0
		idL = (idL >> 5); //Fordi de er idL er tre MSB i MCP_RXB0SIDL, må rightshifte 5 ganger
		idH = (idH << 3); //Må leftshifte 
     2ca:	5e 01       	movw	r10, r28
     2cc:	aa 0c       	add	r10, r10
     2ce:	bb 1c       	adc	r11, r11
     2d0:	aa 0c       	add	r10, r10
     2d2:	bb 1c       	adc	r11, r11
     2d4:	aa 0c       	add	r10, r10
     2d6:	bb 1c       	adc	r11, r11
	wholeMessage->data[0] = 0b00000000;
	
	if (mcp2515_read(MCP_CANINTF) & MCP_RX0IF){ //om rx0if er høy, altså interrupt pinnen er høy, betyr det at receive buffer nr 0 har fått inn ny data
		unsigned int idH = mcp2515_read(MCP_RXB0SIDH);
		unsigned int idL = mcp2515_read(MCP_RXB0SIDH+1);
		idL = (idL >> 5); //Fordi de er idL er tre MSB i MCP_RXB0SIDL, må rightshifte 5 ganger
     2d8:	96 95       	lsr	r25
     2da:	87 95       	ror	r24
     2dc:	92 95       	swap	r25
     2de:	82 95       	swap	r24
     2e0:	8f 70       	andi	r24, 0x0F	; 15
     2e2:	89 27       	eor	r24, r25
     2e4:	9f 70       	andi	r25, 0x0F	; 15
     2e6:	89 27       	eor	r24, r25
		idH = (idH << 3); //Må leftshifte 
		unsigned int id = (idH | idL); //Kan evt ta +
     2e8:	a8 2a       	or	r10, r24
     2ea:	b9 2a       	or	r11, r25
		
		
		uint8_t length = mcp2515_read(MCP_RXB0SIDH+4); //leser av rxb0dlc
     2ec:	85 e6       	ldi	r24, 0x65	; 101
     2ee:	9b d0       	rcall	.+310    	; 0x426 <mcp2515_read>
     2f0:	98 2e       	mov	r9, r24
		if (length > 8){
     2f2:	f8 e0       	ldi	r31, 0x08	; 8
     2f4:	f8 17       	cp	r31, r24
     2f6:	30 f0       	brcs	.+12     	; 0x304 <can_receive_message+0x74>
		}
		
		//leser nå av rxb0d0 til rxb0d7 (avhengig av hvor lang meldinga vi har mottatt er), og lagrer det i arrayet message
		int byte = 0;
		//lagrer alt i en struct
		for (byte = 0; byte < length; byte++){
     2f8:	c8 2e       	mov	r12, r24
     2fa:	d1 2c       	mov	r13, r1
     2fc:	1c 14       	cp	r1, r12
     2fe:	1d 04       	cpc	r1, r13
     300:	64 f0       	brlt	.+24     	; 0x31a <can_receive_message+0x8a>
     302:	1d c0       	rjmp	.+58     	; 0x33e <can_receive_message+0xae>
		unsigned int id = (idH | idL); //Kan evt ta +
		
		
		uint8_t length = mcp2515_read(MCP_RXB0SIDH+4); //leser av rxb0dlc
		if (length > 8){
			printf("Length > 8, not allowed.");
     304:	8f e1       	ldi	r24, 0x1F	; 31
     306:	92 e0       	ldi	r25, 0x02	; 2
     308:	9f 93       	push	r25
     30a:	8f 93       	push	r24
     30c:	0e 94 73 0a 	call	0x14e6	; 0x14e6 <printf>
			return 0;
     310:	0f 90       	pop	r0
     312:	0f 90       	pop	r0
     314:	80 e0       	ldi	r24, 0x00	; 0
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	1f c0       	rjmp	.+62     	; 0x358 <can_receive_message+0xc8>
     31a:	87 01       	movw	r16, r14
     31c:	0e 5f       	subi	r16, 0xFE	; 254
     31e:	1f 4f       	sbci	r17, 0xFF	; 255
		}
		
		//leser nå av rxb0d0 til rxb0d7 (avhengig av hvor lang meldinga vi har mottatt er), og lagrer det i arrayet message
		int byte = 0;
		//lagrer alt i en struct
		for (byte = 0; byte < length; byte++){
     320:	c0 e0       	ldi	r28, 0x00	; 0
     322:	d0 e0       	ldi	r29, 0x00	; 0
			wholeMessage->data[byte] = mcp2515_read(MCP_RXB0SIDH+5+byte);
     324:	8c 2f       	mov	r24, r28
     326:	8a 59       	subi	r24, 0x9A	; 154
     328:	7e d0       	rcall	.+252    	; 0x426 <mcp2515_read>
     32a:	28 2f       	mov	r18, r24
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	f8 01       	movw	r30, r16
     330:	21 93       	st	Z+, r18
     332:	31 93       	st	Z+, r19
     334:	8f 01       	movw	r16, r30
		}
		
		//leser nå av rxb0d0 til rxb0d7 (avhengig av hvor lang meldinga vi har mottatt er), og lagrer det i arrayet message
		int byte = 0;
		//lagrer alt i en struct
		for (byte = 0; byte < length; byte++){
     336:	21 96       	adiw	r28, 0x01	; 1
     338:	cc 15       	cp	r28, r12
     33a:	dd 05       	cpc	r29, r13
     33c:	9c f3       	brlt	.-26     	; 0x324 <can_receive_message+0x94>
			wholeMessage->data[byte] = mcp2515_read(MCP_RXB0SIDH+5+byte);
		}
		
		
		wholeMessage->id = id;
     33e:	f7 01       	movw	r30, r14
     340:	b1 82       	std	Z+1, r11	; 0x01
     342:	a0 82       	st	Z, r10
		wholeMessage->length = length;
     344:	92 8a       	std	Z+18, r9	; 0x12
		
		mcp2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000); //for å kunne reenable receive buffer 0 interrupten
     346:	40 e0       	ldi	r20, 0x00	; 0
     348:	61 e0       	ldi	r22, 0x01	; 1
     34a:	8c e2       	ldi	r24, 0x2C	; 44
     34c:	b4 d0       	rcall	.+360    	; 0x4b6 <mcp2515_bit_modify>
	}
	
	
	
	return 1;
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	90 e0       	ldi	r25, 0x00	; 0
     352:	02 c0       	rjmp	.+4      	; 0x358 <can_receive_message+0xc8>
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	90 e0       	ldi	r25, 0x00	; 0
}
     358:	df 91       	pop	r29
     35a:	cf 91       	pop	r28
     35c:	1f 91       	pop	r17
     35e:	0f 91       	pop	r16
     360:	ff 90       	pop	r15
     362:	ef 90       	pop	r14
     364:	df 90       	pop	r13
     366:	cf 90       	pop	r12
     368:	bf 90       	pop	r11
     36a:	af 90       	pop	r10
     36c:	9f 90       	pop	r9
     36e:	08 95       	ret

00000370 <joy_convertToPercentage>:
volatile int MID_VALUE;



int joy_convertToPercentage(int adcValue, int isFirstMessage){
	if(isFirstMessage == 1){
     370:	61 30       	cpi	r22, 0x01	; 1
     372:	71 05       	cpc	r23, r1
     374:	21 f4       	brne	.+8      	; 0x37e <joy_convertToPercentage+0xe>
		MID_VALUE = adcValue;
     376:	90 93 ac 02 	sts	0x02AC, r25
     37a:	80 93 ab 02 	sts	0x02AB, r24
	}
	
	if(adcValue > MID_VALUE){
     37e:	20 91 ab 02 	lds	r18, 0x02AB
     382:	30 91 ac 02 	lds	r19, 0x02AC
     386:	28 17       	cp	r18, r24
     388:	39 07       	cpc	r19, r25
     38a:	d4 f4       	brge	.+52     	; 0x3c0 <joy_convertToPercentage+0x50>
		adcValue = 100*(adcValue-MID_VALUE)/(255-MID_VALUE);
     38c:	20 91 ab 02 	lds	r18, 0x02AB
     390:	30 91 ac 02 	lds	r19, 0x02AC
     394:	ac 01       	movw	r20, r24
     396:	42 1b       	sub	r20, r18
     398:	53 0b       	sbc	r21, r19
     39a:	9a 01       	movw	r18, r20
     39c:	44 e6       	ldi	r20, 0x64	; 100
     39e:	42 9f       	mul	r20, r18
     3a0:	c0 01       	movw	r24, r0
     3a2:	43 9f       	mul	r20, r19
     3a4:	90 0d       	add	r25, r0
     3a6:	11 24       	eor	r1, r1
     3a8:	20 91 ab 02 	lds	r18, 0x02AB
     3ac:	30 91 ac 02 	lds	r19, 0x02AC
     3b0:	6f ef       	ldi	r22, 0xFF	; 255
     3b2:	70 e0       	ldi	r23, 0x00	; 0
     3b4:	62 1b       	sub	r22, r18
     3b6:	73 0b       	sbc	r23, r19
     3b8:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__divmodhi4>
     3bc:	cb 01       	movw	r24, r22
     3be:	08 95       	ret
		}else if(adcValue<MID_VALUE){
     3c0:	20 91 ab 02 	lds	r18, 0x02AB
     3c4:	30 91 ac 02 	lds	r19, 0x02AC
     3c8:	82 17       	cp	r24, r18
     3ca:	93 07       	cpc	r25, r19
     3cc:	b4 f4       	brge	.+44     	; 0x3fa <joy_convertToPercentage+0x8a>
		adcValue = 100*(adcValue-MID_VALUE)/MID_VALUE;
     3ce:	20 91 ab 02 	lds	r18, 0x02AB
     3d2:	30 91 ac 02 	lds	r19, 0x02AC
     3d6:	ac 01       	movw	r20, r24
     3d8:	42 1b       	sub	r20, r18
     3da:	53 0b       	sbc	r21, r19
     3dc:	9a 01       	movw	r18, r20
     3de:	44 e6       	ldi	r20, 0x64	; 100
     3e0:	42 9f       	mul	r20, r18
     3e2:	c0 01       	movw	r24, r0
     3e4:	43 9f       	mul	r20, r19
     3e6:	90 0d       	add	r25, r0
     3e8:	11 24       	eor	r1, r1
     3ea:	60 91 ab 02 	lds	r22, 0x02AB
     3ee:	70 91 ac 02 	lds	r23, 0x02AC
     3f2:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <__divmodhi4>
     3f6:	cb 01       	movw	r24, r22
     3f8:	08 95       	ret
		}else{
		adcValue = 0;
     3fa:	80 e0       	ldi	r24, 0x00	; 0
     3fc:	90 e0       	ldi	r25, 0x00	; 0
	}
	return adcValue;
	
}
     3fe:	08 95       	ret

00000400 <joy_getPercent>:
int joy_getPercent(int raw){
	return (((raw*(1.0)) / 255) * 100);
     400:	bc 01       	movw	r22, r24
     402:	88 27       	eor	r24, r24
     404:	77 fd       	sbrc	r23, 7
     406:	80 95       	com	r24
     408:	98 2f       	mov	r25, r24
     40a:	df d6       	rcall	.+3518   	; 0x11ca <__floatsisf>
     40c:	20 e0       	ldi	r18, 0x00	; 0
     40e:	30 e0       	ldi	r19, 0x00	; 0
     410:	4f e7       	ldi	r20, 0x7F	; 127
     412:	53 e4       	ldi	r21, 0x43	; 67
     414:	3f d6       	rcall	.+3198   	; 0x1094 <__divsf3>
     416:	20 e0       	ldi	r18, 0x00	; 0
     418:	30 e0       	ldi	r19, 0x00	; 0
     41a:	48 ec       	ldi	r20, 0xC8	; 200
     41c:	52 e4       	ldi	r21, 0x42	; 66
     41e:	89 d7       	rcall	.+3858   	; 0x1332 <__mulsf3>
     420:	a1 d6       	rcall	.+3394   	; 0x1164 <__fixsfsi>
}
     422:	cb 01       	movw	r24, r22
     424:	08 95       	ret

00000426 <mcp2515_read>:
#include "spi.h"

#define set_bit( reg, bit ) (reg |= (1 << bit))
#define clear_bit( reg, bit ) (reg &= ~(1 << bit))

uint8_t mcp2515_read(uint8_t address){
     426:	cf 93       	push	r28
     428:	c8 2f       	mov	r28, r24
	clear_bit(PORTB, SS); //Setter SS lav
     42a:	2f 98       	cbi	0x05, 7	; 5

	uint8_t result;
	spi_MasterTransmit(MCP_READ);
     42c:	83 e0       	ldi	r24, 0x03	; 3
     42e:	62 d0       	rcall	.+196    	; 0x4f4 <spi_MasterTransmit>
	spi_MasterTransmit(address);
     430:	8c 2f       	mov	r24, r28
     432:	60 d0       	rcall	.+192    	; 0x4f4 <spi_MasterTransmit>
	result = spi_MasterRead(); //Leser hva som var i adressen/registeret vi aksesserte
     434:	64 d0       	rcall	.+200    	; 0x4fe <spi_MasterRead>

	set_bit(PORTB, SS); //Setter SS høy
     436:	2f 9a       	sbi	0x05, 7	; 5
	
	return result;
}
     438:	cf 91       	pop	r28
     43a:	08 95       	ret

0000043c <mcp2515_write>:

void mcp2515_write(uint8_t address, uint8_t data){
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
     440:	d8 2f       	mov	r29, r24
     442:	c6 2f       	mov	r28, r22
	clear_bit(PORTB,SS); //Setter SS lav
     444:	2f 98       	cbi	0x05, 7	; 5
	
	spi_MasterTransmit(MCP_WRITE); //Velger instruction
     446:	82 e0       	ldi	r24, 0x02	; 2
     448:	55 d0       	rcall	.+170    	; 0x4f4 <spi_MasterTransmit>
	
	spi_MasterTransmit(address); //Velger adresse, f.eks. 0b00110001
     44a:	8d 2f       	mov	r24, r29
     44c:	53 d0       	rcall	.+166    	; 0x4f4 <spi_MasterTransmit>
	
	spi_MasterTransmit(data); //Velger data som sendes
     44e:	8c 2f       	mov	r24, r28
     450:	51 d0       	rcall	.+162    	; 0x4f4 <spi_MasterTransmit>

	set_bit(PORTB,SS);
     452:	2f 9a       	sbi	0x05, 7	; 5
}
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(PORTB,SS); //Setter SS lav
     45a:	2f 98       	cbi	0x05, 7	; 5
	spi_MasterTransmit(MCP_RESET);
     45c:	80 ec       	ldi	r24, 0xC0	; 192
     45e:	4a d0       	rcall	.+148    	; 0x4f4 <spi_MasterTransmit>
	set_bit(PORTB,SS); //Setter SS høy
     460:	2f 9a       	sbi	0x05, 7	; 5
     462:	08 95       	ret

00000464 <mcp2515_init>:
}

uint8_t mcp2515_init(){
	uint8_t value;
	spi_init(); //Initialize SPI
     464:	3c d0       	rcall	.+120    	; 0x4de <spi_init>
	mcp2515_reset(); // Send reset-command
     466:	f9 df       	rcall	.-14     	; 0x45a <mcp2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     468:	83 e0       	ldi	r24, 0x03	; 3
     46a:	8a 95       	dec	r24
     46c:	f1 f7       	brne	.-4      	; 0x46a <mcp2515_init+0x6>
     46e:	00 00       	nop
	_delay_us(10); //oscillatoren er i reset modus i 128 klokkesykluser. trenger derav en delay
	//Self-test to check if system is in config mode
	value = mcp2515_read(MCP_CANSTAT); 
     470:	8e e0       	ldi	r24, 0x0E	; 14
     472:	d9 df       	rcall	.-78     	; 0x426 <mcp2515_read>
	if((value & MODE_MASK)  != MODE_CONFIG) {
     474:	98 2f       	mov	r25, r24
     476:	90 7e       	andi	r25, 0xE0	; 224
     478:	81 e0       	ldi	r24, 0x01	; 1
     47a:	90 38       	cpi	r25, 0x80	; 128
     47c:	09 f4       	brne	.+2      	; 0x480 <mcp2515_init+0x1c>
     47e:	80 e0       	ldi	r24, 0x00	; 0
		return 1;
	}
	return 0;
}
     480:	08 95       	ret

00000482 <mcp2515_request_to_send>:

void mcp2515_request_to_send(int whichBuffer){ //se s. 66
	clear_bit(PORTB,SS); //Setter SS lav
     482:	2f 98       	cbi	0x05, 7	; 5

	if(whichBuffer == 0){ //choose TXB0
     484:	00 97       	sbiw	r24, 0x00	; 0
     486:	19 f4       	brne	.+6      	; 0x48e <mcp2515_request_to_send+0xc>
		spi_MasterTransmit(0b10000001); 
     488:	81 e8       	ldi	r24, 0x81	; 129
     48a:	34 d0       	rcall	.+104    	; 0x4f4 <spi_MasterTransmit>
     48c:	07 c0       	rjmp	.+14     	; 0x49c <mcp2515_request_to_send+0x1a>
	}
	
	else if (whichBuffer == 1){ //choose TXB1
     48e:	01 97       	sbiw	r24, 0x01	; 1
     490:	19 f4       	brne	.+6      	; 0x498 <mcp2515_request_to_send+0x16>
		spi_MasterTransmit(0b10000010); 
     492:	82 e8       	ldi	r24, 0x82	; 130
     494:	2f d0       	rcall	.+94     	; 0x4f4 <spi_MasterTransmit>
     496:	02 c0       	rjmp	.+4      	; 0x49c <mcp2515_request_to_send+0x1a>
	}
	else{ //choose TXB2
		spi_MasterTransmit(0b10000100);
     498:	84 e8       	ldi	r24, 0x84	; 132
     49a:	2c d0       	rcall	.+88     	; 0x4f4 <spi_MasterTransmit>
	}
	
	set_bit(PORTB,SS); //Setter SS høy
     49c:	2f 9a       	sbi	0x05, 7	; 5
     49e:	08 95       	ret

000004a0 <mcp2515_read_status>:
}

uint8_t mcp2515_read_status(){
     4a0:	cf 93       	push	r28
	clear_bit(PORTB,SS); //Setter SS lav
     4a2:	2f 98       	cbi	0x05, 7	; 5
	
	uint8_t statusRegister;
	uint8_t statusRegister2;

	spi_MasterTransmit(MCP_READ_STATUS);
     4a4:	80 ea       	ldi	r24, 0xA0	; 160
     4a6:	26 d0       	rcall	.+76     	; 0x4f4 <spi_MasterTransmit>
	statusRegister = spi_MasterRead(); //disse to skal være like hverandre, se s. 69
     4a8:	2a d0       	rcall	.+84     	; 0x4fe <spi_MasterRead>
     4aa:	c8 2f       	mov	r28, r24
	statusRegister2 = spi_MasterRead(); //disse to skal være like hverandre, se s. 69
     4ac:	28 d0       	rcall	.+80     	; 0x4fe <spi_MasterRead>

	set_bit(PORTB,SS); //Setter SS høy
     4ae:	2f 9a       	sbi	0x05, 7	; 5

	return statusRegister;
}
     4b0:	8c 2f       	mov	r24, r28
     4b2:	cf 91       	pop	r28
     4b4:	08 95       	ret

000004b6 <mcp2515_bit_modify>:


void mcp2515_bit_modify(uint8_t regAdr, uint8_t maskBits, uint8_t data){ //se s. 68
     4b6:	1f 93       	push	r17
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
     4bc:	18 2f       	mov	r17, r24
     4be:	d6 2f       	mov	r29, r22
     4c0:	c4 2f       	mov	r28, r20
	clear_bit(PORTB,SS); //Setter SS lav
     4c2:	2f 98       	cbi	0x05, 7	; 5

	spi_MasterTransmit(MCP_BITMOD);
     4c4:	85 e0       	ldi	r24, 0x05	; 5
     4c6:	16 d0       	rcall	.+44     	; 0x4f4 <spi_MasterTransmit>
	spi_MasterTransmit(regAdr);
     4c8:	81 2f       	mov	r24, r17
     4ca:	14 d0       	rcall	.+40     	; 0x4f4 <spi_MasterTransmit>
	spi_MasterTransmit(maskBits);
     4cc:	8d 2f       	mov	r24, r29
     4ce:	12 d0       	rcall	.+36     	; 0x4f4 <spi_MasterTransmit>
	spi_MasterTransmit(data);
     4d0:	8c 2f       	mov	r24, r28
     4d2:	10 d0       	rcall	.+32     	; 0x4f4 <spi_MasterTransmit>

	set_bit(PORTB,SS); //Setter SS høy
     4d4:	2f 9a       	sbi	0x05, 7	; 5
}
     4d6:	df 91       	pop	r29
     4d8:	cf 91       	pop	r28
     4da:	1f 91       	pop	r17
     4dc:	08 95       	ret

000004de <spi_init>:
 #define set_bit( reg, bit ) (reg |= (1 << bit))
 #define clear_bit( reg, bit ) (reg &= ~(1 << bit))

void spi_init(void){
    /* Set MOSI and SCK output, all others input */
    DDRB |= (1<<MOSI)|(1<<SCK);
     4de:	84 b1       	in	r24, 0x04	; 4
     4e0:	86 60       	ori	r24, 0x06	; 6
     4e2:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << MISO);
     4e4:	23 98       	cbi	0x04, 3	; 4
    /* Enable SPI, Master, set clock rate fck/2 */
    SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPI2X);
     4e6:	81 e5       	ldi	r24, 0x51	; 81
     4e8:	8c bd       	out	0x2c, r24	; 44
	
	set_bit(DDRB,SS); //Setter PB4 til write/output
     4ea:	27 9a       	sbi	0x04, 7	; 4
	set_bit(PORTB, SS);
     4ec:	2f 9a       	sbi	0x05, 7	; 5
	
	if(SS==7){ //Hvis vi har arduino'en, trenger å sette PB0 til output og høy
		set_bit(DDRB,PB0); //Setter PB4 til write/output
     4ee:	20 9a       	sbi	0x04, 0	; 4
		set_bit(PORTB, PB0);
     4f0:	28 9a       	sbi	0x05, 0	; 5
     4f2:	08 95       	ret

000004f4 <spi_MasterTransmit>:

//Med denne må vi sette SS lav/høy før/etter mastertransmit starter/slutter
void spi_MasterTransmit(char cData) { //keepLow holds the SS* signal low so the transmission continues
	
	/* Start transmission */
	SPDR = cData;
     4f4:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete. Interrupt flag in SPSR is set (SPIF). */
	while(!(SPSR & (1<<SPIF)));
     4f6:	0d b4       	in	r0, 0x2d	; 45
     4f8:	07 fe       	sbrs	r0, 7
     4fa:	fd cf       	rjmp	.-6      	; 0x4f6 <spi_MasterTransmit+0x2>
}
     4fc:	08 95       	ret

000004fe <spi_MasterRead>:

//Egentlig ikke nødvendig med denne funksjonen, fordi MasterTransmit gjør det samme, men vi beholder den for lesbarhet av koden
uint8_t spi_MasterRead(){
	//Setter SS lav utenfor funksjonen, altså setter vi SS lav inni mcp2515_read

	spi_MasterTransmit(0x00);
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	f9 df       	rcall	.-14     	; 0x4f4 <spi_MasterTransmit>
	
	//Setter SS høy utenfor funksjonen, altså setter vi SS høy igjen inni mcp2515_read

	return SPDR;
     502:	8e b5       	in	r24, 0x2e	; 46
	
}
     504:	08 95       	ret

00000506 <USART_Transmit>:
 }
 
 void USART_Transmit( unsigned char data )
 {
	 /* Wait for empty transmit buffer */
	 while( !( UCSR0A & (1<<UDRE0)) );
     506:	e0 ec       	ldi	r30, 0xC0	; 192
     508:	f0 e0       	ldi	r31, 0x00	; 0
     50a:	90 81       	ld	r25, Z
     50c:	95 ff       	sbrs	r25, 5
     50e:	fd cf       	rjmp	.-6      	; 0x50a <USART_Transmit+0x4>
	 
	 /* Put data into buffer, sends the data */
	 UDR0 = data;
     510:	80 93 c6 00 	sts	0x00C6, r24
     514:	08 95       	ret

00000516 <USART_Receive>:
 }

 unsigned char USART_Receive( void )
 {
	 /*Wait for data to be received*/
	 while( !(UCSR0A & (1<<RXC0)) );
     516:	e0 ec       	ldi	r30, 0xC0	; 192
     518:	f0 e0       	ldi	r31, 0x00	; 0
     51a:	80 81       	ld	r24, Z
     51c:	88 23       	and	r24, r24
     51e:	ec f7       	brge	.-6      	; 0x51a <USART_Receive+0x4>
	 
	 /* Get and return received data from buffer*/
	 return UDR0;
     520:	80 91 c6 00 	lds	r24, 0x00C6
 }
     524:	08 95       	ret

00000526 <USART_Init>:


void USART_Init( unsigned int ubrr )
 {
	 /* Set baud rate */
	 UBRR0H = (unsigned char)(ubrr>>8);
     526:	90 93 c5 00 	sts	0x00C5, r25
	 UBRR0L = (unsigned char)ubrr;
     52a:	80 93 c4 00 	sts	0x00C4, r24

	 /* Enable receiver and transmitter*/
	 UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     52e:	88 e1       	ldi	r24, 0x18	; 24
     530:	80 93 c1 00 	sts	0x00C1, r24
	 
	 fdevopen(*USART_Transmit, *USART_Receive);
     534:	6b e8       	ldi	r22, 0x8B	; 139
     536:	72 e0       	ldi	r23, 0x02	; 2
     538:	83 e8       	ldi	r24, 0x83	; 131
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	8a c7       	rjmp	.+3860   	; 0x1452 <fdevopen>
     53e:	08 95       	ret

00000540 <dac_send>:

#include <avr/io.h>
#include "dac.h"


void dac_send(uint8_t data){
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	00 d0       	rcall	.+0      	; 0x546 <dac_send+0x6>
     546:	cd b7       	in	r28, 0x3d	; 61
     548:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3];
	msg[0] = 0b01011110; //Slave address byte
     54a:	9e e5       	ldi	r25, 0x5E	; 94
     54c:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0x00; //Command byte
     54e:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = data; //Output
     550:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3); //Sizeof
     552:	63 e0       	ldi	r22, 0x03	; 3
     554:	70 e0       	ldi	r23, 0x00	; 0
     556:	ce 01       	movw	r24, r28
     558:	01 96       	adiw	r24, 0x01	; 1
     55a:	8e d4       	rcall	.+2332   	; 0xe78 <TWI_Start_Transceiver_With_Data>
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	df 91       	pop	r29
     564:	cf 91       	pop	r28
     566:	08 95       	ret

00000568 <encoder_init>:
#define clear_bit( reg, bit ) (reg &= ~(1 << bit))
#define test_bit( reg, bit ) (reg & (1 << bit))


void encoder_init(void){
	set_bit(DDRH,PH6); //Setter PH6 (!RST) til output
     568:	e1 e0       	ldi	r30, 0x01	; 1
     56a:	f1 e0       	ldi	r31, 0x01	; 1
     56c:	80 81       	ld	r24, Z
     56e:	80 64       	ori	r24, 0x40	; 64
     570:	80 83       	st	Z, r24
	set_bit(PORTH,PH6); //!RST til 1
     572:	a2 e0       	ldi	r26, 0x02	; 2
     574:	b1 e0       	ldi	r27, 0x01	; 1
     576:	8c 91       	ld	r24, X
     578:	80 64       	ori	r24, 0x40	; 64
     57a:	8c 93       	st	X, r24
	
	set_bit(DDRH,PH5); //Setter PH5 (!OE) til output
     57c:	80 81       	ld	r24, Z
     57e:	80 62       	ori	r24, 0x20	; 32
     580:	80 83       	st	Z, r24
	clear_bit(PORTH,PH5); //Enable counter on MJ2 (!OE)
     582:	8c 91       	ld	r24, X
     584:	8f 7d       	andi	r24, 0xDF	; 223
     586:	8c 93       	st	X, r24
	
	set_bit(DDRH,PH3); //Setter PH3 til output(SEL)
     588:	80 81       	ld	r24, Z
     58a:	88 60       	ori	r24, 0x08	; 8
     58c:	80 83       	st	Z, r24
	
	//Setter data bits til input
	clear_bit(DDRK, PK0);
     58e:	e7 e0       	ldi	r30, 0x07	; 7
     590:	f1 e0       	ldi	r31, 0x01	; 1
     592:	80 81       	ld	r24, Z
     594:	8e 7f       	andi	r24, 0xFE	; 254
     596:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     598:	80 81       	ld	r24, Z
     59a:	8d 7f       	andi	r24, 0xFD	; 253
     59c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     59e:	80 81       	ld	r24, Z
     5a0:	8b 7f       	andi	r24, 0xFB	; 251
     5a2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     5a4:	80 81       	ld	r24, Z
     5a6:	87 7f       	andi	r24, 0xF7	; 247
     5a8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     5aa:	80 81       	ld	r24, Z
     5ac:	8f 7e       	andi	r24, 0xEF	; 239
     5ae:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     5b0:	80 81       	ld	r24, Z
     5b2:	8f 7d       	andi	r24, 0xDF	; 223
     5b4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     5b6:	80 81       	ld	r24, Z
     5b8:	8f 7b       	andi	r24, 0xBF	; 191
     5ba:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     5bc:	80 81       	ld	r24, Z
     5be:	8f 77       	andi	r24, 0x7F	; 127
     5c0:	80 83       	st	Z, r24
     5c2:	08 95       	ret

000005c4 <encoder_read>:
	
	int16_t MSB = 0;
	int16_t LSB = 0;
	int16_t encoderValue = 0;
	
	clear_bit(PORTH,PH3); //Set SEL low to get high byte
     5c4:	e2 e0       	ldi	r30, 0x02	; 2
     5c6:	f1 e0       	ldi	r31, 0x01	; 1
     5c8:	80 81       	ld	r24, Z
     5ca:	87 7f       	andi	r24, 0xF7	; 247
     5cc:	80 83       	st	Z, r24
     5ce:	2a e6       	ldi	r18, 0x6A	; 106
     5d0:	2a 95       	dec	r18
     5d2:	f1 f7       	brne	.-4      	; 0x5d0 <encoder_read+0xc>
     5d4:	00 c0       	rjmp	.+0      	; 0x5d6 <encoder_read+0x12>
	
	_delay_us(20); //Wait 20 microseconds
	
	encoderValue = (((int16_t)PINK) << 8); //Read 8MSB from encoder
     5d6:	80 91 06 01 	lds	r24, 0x0106
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	98 2f       	mov	r25, r24
     5de:	88 27       	eor	r24, r24

	set_bit(PORTH,PH3); //Set SEL high to get low byte
     5e0:	20 81       	ld	r18, Z
     5e2:	28 60       	ori	r18, 0x08	; 8
     5e4:	20 83       	st	Z, r18
     5e6:	2a e6       	ldi	r18, 0x6A	; 106
     5e8:	2a 95       	dec	r18
     5ea:	f1 f7       	brne	.-4      	; 0x5e8 <encoder_read+0x24>
     5ec:	00 c0       	rjmp	.+0      	; 0x5ee <encoder_read+0x2a>
	
	_delay_us(20); //Wait about 20 microseconds
	
	encoderValue |= PINK; //Read 8LSB from encoder
     5ee:	20 91 06 01 	lds	r18, 0x0106
	
	
	return encoderValue;
     5f2:	82 2b       	or	r24, r18
     5f4:	08 95       	ret

000005f6 <game_isGameOver>:
#include "game.h"
#include "internalADC.h"



int game_isGameOver(void){
     5f6:	cf 93       	push	r28
     5f8:	df 93       	push	r29
	uint16_t adcValue = internalADC_getResult();
     5fa:	16 d0       	rcall	.+44     	; 0x628 <internalADC_getResult>
     5fc:	ec 01       	movw	r28, r24
	printf("ADC RESULT IR: %i \n", adcValue);
     5fe:	df 93       	push	r29
     600:	cf 93       	push	r28
     602:	88 e3       	ldi	r24, 0x38	; 56
     604:	92 e0       	ldi	r25, 0x02	; 2
     606:	9f 93       	push	r25
     608:	8f 93       	push	r24
     60a:	6d d7       	rcall	.+3802   	; 0x14e6 <printf>
	if(adcValue<= 150){ //Endre denne for IR sensorsensitivity
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	0f 90       	pop	r0
     612:	0f 90       	pop	r0
     614:	0f 90       	pop	r0
     616:	0f 90       	pop	r0
     618:	c7 39       	cpi	r28, 0x97	; 151
     61a:	d1 05       	cpc	r29, r1
     61c:	10 f0       	brcs	.+4      	; 0x622 <game_isGameOver+0x2c>
     61e:	80 e0       	ldi	r24, 0x00	; 0
     620:	90 e0       	ldi	r25, 0x00	; 0
		return 1;
	}
	return 0;
     622:	df 91       	pop	r29
     624:	cf 91       	pop	r28
     626:	08 95       	ret

00000628 <internalADC_getResult>:
	internalADC_startConversion();//Starter første konvertering
}

uint16_t internalADC_getResult(void){
	
	uint16_t resultL = ADCL;
     628:	20 91 78 00 	lds	r18, 0x0078
	uint16_t resultH = ADCH; //Leftshift 8 ganger
     62c:	80 91 79 00 	lds	r24, 0x0079
     630:	90 e0       	ldi	r25, 0x00	; 0
	resultH = (resultH << 8);
     632:	98 2f       	mov	r25, r24
     634:	88 27       	eor	r24, r24
	uint16_t result = resultH + resultL;
	
	return result;
	
}
     636:	82 0f       	add	r24, r18
     638:	91 1d       	adc	r25, r1
     63a:	08 95       	ret

0000063c <internalADC_startConversion>:

void internalADC_startConversion(void){
	set_bit(ADCSRA,ADSC); //Start conversion
     63c:	ea e7       	ldi	r30, 0x7A	; 122
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	80 64       	ori	r24, 0x40	; 64
     644:	80 83       	st	Z, r24
     646:	08 95       	ret

00000648 <internalADC_init>:
#define test_bit( reg, bit )(reg & (1 << bit))


void internalADC_init(void){
	
	clear_bit(DDRF,PF0); //Set A0 to input
     648:	80 98       	cbi	0x10, 0	; 16
	set_bit(ADCSRA,ADEN); //ADC enable
     64a:	aa e7       	ldi	r26, 0x7A	; 122
     64c:	b0 e0       	ldi	r27, 0x00	; 0
     64e:	8c 91       	ld	r24, X
     650:	80 68       	ori	r24, 0x80	; 128
     652:	8c 93       	st	X, r24
	
	//clear_bit(ADCSRB, MUX5);//Setter ADC til konvertering av ADCO
	clear_bit(ADMUX,MUX4);// ----||----
     654:	ec e7       	ldi	r30, 0x7C	; 124
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	80 81       	ld	r24, Z
     65a:	8f 7e       	andi	r24, 0xEF	; 239
     65c:	80 83       	st	Z, r24
	clear_bit(ADMUX,MUX3);// ----||----
     65e:	80 81       	ld	r24, Z
     660:	87 7f       	andi	r24, 0xF7	; 247
     662:	80 83       	st	Z, r24
	clear_bit(ADMUX,MUX2);// ----||----
     664:	80 81       	ld	r24, Z
     666:	8b 7f       	andi	r24, 0xFB	; 251
     668:	80 83       	st	Z, r24
	clear_bit(ADMUX,MUX1);// ----||----
     66a:	80 81       	ld	r24, Z
     66c:	8d 7f       	andi	r24, 0xFD	; 253
     66e:	80 83       	st	Z, r24
	clear_bit(ADMUX,MUX0);// ----||----
     670:	80 81       	ld	r24, Z
     672:	8e 7f       	andi	r24, 0xFE	; 254
     674:	80 83       	st	Z, r24
	
	clear_bit(ADMUX,REFS1);// Voltage reference to AVcc
     676:	80 81       	ld	r24, Z
     678:	8f 77       	andi	r24, 0x7F	; 127
     67a:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0); // ----||----
     67c:	80 81       	ld	r24, Z
     67e:	80 64       	ori	r24, 0x40	; 64
     680:	80 83       	st	Z, r24
	
	clear_bit(ADCSRA,5);  //Turn off free running mode
     682:	8c 91       	ld	r24, X
     684:	8f 7d       	andi	r24, 0xDF	; 223
     686:	8c 93       	st	X, r24
	
	set_bit(ADCSRA,ADIE); //Enable interrupt
     688:	8c 91       	ld	r24, X
     68a:	88 60       	ori	r24, 0x08	; 8
     68c:	8c 93       	st	X, r24
	
	//setter prescaler til 4, funker ikke med 2
	clear_bit(ADCSRA, ADPS0);
     68e:	8c 91       	ld	r24, X
     690:	8e 7f       	andi	r24, 0xFE	; 254
     692:	8c 93       	st	X, r24
	set_bit(ADCSRA, ADPS1);
     694:	8c 91       	ld	r24, X
     696:	82 60       	ori	r24, 0x02	; 2
     698:	8c 93       	st	X, r24
	clear_bit(ADCSRA, ADPS2);
     69a:	8c 91       	ld	r24, X
     69c:	8b 7f       	andi	r24, 0xFB	; 251
     69e:	8c 93       	st	X, r24
	
	internalADC_startConversion();//Starter første konvertering
     6a0:	cd cf       	rjmp	.-102    	; 0x63c <internalADC_startConversion>
     6a2:	08 95       	ret

000006a4 <motor_init>:
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); 
     6a4:	a1 e0       	ldi	r26, 0x01	; 1
     6a6:	b1 e0       	ldi	r27, 0x01	; 1
     6a8:	8c 91       	ld	r24, X
     6aa:	80 61       	ori	r24, 0x10	; 16
     6ac:	8c 93       	st	X, r24
     6ae:	e2 e0       	ldi	r30, 0x02	; 2
     6b0:	f1 e0       	ldi	r31, 0x01	; 1
     6b2:	80 81       	ld	r24, Z
     6b4:	80 61       	ori	r24, 0x10	; 16
     6b6:	80 83       	st	Z, r24
     6b8:	8c 91       	ld	r24, X
     6ba:	82 60       	ori	r24, 0x02	; 2
     6bc:	8c 93       	st	X, r24
     6be:	80 81       	ld	r24, Z
     6c0:	8d 7f       	andi	r24, 0xFD	; 253
     6c2:	80 83       	st	Z, r24
     6c4:	80 e0       	ldi	r24, 0x00	; 0
     6c6:	3c cf       	rjmp	.-392    	; 0x540 <dac_send>
     6c8:	08 95       	ret

000006ca <motor_dirLeft>:
}

void motor_dirLeft(void){
	clear_bit(PORTH,PH1);
     6ca:	e2 e0       	ldi	r30, 0x02	; 2
     6cc:	f1 e0       	ldi	r31, 0x01	; 1
     6ce:	80 81       	ld	r24, Z
     6d0:	8d 7f       	andi	r24, 0xFD	; 253
     6d2:	80 83       	st	Z, r24
     6d4:	08 95       	ret

000006d6 <motor_dirRight>:
	
}

void motor_dirRight(void){
	set_bit(PORTH,PH1);
     6d6:	e2 e0       	ldi	r30, 0x02	; 2
     6d8:	f1 e0       	ldi	r31, 0x01	; 1
     6da:	80 81       	ld	r24, Z
     6dc:	82 60       	ori	r24, 0x02	; 2
     6de:	80 83       	st	Z, r24
     6e0:	08 95       	ret

000006e2 <motor_PIDspeed>:
}


void motor_PIDspeed(int velRef, int16_t encoderValue, int Kp_in, int Ki_in, int Kd_in){
     6e2:	2f 92       	push	r2
     6e4:	3f 92       	push	r3
     6e6:	4f 92       	push	r4
     6e8:	5f 92       	push	r5
     6ea:	6f 92       	push	r6
     6ec:	7f 92       	push	r7
     6ee:	8f 92       	push	r8
     6f0:	9f 92       	push	r9
     6f2:	af 92       	push	r10
     6f4:	bf 92       	push	r11
     6f6:	cf 92       	push	r12
     6f8:	df 92       	push	r13
     6fa:	ef 92       	push	r14
     6fc:	ff 92       	push	r15
     6fe:	0f 93       	push	r16
     700:	1f 93       	push	r17
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
     706:	cd b7       	in	r28, 0x3d	; 61
     708:	de b7       	in	r29, 0x3e	; 62
     70a:	60 97       	sbiw	r28, 0x10	; 16
     70c:	0f b6       	in	r0, 0x3f	; 63
     70e:	f8 94       	cli
     710:	de bf       	out	0x3e, r29	; 62
     712:	0f be       	out	0x3f, r0	; 63
     714:	cd bf       	out	0x3d, r28	; 61
     716:	1c 01       	movw	r2, r24
     718:	4b 01       	movw	r8, r22
     71a:	3a 01       	movw	r6, r20
     71c:	59 01       	movw	r10, r18
	if(FIRST_ENCODER_VALUE_READ == 0){ //For å ikke få feil første gang vi går inn (da er PREV_ENCODERVALUE satt default til 0. Dette blir da feil i utregningen)
     71e:	80 91 88 02 	lds	r24, 0x0288
     722:	90 91 89 02 	lds	r25, 0x0289
     726:	89 2b       	or	r24, r25
     728:	39 f4       	brne	.+14     	; 0x738 <motor_PIDspeed+0x56>
		FIRST_ENCODER_VALUE_READ = 1;
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	90 93 89 02 	sts	0x0289, r25
     732:	80 93 88 02 	sts	0x0288, r24
		return;
     736:	74 c1       	rjmp	.+744    	; 0xa20 <motor_PIDspeed+0x33e>
	}
	
	
	int16_t dx = encoderValue - PREV_ENCODERVALUE;
     738:	80 91 8a 02 	lds	r24, 0x028A
     73c:	90 91 8b 02 	lds	r25, 0x028B
     740:	68 1b       	sub	r22, r24
     742:	79 0b       	sbc	r23, r25
	double dt = 0.05; //Timer interrupt seconds (every measurment is done with 0.05s interval
	double velocity = -((double)dx)/dt; //Positiv defineres til høyre
     744:	88 27       	eor	r24, r24
     746:	77 fd       	sbrc	r23, 7
     748:	80 95       	com	r24
     74a:	98 2f       	mov	r25, r24
     74c:	3e d5       	rcall	.+2684   	; 0x11ca <__floatsisf>
     74e:	90 58       	subi	r25, 0x80	; 128
     750:	2d ec       	ldi	r18, 0xCD	; 205
     752:	3c ec       	ldi	r19, 0xCC	; 204
     754:	4c e4       	ldi	r20, 0x4C	; 76
     756:	5d e3       	ldi	r21, 0x3D	; 61
     758:	9d d4       	rcall	.+2362   	; 0x1094 <__divsf3>
	velocity = velocity/1000; //For å ikke få altfor høye verdier
     75a:	20 e0       	ldi	r18, 0x00	; 0
     75c:	30 e0       	ldi	r19, 0x00	; 0
     75e:	4a e7       	ldi	r20, 0x7A	; 122
     760:	54 e4       	ldi	r21, 0x44	; 68
     762:	98 d4       	rcall	.+2352   	; 0x1094 <__divsf3>
     764:	6b 01       	movw	r12, r22
     766:	7c 01       	movw	r14, r24
	PREV_ENCODERVALUE = encoderValue;
     768:	90 92 8b 02 	sts	0x028B, r9
     76c:	80 92 8a 02 	sts	0x028A, r8
	double Ki;  
	double T =  0.05;  
	double Kd; 
	
	//If all inputs are 0 then we use the standard parameters
	if(Kp_in+Ki_in+Kd_in == 0){
     770:	c3 01       	movw	r24, r6
     772:	8a 0d       	add	r24, r10
     774:	9b 1d       	adc	r25, r11
     776:	80 0f       	add	r24, r16
     778:	91 1f       	adc	r25, r17
     77a:	89 2b       	or	r24, r25
     77c:	51 f1       	breq	.+84     	; 0x7d2 <motor_PIDspeed+0xf0>
		Ki = 0.5;
		Kd = 0.05;
	}
	
	else{
		Kp = ((double)Kp_in) / 100;
     77e:	b3 01       	movw	r22, r6
     780:	88 27       	eor	r24, r24
     782:	77 fd       	sbrc	r23, 7
     784:	80 95       	com	r24
     786:	98 2f       	mov	r25, r24
     788:	20 d5       	rcall	.+2624   	; 0x11ca <__floatsisf>
     78a:	20 e0       	ldi	r18, 0x00	; 0
     78c:	30 e0       	ldi	r19, 0x00	; 0
     78e:	48 ec       	ldi	r20, 0xC8	; 200
     790:	52 e4       	ldi	r21, 0x42	; 66
     792:	80 d4       	rcall	.+2304   	; 0x1094 <__divsf3>
     794:	2b 01       	movw	r4, r22
     796:	3c 01       	movw	r6, r24
		Ki = ((double)Ki_in) / 100;
     798:	b5 01       	movw	r22, r10
     79a:	88 27       	eor	r24, r24
     79c:	77 fd       	sbrc	r23, 7
     79e:	80 95       	com	r24
     7a0:	98 2f       	mov	r25, r24
     7a2:	13 d5       	rcall	.+2598   	; 0x11ca <__floatsisf>
     7a4:	20 e0       	ldi	r18, 0x00	; 0
     7a6:	30 e0       	ldi	r19, 0x00	; 0
     7a8:	48 ec       	ldi	r20, 0xC8	; 200
     7aa:	52 e4       	ldi	r21, 0x42	; 66
     7ac:	73 d4       	rcall	.+2278   	; 0x1094 <__divsf3>
     7ae:	4b 01       	movw	r8, r22
     7b0:	5c 01       	movw	r10, r24
		Kd = ((double)Kd_in) / 100;
     7b2:	b8 01       	movw	r22, r16
     7b4:	88 27       	eor	r24, r24
     7b6:	77 fd       	sbrc	r23, 7
     7b8:	80 95       	com	r24
     7ba:	98 2f       	mov	r25, r24
     7bc:	06 d5       	rcall	.+2572   	; 0x11ca <__floatsisf>
     7be:	20 e0       	ldi	r18, 0x00	; 0
     7c0:	30 e0       	ldi	r19, 0x00	; 0
     7c2:	48 ec       	ldi	r20, 0xC8	; 200
     7c4:	52 e4       	ldi	r21, 0x42	; 66
     7c6:	66 d4       	rcall	.+2252   	; 0x1094 <__divsf3>
     7c8:	69 83       	std	Y+1, r22	; 0x01
     7ca:	7a 83       	std	Y+2, r23	; 0x02
     7cc:	8b 83       	std	Y+3, r24	; 0x03
     7ce:	9c 83       	std	Y+4, r25	; 0x04
     7d0:	18 c0       	rjmp	.+48     	; 0x802 <motor_PIDspeed+0x120>
	
	//If all inputs are 0 then we use the standard parameters
	if(Kp_in+Ki_in+Kd_in == 0){
		Kp = 1.2;
		Ki = 0.5;
		Kd = 0.05;
     7d2:	8d ec       	ldi	r24, 0xCD	; 205
     7d4:	9c ec       	ldi	r25, 0xCC	; 204
     7d6:	ac e4       	ldi	r26, 0x4C	; 76
     7d8:	bd e3       	ldi	r27, 0x3D	; 61
     7da:	89 83       	std	Y+1, r24	; 0x01
     7dc:	9a 83       	std	Y+2, r25	; 0x02
     7de:	ab 83       	std	Y+3, r26	; 0x03
     7e0:	bc 83       	std	Y+4, r27	; 0x04
	double Kd; 
	
	//If all inputs are 0 then we use the standard parameters
	if(Kp_in+Ki_in+Kd_in == 0){
		Kp = 1.2;
		Ki = 0.5;
     7e2:	0f 2e       	mov	r0, r31
     7e4:	81 2c       	mov	r8, r1
     7e6:	91 2c       	mov	r9, r1
     7e8:	a1 2c       	mov	r10, r1
     7ea:	ff e3       	ldi	r31, 0x3F	; 63
     7ec:	bf 2e       	mov	r11, r31
     7ee:	f0 2d       	mov	r31, r0
	double T =  0.05;  
	double Kd; 
	
	//If all inputs are 0 then we use the standard parameters
	if(Kp_in+Ki_in+Kd_in == 0){
		Kp = 1.2;
     7f0:	0f 2e       	mov	r0, r31
     7f2:	fa e9       	ldi	r31, 0x9A	; 154
     7f4:	4f 2e       	mov	r4, r31
     7f6:	f9 e9       	ldi	r31, 0x99	; 153
     7f8:	5f 2e       	mov	r5, r31
     7fa:	65 2c       	mov	r6, r5
     7fc:	ff e3       	ldi	r31, 0x3F	; 63
     7fe:	7f 2e       	mov	r7, r31
     800:	f0 2d       	mov	r31, r0
		Kd = ((double)Kd_in) / 100;
	}
	
	
	velRef = velRef;
	double error = (velRef - velocity); 
     802:	b1 01       	movw	r22, r2
     804:	88 27       	eor	r24, r24
     806:	77 fd       	sbrc	r23, 7
     808:	80 95       	com	r24
     80a:	98 2f       	mov	r25, r24
     80c:	de d4       	rcall	.+2492   	; 0x11ca <__floatsisf>
     80e:	a7 01       	movw	r20, r14
     810:	96 01       	movw	r18, r12
     812:	d7 d3       	rcall	.+1966   	; 0xfc2 <__subsf3>
     814:	6b 01       	movw	r12, r22
     816:	7c 01       	movw	r14, r24
	int errorThreshold = 5;
	double AbsError = abs(error); //Siden vi kun er interessert i feil, vi tar for oss retning i if(error > 10) .. else if (error <10)...
     818:	a5 d4       	rcall	.+2378   	; 0x1164 <__fixsfsi>
     81a:	9b 01       	movw	r18, r22
     81c:	77 23       	and	r23, r23
     81e:	24 f4       	brge	.+8      	; 0x828 <motor_PIDspeed+0x146>
     820:	22 27       	eor	r18, r18
     822:	33 27       	eor	r19, r19
     824:	26 1b       	sub	r18, r22
     826:	37 0b       	sbc	r19, r23
     828:	b9 01       	movw	r22, r18
     82a:	88 27       	eor	r24, r24
     82c:	77 fd       	sbrc	r23, 7
     82e:	80 95       	com	r24
     830:	98 2f       	mov	r25, r24
     832:	cb d4       	rcall	.+2454   	; 0x11ca <__floatsisf>
     834:	6d 83       	std	Y+5, r22	; 0x05
     836:	7e 83       	std	Y+6, r23	; 0x06
     838:	8f 83       	std	Y+7, r24	; 0x07
     83a:	98 87       	std	Y+8, r25	; 0x08
	if(error > errorThreshold){
     83c:	20 e0       	ldi	r18, 0x00	; 0
     83e:	30 e0       	ldi	r19, 0x00	; 0
     840:	40 ea       	ldi	r20, 0xA0	; 160
     842:	50 e4       	ldi	r21, 0x40	; 64
     844:	c7 01       	movw	r24, r14
     846:	b6 01       	movw	r22, r12
     848:	70 d5       	rcall	.+2784   	; 0x132a <__gesf2>
     84a:	18 16       	cp	r1, r24
     84c:	0c f0       	brlt	.+2      	; 0x850 <motor_PIDspeed+0x16e>
     84e:	66 c0       	rjmp	.+204    	; 0x91c <motor_PIDspeed+0x23a>
		SUM_ERROR = SUM_ERROR + error;
     850:	60 91 8c 02 	lds	r22, 0x028C
     854:	70 91 8d 02 	lds	r23, 0x028D
     858:	80 91 8e 02 	lds	r24, 0x028E
     85c:	90 91 8f 02 	lds	r25, 0x028F
     860:	a7 01       	movw	r20, r14
     862:	96 01       	movw	r18, r12
     864:	af d3       	rcall	.+1886   	; 0xfc4 <__addsf3>
     866:	60 93 8c 02 	sts	0x028C, r22
     86a:	70 93 8d 02 	sts	0x028D, r23
     86e:	80 93 8e 02 	sts	0x028E, r24
     872:	90 93 8f 02 	sts	0x028F, r25
		SUM_ERROR = 0;
	}
	

	//-------Diskret PD regulator
	int u = Kp*AbsError+ T*Ki*SUM_ERROR  + Kd/T*(error-PREV_ERROR); //
     876:	80 91 8c 02 	lds	r24, 0x028C
     87a:	90 91 8d 02 	lds	r25, 0x028D
     87e:	a0 91 8e 02 	lds	r26, 0x028E
     882:	b0 91 8f 02 	lds	r27, 0x028F
     886:	89 87       	std	Y+9, r24	; 0x09
     888:	9a 87       	std	Y+10, r25	; 0x0a
     88a:	ab 87       	std	Y+11, r26	; 0x0b
     88c:	bc 87       	std	Y+12, r27	; 0x0c
     88e:	80 91 90 02 	lds	r24, 0x0290
     892:	90 91 91 02 	lds	r25, 0x0291
     896:	a0 91 92 02 	lds	r26, 0x0292
     89a:	b0 91 93 02 	lds	r27, 0x0293
     89e:	8d 87       	std	Y+13, r24	; 0x0d
     8a0:	9e 87       	std	Y+14, r25	; 0x0e
     8a2:	af 87       	std	Y+15, r26	; 0x0f
     8a4:	b8 8b       	std	Y+16, r27	; 0x10
     8a6:	2d 81       	ldd	r18, Y+5	; 0x05
     8a8:	3e 81       	ldd	r19, Y+6	; 0x06
     8aa:	4f 81       	ldd	r20, Y+7	; 0x07
     8ac:	58 85       	ldd	r21, Y+8	; 0x08
     8ae:	c3 01       	movw	r24, r6
     8b0:	b2 01       	movw	r22, r4
     8b2:	3f d5       	rcall	.+2686   	; 0x1332 <__mulsf3>
     8b4:	2b 01       	movw	r4, r22
     8b6:	3c 01       	movw	r6, r24
     8b8:	2d ec       	ldi	r18, 0xCD	; 205
     8ba:	3c ec       	ldi	r19, 0xCC	; 204
     8bc:	4c e4       	ldi	r20, 0x4C	; 76
     8be:	5d e3       	ldi	r21, 0x3D	; 61
     8c0:	c5 01       	movw	r24, r10
     8c2:	b4 01       	movw	r22, r8
     8c4:	36 d5       	rcall	.+2668   	; 0x1332 <__mulsf3>
     8c6:	29 85       	ldd	r18, Y+9	; 0x09
     8c8:	3a 85       	ldd	r19, Y+10	; 0x0a
     8ca:	4b 85       	ldd	r20, Y+11	; 0x0b
     8cc:	5c 85       	ldd	r21, Y+12	; 0x0c
     8ce:	31 d5       	rcall	.+2658   	; 0x1332 <__mulsf3>
     8d0:	9b 01       	movw	r18, r22
     8d2:	ac 01       	movw	r20, r24
     8d4:	c3 01       	movw	r24, r6
     8d6:	b2 01       	movw	r22, r4
     8d8:	75 d3       	rcall	.+1770   	; 0xfc4 <__addsf3>
     8da:	4b 01       	movw	r8, r22
     8dc:	5c 01       	movw	r10, r24
     8de:	2d ec       	ldi	r18, 0xCD	; 205
     8e0:	3c ec       	ldi	r19, 0xCC	; 204
     8e2:	4c e4       	ldi	r20, 0x4C	; 76
     8e4:	5d e3       	ldi	r21, 0x3D	; 61
     8e6:	69 81       	ldd	r22, Y+1	; 0x01
     8e8:	7a 81       	ldd	r23, Y+2	; 0x02
     8ea:	8b 81       	ldd	r24, Y+3	; 0x03
     8ec:	9c 81       	ldd	r25, Y+4	; 0x04
     8ee:	d2 d3       	rcall	.+1956   	; 0x1094 <__divsf3>
     8f0:	2b 01       	movw	r4, r22
     8f2:	3c 01       	movw	r6, r24
     8f4:	2d 85       	ldd	r18, Y+13	; 0x0d
     8f6:	3e 85       	ldd	r19, Y+14	; 0x0e
     8f8:	4f 85       	ldd	r20, Y+15	; 0x0f
     8fa:	58 89       	ldd	r21, Y+16	; 0x10
     8fc:	c7 01       	movw	r24, r14
     8fe:	b6 01       	movw	r22, r12
     900:	60 d3       	rcall	.+1728   	; 0xfc2 <__subsf3>
     902:	9b 01       	movw	r18, r22
     904:	ac 01       	movw	r20, r24
     906:	c3 01       	movw	r24, r6
     908:	b2 01       	movw	r22, r4
     90a:	13 d5       	rcall	.+2598   	; 0x1332 <__mulsf3>
     90c:	9b 01       	movw	r18, r22
     90e:	ac 01       	movw	r20, r24
     910:	c5 01       	movw	r24, r10
     912:	b4 01       	movw	r22, r8
     914:	57 d3       	rcall	.+1710   	; 0xfc4 <__addsf3>
     916:	26 d4       	rcall	.+2124   	; 0x1164 <__fixsfsi>
     918:	8b 01       	movw	r16, r22
     91a:	63 c0       	rjmp	.+198    	; 0x9e2 <motor_PIDspeed+0x300>
	int errorThreshold = 5;
	double AbsError = abs(error); //Siden vi kun er interessert i feil, vi tar for oss retning i if(error > 10) .. else if (error <10)...
	if(error > errorThreshold){
		SUM_ERROR = SUM_ERROR + error;
	}else{
		SUM_ERROR = 0;
     91c:	10 92 8c 02 	sts	0x028C, r1
     920:	10 92 8d 02 	sts	0x028D, r1
     924:	10 92 8e 02 	sts	0x028E, r1
     928:	10 92 8f 02 	sts	0x028F, r1
	}
	

	//-------Diskret PD regulator
	int u = Kp*AbsError+ T*Ki*SUM_ERROR  + Kd/T*(error-PREV_ERROR); //
     92c:	80 91 8c 02 	lds	r24, 0x028C
     930:	90 91 8d 02 	lds	r25, 0x028D
     934:	a0 91 8e 02 	lds	r26, 0x028E
     938:	b0 91 8f 02 	lds	r27, 0x028F
     93c:	89 87       	std	Y+9, r24	; 0x09
     93e:	9a 87       	std	Y+10, r25	; 0x0a
     940:	ab 87       	std	Y+11, r26	; 0x0b
     942:	bc 87       	std	Y+12, r27	; 0x0c
     944:	80 91 90 02 	lds	r24, 0x0290
     948:	90 91 91 02 	lds	r25, 0x0291
     94c:	a0 91 92 02 	lds	r26, 0x0292
     950:	b0 91 93 02 	lds	r27, 0x0293
     954:	8d 87       	std	Y+13, r24	; 0x0d
     956:	9e 87       	std	Y+14, r25	; 0x0e
     958:	af 87       	std	Y+15, r26	; 0x0f
     95a:	b8 8b       	std	Y+16, r27	; 0x10
     95c:	2d 81       	ldd	r18, Y+5	; 0x05
     95e:	3e 81       	ldd	r19, Y+6	; 0x06
     960:	4f 81       	ldd	r20, Y+7	; 0x07
     962:	58 85       	ldd	r21, Y+8	; 0x08
     964:	c3 01       	movw	r24, r6
     966:	b2 01       	movw	r22, r4
     968:	e4 d4       	rcall	.+2504   	; 0x1332 <__mulsf3>
     96a:	2b 01       	movw	r4, r22
     96c:	3c 01       	movw	r6, r24
     96e:	2d ec       	ldi	r18, 0xCD	; 205
     970:	3c ec       	ldi	r19, 0xCC	; 204
     972:	4c e4       	ldi	r20, 0x4C	; 76
     974:	5d e3       	ldi	r21, 0x3D	; 61
     976:	c5 01       	movw	r24, r10
     978:	b4 01       	movw	r22, r8
     97a:	db d4       	rcall	.+2486   	; 0x1332 <__mulsf3>
     97c:	29 85       	ldd	r18, Y+9	; 0x09
     97e:	3a 85       	ldd	r19, Y+10	; 0x0a
     980:	4b 85       	ldd	r20, Y+11	; 0x0b
     982:	5c 85       	ldd	r21, Y+12	; 0x0c
     984:	d6 d4       	rcall	.+2476   	; 0x1332 <__mulsf3>
     986:	9b 01       	movw	r18, r22
     988:	ac 01       	movw	r20, r24
     98a:	c3 01       	movw	r24, r6
     98c:	b2 01       	movw	r22, r4
     98e:	1a d3       	rcall	.+1588   	; 0xfc4 <__addsf3>
     990:	4b 01       	movw	r8, r22
     992:	5c 01       	movw	r10, r24
     994:	2d ec       	ldi	r18, 0xCD	; 205
     996:	3c ec       	ldi	r19, 0xCC	; 204
     998:	4c e4       	ldi	r20, 0x4C	; 76
     99a:	5d e3       	ldi	r21, 0x3D	; 61
     99c:	69 81       	ldd	r22, Y+1	; 0x01
     99e:	7a 81       	ldd	r23, Y+2	; 0x02
     9a0:	8b 81       	ldd	r24, Y+3	; 0x03
     9a2:	9c 81       	ldd	r25, Y+4	; 0x04
     9a4:	77 d3       	rcall	.+1774   	; 0x1094 <__divsf3>
     9a6:	2b 01       	movw	r4, r22
     9a8:	3c 01       	movw	r6, r24
     9aa:	2d 85       	ldd	r18, Y+13	; 0x0d
     9ac:	3e 85       	ldd	r19, Y+14	; 0x0e
     9ae:	4f 85       	ldd	r20, Y+15	; 0x0f
     9b0:	58 89       	ldd	r21, Y+16	; 0x10
     9b2:	c7 01       	movw	r24, r14
     9b4:	b6 01       	movw	r22, r12
     9b6:	05 d3       	rcall	.+1546   	; 0xfc2 <__subsf3>
     9b8:	9b 01       	movw	r18, r22
     9ba:	ac 01       	movw	r20, r24
     9bc:	c3 01       	movw	r24, r6
     9be:	b2 01       	movw	r22, r4
     9c0:	b8 d4       	rcall	.+2416   	; 0x1332 <__mulsf3>
     9c2:	9b 01       	movw	r18, r22
     9c4:	ac 01       	movw	r20, r24
     9c6:	c5 01       	movw	r24, r10
     9c8:	b4 01       	movw	r22, r8
     9ca:	fc d2       	rcall	.+1528   	; 0xfc4 <__addsf3>
     9cc:	cb d3       	rcall	.+1942   	; 0x1164 <__fixsfsi>
     9ce:	8b 01       	movw	r16, r22
	
	//printf("Velocity: %i error: %i    u:  %i \n", (int)velocity,(int)error, u);
	//Velg retning basert på hvilken vei joystick peker
	if(error > errorThreshold){
     9d0:	20 e0       	ldi	r18, 0x00	; 0
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	40 ea       	ldi	r20, 0xA0	; 160
     9d6:	50 e4       	ldi	r21, 0x40	; 64
     9d8:	c7 01       	movw	r24, r14
     9da:	b6 01       	movw	r22, r12
     9dc:	a6 d4       	rcall	.+2380   	; 0x132a <__gesf2>
     9de:	18 16       	cp	r1, r24
     9e0:	14 f4       	brge	.+4      	; 0x9e6 <motor_PIDspeed+0x304>
		motor_dirRight();
     9e2:	79 de       	rcall	.-782    	; 0x6d6 <motor_dirRight>
     9e4:	0a c0       	rjmp	.+20     	; 0x9fa <motor_PIDspeed+0x318>
		}else if(error < -errorThreshold){
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 ea       	ldi	r20, 0xA0	; 160
     9ec:	50 ec       	ldi	r21, 0xC0	; 192
     9ee:	c7 01       	movw	r24, r14
     9f0:	b6 01       	movw	r22, r12
     9f2:	4c d3       	rcall	.+1688   	; 0x108c <__cmpsf2>
     9f4:	88 23       	and	r24, r24
     9f6:	2c f4       	brge	.+10     	; 0xa02 <motor_PIDspeed+0x320>
		motor_dirLeft();
     9f8:	68 de       	rcall	.-816    	; 0x6ca <motor_dirLeft>
	}else{
		u = 0;
	}
	if(u<250 && u >= 0){
     9fa:	0a 3f       	cpi	r16, 0xFA	; 250
     9fc:	11 05       	cpc	r17, r1
     9fe:	30 f4       	brcc	.+12     	; 0xa0c <motor_PIDspeed+0x32a>
     a00:	02 c0       	rjmp	.+4      	; 0xa06 <motor_PIDspeed+0x324>
	if(error > errorThreshold){
		motor_dirRight();
		}else if(error < -errorThreshold){
		motor_dirLeft();
	}else{
		u = 0;
     a02:	00 e0       	ldi	r16, 0x00	; 0
     a04:	10 e0       	ldi	r17, 0x00	; 0
	
	motor_setVoltage(0); //For å ikke starte motor unødvendig
}

void motor_setVoltage(uint8_t myValue){
	dac_send(myValue); 
     a06:	80 2f       	mov	r24, r16
     a08:	9b dd       	rcall	.-1226   	; 0x540 <dac_send>
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <motor_PIDspeed+0x32e>
     a0c:	86 e9       	ldi	r24, 0x96	; 150
     a0e:	98 dd       	rcall	.-1232   	; 0x540 <dac_send>
		motor_setVoltage(u); //input to motor
		}else{
		motor_setVoltage(150); //Max
	}
	
	PREV_ERROR = error;
     a10:	c0 92 90 02 	sts	0x0290, r12
     a14:	d0 92 91 02 	sts	0x0291, r13
     a18:	e0 92 92 02 	sts	0x0292, r14
     a1c:	f0 92 93 02 	sts	0x0293, r15
     a20:	60 96       	adiw	r28, 0x10	; 16
     a22:	0f b6       	in	r0, 0x3f	; 63
     a24:	f8 94       	cli
     a26:	de bf       	out	0x3e, r29	; 62
     a28:	0f be       	out	0x3f, r0	; 63
     a2a:	cd bf       	out	0x3d, r28	; 61
     a2c:	df 91       	pop	r29
     a2e:	cf 91       	pop	r28
     a30:	1f 91       	pop	r17
     a32:	0f 91       	pop	r16
     a34:	ff 90       	pop	r15
     a36:	ef 90       	pop	r14
     a38:	df 90       	pop	r13
     a3a:	cf 90       	pop	r12
     a3c:	bf 90       	pop	r11
     a3e:	af 90       	pop	r10
     a40:	9f 90       	pop	r9
     a42:	8f 90       	pop	r8
     a44:	7f 90       	pop	r7
     a46:	6f 90       	pop	r6
     a48:	5f 90       	pop	r5
     a4a:	4f 90       	pop	r4
     a4c:	3f 90       	pop	r3
     a4e:	2f 90       	pop	r2
     a50:	08 95       	ret

00000a52 <main>:
volatile int KI;
volatile int KD;


int main(void)
{
     a52:	cf 93       	push	r28
     a54:	df 93       	push	r29
     a56:	cd b7       	in	r28, 0x3d	; 61
     a58:	de b7       	in	r29, 0x3e	; 62
     a5a:	64 97       	sbiw	r28, 0x14	; 20
     a5c:	0f b6       	in	r0, 0x3f	; 63
     a5e:	f8 94       	cli
     a60:	de bf       	out	0x3e, r29	; 62
     a62:	0f be       	out	0x3f, r0	; 63
     a64:	cd bf       	out	0x3d, r28	; 61
	/*----------INITIALIZATION----------*/
	cli();
     a66:	f8 94       	cli
	USART_Init(MYUBRR);
     a68:	87 e6       	ldi	r24, 0x67	; 103
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	5c dd       	rcall	.-1352   	; 0x526 <USART_Init>
	can_init();
     a6e:	ac db       	rcall	.-2216   	; 0x1c8 <can_init>
	timer_init();
     a70:	b8 d1       	rcall	.+880    	; 0xde2 <timer_init>
	internalADC_init();
     a72:	ea dd       	rcall	.-1068   	; 0x648 <internalADC_init>
	TWI_Master_Initialise();
     a74:	f7 d1       	rcall	.+1006   	; 0xe64 <TWI_Master_Initialise>
	motor_init();
     a76:	16 de       	rcall	.-980    	; 0x6a4 <motor_init>
	encoder_init();
     a78:	77 dd       	rcall	.-1298   	; 0x568 <encoder_init>
	solenoid_init();
     a7a:	87 d1       	rcall	.+782    	; 0xd8a <solenoid_init>
	
	/*---------Init of sleep---------------*/
	set_sleep_mode(SLEEP_MODE_IDLE);
     a7c:	83 b7       	in	r24, 0x33	; 51
     a7e:	81 7f       	andi	r24, 0xF1	; 241
     a80:	83 bf       	out	0x33, r24	; 51
	sleep_enable();
     a82:	83 b7       	in	r24, 0x33	; 51
     a84:	81 60       	ori	r24, 0x01	; 1
     a86:	83 bf       	out	0x33, r24	; 51
	
	sei(); //Global interrupt enable
     a88:	78 94       	sei
		if(ADC_CONVERSION_COMPLETE_INTERRUPT){
			uint8_t gameOver = game_isGameOver();
			
			/*---------SENDS CAN MESSAGE TO NOTIFY IF THE GAME IS OVER---------------*/
			can_msg gameInfo;
			gameInfo.id = 5;
     a8a:	05 e0       	ldi	r16, 0x05	; 5
     a8c:	10 e0       	ldi	r17, 0x00	; 0
			gameInfo.length = 1; //skal kun sende over én verdi, som er verdien gameOver
     a8e:	33 24       	eor	r3, r3
     a90:	33 94       	inc	r3
				
				/*------------- VALUES TO MOTOR ------------------------*/
				CAN_CALIBRATION_NEEDED +=1; //If the value is equal to 1, we set the midpoint in the conversion to percentage
				REF_TO_MOTOR_PID = joy_convertToPercentage(mottatt_data_char0,CAN_CALIBRATION_NEEDED); //for x-akse på joystick
				ENCODERVALUE = encoder_read(); //Leser verdi på encoderen
				CAN_FIRST_MESSAGE_RECEIVED = 1;
     a92:	cc 24       	eor	r12, r12
     a94:	c3 94       	inc	r12
     a96:	d1 2c       	mov	r13, r1
				else if(RECEIVED_GAMESTATUS == PLAYING_HARD){
					servo_positionUpdate(mottatt_data_char0);
				}
				else if (RECEIVED_GAMESTATUS == PLAYING_NORMAL || RECEIVED_GAMESTATUS == PLAYING_CUSTOM)
				{
					servo_positionUpdate(255-mottatt_data_char6);
     a98:	66 24       	eor	r6, r6
     a9a:	6a 94       	dec	r6
     a9c:	71 2c       	mov	r7, r1
			if(mottatt.id == 100){ 
				HAVE_ENTERED_CUSTOM = 1; //Set flag high that we have customized the parameters
				KP = mottatt.data[0];
				KI = mottatt.data[1];
				KD = mottatt.data[2];
				printf("Custom Kp = %i, Custom Ki = %i, Custom Kd = %i \n",KP,KI,KD);
     a9e:	0f 2e       	mov	r0, r31
     aa0:	fc e4       	ldi	r31, 0x4C	; 76
     aa2:	4f 2e       	mov	r4, r31
     aa4:	f2 e0       	ldi	r31, 0x02	; 2
     aa6:	5f 2e       	mov	r5, r31
     aa8:	f0 2d       	mov	r31, r0
	
	/*---------MAIN BODY OF THE GAME---------------*/
    while(1)
    {
		
		if(ADC_CONVERSION_COMPLETE_INTERRUPT){
     aaa:	80 91 a0 02 	lds	r24, 0x02A0
     aae:	90 91 a1 02 	lds	r25, 0x02A1
     ab2:	89 2b       	or	r24, r25
     ab4:	79 f0       	breq	.+30     	; 0xad4 <main+0x82>
			uint8_t gameOver = game_isGameOver();
     ab6:	9f dd       	rcall	.-1218   	; 0x5f6 <game_isGameOver>
			
			/*---------SENDS CAN MESSAGE TO NOTIFY IF THE GAME IS OVER---------------*/
			can_msg gameInfo;
			gameInfo.id = 5;
     ab8:	1a 83       	std	Y+2, r17	; 0x02
     aba:	09 83       	std	Y+1, r16	; 0x01
			gameInfo.length = 1; //skal kun sende over én verdi, som er verdien gameOver
     abc:	3b 8a       	std	Y+19, r3	; 0x13
			gameInfo.data[0] = gameOver;
     abe:	99 27       	eor	r25, r25
     ac0:	9c 83       	std	Y+4, r25	; 0x04
     ac2:	8b 83       	std	Y+3, r24	; 0x03
			can_send_message(&gameInfo);
     ac4:	ce 01       	movw	r24, r28
     ac6:	01 96       	adiw	r24, 0x01	; 1
     ac8:	95 db       	rcall	.-2262   	; 0x1f4 <can_send_message>

			/*---------START CONVERSION AND CLEAR INTERRUPT FLAG---------------*/
			internalADC_startConversion(); //Starte ny interrupt
     aca:	b8 dd       	rcall	.-1168   	; 0x63c <internalADC_startConversion>
			ADC_CONVERSION_COMPLETE_INTERRUPT = 0;
     acc:	10 92 a1 02 	sts	0x02A1, r1
     ad0:	10 92 a0 02 	sts	0x02A0, r1
		}
		
		can_msg mottatt; //RECEIVED CAN MESSAGE FROM NODE 1
		
		
		volatile uint8_t statusReg = mcp2515_read_status(); //CHECKS THE STATUS REGISTER
     ad4:	e5 dc       	rcall	.-1590   	; 0x4a0 <mcp2515_read_status>
     ad6:	8c 8b       	std	Y+20, r24	; 0x14
	
		/*------------IF THE RECEIVE BUFFER INTERRUPT FLAG IS SET-----------*/
		if(test_bit(statusReg, 0)){ 
     ad8:	8c 89       	ldd	r24, Y+20	; 0x14
     ada:	80 ff       	sbrs	r24, 0
     adc:	97 c0       	rjmp	.+302    	; 0xc0c <main+0x1ba>
			can_receive_message(&mottatt);		
     ade:	ce 01       	movw	r24, r28
     ae0:	01 96       	adiw	r24, 0x01	; 1
     ae2:	d6 db       	rcall	.-2132   	; 0x290 <can_receive_message>
			
			/*-------IF CAN MESSAGE IS CUSTOM CONTROLLER INFO-------*/
			if(mottatt.id == 100){ 
     ae4:	89 81       	ldd	r24, Y+1	; 0x01
     ae6:	9a 81       	ldd	r25, Y+2	; 0x02
     ae8:	84 36       	cpi	r24, 0x64	; 100
     aea:	91 05       	cpc	r25, r1
     aec:	81 f5       	brne	.+96     	; 0xb4e <main+0xfc>
				HAVE_ENTERED_CUSTOM = 1; //Set flag high that we have customized the parameters
     aee:	d0 92 97 02 	sts	0x0297, r13
     af2:	c0 92 96 02 	sts	0x0296, r12
				KP = mottatt.data[0];
     af6:	8b 81       	ldd	r24, Y+3	; 0x03
     af8:	9c 81       	ldd	r25, Y+4	; 0x04
     afa:	90 93 b8 02 	sts	0x02B8, r25
     afe:	80 93 b7 02 	sts	0x02B7, r24
				KI = mottatt.data[1];
     b02:	8d 81       	ldd	r24, Y+5	; 0x05
     b04:	9e 81       	ldd	r25, Y+6	; 0x06
     b06:	90 93 ba 02 	sts	0x02BA, r25
     b0a:	80 93 b9 02 	sts	0x02B9, r24
				KD = mottatt.data[2];
     b0e:	8f 81       	ldd	r24, Y+7	; 0x07
     b10:	98 85       	ldd	r25, Y+8	; 0x08
     b12:	90 93 b6 02 	sts	0x02B6, r25
     b16:	80 93 b5 02 	sts	0x02B5, r24
				printf("Custom Kp = %i, Custom Ki = %i, Custom Kd = %i \n",KP,KI,KD);
     b1a:	40 91 b5 02 	lds	r20, 0x02B5
     b1e:	50 91 b6 02 	lds	r21, 0x02B6
     b22:	20 91 b9 02 	lds	r18, 0x02B9
     b26:	30 91 ba 02 	lds	r19, 0x02BA
     b2a:	80 91 b7 02 	lds	r24, 0x02B7
     b2e:	90 91 b8 02 	lds	r25, 0x02B8
     b32:	5f 93       	push	r21
     b34:	4f 93       	push	r20
     b36:	3f 93       	push	r19
     b38:	2f 93       	push	r18
     b3a:	9f 93       	push	r25
     b3c:	8f 93       	push	r24
     b3e:	5f 92       	push	r5
     b40:	4f 92       	push	r4
     b42:	d1 d4       	rcall	.+2466   	; 0x14e6 <printf>
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	f8 94       	cli
     b48:	de bf       	out	0x3e, r29	; 62
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	cd bf       	out	0x3d, r28	; 61
			}
			
			
			/*-------IF CAN MESSAGE IS JOYSTICK INFO-------*/
			if(mottatt.id == 1){
     b4e:	89 81       	ldd	r24, Y+1	; 0x01
     b50:	9a 81       	ldd	r25, Y+2	; 0x02
     b52:	01 97       	sbiw	r24, 0x01	; 1
     b54:	09 f0       	breq	.+2      	; 0xb58 <main+0x106>
     b56:	56 c0       	rjmp	.+172    	; 0xc04 <main+0x1b2>
				int mottatt_data_char0 = mottatt.data[0]; //X-akse
     b58:	eb 80       	ldd	r14, Y+3	; 0x03
     b5a:	fc 80       	ldd	r15, Y+4	; 0x04
				int mottatt_data_char1 = mottatt.data[1];
				int mottatt_data_char2 = mottatt.data[2];
				int mottatt_data_char3 = mottatt.data[3];
				int mottatt_data_char4 = mottatt.data[4]; //Høyre knapp
     b5c:	ab 84       	ldd	r10, Y+11	; 0x0b
     b5e:	bc 84       	ldd	r11, Y+12	; 0x0c
				RECEIVED_GAMESTATUS = mottatt.data[5]; //Gamestatus
     b60:	8d 85       	ldd	r24, Y+13	; 0x0d
     b62:	9e 85       	ldd	r25, Y+14	; 0x0e
     b64:	90 93 95 02 	sts	0x0295, r25
     b68:	80 93 94 02 	sts	0x0294, r24
				int mottatt_data_char6 = mottatt.data[6];
     b6c:	8f 84       	ldd	r8, Y+15	; 0x0f
     b6e:	98 88       	ldd	r9, Y+16	; 0x10
				
				/*------------- VALUES TO MOTOR ------------------------*/
				CAN_CALIBRATION_NEEDED +=1; //If the value is equal to 1, we set the midpoint in the conversion to percentage
     b70:	80 91 9a 02 	lds	r24, 0x029A
     b74:	90 91 9b 02 	lds	r25, 0x029B
     b78:	01 96       	adiw	r24, 0x01	; 1
     b7a:	90 93 9b 02 	sts	0x029B, r25
     b7e:	80 93 9a 02 	sts	0x029A, r24
				REF_TO_MOTOR_PID = joy_convertToPercentage(mottatt_data_char0,CAN_CALIBRATION_NEEDED); //for x-akse på joystick
     b82:	60 91 9a 02 	lds	r22, 0x029A
     b86:	70 91 9b 02 	lds	r23, 0x029B
     b8a:	c7 01       	movw	r24, r14
     b8c:	f1 db       	rcall	.-2078   	; 0x370 <joy_convertToPercentage>
     b8e:	90 93 99 02 	sts	0x0299, r25
     b92:	80 93 98 02 	sts	0x0298, r24
				ENCODERVALUE = encoder_read(); //Leser verdi på encoderen
     b96:	16 dd       	rcall	.-1492   	; 0x5c4 <encoder_read>
     b98:	90 93 9f 02 	sts	0x029F, r25
     b9c:	80 93 9e 02 	sts	0x029E, r24
				CAN_FIRST_MESSAGE_RECEIVED = 1;
     ba0:	d0 92 9d 02 	sts	0x029D, r13
     ba4:	c0 92 9c 02 	sts	0x029C, r12
				
				/*----------------CHANGE BEHAVIOUR OF SERVO ACCORDING TO GAME STATUS-------------------*/
				if(RECEIVED_GAMESTATUS == PLAYING_EASY){
     ba8:	80 91 94 02 	lds	r24, 0x0294
     bac:	90 91 95 02 	lds	r25, 0x0295
     bb0:	01 97       	sbiw	r24, 0x01	; 1
     bb2:	29 f4       	brne	.+10     	; 0xbbe <main+0x16c>
					servo_positionUpdate(255-mottatt_data_char0);
     bb4:	c3 01       	movw	r24, r6
     bb6:	8e 19       	sub	r24, r14
     bb8:	9f 09       	sbc	r25, r15
     bba:	e1 d0       	rcall	.+450    	; 0xd7e <servo_positionUpdate>
     bbc:	19 c0       	rjmp	.+50     	; 0xbf0 <main+0x19e>
				}
				else if(RECEIVED_GAMESTATUS == PLAYING_HARD){
     bbe:	80 91 94 02 	lds	r24, 0x0294
     bc2:	90 91 95 02 	lds	r25, 0x0295
     bc6:	03 97       	sbiw	r24, 0x03	; 3
     bc8:	19 f4       	brne	.+6      	; 0xbd0 <main+0x17e>
					servo_positionUpdate(mottatt_data_char0);
     bca:	c7 01       	movw	r24, r14
     bcc:	d8 d0       	rcall	.+432    	; 0xd7e <servo_positionUpdate>
     bce:	10 c0       	rjmp	.+32     	; 0xbf0 <main+0x19e>
				}
				else if (RECEIVED_GAMESTATUS == PLAYING_NORMAL || RECEIVED_GAMESTATUS == PLAYING_CUSTOM)
     bd0:	80 91 94 02 	lds	r24, 0x0294
     bd4:	90 91 95 02 	lds	r25, 0x0295
     bd8:	02 97       	sbiw	r24, 0x02	; 2
     bda:	31 f0       	breq	.+12     	; 0xbe8 <main+0x196>
     bdc:	80 91 94 02 	lds	r24, 0x0294
     be0:	90 91 95 02 	lds	r25, 0x0295
     be4:	05 97       	sbiw	r24, 0x05	; 5
     be6:	21 f4       	brne	.+8      	; 0xbf0 <main+0x19e>
				{
					servo_positionUpdate(255-mottatt_data_char6);
     be8:	c3 01       	movw	r24, r6
     bea:	88 19       	sub	r24, r8
     bec:	99 09       	sbc	r25, r9
     bee:	c7 d0       	rcall	.+398    	; 0xd7e <servo_positionUpdate>
					//Do nothing. Do not update the servo position when not playing 
				}
				
				
				/*---------------TO SHOOT THE SOLENOID-----------------*/
				if(mottatt_data_char4 == 1 && RECEIVED_GAMESTATUS != GAMEOVER){
     bf0:	aa 94       	dec	r10
     bf2:	ab 28       	or	r10, r11
     bf4:	39 f4       	brne	.+14     	; 0xc04 <main+0x1b2>
     bf6:	80 91 94 02 	lds	r24, 0x0294
     bfa:	90 91 95 02 	lds	r25, 0x0295
     bfe:	04 97       	sbiw	r24, 0x04	; 4
     c00:	09 f0       	breq	.+2      	; 0xc04 <main+0x1b2>
					solenoid_shoot();
     c02:	c6 d0       	rcall	.+396    	; 0xd90 <solenoid_shoot>
				}
				
			}	
			mcp2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000); //SET THE RECEIVE BUFFER INTERRUPT FLAG LOW AFTER HANDLING THE INTERRUPT
     c04:	40 e0       	ldi	r20, 0x00	; 0
     c06:	63 2d       	mov	r22, r3
     c08:	8c e2       	ldi	r24, 0x2C	; 44
     c0a:	55 dc       	rcall	.-1878   	; 0x4b6 <mcp2515_bit_modify>
		}
		
		sleep_mode(); //The MCU wakes up by an interrupt routine
     c0c:	83 b7       	in	r24, 0x33	; 51
     c0e:	81 60       	ori	r24, 0x01	; 1
     c10:	83 bf       	out	0x33, r24	; 51
     c12:	88 95       	sleep
     c14:	83 b7       	in	r24, 0x33	; 51
     c16:	8e 7f       	andi	r24, 0xFE	; 254
     c18:	83 bf       	out	0x33, r24	; 51
		
	}
     c1a:	47 cf       	rjmp	.-370    	; 0xaaa <main+0x58>

00000c1c <__vector_29>:
}


ISR(ADC_vect){
     c1c:	1f 92       	push	r1
     c1e:	0f 92       	push	r0
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	0f 92       	push	r0
     c24:	11 24       	eor	r1, r1
     c26:	8f 93       	push	r24
     c28:	9f 93       	push	r25
	ADC_CONVERSION_COMPLETE_INTERRUPT = 1;
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	90 93 a1 02 	sts	0x02A1, r25
     c32:	80 93 a0 02 	sts	0x02A0, r24
}
     c36:	9f 91       	pop	r25
     c38:	8f 91       	pop	r24
     c3a:	0f 90       	pop	r0
     c3c:	0f be       	out	0x3f, r0	; 63
     c3e:	0f 90       	pop	r0
     c40:	1f 90       	pop	r1
     c42:	18 95       	reti

00000c44 <__vector_32>:


ISR(TIMER3_COMPA_vect){
     c44:	1f 92       	push	r1
     c46:	0f 92       	push	r0
     c48:	0f b6       	in	r0, 0x3f	; 63
     c4a:	0f 92       	push	r0
     c4c:	11 24       	eor	r1, r1
     c4e:	0b b6       	in	r0, 0x3b	; 59
     c50:	0f 92       	push	r0
     c52:	0f 93       	push	r16
     c54:	1f 93       	push	r17
     c56:	2f 93       	push	r18
     c58:	3f 93       	push	r19
     c5a:	4f 93       	push	r20
     c5c:	5f 93       	push	r21
     c5e:	6f 93       	push	r22
     c60:	7f 93       	push	r23
     c62:	8f 93       	push	r24
     c64:	9f 93       	push	r25
     c66:	af 93       	push	r26
     c68:	bf 93       	push	r27
     c6a:	ef 93       	push	r30
     c6c:	ff 93       	push	r31
	if(CAN_FIRST_MESSAGE_RECEIVED == 1){
     c6e:	80 91 9c 02 	lds	r24, 0x029C
     c72:	90 91 9d 02 	lds	r25, 0x029D
     c76:	01 97       	sbiw	r24, 0x01	; 1
     c78:	09 f0       	breq	.+2      	; 0xc7c <__vector_32+0x38>
     c7a:	6c c0       	rjmp	.+216    	; 0xd54 <__vector_32+0x110>
		if (RECEIVED_GAMESTATUS == PLAYING_CUSTOM) //If we have customized the parameters
     c7c:	80 91 94 02 	lds	r24, 0x0294
     c80:	90 91 95 02 	lds	r25, 0x0295
     c84:	05 97       	sbiw	r24, 0x05	; 5
     c86:	b1 f4       	brne	.+44     	; 0xcb4 <__vector_32+0x70>
		{
			motor_PIDspeed(REF_TO_MOTOR_PID,ENCODERVALUE,KP,KI,KD);
     c88:	00 91 b5 02 	lds	r16, 0x02B5
     c8c:	10 91 b6 02 	lds	r17, 0x02B6
     c90:	20 91 b9 02 	lds	r18, 0x02B9
     c94:	30 91 ba 02 	lds	r19, 0x02BA
     c98:	40 91 b7 02 	lds	r20, 0x02B7
     c9c:	50 91 b8 02 	lds	r21, 0x02B8
     ca0:	60 91 9e 02 	lds	r22, 0x029E
     ca4:	70 91 9f 02 	lds	r23, 0x029F
     ca8:	80 91 98 02 	lds	r24, 0x0298
     cac:	90 91 99 02 	lds	r25, 0x0299
     cb0:	18 dd       	rcall	.-1488   	; 0x6e2 <motor_PIDspeed>
     cb2:	50 c0       	rjmp	.+160    	; 0xd54 <__vector_32+0x110>
		}
		else if (RECEIVED_GAMESTATUS == PLAYING_EASY) 
     cb4:	80 91 94 02 	lds	r24, 0x0294
     cb8:	90 91 95 02 	lds	r25, 0x0295
     cbc:	01 97       	sbiw	r24, 0x01	; 1
     cbe:	81 f4       	brne	.+32     	; 0xce0 <__vector_32+0x9c>
		{
			motor_PIDspeed(REF_TO_MOTOR_PID,ENCODERVALUE,120,50,4);
     cc0:	60 91 9e 02 	lds	r22, 0x029E
     cc4:	70 91 9f 02 	lds	r23, 0x029F
     cc8:	80 91 98 02 	lds	r24, 0x0298
     ccc:	90 91 99 02 	lds	r25, 0x0299
     cd0:	04 e0       	ldi	r16, 0x04	; 4
     cd2:	10 e0       	ldi	r17, 0x00	; 0
     cd4:	22 e3       	ldi	r18, 0x32	; 50
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	48 e7       	ldi	r20, 0x78	; 120
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	02 dd       	rcall	.-1532   	; 0x6e2 <motor_PIDspeed>
     cde:	3a c0       	rjmp	.+116    	; 0xd54 <__vector_32+0x110>
		}
		else if (RECEIVED_GAMESTATUS == PLAYING_NORMAL) 
     ce0:	80 91 94 02 	lds	r24, 0x0294
     ce4:	90 91 95 02 	lds	r25, 0x0295
     ce8:	02 97       	sbiw	r24, 0x02	; 2
     cea:	81 f4       	brne	.+32     	; 0xd0c <__vector_32+0xc8>
		{
			
			motor_PIDspeed(REF_TO_MOTOR_PID,ENCODERVALUE,120,50,4);
     cec:	60 91 9e 02 	lds	r22, 0x029E
     cf0:	70 91 9f 02 	lds	r23, 0x029F
     cf4:	80 91 98 02 	lds	r24, 0x0298
     cf8:	90 91 99 02 	lds	r25, 0x0299
     cfc:	04 e0       	ldi	r16, 0x04	; 4
     cfe:	10 e0       	ldi	r17, 0x00	; 0
     d00:	22 e3       	ldi	r18, 0x32	; 50
     d02:	30 e0       	ldi	r19, 0x00	; 0
     d04:	48 e7       	ldi	r20, 0x78	; 120
     d06:	50 e0       	ldi	r21, 0x00	; 0
     d08:	ec dc       	rcall	.-1576   	; 0x6e2 <motor_PIDspeed>
     d0a:	24 c0       	rjmp	.+72     	; 0xd54 <__vector_32+0x110>
		}
		else if (RECEIVED_GAMESTATUS == PLAYING_HARD){
     d0c:	80 91 94 02 	lds	r24, 0x0294
     d10:	90 91 95 02 	lds	r25, 0x0295
     d14:	03 97       	sbiw	r24, 0x03	; 3
     d16:	81 f4       	brne	.+32     	; 0xd38 <__vector_32+0xf4>
			
			motor_PIDspeed(REF_TO_MOTOR_PID,ENCODERVALUE,0,100,100);  //Oppdater PID og spenning til motor (u)
     d18:	60 91 9e 02 	lds	r22, 0x029E
     d1c:	70 91 9f 02 	lds	r23, 0x029F
     d20:	80 91 98 02 	lds	r24, 0x0298
     d24:	90 91 99 02 	lds	r25, 0x0299
     d28:	04 e6       	ldi	r16, 0x64	; 100
     d2a:	10 e0       	ldi	r17, 0x00	; 0
     d2c:	24 e6       	ldi	r18, 0x64	; 100
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	40 e0       	ldi	r20, 0x00	; 0
     d32:	50 e0       	ldi	r21, 0x00	; 0
     d34:	d6 dc       	rcall	.-1620   	; 0x6e2 <motor_PIDspeed>
     d36:	0e c0       	rjmp	.+28     	; 0xd54 <__vector_32+0x110>
		}
		else{
			printf("Game over\n");
     d38:	8d e7       	ldi	r24, 0x7D	; 125
     d3a:	92 e0       	ldi	r25, 0x02	; 2
     d3c:	e5 d3       	rcall	.+1994   	; 0x1508 <puts>
			motor_PIDspeed(0,0,0,0,0); 
     d3e:	00 e0       	ldi	r16, 0x00	; 0
     d40:	10 e0       	ldi	r17, 0x00	; 0
     d42:	20 e0       	ldi	r18, 0x00	; 0
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	40 e0       	ldi	r20, 0x00	; 0
     d48:	50 e0       	ldi	r21, 0x00	; 0
     d4a:	60 e0       	ldi	r22, 0x00	; 0
     d4c:	70 e0       	ldi	r23, 0x00	; 0
     d4e:	80 e0       	ldi	r24, 0x00	; 0
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	c7 dc       	rcall	.-1650   	; 0x6e2 <motor_PIDspeed>
		}
	}
     d54:	ff 91       	pop	r31
     d56:	ef 91       	pop	r30
     d58:	bf 91       	pop	r27
     d5a:	af 91       	pop	r26
     d5c:	9f 91       	pop	r25
     d5e:	8f 91       	pop	r24
     d60:	7f 91       	pop	r23
     d62:	6f 91       	pop	r22
     d64:	5f 91       	pop	r21
     d66:	4f 91       	pop	r20
     d68:	3f 91       	pop	r19
     d6a:	2f 91       	pop	r18
     d6c:	1f 91       	pop	r17
     d6e:	0f 91       	pop	r16
     d70:	0f 90       	pop	r0
     d72:	0b be       	out	0x3b, r0	; 59
     d74:	0f 90       	pop	r0
     d76:	0f be       	out	0x3f, r0	; 63
     d78:	0f 90       	pop	r0
     d7a:	1f 90       	pop	r1
     d7c:	18 95       	reti

00000d7e <servo_positionUpdate>:
#include "servo.h"



void servo_positionUpdate(int rawJoystickValue){
	int percent = joy_getPercent(rawJoystickValue);
     d7e:	40 db       	rcall	.-2432   	; 0x400 <joy_getPercent>
	
	if(percent>=0 && percent<=100){
     d80:	85 36       	cpi	r24, 0x65	; 101
     d82:	91 05       	cpc	r25, r1
     d84:	08 f4       	brcc	.+2      	; 0xd88 <servo_positionUpdate+0xa>
		timer_dutyCycleUpdate(percent);
     d86:	55 c0       	rjmp	.+170    	; 0xe32 <timer_dutyCycleUpdate>
     d88:	08 95       	ret

00000d8a <solenoid_init>:
#define test_bit( reg, bit ) (reg & (1 << bit))


void solenoid_init(void){
	//Setter pin A1 til output og høy
	set_bit(DDRF, PF1);
     d8a:	81 9a       	sbi	0x10, 1	; 16
	clear_bit(PORTF, PF1); //A1 høy
     d8c:	89 98       	cbi	0x11, 1	; 17
     d8e:	08 95       	ret

00000d90 <solenoid_shoot>:
}

void solenoid_shoot(void){
	// Setter en puls på pin A1
	clear_bit(PORTF, PF1);
     d90:	89 98       	cbi	0x11, 1	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d92:	2f e7       	ldi	r18, 0x7F	; 127
     d94:	89 ea       	ldi	r24, 0xA9	; 169
     d96:	93 e0       	ldi	r25, 0x03	; 3
     d98:	21 50       	subi	r18, 0x01	; 1
     d9a:	80 40       	sbci	r24, 0x00	; 0
     d9c:	90 40       	sbci	r25, 0x00	; 0
     d9e:	e1 f7       	brne	.-8      	; 0xd98 <solenoid_shoot+0x8>
     da0:	00 c0       	rjmp	.+0      	; 0xda2 <solenoid_shoot+0x12>
     da2:	00 00       	nop
	
	_delay_ms(75);
	set_bit(PORTF, PF1);
     da4:	89 9a       	sbi	0x11, 1	; 17
     da6:	08 95       	ret

00000da8 <timer_timedInterrupt>:
	double T = 1/frequency; //Period of prescaler
	double targetTime = 0.05;
	
	int timerCount = 625*5; //Nå oppdateres det hvert 0.05 sekund
	//Set compare match register to desired timer count
	OCR3A = timerCount;
     da8:	85 e3       	ldi	r24, 0x35	; 53
     daa:	9c e0       	ldi	r25, 0x0C	; 12
     dac:	90 93 99 00 	sts	0x0099, r25
     db0:	80 93 98 00 	sts	0x0098, r24
	
	
	
	TCCR3A = 0;     // set entire TCCR3A register to 0
     db4:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0;     // same for TCCR3B
     db8:	e1 e9       	ldi	r30, 0x91	; 145
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	10 82       	st	Z, r1
	
	//Enable CTC
	set_bit(TCCR3B,WGM32);
     dbe:	80 81       	ld	r24, Z
     dc0:	88 60       	ori	r24, 0x08	; 8
     dc2:	80 83       	st	Z, r24
	
	//Prescaler 256
	set_bit(TCCR3B,CS12);
     dc4:	80 81       	ld	r24, Z
     dc6:	84 60       	ori	r24, 0x04	; 4
     dc8:	80 83       	st	Z, r24
	clear_bit(TCCR3B,CS11);
     dca:	80 81       	ld	r24, Z
     dcc:	8d 7f       	andi	r24, 0xFD	; 253
     dce:	80 83       	st	Z, r24
	clear_bit(TCCR3B,CS10);
     dd0:	80 81       	ld	r24, Z
     dd2:	8e 7f       	andi	r24, 0xFE	; 254
     dd4:	80 83       	st	Z, r24
	
	//Enable timer compare interrupt
	set_bit(TIMSK3,OCIE3A);
     dd6:	e1 e7       	ldi	r30, 0x71	; 113
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	82 60       	ori	r24, 0x02	; 2
     dde:	80 83       	st	Z, r24
     de0:	08 95       	ret

00000de2 <timer_init>:
#define test_bit( reg, bit ) (reg & (1 << bit))

void timer_init(){
	
	//Fast PWM set up. s.145 in ATmega2560 datasheet
	clear_bit(TCCR1A,WGM10);
     de2:	a0 e8       	ldi	r26, 0x80	; 128
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	8c 91       	ld	r24, X
     de8:	8e 7f       	andi	r24, 0xFE	; 254
     dea:	8c 93       	st	X, r24
	set_bit(TCCR1A,WGM11);
     dec:	8c 91       	ld	r24, X
     dee:	82 60       	ori	r24, 0x02	; 2
     df0:	8c 93       	st	X, r24
	set_bit(TCCR1B,WGM12);
     df2:	e1 e8       	ldi	r30, 0x81	; 129
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	88 60       	ori	r24, 0x08	; 8
     dfa:	80 83       	st	Z, r24
	set_bit(TCCR1B,WGM13);
     dfc:	80 81       	ld	r24, Z
     dfe:	80 61       	ori	r24, 0x10	; 16
     e00:	80 83       	st	Z, r24
	
	//Setter til non-inverted PWM, s. 155
	set_bit(TCCR1A,COM1A1);
     e02:	8c 91       	ld	r24, X
     e04:	80 68       	ori	r24, 0x80	; 128
     e06:	8c 93       	st	X, r24
	clear_bit(TCCR1A,COM1A0);
     e08:	8c 91       	ld	r24, X
     e0a:	8f 7b       	andi	r24, 0xBF	; 191
     e0c:	8c 93       	st	X, r24
	
	//Setter prescaler til 256 s.156-157
	set_bit(TCCR1B,CS12);
     e0e:	80 81       	ld	r24, Z
     e10:	84 60       	ori	r24, 0x04	; 4
     e12:	80 83       	st	Z, r24
	clear_bit(TCCR1B,CS11);
     e14:	80 81       	ld	r24, Z
     e16:	8d 7f       	andi	r24, 0xFD	; 253
     e18:	80 83       	st	Z, r24
	clear_bit(TCCR1B,CS10);
     e1a:	80 81       	ld	r24, Z
     e1c:	8e 7f       	andi	r24, 0xFE	; 254
     e1e:	80 83       	st	Z, r24
	
	//Setter OC1A til output (Skal være PB5 i DDRA register?)
	set_bit(DDRB, PB5);
     e20:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter maksverdi for 20ms periode
	uint16_t prescaler = 256;
	uint16_t F_OC1A = 50; // 1/(20*10^-3)
	uint16_t top = (F_CPU)/(prescaler*F_OC1A)-1; // = 1249 
	ICR1 = top;
     e22:	81 ee       	ldi	r24, 0xE1	; 225
     e24:	94 e0       	ldi	r25, 0x04	; 4
     e26:	90 93 87 00 	sts	0x0087, r25
     e2a:	80 93 86 00 	sts	0x0086, r24

	
	
	timer_timedInterrupt(); //Enable timed interrupt (FOR PID)
     e2e:	bc cf       	rjmp	.-136    	; 0xda8 <timer_timedInterrupt>
     e30:	08 95       	ret

00000e32 <timer_dutyCycleUpdate>:
	//Enable timer compare interrupt
	set_bit(TIMSK3,OCIE3A);
}
int timer_dutyCycleUpdate(int percent){
	
	if (percent <  0 || percent > 100)
     e32:	85 36       	cpi	r24, 0x65	; 101
     e34:	91 05       	cpc	r25, r1
     e36:	98 f4       	brcc	.+38     	; 0xe5e <timer_dutyCycleUpdate+0x2c>
	{
		return -1;
	}
	uint16_t offset = 0; //Offset må endres utifra bord. 17 er for arbeidsplass 10. NÅ ER DET BORD 3! med 0 offset
	uint16_t top = (percent*(131-56))/100+56 -offset;
     e38:	4b e4       	ldi	r20, 0x4B	; 75
     e3a:	48 9f       	mul	r20, r24
     e3c:	90 01       	movw	r18, r0
     e3e:	49 9f       	mul	r20, r25
     e40:	30 0d       	add	r19, r0
     e42:	11 24       	eor	r1, r1
     e44:	c9 01       	movw	r24, r18
     e46:	64 e6       	ldi	r22, 0x64	; 100
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	d6 d2       	rcall	.+1452   	; 0x13f8 <__divmodhi4>
     e4c:	68 5c       	subi	r22, 0xC8	; 200
     e4e:	7f 4f       	sbci	r23, 0xFF	; 255
	OCR1A = top;
     e50:	70 93 89 00 	sts	0x0089, r23
     e54:	60 93 88 00 	sts	0x0088, r22
	
	return 1;
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	08 95       	ret
}
int timer_dutyCycleUpdate(int percent){
	
	if (percent <  0 || percent > 100)
	{
		return -1;
     e5e:	8f ef       	ldi	r24, 0xFF	; 255
     e60:	9f ef       	ldi	r25, 0xFF	; 255
	uint16_t top = (percent*(131-56))/100+56 -offset;
	OCR1A = top;
	
	return 1;
	
}
     e62:	08 95       	ret

00000e64 <TWI_Master_Initialise>:
     e64:	8c e0       	ldi	r24, 0x0C	; 12
     e66:	80 93 b8 00 	sts	0x00B8, r24
     e6a:	8f ef       	ldi	r24, 0xFF	; 255
     e6c:	80 93 bb 00 	sts	0x00BB, r24
     e70:	84 e0       	ldi	r24, 0x04	; 4
     e72:	80 93 bc 00 	sts	0x00BC, r24
     e76:	08 95       	ret

00000e78 <TWI_Start_Transceiver_With_Data>:
     e78:	ec eb       	ldi	r30, 0xBC	; 188
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	20 81       	ld	r18, Z
     e7e:	20 fd       	sbrc	r18, 0
     e80:	fd cf       	rjmp	.-6      	; 0xe7c <TWI_Start_Transceiver_With_Data+0x4>
     e82:	60 93 a4 02 	sts	0x02A4, r22
     e86:	fc 01       	movw	r30, r24
     e88:	20 81       	ld	r18, Z
     e8a:	20 93 a5 02 	sts	0x02A5, r18
     e8e:	20 fd       	sbrc	r18, 0
     e90:	0c c0       	rjmp	.+24     	; 0xeaa <TWI_Start_Transceiver_With_Data+0x32>
     e92:	62 30       	cpi	r22, 0x02	; 2
     e94:	50 f0       	brcs	.+20     	; 0xeaa <TWI_Start_Transceiver_With_Data+0x32>
     e96:	dc 01       	movw	r26, r24
     e98:	11 96       	adiw	r26, 0x01	; 1
     e9a:	e6 ea       	ldi	r30, 0xA6	; 166
     e9c:	f2 e0       	ldi	r31, 0x02	; 2
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	9d 91       	ld	r25, X+
     ea2:	91 93       	st	Z+, r25
     ea4:	8f 5f       	subi	r24, 0xFF	; 255
     ea6:	86 13       	cpse	r24, r22
     ea8:	fb cf       	rjmp	.-10     	; 0xea0 <TWI_Start_Transceiver_With_Data+0x28>
     eaa:	10 92 a3 02 	sts	0x02A3, r1
     eae:	88 ef       	ldi	r24, 0xF8	; 248
     eb0:	80 93 06 02 	sts	0x0206, r24
     eb4:	85 ea       	ldi	r24, 0xA5	; 165
     eb6:	80 93 bc 00 	sts	0x00BC, r24
     eba:	08 95       	ret

00000ebc <__vector_39>:
     ebc:	1f 92       	push	r1
     ebe:	0f 92       	push	r0
     ec0:	0f b6       	in	r0, 0x3f	; 63
     ec2:	0f 92       	push	r0
     ec4:	11 24       	eor	r1, r1
     ec6:	0b b6       	in	r0, 0x3b	; 59
     ec8:	0f 92       	push	r0
     eca:	2f 93       	push	r18
     ecc:	3f 93       	push	r19
     ece:	8f 93       	push	r24
     ed0:	9f 93       	push	r25
     ed2:	af 93       	push	r26
     ed4:	bf 93       	push	r27
     ed6:	ef 93       	push	r30
     ed8:	ff 93       	push	r31
     eda:	80 91 b9 00 	lds	r24, 0x00B9
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	fc 01       	movw	r30, r24
     ee2:	38 97       	sbiw	r30, 0x08	; 8
     ee4:	e1 35       	cpi	r30, 0x51	; 81
     ee6:	f1 05       	cpc	r31, r1
     ee8:	08 f0       	brcs	.+2      	; 0xeec <__vector_39+0x30>
     eea:	55 c0       	rjmp	.+170    	; 0xf96 <__vector_39+0xda>
     eec:	ee 58       	subi	r30, 0x8E	; 142
     eee:	ff 4f       	sbci	r31, 0xFF	; 255
     ef0:	96 c2       	rjmp	.+1324   	; 0x141e <__tablejump2__>
     ef2:	10 92 a2 02 	sts	0x02A2, r1
     ef6:	e0 91 a2 02 	lds	r30, 0x02A2
     efa:	80 91 a4 02 	lds	r24, 0x02A4
     efe:	e8 17       	cp	r30, r24
     f00:	70 f4       	brcc	.+28     	; 0xf1e <__vector_39+0x62>
     f02:	81 e0       	ldi	r24, 0x01	; 1
     f04:	8e 0f       	add	r24, r30
     f06:	80 93 a2 02 	sts	0x02A2, r24
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	eb 55       	subi	r30, 0x5B	; 91
     f0e:	fd 4f       	sbci	r31, 0xFD	; 253
     f10:	80 81       	ld	r24, Z
     f12:	80 93 bb 00 	sts	0x00BB, r24
     f16:	85 e8       	ldi	r24, 0x85	; 133
     f18:	80 93 bc 00 	sts	0x00BC, r24
     f1c:	43 c0       	rjmp	.+134    	; 0xfa4 <__vector_39+0xe8>
     f1e:	80 91 a3 02 	lds	r24, 0x02A3
     f22:	81 60       	ori	r24, 0x01	; 1
     f24:	80 93 a3 02 	sts	0x02A3, r24
     f28:	84 e9       	ldi	r24, 0x94	; 148
     f2a:	80 93 bc 00 	sts	0x00BC, r24
     f2e:	3a c0       	rjmp	.+116    	; 0xfa4 <__vector_39+0xe8>
     f30:	e0 91 a2 02 	lds	r30, 0x02A2
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	8e 0f       	add	r24, r30
     f38:	80 93 a2 02 	sts	0x02A2, r24
     f3c:	80 91 bb 00 	lds	r24, 0x00BB
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	eb 55       	subi	r30, 0x5B	; 91
     f44:	fd 4f       	sbci	r31, 0xFD	; 253
     f46:	80 83       	st	Z, r24
     f48:	20 91 a2 02 	lds	r18, 0x02A2
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	80 91 a4 02 	lds	r24, 0x02A4
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	01 97       	sbiw	r24, 0x01	; 1
     f56:	28 17       	cp	r18, r24
     f58:	39 07       	cpc	r19, r25
     f5a:	24 f4       	brge	.+8      	; 0xf64 <__vector_39+0xa8>
     f5c:	85 ec       	ldi	r24, 0xC5	; 197
     f5e:	80 93 bc 00 	sts	0x00BC, r24
     f62:	20 c0       	rjmp	.+64     	; 0xfa4 <__vector_39+0xe8>
     f64:	85 e8       	ldi	r24, 0x85	; 133
     f66:	80 93 bc 00 	sts	0x00BC, r24
     f6a:	1c c0       	rjmp	.+56     	; 0xfa4 <__vector_39+0xe8>
     f6c:	80 91 bb 00 	lds	r24, 0x00BB
     f70:	e0 91 a2 02 	lds	r30, 0x02A2
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	eb 55       	subi	r30, 0x5B	; 91
     f78:	fd 4f       	sbci	r31, 0xFD	; 253
     f7a:	80 83       	st	Z, r24
     f7c:	80 91 a3 02 	lds	r24, 0x02A3
     f80:	81 60       	ori	r24, 0x01	; 1
     f82:	80 93 a3 02 	sts	0x02A3, r24
     f86:	84 e9       	ldi	r24, 0x94	; 148
     f88:	80 93 bc 00 	sts	0x00BC, r24
     f8c:	0b c0       	rjmp	.+22     	; 0xfa4 <__vector_39+0xe8>
     f8e:	85 ea       	ldi	r24, 0xA5	; 165
     f90:	80 93 bc 00 	sts	0x00BC, r24
     f94:	07 c0       	rjmp	.+14     	; 0xfa4 <__vector_39+0xe8>
     f96:	80 91 b9 00 	lds	r24, 0x00B9
     f9a:	80 93 06 02 	sts	0x0206, r24
     f9e:	84 e0       	ldi	r24, 0x04	; 4
     fa0:	80 93 bc 00 	sts	0x00BC, r24
     fa4:	ff 91       	pop	r31
     fa6:	ef 91       	pop	r30
     fa8:	bf 91       	pop	r27
     faa:	af 91       	pop	r26
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	3f 91       	pop	r19
     fb2:	2f 91       	pop	r18
     fb4:	0f 90       	pop	r0
     fb6:	0b be       	out	0x3b, r0	; 59
     fb8:	0f 90       	pop	r0
     fba:	0f be       	out	0x3f, r0	; 63
     fbc:	0f 90       	pop	r0
     fbe:	1f 90       	pop	r1
     fc0:	18 95       	reti

00000fc2 <__subsf3>:
     fc2:	50 58       	subi	r21, 0x80	; 128

00000fc4 <__addsf3>:
     fc4:	bb 27       	eor	r27, r27
     fc6:	aa 27       	eor	r26, r26
     fc8:	0e d0       	rcall	.+28     	; 0xfe6 <__addsf3x>
     fca:	75 c1       	rjmp	.+746    	; 0x12b6 <__fp_round>
     fcc:	66 d1       	rcall	.+716    	; 0x129a <__fp_pscA>
     fce:	30 f0       	brcs	.+12     	; 0xfdc <__addsf3+0x18>
     fd0:	6b d1       	rcall	.+726    	; 0x12a8 <__fp_pscB>
     fd2:	20 f0       	brcs	.+8      	; 0xfdc <__addsf3+0x18>
     fd4:	31 f4       	brne	.+12     	; 0xfe2 <__addsf3+0x1e>
     fd6:	9f 3f       	cpi	r25, 0xFF	; 255
     fd8:	11 f4       	brne	.+4      	; 0xfde <__addsf3+0x1a>
     fda:	1e f4       	brtc	.+6      	; 0xfe2 <__addsf3+0x1e>
     fdc:	5b c1       	rjmp	.+694    	; 0x1294 <__fp_nan>
     fde:	0e f4       	brtc	.+2      	; 0xfe2 <__addsf3+0x1e>
     fe0:	e0 95       	com	r30
     fe2:	e7 fb       	bst	r30, 7
     fe4:	51 c1       	rjmp	.+674    	; 0x1288 <__fp_inf>

00000fe6 <__addsf3x>:
     fe6:	e9 2f       	mov	r30, r25
     fe8:	77 d1       	rcall	.+750    	; 0x12d8 <__fp_split3>
     fea:	80 f3       	brcs	.-32     	; 0xfcc <__addsf3+0x8>
     fec:	ba 17       	cp	r27, r26
     fee:	62 07       	cpc	r22, r18
     ff0:	73 07       	cpc	r23, r19
     ff2:	84 07       	cpc	r24, r20
     ff4:	95 07       	cpc	r25, r21
     ff6:	18 f0       	brcs	.+6      	; 0xffe <__addsf3x+0x18>
     ff8:	71 f4       	brne	.+28     	; 0x1016 <__addsf3x+0x30>
     ffa:	9e f5       	brtc	.+102    	; 0x1062 <__addsf3x+0x7c>
     ffc:	8f c1       	rjmp	.+798    	; 0x131c <__fp_zero>
     ffe:	0e f4       	brtc	.+2      	; 0x1002 <__addsf3x+0x1c>
    1000:	e0 95       	com	r30
    1002:	0b 2e       	mov	r0, r27
    1004:	ba 2f       	mov	r27, r26
    1006:	a0 2d       	mov	r26, r0
    1008:	0b 01       	movw	r0, r22
    100a:	b9 01       	movw	r22, r18
    100c:	90 01       	movw	r18, r0
    100e:	0c 01       	movw	r0, r24
    1010:	ca 01       	movw	r24, r20
    1012:	a0 01       	movw	r20, r0
    1014:	11 24       	eor	r1, r1
    1016:	ff 27       	eor	r31, r31
    1018:	59 1b       	sub	r21, r25
    101a:	99 f0       	breq	.+38     	; 0x1042 <__addsf3x+0x5c>
    101c:	59 3f       	cpi	r21, 0xF9	; 249
    101e:	50 f4       	brcc	.+20     	; 0x1034 <__addsf3x+0x4e>
    1020:	50 3e       	cpi	r21, 0xE0	; 224
    1022:	68 f1       	brcs	.+90     	; 0x107e <__addsf3x+0x98>
    1024:	1a 16       	cp	r1, r26
    1026:	f0 40       	sbci	r31, 0x00	; 0
    1028:	a2 2f       	mov	r26, r18
    102a:	23 2f       	mov	r18, r19
    102c:	34 2f       	mov	r19, r20
    102e:	44 27       	eor	r20, r20
    1030:	58 5f       	subi	r21, 0xF8	; 248
    1032:	f3 cf       	rjmp	.-26     	; 0x101a <__addsf3x+0x34>
    1034:	46 95       	lsr	r20
    1036:	37 95       	ror	r19
    1038:	27 95       	ror	r18
    103a:	a7 95       	ror	r26
    103c:	f0 40       	sbci	r31, 0x00	; 0
    103e:	53 95       	inc	r21
    1040:	c9 f7       	brne	.-14     	; 0x1034 <__addsf3x+0x4e>
    1042:	7e f4       	brtc	.+30     	; 0x1062 <__addsf3x+0x7c>
    1044:	1f 16       	cp	r1, r31
    1046:	ba 0b       	sbc	r27, r26
    1048:	62 0b       	sbc	r22, r18
    104a:	73 0b       	sbc	r23, r19
    104c:	84 0b       	sbc	r24, r20
    104e:	ba f0       	brmi	.+46     	; 0x107e <__addsf3x+0x98>
    1050:	91 50       	subi	r25, 0x01	; 1
    1052:	a1 f0       	breq	.+40     	; 0x107c <__addsf3x+0x96>
    1054:	ff 0f       	add	r31, r31
    1056:	bb 1f       	adc	r27, r27
    1058:	66 1f       	adc	r22, r22
    105a:	77 1f       	adc	r23, r23
    105c:	88 1f       	adc	r24, r24
    105e:	c2 f7       	brpl	.-16     	; 0x1050 <__addsf3x+0x6a>
    1060:	0e c0       	rjmp	.+28     	; 0x107e <__addsf3x+0x98>
    1062:	ba 0f       	add	r27, r26
    1064:	62 1f       	adc	r22, r18
    1066:	73 1f       	adc	r23, r19
    1068:	84 1f       	adc	r24, r20
    106a:	48 f4       	brcc	.+18     	; 0x107e <__addsf3x+0x98>
    106c:	87 95       	ror	r24
    106e:	77 95       	ror	r23
    1070:	67 95       	ror	r22
    1072:	b7 95       	ror	r27
    1074:	f7 95       	ror	r31
    1076:	9e 3f       	cpi	r25, 0xFE	; 254
    1078:	08 f0       	brcs	.+2      	; 0x107c <__addsf3x+0x96>
    107a:	b3 cf       	rjmp	.-154    	; 0xfe2 <__addsf3+0x1e>
    107c:	93 95       	inc	r25
    107e:	88 0f       	add	r24, r24
    1080:	08 f0       	brcs	.+2      	; 0x1084 <__addsf3x+0x9e>
    1082:	99 27       	eor	r25, r25
    1084:	ee 0f       	add	r30, r30
    1086:	97 95       	ror	r25
    1088:	87 95       	ror	r24
    108a:	08 95       	ret

0000108c <__cmpsf2>:
    108c:	d9 d0       	rcall	.+434    	; 0x1240 <__fp_cmp>
    108e:	08 f4       	brcc	.+2      	; 0x1092 <__cmpsf2+0x6>
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	08 95       	ret

00001094 <__divsf3>:
    1094:	0c d0       	rcall	.+24     	; 0x10ae <__divsf3x>
    1096:	0f c1       	rjmp	.+542    	; 0x12b6 <__fp_round>
    1098:	07 d1       	rcall	.+526    	; 0x12a8 <__fp_pscB>
    109a:	40 f0       	brcs	.+16     	; 0x10ac <__divsf3+0x18>
    109c:	fe d0       	rcall	.+508    	; 0x129a <__fp_pscA>
    109e:	30 f0       	brcs	.+12     	; 0x10ac <__divsf3+0x18>
    10a0:	21 f4       	brne	.+8      	; 0x10aa <__divsf3+0x16>
    10a2:	5f 3f       	cpi	r21, 0xFF	; 255
    10a4:	19 f0       	breq	.+6      	; 0x10ac <__divsf3+0x18>
    10a6:	f0 c0       	rjmp	.+480    	; 0x1288 <__fp_inf>
    10a8:	51 11       	cpse	r21, r1
    10aa:	39 c1       	rjmp	.+626    	; 0x131e <__fp_szero>
    10ac:	f3 c0       	rjmp	.+486    	; 0x1294 <__fp_nan>

000010ae <__divsf3x>:
    10ae:	14 d1       	rcall	.+552    	; 0x12d8 <__fp_split3>
    10b0:	98 f3       	brcs	.-26     	; 0x1098 <__divsf3+0x4>

000010b2 <__divsf3_pse>:
    10b2:	99 23       	and	r25, r25
    10b4:	c9 f3       	breq	.-14     	; 0x10a8 <__divsf3+0x14>
    10b6:	55 23       	and	r21, r21
    10b8:	b1 f3       	breq	.-20     	; 0x10a6 <__divsf3+0x12>
    10ba:	95 1b       	sub	r25, r21
    10bc:	55 0b       	sbc	r21, r21
    10be:	bb 27       	eor	r27, r27
    10c0:	aa 27       	eor	r26, r26
    10c2:	62 17       	cp	r22, r18
    10c4:	73 07       	cpc	r23, r19
    10c6:	84 07       	cpc	r24, r20
    10c8:	38 f0       	brcs	.+14     	; 0x10d8 <__divsf3_pse+0x26>
    10ca:	9f 5f       	subi	r25, 0xFF	; 255
    10cc:	5f 4f       	sbci	r21, 0xFF	; 255
    10ce:	22 0f       	add	r18, r18
    10d0:	33 1f       	adc	r19, r19
    10d2:	44 1f       	adc	r20, r20
    10d4:	aa 1f       	adc	r26, r26
    10d6:	a9 f3       	breq	.-22     	; 0x10c2 <__divsf3_pse+0x10>
    10d8:	33 d0       	rcall	.+102    	; 0x1140 <__divsf3_pse+0x8e>
    10da:	0e 2e       	mov	r0, r30
    10dc:	3a f0       	brmi	.+14     	; 0x10ec <__divsf3_pse+0x3a>
    10de:	e0 e8       	ldi	r30, 0x80	; 128
    10e0:	30 d0       	rcall	.+96     	; 0x1142 <__divsf3_pse+0x90>
    10e2:	91 50       	subi	r25, 0x01	; 1
    10e4:	50 40       	sbci	r21, 0x00	; 0
    10e6:	e6 95       	lsr	r30
    10e8:	00 1c       	adc	r0, r0
    10ea:	ca f7       	brpl	.-14     	; 0x10de <__divsf3_pse+0x2c>
    10ec:	29 d0       	rcall	.+82     	; 0x1140 <__divsf3_pse+0x8e>
    10ee:	fe 2f       	mov	r31, r30
    10f0:	27 d0       	rcall	.+78     	; 0x1140 <__divsf3_pse+0x8e>
    10f2:	66 0f       	add	r22, r22
    10f4:	77 1f       	adc	r23, r23
    10f6:	88 1f       	adc	r24, r24
    10f8:	bb 1f       	adc	r27, r27
    10fa:	26 17       	cp	r18, r22
    10fc:	37 07       	cpc	r19, r23
    10fe:	48 07       	cpc	r20, r24
    1100:	ab 07       	cpc	r26, r27
    1102:	b0 e8       	ldi	r27, 0x80	; 128
    1104:	09 f0       	breq	.+2      	; 0x1108 <__divsf3_pse+0x56>
    1106:	bb 0b       	sbc	r27, r27
    1108:	80 2d       	mov	r24, r0
    110a:	bf 01       	movw	r22, r30
    110c:	ff 27       	eor	r31, r31
    110e:	93 58       	subi	r25, 0x83	; 131
    1110:	5f 4f       	sbci	r21, 0xFF	; 255
    1112:	2a f0       	brmi	.+10     	; 0x111e <__divsf3_pse+0x6c>
    1114:	9e 3f       	cpi	r25, 0xFE	; 254
    1116:	51 05       	cpc	r21, r1
    1118:	68 f0       	brcs	.+26     	; 0x1134 <__divsf3_pse+0x82>
    111a:	b6 c0       	rjmp	.+364    	; 0x1288 <__fp_inf>
    111c:	00 c1       	rjmp	.+512    	; 0x131e <__fp_szero>
    111e:	5f 3f       	cpi	r21, 0xFF	; 255
    1120:	ec f3       	brlt	.-6      	; 0x111c <__divsf3_pse+0x6a>
    1122:	98 3e       	cpi	r25, 0xE8	; 232
    1124:	dc f3       	brlt	.-10     	; 0x111c <__divsf3_pse+0x6a>
    1126:	86 95       	lsr	r24
    1128:	77 95       	ror	r23
    112a:	67 95       	ror	r22
    112c:	b7 95       	ror	r27
    112e:	f7 95       	ror	r31
    1130:	9f 5f       	subi	r25, 0xFF	; 255
    1132:	c9 f7       	brne	.-14     	; 0x1126 <__divsf3_pse+0x74>
    1134:	88 0f       	add	r24, r24
    1136:	91 1d       	adc	r25, r1
    1138:	96 95       	lsr	r25
    113a:	87 95       	ror	r24
    113c:	97 f9       	bld	r25, 7
    113e:	08 95       	ret
    1140:	e1 e0       	ldi	r30, 0x01	; 1
    1142:	66 0f       	add	r22, r22
    1144:	77 1f       	adc	r23, r23
    1146:	88 1f       	adc	r24, r24
    1148:	bb 1f       	adc	r27, r27
    114a:	62 17       	cp	r22, r18
    114c:	73 07       	cpc	r23, r19
    114e:	84 07       	cpc	r24, r20
    1150:	ba 07       	cpc	r27, r26
    1152:	20 f0       	brcs	.+8      	; 0x115c <__divsf3_pse+0xaa>
    1154:	62 1b       	sub	r22, r18
    1156:	73 0b       	sbc	r23, r19
    1158:	84 0b       	sbc	r24, r20
    115a:	ba 0b       	sbc	r27, r26
    115c:	ee 1f       	adc	r30, r30
    115e:	88 f7       	brcc	.-30     	; 0x1142 <__divsf3_pse+0x90>
    1160:	e0 95       	com	r30
    1162:	08 95       	ret

00001164 <__fixsfsi>:
    1164:	04 d0       	rcall	.+8      	; 0x116e <__fixunssfsi>
    1166:	68 94       	set
    1168:	b1 11       	cpse	r27, r1
    116a:	d9 c0       	rjmp	.+434    	; 0x131e <__fp_szero>
    116c:	08 95       	ret

0000116e <__fixunssfsi>:
    116e:	bc d0       	rcall	.+376    	; 0x12e8 <__fp_splitA>
    1170:	88 f0       	brcs	.+34     	; 0x1194 <__fixunssfsi+0x26>
    1172:	9f 57       	subi	r25, 0x7F	; 127
    1174:	90 f0       	brcs	.+36     	; 0x119a <__fixunssfsi+0x2c>
    1176:	b9 2f       	mov	r27, r25
    1178:	99 27       	eor	r25, r25
    117a:	b7 51       	subi	r27, 0x17	; 23
    117c:	a0 f0       	brcs	.+40     	; 0x11a6 <__fixunssfsi+0x38>
    117e:	d1 f0       	breq	.+52     	; 0x11b4 <__fixunssfsi+0x46>
    1180:	66 0f       	add	r22, r22
    1182:	77 1f       	adc	r23, r23
    1184:	88 1f       	adc	r24, r24
    1186:	99 1f       	adc	r25, r25
    1188:	1a f0       	brmi	.+6      	; 0x1190 <__fixunssfsi+0x22>
    118a:	ba 95       	dec	r27
    118c:	c9 f7       	brne	.-14     	; 0x1180 <__fixunssfsi+0x12>
    118e:	12 c0       	rjmp	.+36     	; 0x11b4 <__fixunssfsi+0x46>
    1190:	b1 30       	cpi	r27, 0x01	; 1
    1192:	81 f0       	breq	.+32     	; 0x11b4 <__fixunssfsi+0x46>
    1194:	c3 d0       	rcall	.+390    	; 0x131c <__fp_zero>
    1196:	b1 e0       	ldi	r27, 0x01	; 1
    1198:	08 95       	ret
    119a:	c0 c0       	rjmp	.+384    	; 0x131c <__fp_zero>
    119c:	67 2f       	mov	r22, r23
    119e:	78 2f       	mov	r23, r24
    11a0:	88 27       	eor	r24, r24
    11a2:	b8 5f       	subi	r27, 0xF8	; 248
    11a4:	39 f0       	breq	.+14     	; 0x11b4 <__fixunssfsi+0x46>
    11a6:	b9 3f       	cpi	r27, 0xF9	; 249
    11a8:	cc f3       	brlt	.-14     	; 0x119c <__fixunssfsi+0x2e>
    11aa:	86 95       	lsr	r24
    11ac:	77 95       	ror	r23
    11ae:	67 95       	ror	r22
    11b0:	b3 95       	inc	r27
    11b2:	d9 f7       	brne	.-10     	; 0x11aa <__fixunssfsi+0x3c>
    11b4:	3e f4       	brtc	.+14     	; 0x11c4 <__fixunssfsi+0x56>
    11b6:	90 95       	com	r25
    11b8:	80 95       	com	r24
    11ba:	70 95       	com	r23
    11bc:	61 95       	neg	r22
    11be:	7f 4f       	sbci	r23, 0xFF	; 255
    11c0:	8f 4f       	sbci	r24, 0xFF	; 255
    11c2:	9f 4f       	sbci	r25, 0xFF	; 255
    11c4:	08 95       	ret

000011c6 <__floatunsisf>:
    11c6:	e8 94       	clt
    11c8:	09 c0       	rjmp	.+18     	; 0x11dc <__floatsisf+0x12>

000011ca <__floatsisf>:
    11ca:	97 fb       	bst	r25, 7
    11cc:	3e f4       	brtc	.+14     	; 0x11dc <__floatsisf+0x12>
    11ce:	90 95       	com	r25
    11d0:	80 95       	com	r24
    11d2:	70 95       	com	r23
    11d4:	61 95       	neg	r22
    11d6:	7f 4f       	sbci	r23, 0xFF	; 255
    11d8:	8f 4f       	sbci	r24, 0xFF	; 255
    11da:	9f 4f       	sbci	r25, 0xFF	; 255
    11dc:	99 23       	and	r25, r25
    11de:	a9 f0       	breq	.+42     	; 0x120a <__floatsisf+0x40>
    11e0:	f9 2f       	mov	r31, r25
    11e2:	96 e9       	ldi	r25, 0x96	; 150
    11e4:	bb 27       	eor	r27, r27
    11e6:	93 95       	inc	r25
    11e8:	f6 95       	lsr	r31
    11ea:	87 95       	ror	r24
    11ec:	77 95       	ror	r23
    11ee:	67 95       	ror	r22
    11f0:	b7 95       	ror	r27
    11f2:	f1 11       	cpse	r31, r1
    11f4:	f8 cf       	rjmp	.-16     	; 0x11e6 <__floatsisf+0x1c>
    11f6:	fa f4       	brpl	.+62     	; 0x1236 <__floatsisf+0x6c>
    11f8:	bb 0f       	add	r27, r27
    11fa:	11 f4       	brne	.+4      	; 0x1200 <__floatsisf+0x36>
    11fc:	60 ff       	sbrs	r22, 0
    11fe:	1b c0       	rjmp	.+54     	; 0x1236 <__floatsisf+0x6c>
    1200:	6f 5f       	subi	r22, 0xFF	; 255
    1202:	7f 4f       	sbci	r23, 0xFF	; 255
    1204:	8f 4f       	sbci	r24, 0xFF	; 255
    1206:	9f 4f       	sbci	r25, 0xFF	; 255
    1208:	16 c0       	rjmp	.+44     	; 0x1236 <__floatsisf+0x6c>
    120a:	88 23       	and	r24, r24
    120c:	11 f0       	breq	.+4      	; 0x1212 <__floatsisf+0x48>
    120e:	96 e9       	ldi	r25, 0x96	; 150
    1210:	11 c0       	rjmp	.+34     	; 0x1234 <__floatsisf+0x6a>
    1212:	77 23       	and	r23, r23
    1214:	21 f0       	breq	.+8      	; 0x121e <__floatsisf+0x54>
    1216:	9e e8       	ldi	r25, 0x8E	; 142
    1218:	87 2f       	mov	r24, r23
    121a:	76 2f       	mov	r23, r22
    121c:	05 c0       	rjmp	.+10     	; 0x1228 <__floatsisf+0x5e>
    121e:	66 23       	and	r22, r22
    1220:	71 f0       	breq	.+28     	; 0x123e <__floatsisf+0x74>
    1222:	96 e8       	ldi	r25, 0x86	; 134
    1224:	86 2f       	mov	r24, r22
    1226:	70 e0       	ldi	r23, 0x00	; 0
    1228:	60 e0       	ldi	r22, 0x00	; 0
    122a:	2a f0       	brmi	.+10     	; 0x1236 <__floatsisf+0x6c>
    122c:	9a 95       	dec	r25
    122e:	66 0f       	add	r22, r22
    1230:	77 1f       	adc	r23, r23
    1232:	88 1f       	adc	r24, r24
    1234:	da f7       	brpl	.-10     	; 0x122c <__floatsisf+0x62>
    1236:	88 0f       	add	r24, r24
    1238:	96 95       	lsr	r25
    123a:	87 95       	ror	r24
    123c:	97 f9       	bld	r25, 7
    123e:	08 95       	ret

00001240 <__fp_cmp>:
    1240:	99 0f       	add	r25, r25
    1242:	00 08       	sbc	r0, r0
    1244:	55 0f       	add	r21, r21
    1246:	aa 0b       	sbc	r26, r26
    1248:	e0 e8       	ldi	r30, 0x80	; 128
    124a:	fe ef       	ldi	r31, 0xFE	; 254
    124c:	16 16       	cp	r1, r22
    124e:	17 06       	cpc	r1, r23
    1250:	e8 07       	cpc	r30, r24
    1252:	f9 07       	cpc	r31, r25
    1254:	c0 f0       	brcs	.+48     	; 0x1286 <__fp_cmp+0x46>
    1256:	12 16       	cp	r1, r18
    1258:	13 06       	cpc	r1, r19
    125a:	e4 07       	cpc	r30, r20
    125c:	f5 07       	cpc	r31, r21
    125e:	98 f0       	brcs	.+38     	; 0x1286 <__fp_cmp+0x46>
    1260:	62 1b       	sub	r22, r18
    1262:	73 0b       	sbc	r23, r19
    1264:	84 0b       	sbc	r24, r20
    1266:	95 0b       	sbc	r25, r21
    1268:	39 f4       	brne	.+14     	; 0x1278 <__fp_cmp+0x38>
    126a:	0a 26       	eor	r0, r26
    126c:	61 f0       	breq	.+24     	; 0x1286 <__fp_cmp+0x46>
    126e:	23 2b       	or	r18, r19
    1270:	24 2b       	or	r18, r20
    1272:	25 2b       	or	r18, r21
    1274:	21 f4       	brne	.+8      	; 0x127e <__fp_cmp+0x3e>
    1276:	08 95       	ret
    1278:	0a 26       	eor	r0, r26
    127a:	09 f4       	brne	.+2      	; 0x127e <__fp_cmp+0x3e>
    127c:	a1 40       	sbci	r26, 0x01	; 1
    127e:	a6 95       	lsr	r26
    1280:	8f ef       	ldi	r24, 0xFF	; 255
    1282:	81 1d       	adc	r24, r1
    1284:	81 1d       	adc	r24, r1
    1286:	08 95       	ret

00001288 <__fp_inf>:
    1288:	97 f9       	bld	r25, 7
    128a:	9f 67       	ori	r25, 0x7F	; 127
    128c:	80 e8       	ldi	r24, 0x80	; 128
    128e:	70 e0       	ldi	r23, 0x00	; 0
    1290:	60 e0       	ldi	r22, 0x00	; 0
    1292:	08 95       	ret

00001294 <__fp_nan>:
    1294:	9f ef       	ldi	r25, 0xFF	; 255
    1296:	80 ec       	ldi	r24, 0xC0	; 192
    1298:	08 95       	ret

0000129a <__fp_pscA>:
    129a:	00 24       	eor	r0, r0
    129c:	0a 94       	dec	r0
    129e:	16 16       	cp	r1, r22
    12a0:	17 06       	cpc	r1, r23
    12a2:	18 06       	cpc	r1, r24
    12a4:	09 06       	cpc	r0, r25
    12a6:	08 95       	ret

000012a8 <__fp_pscB>:
    12a8:	00 24       	eor	r0, r0
    12aa:	0a 94       	dec	r0
    12ac:	12 16       	cp	r1, r18
    12ae:	13 06       	cpc	r1, r19
    12b0:	14 06       	cpc	r1, r20
    12b2:	05 06       	cpc	r0, r21
    12b4:	08 95       	ret

000012b6 <__fp_round>:
    12b6:	09 2e       	mov	r0, r25
    12b8:	03 94       	inc	r0
    12ba:	00 0c       	add	r0, r0
    12bc:	11 f4       	brne	.+4      	; 0x12c2 <__fp_round+0xc>
    12be:	88 23       	and	r24, r24
    12c0:	52 f0       	brmi	.+20     	; 0x12d6 <__fp_round+0x20>
    12c2:	bb 0f       	add	r27, r27
    12c4:	40 f4       	brcc	.+16     	; 0x12d6 <__fp_round+0x20>
    12c6:	bf 2b       	or	r27, r31
    12c8:	11 f4       	brne	.+4      	; 0x12ce <__fp_round+0x18>
    12ca:	60 ff       	sbrs	r22, 0
    12cc:	04 c0       	rjmp	.+8      	; 0x12d6 <__fp_round+0x20>
    12ce:	6f 5f       	subi	r22, 0xFF	; 255
    12d0:	7f 4f       	sbci	r23, 0xFF	; 255
    12d2:	8f 4f       	sbci	r24, 0xFF	; 255
    12d4:	9f 4f       	sbci	r25, 0xFF	; 255
    12d6:	08 95       	ret

000012d8 <__fp_split3>:
    12d8:	57 fd       	sbrc	r21, 7
    12da:	90 58       	subi	r25, 0x80	; 128
    12dc:	44 0f       	add	r20, r20
    12de:	55 1f       	adc	r21, r21
    12e0:	59 f0       	breq	.+22     	; 0x12f8 <__fp_splitA+0x10>
    12e2:	5f 3f       	cpi	r21, 0xFF	; 255
    12e4:	71 f0       	breq	.+28     	; 0x1302 <__fp_splitA+0x1a>
    12e6:	47 95       	ror	r20

000012e8 <__fp_splitA>:
    12e8:	88 0f       	add	r24, r24
    12ea:	97 fb       	bst	r25, 7
    12ec:	99 1f       	adc	r25, r25
    12ee:	61 f0       	breq	.+24     	; 0x1308 <__fp_splitA+0x20>
    12f0:	9f 3f       	cpi	r25, 0xFF	; 255
    12f2:	79 f0       	breq	.+30     	; 0x1312 <__fp_splitA+0x2a>
    12f4:	87 95       	ror	r24
    12f6:	08 95       	ret
    12f8:	12 16       	cp	r1, r18
    12fa:	13 06       	cpc	r1, r19
    12fc:	14 06       	cpc	r1, r20
    12fe:	55 1f       	adc	r21, r21
    1300:	f2 cf       	rjmp	.-28     	; 0x12e6 <__fp_split3+0xe>
    1302:	46 95       	lsr	r20
    1304:	f1 df       	rcall	.-30     	; 0x12e8 <__fp_splitA>
    1306:	08 c0       	rjmp	.+16     	; 0x1318 <__fp_splitA+0x30>
    1308:	16 16       	cp	r1, r22
    130a:	17 06       	cpc	r1, r23
    130c:	18 06       	cpc	r1, r24
    130e:	99 1f       	adc	r25, r25
    1310:	f1 cf       	rjmp	.-30     	; 0x12f4 <__fp_splitA+0xc>
    1312:	86 95       	lsr	r24
    1314:	71 05       	cpc	r23, r1
    1316:	61 05       	cpc	r22, r1
    1318:	08 94       	sec
    131a:	08 95       	ret

0000131c <__fp_zero>:
    131c:	e8 94       	clt

0000131e <__fp_szero>:
    131e:	bb 27       	eor	r27, r27
    1320:	66 27       	eor	r22, r22
    1322:	77 27       	eor	r23, r23
    1324:	cb 01       	movw	r24, r22
    1326:	97 f9       	bld	r25, 7
    1328:	08 95       	ret

0000132a <__gesf2>:
    132a:	8a df       	rcall	.-236    	; 0x1240 <__fp_cmp>
    132c:	08 f4       	brcc	.+2      	; 0x1330 <__gesf2+0x6>
    132e:	8f ef       	ldi	r24, 0xFF	; 255
    1330:	08 95       	ret

00001332 <__mulsf3>:
    1332:	0b d0       	rcall	.+22     	; 0x134a <__mulsf3x>
    1334:	c0 cf       	rjmp	.-128    	; 0x12b6 <__fp_round>
    1336:	b1 df       	rcall	.-158    	; 0x129a <__fp_pscA>
    1338:	28 f0       	brcs	.+10     	; 0x1344 <__mulsf3+0x12>
    133a:	b6 df       	rcall	.-148    	; 0x12a8 <__fp_pscB>
    133c:	18 f0       	brcs	.+6      	; 0x1344 <__mulsf3+0x12>
    133e:	95 23       	and	r25, r21
    1340:	09 f0       	breq	.+2      	; 0x1344 <__mulsf3+0x12>
    1342:	a2 cf       	rjmp	.-188    	; 0x1288 <__fp_inf>
    1344:	a7 cf       	rjmp	.-178    	; 0x1294 <__fp_nan>
    1346:	11 24       	eor	r1, r1
    1348:	ea cf       	rjmp	.-44     	; 0x131e <__fp_szero>

0000134a <__mulsf3x>:
    134a:	c6 df       	rcall	.-116    	; 0x12d8 <__fp_split3>
    134c:	a0 f3       	brcs	.-24     	; 0x1336 <__mulsf3+0x4>

0000134e <__mulsf3_pse>:
    134e:	95 9f       	mul	r25, r21
    1350:	d1 f3       	breq	.-12     	; 0x1346 <__mulsf3+0x14>
    1352:	95 0f       	add	r25, r21
    1354:	50 e0       	ldi	r21, 0x00	; 0
    1356:	55 1f       	adc	r21, r21
    1358:	62 9f       	mul	r22, r18
    135a:	f0 01       	movw	r30, r0
    135c:	72 9f       	mul	r23, r18
    135e:	bb 27       	eor	r27, r27
    1360:	f0 0d       	add	r31, r0
    1362:	b1 1d       	adc	r27, r1
    1364:	63 9f       	mul	r22, r19
    1366:	aa 27       	eor	r26, r26
    1368:	f0 0d       	add	r31, r0
    136a:	b1 1d       	adc	r27, r1
    136c:	aa 1f       	adc	r26, r26
    136e:	64 9f       	mul	r22, r20
    1370:	66 27       	eor	r22, r22
    1372:	b0 0d       	add	r27, r0
    1374:	a1 1d       	adc	r26, r1
    1376:	66 1f       	adc	r22, r22
    1378:	82 9f       	mul	r24, r18
    137a:	22 27       	eor	r18, r18
    137c:	b0 0d       	add	r27, r0
    137e:	a1 1d       	adc	r26, r1
    1380:	62 1f       	adc	r22, r18
    1382:	73 9f       	mul	r23, r19
    1384:	b0 0d       	add	r27, r0
    1386:	a1 1d       	adc	r26, r1
    1388:	62 1f       	adc	r22, r18
    138a:	83 9f       	mul	r24, r19
    138c:	a0 0d       	add	r26, r0
    138e:	61 1d       	adc	r22, r1
    1390:	22 1f       	adc	r18, r18
    1392:	74 9f       	mul	r23, r20
    1394:	33 27       	eor	r19, r19
    1396:	a0 0d       	add	r26, r0
    1398:	61 1d       	adc	r22, r1
    139a:	23 1f       	adc	r18, r19
    139c:	84 9f       	mul	r24, r20
    139e:	60 0d       	add	r22, r0
    13a0:	21 1d       	adc	r18, r1
    13a2:	82 2f       	mov	r24, r18
    13a4:	76 2f       	mov	r23, r22
    13a6:	6a 2f       	mov	r22, r26
    13a8:	11 24       	eor	r1, r1
    13aa:	9f 57       	subi	r25, 0x7F	; 127
    13ac:	50 40       	sbci	r21, 0x00	; 0
    13ae:	8a f0       	brmi	.+34     	; 0x13d2 <__mulsf3_pse+0x84>
    13b0:	e1 f0       	breq	.+56     	; 0x13ea <__mulsf3_pse+0x9c>
    13b2:	88 23       	and	r24, r24
    13b4:	4a f0       	brmi	.+18     	; 0x13c8 <__mulsf3_pse+0x7a>
    13b6:	ee 0f       	add	r30, r30
    13b8:	ff 1f       	adc	r31, r31
    13ba:	bb 1f       	adc	r27, r27
    13bc:	66 1f       	adc	r22, r22
    13be:	77 1f       	adc	r23, r23
    13c0:	88 1f       	adc	r24, r24
    13c2:	91 50       	subi	r25, 0x01	; 1
    13c4:	50 40       	sbci	r21, 0x00	; 0
    13c6:	a9 f7       	brne	.-22     	; 0x13b2 <__mulsf3_pse+0x64>
    13c8:	9e 3f       	cpi	r25, 0xFE	; 254
    13ca:	51 05       	cpc	r21, r1
    13cc:	70 f0       	brcs	.+28     	; 0x13ea <__mulsf3_pse+0x9c>
    13ce:	5c cf       	rjmp	.-328    	; 0x1288 <__fp_inf>
    13d0:	a6 cf       	rjmp	.-180    	; 0x131e <__fp_szero>
    13d2:	5f 3f       	cpi	r21, 0xFF	; 255
    13d4:	ec f3       	brlt	.-6      	; 0x13d0 <__mulsf3_pse+0x82>
    13d6:	98 3e       	cpi	r25, 0xE8	; 232
    13d8:	dc f3       	brlt	.-10     	; 0x13d0 <__mulsf3_pse+0x82>
    13da:	86 95       	lsr	r24
    13dc:	77 95       	ror	r23
    13de:	67 95       	ror	r22
    13e0:	b7 95       	ror	r27
    13e2:	f7 95       	ror	r31
    13e4:	e7 95       	ror	r30
    13e6:	9f 5f       	subi	r25, 0xFF	; 255
    13e8:	c1 f7       	brne	.-16     	; 0x13da <__mulsf3_pse+0x8c>
    13ea:	fe 2b       	or	r31, r30
    13ec:	88 0f       	add	r24, r24
    13ee:	91 1d       	adc	r25, r1
    13f0:	96 95       	lsr	r25
    13f2:	87 95       	ror	r24
    13f4:	97 f9       	bld	r25, 7
    13f6:	08 95       	ret

000013f8 <__divmodhi4>:
    13f8:	97 fb       	bst	r25, 7
    13fa:	07 2e       	mov	r0, r23
    13fc:	16 f4       	brtc	.+4      	; 0x1402 <__divmodhi4+0xa>
    13fe:	00 94       	com	r0
    1400:	06 d0       	rcall	.+12     	; 0x140e <__divmodhi4_neg1>
    1402:	77 fd       	sbrc	r23, 7
    1404:	08 d0       	rcall	.+16     	; 0x1416 <__divmodhi4_neg2>
    1406:	11 d0       	rcall	.+34     	; 0x142a <__udivmodhi4>
    1408:	07 fc       	sbrc	r0, 7
    140a:	05 d0       	rcall	.+10     	; 0x1416 <__divmodhi4_neg2>
    140c:	3e f4       	brtc	.+14     	; 0x141c <__divmodhi4_exit>

0000140e <__divmodhi4_neg1>:
    140e:	90 95       	com	r25
    1410:	81 95       	neg	r24
    1412:	9f 4f       	sbci	r25, 0xFF	; 255
    1414:	08 95       	ret

00001416 <__divmodhi4_neg2>:
    1416:	70 95       	com	r23
    1418:	61 95       	neg	r22
    141a:	7f 4f       	sbci	r23, 0xFF	; 255

0000141c <__divmodhi4_exit>:
    141c:	08 95       	ret

0000141e <__tablejump2__>:
    141e:	ee 0f       	add	r30, r30
    1420:	ff 1f       	adc	r31, r31

00001422 <__tablejump__>:
    1422:	05 90       	lpm	r0, Z+
    1424:	f4 91       	lpm	r31, Z
    1426:	e0 2d       	mov	r30, r0
    1428:	19 94       	eijmp

0000142a <__udivmodhi4>:
    142a:	aa 1b       	sub	r26, r26
    142c:	bb 1b       	sub	r27, r27
    142e:	51 e1       	ldi	r21, 0x11	; 17
    1430:	07 c0       	rjmp	.+14     	; 0x1440 <__udivmodhi4_ep>

00001432 <__udivmodhi4_loop>:
    1432:	aa 1f       	adc	r26, r26
    1434:	bb 1f       	adc	r27, r27
    1436:	a6 17       	cp	r26, r22
    1438:	b7 07       	cpc	r27, r23
    143a:	10 f0       	brcs	.+4      	; 0x1440 <__udivmodhi4_ep>
    143c:	a6 1b       	sub	r26, r22
    143e:	b7 0b       	sbc	r27, r23

00001440 <__udivmodhi4_ep>:
    1440:	88 1f       	adc	r24, r24
    1442:	99 1f       	adc	r25, r25
    1444:	5a 95       	dec	r21
    1446:	a9 f7       	brne	.-22     	; 0x1432 <__udivmodhi4_loop>
    1448:	80 95       	com	r24
    144a:	90 95       	com	r25
    144c:	bc 01       	movw	r22, r24
    144e:	cd 01       	movw	r24, r26
    1450:	08 95       	ret

00001452 <fdevopen>:
    1452:	0f 93       	push	r16
    1454:	1f 93       	push	r17
    1456:	cf 93       	push	r28
    1458:	df 93       	push	r29
    145a:	ec 01       	movw	r28, r24
    145c:	8b 01       	movw	r16, r22
    145e:	00 97       	sbiw	r24, 0x00	; 0
    1460:	31 f4       	brne	.+12     	; 0x146e <fdevopen+0x1c>
    1462:	61 15       	cp	r22, r1
    1464:	71 05       	cpc	r23, r1
    1466:	19 f4       	brne	.+6      	; 0x146e <fdevopen+0x1c>
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	37 c0       	rjmp	.+110    	; 0x14dc <fdevopen+0x8a>
    146e:	6e e0       	ldi	r22, 0x0E	; 14
    1470:	70 e0       	ldi	r23, 0x00	; 0
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	63 d2       	rcall	.+1222   	; 0x193e <calloc>
    1478:	fc 01       	movw	r30, r24
    147a:	00 97       	sbiw	r24, 0x00	; 0
    147c:	a9 f3       	breq	.-22     	; 0x1468 <fdevopen+0x16>
    147e:	80 e8       	ldi	r24, 0x80	; 128
    1480:	83 83       	std	Z+3, r24	; 0x03
    1482:	01 15       	cp	r16, r1
    1484:	11 05       	cpc	r17, r1
    1486:	71 f0       	breq	.+28     	; 0x14a4 <fdevopen+0x52>
    1488:	13 87       	std	Z+11, r17	; 0x0b
    148a:	02 87       	std	Z+10, r16	; 0x0a
    148c:	81 e8       	ldi	r24, 0x81	; 129
    148e:	83 83       	std	Z+3, r24	; 0x03
    1490:	80 91 bb 02 	lds	r24, 0x02BB
    1494:	90 91 bc 02 	lds	r25, 0x02BC
    1498:	89 2b       	or	r24, r25
    149a:	21 f4       	brne	.+8      	; 0x14a4 <fdevopen+0x52>
    149c:	f0 93 bc 02 	sts	0x02BC, r31
    14a0:	e0 93 bb 02 	sts	0x02BB, r30
    14a4:	20 97       	sbiw	r28, 0x00	; 0
    14a6:	c9 f0       	breq	.+50     	; 0x14da <fdevopen+0x88>
    14a8:	d1 87       	std	Z+9, r29	; 0x09
    14aa:	c0 87       	std	Z+8, r28	; 0x08
    14ac:	83 81       	ldd	r24, Z+3	; 0x03
    14ae:	82 60       	ori	r24, 0x02	; 2
    14b0:	83 83       	std	Z+3, r24	; 0x03
    14b2:	80 91 bd 02 	lds	r24, 0x02BD
    14b6:	90 91 be 02 	lds	r25, 0x02BE
    14ba:	89 2b       	or	r24, r25
    14bc:	71 f4       	brne	.+28     	; 0x14da <fdevopen+0x88>
    14be:	f0 93 be 02 	sts	0x02BE, r31
    14c2:	e0 93 bd 02 	sts	0x02BD, r30
    14c6:	80 91 bf 02 	lds	r24, 0x02BF
    14ca:	90 91 c0 02 	lds	r25, 0x02C0
    14ce:	89 2b       	or	r24, r25
    14d0:	21 f4       	brne	.+8      	; 0x14da <fdevopen+0x88>
    14d2:	f0 93 c0 02 	sts	0x02C0, r31
    14d6:	e0 93 bf 02 	sts	0x02BF, r30
    14da:	cf 01       	movw	r24, r30
    14dc:	df 91       	pop	r29
    14de:	cf 91       	pop	r28
    14e0:	1f 91       	pop	r17
    14e2:	0f 91       	pop	r16
    14e4:	08 95       	ret

000014e6 <printf>:
    14e6:	cf 93       	push	r28
    14e8:	df 93       	push	r29
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
    14ee:	fe 01       	movw	r30, r28
    14f0:	36 96       	adiw	r30, 0x06	; 6
    14f2:	61 91       	ld	r22, Z+
    14f4:	71 91       	ld	r23, Z+
    14f6:	af 01       	movw	r20, r30
    14f8:	80 91 bd 02 	lds	r24, 0x02BD
    14fc:	90 91 be 02 	lds	r25, 0x02BE
    1500:	30 d0       	rcall	.+96     	; 0x1562 <vfprintf>
    1502:	df 91       	pop	r29
    1504:	cf 91       	pop	r28
    1506:	08 95       	ret

00001508 <puts>:
    1508:	0f 93       	push	r16
    150a:	1f 93       	push	r17
    150c:	cf 93       	push	r28
    150e:	df 93       	push	r29
    1510:	e0 91 bd 02 	lds	r30, 0x02BD
    1514:	f0 91 be 02 	lds	r31, 0x02BE
    1518:	23 81       	ldd	r18, Z+3	; 0x03
    151a:	21 ff       	sbrs	r18, 1
    151c:	1b c0       	rjmp	.+54     	; 0x1554 <puts+0x4c>
    151e:	ec 01       	movw	r28, r24
    1520:	00 e0       	ldi	r16, 0x00	; 0
    1522:	10 e0       	ldi	r17, 0x00	; 0
    1524:	89 91       	ld	r24, Y+
    1526:	60 91 bd 02 	lds	r22, 0x02BD
    152a:	70 91 be 02 	lds	r23, 0x02BE
    152e:	db 01       	movw	r26, r22
    1530:	18 96       	adiw	r26, 0x08	; 8
    1532:	ed 91       	ld	r30, X+
    1534:	fc 91       	ld	r31, X
    1536:	19 97       	sbiw	r26, 0x09	; 9
    1538:	88 23       	and	r24, r24
    153a:	31 f0       	breq	.+12     	; 0x1548 <puts+0x40>
    153c:	19 95       	eicall
    153e:	89 2b       	or	r24, r25
    1540:	89 f3       	breq	.-30     	; 0x1524 <puts+0x1c>
    1542:	0f ef       	ldi	r16, 0xFF	; 255
    1544:	1f ef       	ldi	r17, 0xFF	; 255
    1546:	ee cf       	rjmp	.-36     	; 0x1524 <puts+0x1c>
    1548:	8a e0       	ldi	r24, 0x0A	; 10
    154a:	19 95       	eicall
    154c:	89 2b       	or	r24, r25
    154e:	11 f4       	brne	.+4      	; 0x1554 <puts+0x4c>
    1550:	c8 01       	movw	r24, r16
    1552:	02 c0       	rjmp	.+4      	; 0x1558 <puts+0x50>
    1554:	8f ef       	ldi	r24, 0xFF	; 255
    1556:	9f ef       	ldi	r25, 0xFF	; 255
    1558:	df 91       	pop	r29
    155a:	cf 91       	pop	r28
    155c:	1f 91       	pop	r17
    155e:	0f 91       	pop	r16
    1560:	08 95       	ret

00001562 <vfprintf>:
    1562:	2f 92       	push	r2
    1564:	3f 92       	push	r3
    1566:	4f 92       	push	r4
    1568:	5f 92       	push	r5
    156a:	6f 92       	push	r6
    156c:	7f 92       	push	r7
    156e:	8f 92       	push	r8
    1570:	9f 92       	push	r9
    1572:	af 92       	push	r10
    1574:	bf 92       	push	r11
    1576:	cf 92       	push	r12
    1578:	df 92       	push	r13
    157a:	ef 92       	push	r14
    157c:	ff 92       	push	r15
    157e:	0f 93       	push	r16
    1580:	1f 93       	push	r17
    1582:	cf 93       	push	r28
    1584:	df 93       	push	r29
    1586:	cd b7       	in	r28, 0x3d	; 61
    1588:	de b7       	in	r29, 0x3e	; 62
    158a:	2c 97       	sbiw	r28, 0x0c	; 12
    158c:	0f b6       	in	r0, 0x3f	; 63
    158e:	f8 94       	cli
    1590:	de bf       	out	0x3e, r29	; 62
    1592:	0f be       	out	0x3f, r0	; 63
    1594:	cd bf       	out	0x3d, r28	; 61
    1596:	7c 01       	movw	r14, r24
    1598:	6b 01       	movw	r12, r22
    159a:	8a 01       	movw	r16, r20
    159c:	fc 01       	movw	r30, r24
    159e:	17 82       	std	Z+7, r1	; 0x07
    15a0:	16 82       	std	Z+6, r1	; 0x06
    15a2:	83 81       	ldd	r24, Z+3	; 0x03
    15a4:	81 ff       	sbrs	r24, 1
    15a6:	b0 c1       	rjmp	.+864    	; 0x1908 <vfprintf+0x3a6>
    15a8:	ce 01       	movw	r24, r28
    15aa:	01 96       	adiw	r24, 0x01	; 1
    15ac:	4c 01       	movw	r8, r24
    15ae:	f7 01       	movw	r30, r14
    15b0:	93 81       	ldd	r25, Z+3	; 0x03
    15b2:	f6 01       	movw	r30, r12
    15b4:	93 fd       	sbrc	r25, 3
    15b6:	85 91       	lpm	r24, Z+
    15b8:	93 ff       	sbrs	r25, 3
    15ba:	81 91       	ld	r24, Z+
    15bc:	6f 01       	movw	r12, r30
    15be:	88 23       	and	r24, r24
    15c0:	09 f4       	brne	.+2      	; 0x15c4 <vfprintf+0x62>
    15c2:	9e c1       	rjmp	.+828    	; 0x1900 <vfprintf+0x39e>
    15c4:	85 32       	cpi	r24, 0x25	; 37
    15c6:	39 f4       	brne	.+14     	; 0x15d6 <vfprintf+0x74>
    15c8:	93 fd       	sbrc	r25, 3
    15ca:	85 91       	lpm	r24, Z+
    15cc:	93 ff       	sbrs	r25, 3
    15ce:	81 91       	ld	r24, Z+
    15d0:	6f 01       	movw	r12, r30
    15d2:	85 32       	cpi	r24, 0x25	; 37
    15d4:	21 f4       	brne	.+8      	; 0x15de <vfprintf+0x7c>
    15d6:	b7 01       	movw	r22, r14
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	0f d3       	rcall	.+1566   	; 0x1bfa <fputc>
    15dc:	e8 cf       	rjmp	.-48     	; 0x15ae <vfprintf+0x4c>
    15de:	51 2c       	mov	r5, r1
    15e0:	31 2c       	mov	r3, r1
    15e2:	20 e0       	ldi	r18, 0x00	; 0
    15e4:	20 32       	cpi	r18, 0x20	; 32
    15e6:	a0 f4       	brcc	.+40     	; 0x1610 <vfprintf+0xae>
    15e8:	8b 32       	cpi	r24, 0x2B	; 43
    15ea:	69 f0       	breq	.+26     	; 0x1606 <vfprintf+0xa4>
    15ec:	30 f4       	brcc	.+12     	; 0x15fa <vfprintf+0x98>
    15ee:	80 32       	cpi	r24, 0x20	; 32
    15f0:	59 f0       	breq	.+22     	; 0x1608 <vfprintf+0xa6>
    15f2:	83 32       	cpi	r24, 0x23	; 35
    15f4:	69 f4       	brne	.+26     	; 0x1610 <vfprintf+0xae>
    15f6:	20 61       	ori	r18, 0x10	; 16
    15f8:	2c c0       	rjmp	.+88     	; 0x1652 <vfprintf+0xf0>
    15fa:	8d 32       	cpi	r24, 0x2D	; 45
    15fc:	39 f0       	breq	.+14     	; 0x160c <vfprintf+0xaa>
    15fe:	80 33       	cpi	r24, 0x30	; 48
    1600:	39 f4       	brne	.+14     	; 0x1610 <vfprintf+0xae>
    1602:	21 60       	ori	r18, 0x01	; 1
    1604:	26 c0       	rjmp	.+76     	; 0x1652 <vfprintf+0xf0>
    1606:	22 60       	ori	r18, 0x02	; 2
    1608:	24 60       	ori	r18, 0x04	; 4
    160a:	23 c0       	rjmp	.+70     	; 0x1652 <vfprintf+0xf0>
    160c:	28 60       	ori	r18, 0x08	; 8
    160e:	21 c0       	rjmp	.+66     	; 0x1652 <vfprintf+0xf0>
    1610:	27 fd       	sbrc	r18, 7
    1612:	27 c0       	rjmp	.+78     	; 0x1662 <vfprintf+0x100>
    1614:	30 ed       	ldi	r19, 0xD0	; 208
    1616:	38 0f       	add	r19, r24
    1618:	3a 30       	cpi	r19, 0x0A	; 10
    161a:	78 f4       	brcc	.+30     	; 0x163a <vfprintf+0xd8>
    161c:	26 ff       	sbrs	r18, 6
    161e:	06 c0       	rjmp	.+12     	; 0x162c <vfprintf+0xca>
    1620:	fa e0       	ldi	r31, 0x0A	; 10
    1622:	5f 9e       	mul	r5, r31
    1624:	30 0d       	add	r19, r0
    1626:	11 24       	eor	r1, r1
    1628:	53 2e       	mov	r5, r19
    162a:	13 c0       	rjmp	.+38     	; 0x1652 <vfprintf+0xf0>
    162c:	8a e0       	ldi	r24, 0x0A	; 10
    162e:	38 9e       	mul	r3, r24
    1630:	30 0d       	add	r19, r0
    1632:	11 24       	eor	r1, r1
    1634:	33 2e       	mov	r3, r19
    1636:	20 62       	ori	r18, 0x20	; 32
    1638:	0c c0       	rjmp	.+24     	; 0x1652 <vfprintf+0xf0>
    163a:	8e 32       	cpi	r24, 0x2E	; 46
    163c:	21 f4       	brne	.+8      	; 0x1646 <vfprintf+0xe4>
    163e:	26 fd       	sbrc	r18, 6
    1640:	5f c1       	rjmp	.+702    	; 0x1900 <vfprintf+0x39e>
    1642:	20 64       	ori	r18, 0x40	; 64
    1644:	06 c0       	rjmp	.+12     	; 0x1652 <vfprintf+0xf0>
    1646:	8c 36       	cpi	r24, 0x6C	; 108
    1648:	11 f4       	brne	.+4      	; 0x164e <vfprintf+0xec>
    164a:	20 68       	ori	r18, 0x80	; 128
    164c:	02 c0       	rjmp	.+4      	; 0x1652 <vfprintf+0xf0>
    164e:	88 36       	cpi	r24, 0x68	; 104
    1650:	41 f4       	brne	.+16     	; 0x1662 <vfprintf+0x100>
    1652:	f6 01       	movw	r30, r12
    1654:	93 fd       	sbrc	r25, 3
    1656:	85 91       	lpm	r24, Z+
    1658:	93 ff       	sbrs	r25, 3
    165a:	81 91       	ld	r24, Z+
    165c:	6f 01       	movw	r12, r30
    165e:	81 11       	cpse	r24, r1
    1660:	c1 cf       	rjmp	.-126    	; 0x15e4 <vfprintf+0x82>
    1662:	98 2f       	mov	r25, r24
    1664:	9f 7d       	andi	r25, 0xDF	; 223
    1666:	95 54       	subi	r25, 0x45	; 69
    1668:	93 30       	cpi	r25, 0x03	; 3
    166a:	28 f4       	brcc	.+10     	; 0x1676 <vfprintf+0x114>
    166c:	0c 5f       	subi	r16, 0xFC	; 252
    166e:	1f 4f       	sbci	r17, 0xFF	; 255
    1670:	ff e3       	ldi	r31, 0x3F	; 63
    1672:	f9 83       	std	Y+1, r31	; 0x01
    1674:	0d c0       	rjmp	.+26     	; 0x1690 <vfprintf+0x12e>
    1676:	83 36       	cpi	r24, 0x63	; 99
    1678:	31 f0       	breq	.+12     	; 0x1686 <vfprintf+0x124>
    167a:	83 37       	cpi	r24, 0x73	; 115
    167c:	71 f0       	breq	.+28     	; 0x169a <vfprintf+0x138>
    167e:	83 35       	cpi	r24, 0x53	; 83
    1680:	09 f0       	breq	.+2      	; 0x1684 <vfprintf+0x122>
    1682:	57 c0       	rjmp	.+174    	; 0x1732 <vfprintf+0x1d0>
    1684:	21 c0       	rjmp	.+66     	; 0x16c8 <vfprintf+0x166>
    1686:	f8 01       	movw	r30, r16
    1688:	80 81       	ld	r24, Z
    168a:	89 83       	std	Y+1, r24	; 0x01
    168c:	0e 5f       	subi	r16, 0xFE	; 254
    168e:	1f 4f       	sbci	r17, 0xFF	; 255
    1690:	44 24       	eor	r4, r4
    1692:	43 94       	inc	r4
    1694:	51 2c       	mov	r5, r1
    1696:	54 01       	movw	r10, r8
    1698:	14 c0       	rjmp	.+40     	; 0x16c2 <vfprintf+0x160>
    169a:	38 01       	movw	r6, r16
    169c:	f2 e0       	ldi	r31, 0x02	; 2
    169e:	6f 0e       	add	r6, r31
    16a0:	71 1c       	adc	r7, r1
    16a2:	f8 01       	movw	r30, r16
    16a4:	a0 80       	ld	r10, Z
    16a6:	b1 80       	ldd	r11, Z+1	; 0x01
    16a8:	26 ff       	sbrs	r18, 6
    16aa:	03 c0       	rjmp	.+6      	; 0x16b2 <vfprintf+0x150>
    16ac:	65 2d       	mov	r22, r5
    16ae:	70 e0       	ldi	r23, 0x00	; 0
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <vfprintf+0x154>
    16b2:	6f ef       	ldi	r22, 0xFF	; 255
    16b4:	7f ef       	ldi	r23, 0xFF	; 255
    16b6:	c5 01       	movw	r24, r10
    16b8:	2c 87       	std	Y+12, r18	; 0x0c
    16ba:	94 d2       	rcall	.+1320   	; 0x1be4 <strnlen>
    16bc:	2c 01       	movw	r4, r24
    16be:	83 01       	movw	r16, r6
    16c0:	2c 85       	ldd	r18, Y+12	; 0x0c
    16c2:	2f 77       	andi	r18, 0x7F	; 127
    16c4:	22 2e       	mov	r2, r18
    16c6:	16 c0       	rjmp	.+44     	; 0x16f4 <vfprintf+0x192>
    16c8:	38 01       	movw	r6, r16
    16ca:	f2 e0       	ldi	r31, 0x02	; 2
    16cc:	6f 0e       	add	r6, r31
    16ce:	71 1c       	adc	r7, r1
    16d0:	f8 01       	movw	r30, r16
    16d2:	a0 80       	ld	r10, Z
    16d4:	b1 80       	ldd	r11, Z+1	; 0x01
    16d6:	26 ff       	sbrs	r18, 6
    16d8:	03 c0       	rjmp	.+6      	; 0x16e0 <vfprintf+0x17e>
    16da:	65 2d       	mov	r22, r5
    16dc:	70 e0       	ldi	r23, 0x00	; 0
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <vfprintf+0x182>
    16e0:	6f ef       	ldi	r22, 0xFF	; 255
    16e2:	7f ef       	ldi	r23, 0xFF	; 255
    16e4:	c5 01       	movw	r24, r10
    16e6:	2c 87       	std	Y+12, r18	; 0x0c
    16e8:	6b d2       	rcall	.+1238   	; 0x1bc0 <strnlen_P>
    16ea:	2c 01       	movw	r4, r24
    16ec:	2c 85       	ldd	r18, Y+12	; 0x0c
    16ee:	20 68       	ori	r18, 0x80	; 128
    16f0:	22 2e       	mov	r2, r18
    16f2:	83 01       	movw	r16, r6
    16f4:	23 fc       	sbrc	r2, 3
    16f6:	19 c0       	rjmp	.+50     	; 0x172a <vfprintf+0x1c8>
    16f8:	83 2d       	mov	r24, r3
    16fa:	90 e0       	ldi	r25, 0x00	; 0
    16fc:	48 16       	cp	r4, r24
    16fe:	59 06       	cpc	r5, r25
    1700:	a0 f4       	brcc	.+40     	; 0x172a <vfprintf+0x1c8>
    1702:	b7 01       	movw	r22, r14
    1704:	80 e2       	ldi	r24, 0x20	; 32
    1706:	90 e0       	ldi	r25, 0x00	; 0
    1708:	78 d2       	rcall	.+1264   	; 0x1bfa <fputc>
    170a:	3a 94       	dec	r3
    170c:	f5 cf       	rjmp	.-22     	; 0x16f8 <vfprintf+0x196>
    170e:	f5 01       	movw	r30, r10
    1710:	27 fc       	sbrc	r2, 7
    1712:	85 91       	lpm	r24, Z+
    1714:	27 fe       	sbrs	r2, 7
    1716:	81 91       	ld	r24, Z+
    1718:	5f 01       	movw	r10, r30
    171a:	b7 01       	movw	r22, r14
    171c:	90 e0       	ldi	r25, 0x00	; 0
    171e:	6d d2       	rcall	.+1242   	; 0x1bfa <fputc>
    1720:	31 10       	cpse	r3, r1
    1722:	3a 94       	dec	r3
    1724:	f1 e0       	ldi	r31, 0x01	; 1
    1726:	4f 1a       	sub	r4, r31
    1728:	51 08       	sbc	r5, r1
    172a:	41 14       	cp	r4, r1
    172c:	51 04       	cpc	r5, r1
    172e:	79 f7       	brne	.-34     	; 0x170e <vfprintf+0x1ac>
    1730:	de c0       	rjmp	.+444    	; 0x18ee <vfprintf+0x38c>
    1732:	84 36       	cpi	r24, 0x64	; 100
    1734:	11 f0       	breq	.+4      	; 0x173a <vfprintf+0x1d8>
    1736:	89 36       	cpi	r24, 0x69	; 105
    1738:	31 f5       	brne	.+76     	; 0x1786 <vfprintf+0x224>
    173a:	f8 01       	movw	r30, r16
    173c:	27 ff       	sbrs	r18, 7
    173e:	07 c0       	rjmp	.+14     	; 0x174e <vfprintf+0x1ec>
    1740:	60 81       	ld	r22, Z
    1742:	71 81       	ldd	r23, Z+1	; 0x01
    1744:	82 81       	ldd	r24, Z+2	; 0x02
    1746:	93 81       	ldd	r25, Z+3	; 0x03
    1748:	0c 5f       	subi	r16, 0xFC	; 252
    174a:	1f 4f       	sbci	r17, 0xFF	; 255
    174c:	08 c0       	rjmp	.+16     	; 0x175e <vfprintf+0x1fc>
    174e:	60 81       	ld	r22, Z
    1750:	71 81       	ldd	r23, Z+1	; 0x01
    1752:	88 27       	eor	r24, r24
    1754:	77 fd       	sbrc	r23, 7
    1756:	80 95       	com	r24
    1758:	98 2f       	mov	r25, r24
    175a:	0e 5f       	subi	r16, 0xFE	; 254
    175c:	1f 4f       	sbci	r17, 0xFF	; 255
    175e:	2f 76       	andi	r18, 0x6F	; 111
    1760:	b2 2e       	mov	r11, r18
    1762:	97 ff       	sbrs	r25, 7
    1764:	09 c0       	rjmp	.+18     	; 0x1778 <vfprintf+0x216>
    1766:	90 95       	com	r25
    1768:	80 95       	com	r24
    176a:	70 95       	com	r23
    176c:	61 95       	neg	r22
    176e:	7f 4f       	sbci	r23, 0xFF	; 255
    1770:	8f 4f       	sbci	r24, 0xFF	; 255
    1772:	9f 4f       	sbci	r25, 0xFF	; 255
    1774:	20 68       	ori	r18, 0x80	; 128
    1776:	b2 2e       	mov	r11, r18
    1778:	2a e0       	ldi	r18, 0x0A	; 10
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	a4 01       	movw	r20, r8
    177e:	6f d2       	rcall	.+1246   	; 0x1c5e <__ultoa_invert>
    1780:	a8 2e       	mov	r10, r24
    1782:	a8 18       	sub	r10, r8
    1784:	43 c0       	rjmp	.+134    	; 0x180c <vfprintf+0x2aa>
    1786:	85 37       	cpi	r24, 0x75	; 117
    1788:	29 f4       	brne	.+10     	; 0x1794 <vfprintf+0x232>
    178a:	2f 7e       	andi	r18, 0xEF	; 239
    178c:	b2 2e       	mov	r11, r18
    178e:	2a e0       	ldi	r18, 0x0A	; 10
    1790:	30 e0       	ldi	r19, 0x00	; 0
    1792:	25 c0       	rjmp	.+74     	; 0x17de <vfprintf+0x27c>
    1794:	f2 2f       	mov	r31, r18
    1796:	f9 7f       	andi	r31, 0xF9	; 249
    1798:	bf 2e       	mov	r11, r31
    179a:	8f 36       	cpi	r24, 0x6F	; 111
    179c:	c1 f0       	breq	.+48     	; 0x17ce <vfprintf+0x26c>
    179e:	18 f4       	brcc	.+6      	; 0x17a6 <vfprintf+0x244>
    17a0:	88 35       	cpi	r24, 0x58	; 88
    17a2:	79 f0       	breq	.+30     	; 0x17c2 <vfprintf+0x260>
    17a4:	ad c0       	rjmp	.+346    	; 0x1900 <vfprintf+0x39e>
    17a6:	80 37       	cpi	r24, 0x70	; 112
    17a8:	19 f0       	breq	.+6      	; 0x17b0 <vfprintf+0x24e>
    17aa:	88 37       	cpi	r24, 0x78	; 120
    17ac:	21 f0       	breq	.+8      	; 0x17b6 <vfprintf+0x254>
    17ae:	a8 c0       	rjmp	.+336    	; 0x1900 <vfprintf+0x39e>
    17b0:	2f 2f       	mov	r18, r31
    17b2:	20 61       	ori	r18, 0x10	; 16
    17b4:	b2 2e       	mov	r11, r18
    17b6:	b4 fe       	sbrs	r11, 4
    17b8:	0d c0       	rjmp	.+26     	; 0x17d4 <vfprintf+0x272>
    17ba:	8b 2d       	mov	r24, r11
    17bc:	84 60       	ori	r24, 0x04	; 4
    17be:	b8 2e       	mov	r11, r24
    17c0:	09 c0       	rjmp	.+18     	; 0x17d4 <vfprintf+0x272>
    17c2:	24 ff       	sbrs	r18, 4
    17c4:	0a c0       	rjmp	.+20     	; 0x17da <vfprintf+0x278>
    17c6:	9f 2f       	mov	r25, r31
    17c8:	96 60       	ori	r25, 0x06	; 6
    17ca:	b9 2e       	mov	r11, r25
    17cc:	06 c0       	rjmp	.+12     	; 0x17da <vfprintf+0x278>
    17ce:	28 e0       	ldi	r18, 0x08	; 8
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	05 c0       	rjmp	.+10     	; 0x17de <vfprintf+0x27c>
    17d4:	20 e1       	ldi	r18, 0x10	; 16
    17d6:	30 e0       	ldi	r19, 0x00	; 0
    17d8:	02 c0       	rjmp	.+4      	; 0x17de <vfprintf+0x27c>
    17da:	20 e1       	ldi	r18, 0x10	; 16
    17dc:	32 e0       	ldi	r19, 0x02	; 2
    17de:	f8 01       	movw	r30, r16
    17e0:	b7 fe       	sbrs	r11, 7
    17e2:	07 c0       	rjmp	.+14     	; 0x17f2 <vfprintf+0x290>
    17e4:	60 81       	ld	r22, Z
    17e6:	71 81       	ldd	r23, Z+1	; 0x01
    17e8:	82 81       	ldd	r24, Z+2	; 0x02
    17ea:	93 81       	ldd	r25, Z+3	; 0x03
    17ec:	0c 5f       	subi	r16, 0xFC	; 252
    17ee:	1f 4f       	sbci	r17, 0xFF	; 255
    17f0:	06 c0       	rjmp	.+12     	; 0x17fe <vfprintf+0x29c>
    17f2:	60 81       	ld	r22, Z
    17f4:	71 81       	ldd	r23, Z+1	; 0x01
    17f6:	80 e0       	ldi	r24, 0x00	; 0
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	0e 5f       	subi	r16, 0xFE	; 254
    17fc:	1f 4f       	sbci	r17, 0xFF	; 255
    17fe:	a4 01       	movw	r20, r8
    1800:	2e d2       	rcall	.+1116   	; 0x1c5e <__ultoa_invert>
    1802:	a8 2e       	mov	r10, r24
    1804:	a8 18       	sub	r10, r8
    1806:	fb 2d       	mov	r31, r11
    1808:	ff 77       	andi	r31, 0x7F	; 127
    180a:	bf 2e       	mov	r11, r31
    180c:	b6 fe       	sbrs	r11, 6
    180e:	0b c0       	rjmp	.+22     	; 0x1826 <vfprintf+0x2c4>
    1810:	2b 2d       	mov	r18, r11
    1812:	2e 7f       	andi	r18, 0xFE	; 254
    1814:	a5 14       	cp	r10, r5
    1816:	50 f4       	brcc	.+20     	; 0x182c <vfprintf+0x2ca>
    1818:	b4 fe       	sbrs	r11, 4
    181a:	0a c0       	rjmp	.+20     	; 0x1830 <vfprintf+0x2ce>
    181c:	b2 fc       	sbrc	r11, 2
    181e:	08 c0       	rjmp	.+16     	; 0x1830 <vfprintf+0x2ce>
    1820:	2b 2d       	mov	r18, r11
    1822:	2e 7e       	andi	r18, 0xEE	; 238
    1824:	05 c0       	rjmp	.+10     	; 0x1830 <vfprintf+0x2ce>
    1826:	7a 2c       	mov	r7, r10
    1828:	2b 2d       	mov	r18, r11
    182a:	03 c0       	rjmp	.+6      	; 0x1832 <vfprintf+0x2d0>
    182c:	7a 2c       	mov	r7, r10
    182e:	01 c0       	rjmp	.+2      	; 0x1832 <vfprintf+0x2d0>
    1830:	75 2c       	mov	r7, r5
    1832:	24 ff       	sbrs	r18, 4
    1834:	0d c0       	rjmp	.+26     	; 0x1850 <vfprintf+0x2ee>
    1836:	fe 01       	movw	r30, r28
    1838:	ea 0d       	add	r30, r10
    183a:	f1 1d       	adc	r31, r1
    183c:	80 81       	ld	r24, Z
    183e:	80 33       	cpi	r24, 0x30	; 48
    1840:	11 f4       	brne	.+4      	; 0x1846 <vfprintf+0x2e4>
    1842:	29 7e       	andi	r18, 0xE9	; 233
    1844:	09 c0       	rjmp	.+18     	; 0x1858 <vfprintf+0x2f6>
    1846:	22 ff       	sbrs	r18, 2
    1848:	06 c0       	rjmp	.+12     	; 0x1856 <vfprintf+0x2f4>
    184a:	73 94       	inc	r7
    184c:	73 94       	inc	r7
    184e:	04 c0       	rjmp	.+8      	; 0x1858 <vfprintf+0x2f6>
    1850:	82 2f       	mov	r24, r18
    1852:	86 78       	andi	r24, 0x86	; 134
    1854:	09 f0       	breq	.+2      	; 0x1858 <vfprintf+0x2f6>
    1856:	73 94       	inc	r7
    1858:	23 fd       	sbrc	r18, 3
    185a:	12 c0       	rjmp	.+36     	; 0x1880 <vfprintf+0x31e>
    185c:	20 ff       	sbrs	r18, 0
    185e:	06 c0       	rjmp	.+12     	; 0x186c <vfprintf+0x30a>
    1860:	5a 2c       	mov	r5, r10
    1862:	73 14       	cp	r7, r3
    1864:	18 f4       	brcc	.+6      	; 0x186c <vfprintf+0x30a>
    1866:	53 0c       	add	r5, r3
    1868:	57 18       	sub	r5, r7
    186a:	73 2c       	mov	r7, r3
    186c:	73 14       	cp	r7, r3
    186e:	60 f4       	brcc	.+24     	; 0x1888 <vfprintf+0x326>
    1870:	b7 01       	movw	r22, r14
    1872:	80 e2       	ldi	r24, 0x20	; 32
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	2c 87       	std	Y+12, r18	; 0x0c
    1878:	c0 d1       	rcall	.+896    	; 0x1bfa <fputc>
    187a:	73 94       	inc	r7
    187c:	2c 85       	ldd	r18, Y+12	; 0x0c
    187e:	f6 cf       	rjmp	.-20     	; 0x186c <vfprintf+0x30a>
    1880:	73 14       	cp	r7, r3
    1882:	10 f4       	brcc	.+4      	; 0x1888 <vfprintf+0x326>
    1884:	37 18       	sub	r3, r7
    1886:	01 c0       	rjmp	.+2      	; 0x188a <vfprintf+0x328>
    1888:	31 2c       	mov	r3, r1
    188a:	24 ff       	sbrs	r18, 4
    188c:	11 c0       	rjmp	.+34     	; 0x18b0 <vfprintf+0x34e>
    188e:	b7 01       	movw	r22, r14
    1890:	80 e3       	ldi	r24, 0x30	; 48
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	2c 87       	std	Y+12, r18	; 0x0c
    1896:	b1 d1       	rcall	.+866    	; 0x1bfa <fputc>
    1898:	2c 85       	ldd	r18, Y+12	; 0x0c
    189a:	22 ff       	sbrs	r18, 2
    189c:	16 c0       	rjmp	.+44     	; 0x18ca <vfprintf+0x368>
    189e:	21 ff       	sbrs	r18, 1
    18a0:	03 c0       	rjmp	.+6      	; 0x18a8 <vfprintf+0x346>
    18a2:	88 e5       	ldi	r24, 0x58	; 88
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	02 c0       	rjmp	.+4      	; 0x18ac <vfprintf+0x34a>
    18a8:	88 e7       	ldi	r24, 0x78	; 120
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	b7 01       	movw	r22, r14
    18ae:	0c c0       	rjmp	.+24     	; 0x18c8 <vfprintf+0x366>
    18b0:	82 2f       	mov	r24, r18
    18b2:	86 78       	andi	r24, 0x86	; 134
    18b4:	51 f0       	breq	.+20     	; 0x18ca <vfprintf+0x368>
    18b6:	21 fd       	sbrc	r18, 1
    18b8:	02 c0       	rjmp	.+4      	; 0x18be <vfprintf+0x35c>
    18ba:	80 e2       	ldi	r24, 0x20	; 32
    18bc:	01 c0       	rjmp	.+2      	; 0x18c0 <vfprintf+0x35e>
    18be:	8b e2       	ldi	r24, 0x2B	; 43
    18c0:	27 fd       	sbrc	r18, 7
    18c2:	8d e2       	ldi	r24, 0x2D	; 45
    18c4:	b7 01       	movw	r22, r14
    18c6:	90 e0       	ldi	r25, 0x00	; 0
    18c8:	98 d1       	rcall	.+816    	; 0x1bfa <fputc>
    18ca:	a5 14       	cp	r10, r5
    18cc:	30 f4       	brcc	.+12     	; 0x18da <vfprintf+0x378>
    18ce:	b7 01       	movw	r22, r14
    18d0:	80 e3       	ldi	r24, 0x30	; 48
    18d2:	90 e0       	ldi	r25, 0x00	; 0
    18d4:	92 d1       	rcall	.+804    	; 0x1bfa <fputc>
    18d6:	5a 94       	dec	r5
    18d8:	f8 cf       	rjmp	.-16     	; 0x18ca <vfprintf+0x368>
    18da:	aa 94       	dec	r10
    18dc:	f4 01       	movw	r30, r8
    18de:	ea 0d       	add	r30, r10
    18e0:	f1 1d       	adc	r31, r1
    18e2:	80 81       	ld	r24, Z
    18e4:	b7 01       	movw	r22, r14
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	88 d1       	rcall	.+784    	; 0x1bfa <fputc>
    18ea:	a1 10       	cpse	r10, r1
    18ec:	f6 cf       	rjmp	.-20     	; 0x18da <vfprintf+0x378>
    18ee:	33 20       	and	r3, r3
    18f0:	09 f4       	brne	.+2      	; 0x18f4 <vfprintf+0x392>
    18f2:	5d ce       	rjmp	.-838    	; 0x15ae <vfprintf+0x4c>
    18f4:	b7 01       	movw	r22, r14
    18f6:	80 e2       	ldi	r24, 0x20	; 32
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	7f d1       	rcall	.+766    	; 0x1bfa <fputc>
    18fc:	3a 94       	dec	r3
    18fe:	f7 cf       	rjmp	.-18     	; 0x18ee <vfprintf+0x38c>
    1900:	f7 01       	movw	r30, r14
    1902:	86 81       	ldd	r24, Z+6	; 0x06
    1904:	97 81       	ldd	r25, Z+7	; 0x07
    1906:	02 c0       	rjmp	.+4      	; 0x190c <vfprintf+0x3aa>
    1908:	8f ef       	ldi	r24, 0xFF	; 255
    190a:	9f ef       	ldi	r25, 0xFF	; 255
    190c:	2c 96       	adiw	r28, 0x0c	; 12
    190e:	0f b6       	in	r0, 0x3f	; 63
    1910:	f8 94       	cli
    1912:	de bf       	out	0x3e, r29	; 62
    1914:	0f be       	out	0x3f, r0	; 63
    1916:	cd bf       	out	0x3d, r28	; 61
    1918:	df 91       	pop	r29
    191a:	cf 91       	pop	r28
    191c:	1f 91       	pop	r17
    191e:	0f 91       	pop	r16
    1920:	ff 90       	pop	r15
    1922:	ef 90       	pop	r14
    1924:	df 90       	pop	r13
    1926:	cf 90       	pop	r12
    1928:	bf 90       	pop	r11
    192a:	af 90       	pop	r10
    192c:	9f 90       	pop	r9
    192e:	8f 90       	pop	r8
    1930:	7f 90       	pop	r7
    1932:	6f 90       	pop	r6
    1934:	5f 90       	pop	r5
    1936:	4f 90       	pop	r4
    1938:	3f 90       	pop	r3
    193a:	2f 90       	pop	r2
    193c:	08 95       	ret

0000193e <calloc>:
    193e:	0f 93       	push	r16
    1940:	1f 93       	push	r17
    1942:	cf 93       	push	r28
    1944:	df 93       	push	r29
    1946:	86 9f       	mul	r24, r22
    1948:	80 01       	movw	r16, r0
    194a:	87 9f       	mul	r24, r23
    194c:	10 0d       	add	r17, r0
    194e:	96 9f       	mul	r25, r22
    1950:	10 0d       	add	r17, r0
    1952:	11 24       	eor	r1, r1
    1954:	c8 01       	movw	r24, r16
    1956:	0d d0       	rcall	.+26     	; 0x1972 <malloc>
    1958:	ec 01       	movw	r28, r24
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	21 f0       	breq	.+8      	; 0x1966 <calloc+0x28>
    195e:	a8 01       	movw	r20, r16
    1960:	60 e0       	ldi	r22, 0x00	; 0
    1962:	70 e0       	ldi	r23, 0x00	; 0
    1964:	38 d1       	rcall	.+624    	; 0x1bd6 <memset>
    1966:	ce 01       	movw	r24, r28
    1968:	df 91       	pop	r29
    196a:	cf 91       	pop	r28
    196c:	1f 91       	pop	r17
    196e:	0f 91       	pop	r16
    1970:	08 95       	ret

00001972 <malloc>:
    1972:	cf 93       	push	r28
    1974:	df 93       	push	r29
    1976:	82 30       	cpi	r24, 0x02	; 2
    1978:	91 05       	cpc	r25, r1
    197a:	10 f4       	brcc	.+4      	; 0x1980 <malloc+0xe>
    197c:	82 e0       	ldi	r24, 0x02	; 2
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	e0 91 c3 02 	lds	r30, 0x02C3
    1984:	f0 91 c4 02 	lds	r31, 0x02C4
    1988:	20 e0       	ldi	r18, 0x00	; 0
    198a:	30 e0       	ldi	r19, 0x00	; 0
    198c:	a0 e0       	ldi	r26, 0x00	; 0
    198e:	b0 e0       	ldi	r27, 0x00	; 0
    1990:	30 97       	sbiw	r30, 0x00	; 0
    1992:	39 f1       	breq	.+78     	; 0x19e2 <malloc+0x70>
    1994:	40 81       	ld	r20, Z
    1996:	51 81       	ldd	r21, Z+1	; 0x01
    1998:	48 17       	cp	r20, r24
    199a:	59 07       	cpc	r21, r25
    199c:	b8 f0       	brcs	.+46     	; 0x19cc <malloc+0x5a>
    199e:	48 17       	cp	r20, r24
    19a0:	59 07       	cpc	r21, r25
    19a2:	71 f4       	brne	.+28     	; 0x19c0 <malloc+0x4e>
    19a4:	82 81       	ldd	r24, Z+2	; 0x02
    19a6:	93 81       	ldd	r25, Z+3	; 0x03
    19a8:	10 97       	sbiw	r26, 0x00	; 0
    19aa:	29 f0       	breq	.+10     	; 0x19b6 <malloc+0x44>
    19ac:	13 96       	adiw	r26, 0x03	; 3
    19ae:	9c 93       	st	X, r25
    19b0:	8e 93       	st	-X, r24
    19b2:	12 97       	sbiw	r26, 0x02	; 2
    19b4:	2c c0       	rjmp	.+88     	; 0x1a0e <malloc+0x9c>
    19b6:	90 93 c4 02 	sts	0x02C4, r25
    19ba:	80 93 c3 02 	sts	0x02C3, r24
    19be:	27 c0       	rjmp	.+78     	; 0x1a0e <malloc+0x9c>
    19c0:	21 15       	cp	r18, r1
    19c2:	31 05       	cpc	r19, r1
    19c4:	31 f0       	breq	.+12     	; 0x19d2 <malloc+0x60>
    19c6:	42 17       	cp	r20, r18
    19c8:	53 07       	cpc	r21, r19
    19ca:	18 f0       	brcs	.+6      	; 0x19d2 <malloc+0x60>
    19cc:	a9 01       	movw	r20, r18
    19ce:	db 01       	movw	r26, r22
    19d0:	01 c0       	rjmp	.+2      	; 0x19d4 <malloc+0x62>
    19d2:	ef 01       	movw	r28, r30
    19d4:	9a 01       	movw	r18, r20
    19d6:	bd 01       	movw	r22, r26
    19d8:	df 01       	movw	r26, r30
    19da:	02 80       	ldd	r0, Z+2	; 0x02
    19dc:	f3 81       	ldd	r31, Z+3	; 0x03
    19de:	e0 2d       	mov	r30, r0
    19e0:	d7 cf       	rjmp	.-82     	; 0x1990 <malloc+0x1e>
    19e2:	21 15       	cp	r18, r1
    19e4:	31 05       	cpc	r19, r1
    19e6:	f9 f0       	breq	.+62     	; 0x1a26 <malloc+0xb4>
    19e8:	28 1b       	sub	r18, r24
    19ea:	39 0b       	sbc	r19, r25
    19ec:	24 30       	cpi	r18, 0x04	; 4
    19ee:	31 05       	cpc	r19, r1
    19f0:	80 f4       	brcc	.+32     	; 0x1a12 <malloc+0xa0>
    19f2:	8a 81       	ldd	r24, Y+2	; 0x02
    19f4:	9b 81       	ldd	r25, Y+3	; 0x03
    19f6:	61 15       	cp	r22, r1
    19f8:	71 05       	cpc	r23, r1
    19fa:	21 f0       	breq	.+8      	; 0x1a04 <malloc+0x92>
    19fc:	fb 01       	movw	r30, r22
    19fe:	93 83       	std	Z+3, r25	; 0x03
    1a00:	82 83       	std	Z+2, r24	; 0x02
    1a02:	04 c0       	rjmp	.+8      	; 0x1a0c <malloc+0x9a>
    1a04:	90 93 c4 02 	sts	0x02C4, r25
    1a08:	80 93 c3 02 	sts	0x02C3, r24
    1a0c:	fe 01       	movw	r30, r28
    1a0e:	32 96       	adiw	r30, 0x02	; 2
    1a10:	44 c0       	rjmp	.+136    	; 0x1a9a <malloc+0x128>
    1a12:	fe 01       	movw	r30, r28
    1a14:	e2 0f       	add	r30, r18
    1a16:	f3 1f       	adc	r31, r19
    1a18:	81 93       	st	Z+, r24
    1a1a:	91 93       	st	Z+, r25
    1a1c:	22 50       	subi	r18, 0x02	; 2
    1a1e:	31 09       	sbc	r19, r1
    1a20:	39 83       	std	Y+1, r19	; 0x01
    1a22:	28 83       	st	Y, r18
    1a24:	3a c0       	rjmp	.+116    	; 0x1a9a <malloc+0x128>
    1a26:	20 91 c1 02 	lds	r18, 0x02C1
    1a2a:	30 91 c2 02 	lds	r19, 0x02C2
    1a2e:	23 2b       	or	r18, r19
    1a30:	41 f4       	brne	.+16     	; 0x1a42 <malloc+0xd0>
    1a32:	20 91 02 02 	lds	r18, 0x0202
    1a36:	30 91 03 02 	lds	r19, 0x0203
    1a3a:	30 93 c2 02 	sts	0x02C2, r19
    1a3e:	20 93 c1 02 	sts	0x02C1, r18
    1a42:	20 91 00 02 	lds	r18, 0x0200
    1a46:	30 91 01 02 	lds	r19, 0x0201
    1a4a:	21 15       	cp	r18, r1
    1a4c:	31 05       	cpc	r19, r1
    1a4e:	41 f4       	brne	.+16     	; 0x1a60 <malloc+0xee>
    1a50:	2d b7       	in	r18, 0x3d	; 61
    1a52:	3e b7       	in	r19, 0x3e	; 62
    1a54:	40 91 04 02 	lds	r20, 0x0204
    1a58:	50 91 05 02 	lds	r21, 0x0205
    1a5c:	24 1b       	sub	r18, r20
    1a5e:	35 0b       	sbc	r19, r21
    1a60:	e0 91 c1 02 	lds	r30, 0x02C1
    1a64:	f0 91 c2 02 	lds	r31, 0x02C2
    1a68:	e2 17       	cp	r30, r18
    1a6a:	f3 07       	cpc	r31, r19
    1a6c:	a0 f4       	brcc	.+40     	; 0x1a96 <malloc+0x124>
    1a6e:	2e 1b       	sub	r18, r30
    1a70:	3f 0b       	sbc	r19, r31
    1a72:	28 17       	cp	r18, r24
    1a74:	39 07       	cpc	r19, r25
    1a76:	78 f0       	brcs	.+30     	; 0x1a96 <malloc+0x124>
    1a78:	ac 01       	movw	r20, r24
    1a7a:	4e 5f       	subi	r20, 0xFE	; 254
    1a7c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a7e:	24 17       	cp	r18, r20
    1a80:	35 07       	cpc	r19, r21
    1a82:	48 f0       	brcs	.+18     	; 0x1a96 <malloc+0x124>
    1a84:	4e 0f       	add	r20, r30
    1a86:	5f 1f       	adc	r21, r31
    1a88:	50 93 c2 02 	sts	0x02C2, r21
    1a8c:	40 93 c1 02 	sts	0x02C1, r20
    1a90:	81 93       	st	Z+, r24
    1a92:	91 93       	st	Z+, r25
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <malloc+0x128>
    1a96:	e0 e0       	ldi	r30, 0x00	; 0
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	cf 01       	movw	r24, r30
    1a9c:	df 91       	pop	r29
    1a9e:	cf 91       	pop	r28
    1aa0:	08 95       	ret

00001aa2 <free>:
    1aa2:	cf 93       	push	r28
    1aa4:	df 93       	push	r29
    1aa6:	00 97       	sbiw	r24, 0x00	; 0
    1aa8:	09 f4       	brne	.+2      	; 0x1aac <free+0xa>
    1aaa:	87 c0       	rjmp	.+270    	; 0x1bba <free+0x118>
    1aac:	fc 01       	movw	r30, r24
    1aae:	32 97       	sbiw	r30, 0x02	; 2
    1ab0:	13 82       	std	Z+3, r1	; 0x03
    1ab2:	12 82       	std	Z+2, r1	; 0x02
    1ab4:	c0 91 c3 02 	lds	r28, 0x02C3
    1ab8:	d0 91 c4 02 	lds	r29, 0x02C4
    1abc:	20 97       	sbiw	r28, 0x00	; 0
    1abe:	81 f4       	brne	.+32     	; 0x1ae0 <free+0x3e>
    1ac0:	20 81       	ld	r18, Z
    1ac2:	31 81       	ldd	r19, Z+1	; 0x01
    1ac4:	28 0f       	add	r18, r24
    1ac6:	39 1f       	adc	r19, r25
    1ac8:	80 91 c1 02 	lds	r24, 0x02C1
    1acc:	90 91 c2 02 	lds	r25, 0x02C2
    1ad0:	82 17       	cp	r24, r18
    1ad2:	93 07       	cpc	r25, r19
    1ad4:	79 f5       	brne	.+94     	; 0x1b34 <free+0x92>
    1ad6:	f0 93 c2 02 	sts	0x02C2, r31
    1ada:	e0 93 c1 02 	sts	0x02C1, r30
    1ade:	6d c0       	rjmp	.+218    	; 0x1bba <free+0x118>
    1ae0:	de 01       	movw	r26, r28
    1ae2:	20 e0       	ldi	r18, 0x00	; 0
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	ae 17       	cp	r26, r30
    1ae8:	bf 07       	cpc	r27, r31
    1aea:	50 f4       	brcc	.+20     	; 0x1b00 <free+0x5e>
    1aec:	12 96       	adiw	r26, 0x02	; 2
    1aee:	4d 91       	ld	r20, X+
    1af0:	5c 91       	ld	r21, X
    1af2:	13 97       	sbiw	r26, 0x03	; 3
    1af4:	9d 01       	movw	r18, r26
    1af6:	41 15       	cp	r20, r1
    1af8:	51 05       	cpc	r21, r1
    1afa:	09 f1       	breq	.+66     	; 0x1b3e <free+0x9c>
    1afc:	da 01       	movw	r26, r20
    1afe:	f3 cf       	rjmp	.-26     	; 0x1ae6 <free+0x44>
    1b00:	b3 83       	std	Z+3, r27	; 0x03
    1b02:	a2 83       	std	Z+2, r26	; 0x02
    1b04:	40 81       	ld	r20, Z
    1b06:	51 81       	ldd	r21, Z+1	; 0x01
    1b08:	84 0f       	add	r24, r20
    1b0a:	95 1f       	adc	r25, r21
    1b0c:	8a 17       	cp	r24, r26
    1b0e:	9b 07       	cpc	r25, r27
    1b10:	71 f4       	brne	.+28     	; 0x1b2e <free+0x8c>
    1b12:	8d 91       	ld	r24, X+
    1b14:	9c 91       	ld	r25, X
    1b16:	11 97       	sbiw	r26, 0x01	; 1
    1b18:	84 0f       	add	r24, r20
    1b1a:	95 1f       	adc	r25, r21
    1b1c:	02 96       	adiw	r24, 0x02	; 2
    1b1e:	91 83       	std	Z+1, r25	; 0x01
    1b20:	80 83       	st	Z, r24
    1b22:	12 96       	adiw	r26, 0x02	; 2
    1b24:	8d 91       	ld	r24, X+
    1b26:	9c 91       	ld	r25, X
    1b28:	13 97       	sbiw	r26, 0x03	; 3
    1b2a:	93 83       	std	Z+3, r25	; 0x03
    1b2c:	82 83       	std	Z+2, r24	; 0x02
    1b2e:	21 15       	cp	r18, r1
    1b30:	31 05       	cpc	r19, r1
    1b32:	29 f4       	brne	.+10     	; 0x1b3e <free+0x9c>
    1b34:	f0 93 c4 02 	sts	0x02C4, r31
    1b38:	e0 93 c3 02 	sts	0x02C3, r30
    1b3c:	3e c0       	rjmp	.+124    	; 0x1bba <free+0x118>
    1b3e:	d9 01       	movw	r26, r18
    1b40:	13 96       	adiw	r26, 0x03	; 3
    1b42:	fc 93       	st	X, r31
    1b44:	ee 93       	st	-X, r30
    1b46:	12 97       	sbiw	r26, 0x02	; 2
    1b48:	4d 91       	ld	r20, X+
    1b4a:	5d 91       	ld	r21, X+
    1b4c:	a4 0f       	add	r26, r20
    1b4e:	b5 1f       	adc	r27, r21
    1b50:	ea 17       	cp	r30, r26
    1b52:	fb 07       	cpc	r31, r27
    1b54:	79 f4       	brne	.+30     	; 0x1b74 <free+0xd2>
    1b56:	80 81       	ld	r24, Z
    1b58:	91 81       	ldd	r25, Z+1	; 0x01
    1b5a:	84 0f       	add	r24, r20
    1b5c:	95 1f       	adc	r25, r21
    1b5e:	02 96       	adiw	r24, 0x02	; 2
    1b60:	d9 01       	movw	r26, r18
    1b62:	11 96       	adiw	r26, 0x01	; 1
    1b64:	9c 93       	st	X, r25
    1b66:	8e 93       	st	-X, r24
    1b68:	82 81       	ldd	r24, Z+2	; 0x02
    1b6a:	93 81       	ldd	r25, Z+3	; 0x03
    1b6c:	13 96       	adiw	r26, 0x03	; 3
    1b6e:	9c 93       	st	X, r25
    1b70:	8e 93       	st	-X, r24
    1b72:	12 97       	sbiw	r26, 0x02	; 2
    1b74:	e0 e0       	ldi	r30, 0x00	; 0
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7c:	00 97       	sbiw	r24, 0x00	; 0
    1b7e:	19 f0       	breq	.+6      	; 0x1b86 <free+0xe4>
    1b80:	fe 01       	movw	r30, r28
    1b82:	ec 01       	movw	r28, r24
    1b84:	f9 cf       	rjmp	.-14     	; 0x1b78 <free+0xd6>
    1b86:	ce 01       	movw	r24, r28
    1b88:	02 96       	adiw	r24, 0x02	; 2
    1b8a:	28 81       	ld	r18, Y
    1b8c:	39 81       	ldd	r19, Y+1	; 0x01
    1b8e:	82 0f       	add	r24, r18
    1b90:	93 1f       	adc	r25, r19
    1b92:	20 91 c1 02 	lds	r18, 0x02C1
    1b96:	30 91 c2 02 	lds	r19, 0x02C2
    1b9a:	28 17       	cp	r18, r24
    1b9c:	39 07       	cpc	r19, r25
    1b9e:	69 f4       	brne	.+26     	; 0x1bba <free+0x118>
    1ba0:	30 97       	sbiw	r30, 0x00	; 0
    1ba2:	29 f4       	brne	.+10     	; 0x1bae <free+0x10c>
    1ba4:	10 92 c4 02 	sts	0x02C4, r1
    1ba8:	10 92 c3 02 	sts	0x02C3, r1
    1bac:	02 c0       	rjmp	.+4      	; 0x1bb2 <free+0x110>
    1bae:	13 82       	std	Z+3, r1	; 0x03
    1bb0:	12 82       	std	Z+2, r1	; 0x02
    1bb2:	d0 93 c2 02 	sts	0x02C2, r29
    1bb6:	c0 93 c1 02 	sts	0x02C1, r28
    1bba:	df 91       	pop	r29
    1bbc:	cf 91       	pop	r28
    1bbe:	08 95       	ret

00001bc0 <strnlen_P>:
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	05 90       	lpm	r0, Z+
    1bc4:	61 50       	subi	r22, 0x01	; 1
    1bc6:	70 40       	sbci	r23, 0x00	; 0
    1bc8:	01 10       	cpse	r0, r1
    1bca:	d8 f7       	brcc	.-10     	; 0x1bc2 <strnlen_P+0x2>
    1bcc:	80 95       	com	r24
    1bce:	90 95       	com	r25
    1bd0:	8e 0f       	add	r24, r30
    1bd2:	9f 1f       	adc	r25, r31
    1bd4:	08 95       	ret

00001bd6 <memset>:
    1bd6:	dc 01       	movw	r26, r24
    1bd8:	01 c0       	rjmp	.+2      	; 0x1bdc <memset+0x6>
    1bda:	6d 93       	st	X+, r22
    1bdc:	41 50       	subi	r20, 0x01	; 1
    1bde:	50 40       	sbci	r21, 0x00	; 0
    1be0:	e0 f7       	brcc	.-8      	; 0x1bda <memset+0x4>
    1be2:	08 95       	ret

00001be4 <strnlen>:
    1be4:	fc 01       	movw	r30, r24
    1be6:	61 50       	subi	r22, 0x01	; 1
    1be8:	70 40       	sbci	r23, 0x00	; 0
    1bea:	01 90       	ld	r0, Z+
    1bec:	01 10       	cpse	r0, r1
    1bee:	d8 f7       	brcc	.-10     	; 0x1be6 <strnlen+0x2>
    1bf0:	80 95       	com	r24
    1bf2:	90 95       	com	r25
    1bf4:	8e 0f       	add	r24, r30
    1bf6:	9f 1f       	adc	r25, r31
    1bf8:	08 95       	ret

00001bfa <fputc>:
    1bfa:	0f 93       	push	r16
    1bfc:	1f 93       	push	r17
    1bfe:	cf 93       	push	r28
    1c00:	df 93       	push	r29
    1c02:	18 2f       	mov	r17, r24
    1c04:	09 2f       	mov	r16, r25
    1c06:	eb 01       	movw	r28, r22
    1c08:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0a:	81 fd       	sbrc	r24, 1
    1c0c:	03 c0       	rjmp	.+6      	; 0x1c14 <fputc+0x1a>
    1c0e:	8f ef       	ldi	r24, 0xFF	; 255
    1c10:	9f ef       	ldi	r25, 0xFF	; 255
    1c12:	20 c0       	rjmp	.+64     	; 0x1c54 <fputc+0x5a>
    1c14:	82 ff       	sbrs	r24, 2
    1c16:	10 c0       	rjmp	.+32     	; 0x1c38 <fputc+0x3e>
    1c18:	4e 81       	ldd	r20, Y+6	; 0x06
    1c1a:	5f 81       	ldd	r21, Y+7	; 0x07
    1c1c:	2c 81       	ldd	r18, Y+4	; 0x04
    1c1e:	3d 81       	ldd	r19, Y+5	; 0x05
    1c20:	42 17       	cp	r20, r18
    1c22:	53 07       	cpc	r21, r19
    1c24:	7c f4       	brge	.+30     	; 0x1c44 <fputc+0x4a>
    1c26:	e8 81       	ld	r30, Y
    1c28:	f9 81       	ldd	r31, Y+1	; 0x01
    1c2a:	9f 01       	movw	r18, r30
    1c2c:	2f 5f       	subi	r18, 0xFF	; 255
    1c2e:	3f 4f       	sbci	r19, 0xFF	; 255
    1c30:	39 83       	std	Y+1, r19	; 0x01
    1c32:	28 83       	st	Y, r18
    1c34:	10 83       	st	Z, r17
    1c36:	06 c0       	rjmp	.+12     	; 0x1c44 <fputc+0x4a>
    1c38:	e8 85       	ldd	r30, Y+8	; 0x08
    1c3a:	f9 85       	ldd	r31, Y+9	; 0x09
    1c3c:	81 2f       	mov	r24, r17
    1c3e:	19 95       	eicall
    1c40:	89 2b       	or	r24, r25
    1c42:	29 f7       	brne	.-54     	; 0x1c0e <fputc+0x14>
    1c44:	2e 81       	ldd	r18, Y+6	; 0x06
    1c46:	3f 81       	ldd	r19, Y+7	; 0x07
    1c48:	2f 5f       	subi	r18, 0xFF	; 255
    1c4a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c4c:	3f 83       	std	Y+7, r19	; 0x07
    1c4e:	2e 83       	std	Y+6, r18	; 0x06
    1c50:	81 2f       	mov	r24, r17
    1c52:	90 2f       	mov	r25, r16
    1c54:	df 91       	pop	r29
    1c56:	cf 91       	pop	r28
    1c58:	1f 91       	pop	r17
    1c5a:	0f 91       	pop	r16
    1c5c:	08 95       	ret

00001c5e <__ultoa_invert>:
    1c5e:	fa 01       	movw	r30, r20
    1c60:	aa 27       	eor	r26, r26
    1c62:	28 30       	cpi	r18, 0x08	; 8
    1c64:	51 f1       	breq	.+84     	; 0x1cba <__ultoa_invert+0x5c>
    1c66:	20 31       	cpi	r18, 0x10	; 16
    1c68:	81 f1       	breq	.+96     	; 0x1cca <__ultoa_invert+0x6c>
    1c6a:	e8 94       	clt
    1c6c:	6f 93       	push	r22
    1c6e:	6e 7f       	andi	r22, 0xFE	; 254
    1c70:	6e 5f       	subi	r22, 0xFE	; 254
    1c72:	7f 4f       	sbci	r23, 0xFF	; 255
    1c74:	8f 4f       	sbci	r24, 0xFF	; 255
    1c76:	9f 4f       	sbci	r25, 0xFF	; 255
    1c78:	af 4f       	sbci	r26, 0xFF	; 255
    1c7a:	b1 e0       	ldi	r27, 0x01	; 1
    1c7c:	3e d0       	rcall	.+124    	; 0x1cfa <__ultoa_invert+0x9c>
    1c7e:	b4 e0       	ldi	r27, 0x04	; 4
    1c80:	3c d0       	rcall	.+120    	; 0x1cfa <__ultoa_invert+0x9c>
    1c82:	67 0f       	add	r22, r23
    1c84:	78 1f       	adc	r23, r24
    1c86:	89 1f       	adc	r24, r25
    1c88:	9a 1f       	adc	r25, r26
    1c8a:	a1 1d       	adc	r26, r1
    1c8c:	68 0f       	add	r22, r24
    1c8e:	79 1f       	adc	r23, r25
    1c90:	8a 1f       	adc	r24, r26
    1c92:	91 1d       	adc	r25, r1
    1c94:	a1 1d       	adc	r26, r1
    1c96:	6a 0f       	add	r22, r26
    1c98:	71 1d       	adc	r23, r1
    1c9a:	81 1d       	adc	r24, r1
    1c9c:	91 1d       	adc	r25, r1
    1c9e:	a1 1d       	adc	r26, r1
    1ca0:	20 d0       	rcall	.+64     	; 0x1ce2 <__ultoa_invert+0x84>
    1ca2:	09 f4       	brne	.+2      	; 0x1ca6 <__ultoa_invert+0x48>
    1ca4:	68 94       	set
    1ca6:	3f 91       	pop	r19
    1ca8:	2a e0       	ldi	r18, 0x0A	; 10
    1caa:	26 9f       	mul	r18, r22
    1cac:	11 24       	eor	r1, r1
    1cae:	30 19       	sub	r19, r0
    1cb0:	30 5d       	subi	r19, 0xD0	; 208
    1cb2:	31 93       	st	Z+, r19
    1cb4:	de f6       	brtc	.-74     	; 0x1c6c <__ultoa_invert+0xe>
    1cb6:	cf 01       	movw	r24, r30
    1cb8:	08 95       	ret
    1cba:	46 2f       	mov	r20, r22
    1cbc:	47 70       	andi	r20, 0x07	; 7
    1cbe:	40 5d       	subi	r20, 0xD0	; 208
    1cc0:	41 93       	st	Z+, r20
    1cc2:	b3 e0       	ldi	r27, 0x03	; 3
    1cc4:	0f d0       	rcall	.+30     	; 0x1ce4 <__ultoa_invert+0x86>
    1cc6:	c9 f7       	brne	.-14     	; 0x1cba <__ultoa_invert+0x5c>
    1cc8:	f6 cf       	rjmp	.-20     	; 0x1cb6 <__ultoa_invert+0x58>
    1cca:	46 2f       	mov	r20, r22
    1ccc:	4f 70       	andi	r20, 0x0F	; 15
    1cce:	40 5d       	subi	r20, 0xD0	; 208
    1cd0:	4a 33       	cpi	r20, 0x3A	; 58
    1cd2:	18 f0       	brcs	.+6      	; 0x1cda <__ultoa_invert+0x7c>
    1cd4:	49 5d       	subi	r20, 0xD9	; 217
    1cd6:	31 fd       	sbrc	r19, 1
    1cd8:	40 52       	subi	r20, 0x20	; 32
    1cda:	41 93       	st	Z+, r20
    1cdc:	02 d0       	rcall	.+4      	; 0x1ce2 <__ultoa_invert+0x84>
    1cde:	a9 f7       	brne	.-22     	; 0x1cca <__ultoa_invert+0x6c>
    1ce0:	ea cf       	rjmp	.-44     	; 0x1cb6 <__ultoa_invert+0x58>
    1ce2:	b4 e0       	ldi	r27, 0x04	; 4
    1ce4:	a6 95       	lsr	r26
    1ce6:	97 95       	ror	r25
    1ce8:	87 95       	ror	r24
    1cea:	77 95       	ror	r23
    1cec:	67 95       	ror	r22
    1cee:	ba 95       	dec	r27
    1cf0:	c9 f7       	brne	.-14     	; 0x1ce4 <__ultoa_invert+0x86>
    1cf2:	00 97       	sbiw	r24, 0x00	; 0
    1cf4:	61 05       	cpc	r22, r1
    1cf6:	71 05       	cpc	r23, r1
    1cf8:	08 95       	ret
    1cfa:	9b 01       	movw	r18, r22
    1cfc:	ac 01       	movw	r20, r24
    1cfe:	0a 2e       	mov	r0, r26
    1d00:	06 94       	lsr	r0
    1d02:	57 95       	ror	r21
    1d04:	47 95       	ror	r20
    1d06:	37 95       	ror	r19
    1d08:	27 95       	ror	r18
    1d0a:	ba 95       	dec	r27
    1d0c:	c9 f7       	brne	.-14     	; 0x1d00 <__ultoa_invert+0xa2>
    1d0e:	62 0f       	add	r22, r18
    1d10:	73 1f       	adc	r23, r19
    1d12:	84 1f       	adc	r24, r20
    1d14:	95 1f       	adc	r25, r21
    1d16:	a0 1d       	adc	r26, r0
    1d18:	08 95       	ret

00001d1a <_exit>:
    1d1a:	f8 94       	cli

00001d1c <__stop_program>:
    1d1c:	ff cf       	rjmp	.-2      	; 0x1d1c <__stop_program>
