

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'
================================================================
* Date:           Fri Jun  7 16:44:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      659|      659|  3.295 us|  3.295 us|  659|  659|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_2_loop_for_channel_pad_2  |      657|      657|         3|          1|          1|   656|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     184|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      50|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      48|     297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_3ns_9ns_9_1_1_U42  |mul_3ns_9ns_9_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  50|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_178_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln57_fu_120_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln59_fu_159_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln60_1_fu_240_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln60_2_fu_250_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln60_fu_220_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln57_fu_114_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln59_fu_129_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_1_fu_215_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_fu_153_p2      |      icmp|   0|  0|  14|           7|           1|
    |or_ln60_fu_266_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv2_d0           |    select|   0|  0|  16|           1|           1|
    |select_ln57_1_fu_184_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln57_fu_135_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 184|          88|          61|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    8|         16|
    |c_fu_62                                 |   9|          2|    3|          6|
    |indvar_flatten27_fu_66                  |   9|          2|   10|         20|
    |n_fu_58                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_330                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_62                           |   3|   0|    3|          0|
    |icmp_ln59_reg_308                 |   1|   0|    1|          0|
    |icmp_ln60_1_reg_325               |   1|   0|    1|          0|
    |icmp_ln60_reg_320                 |   1|   0|    1|          0|
    |icmp_ln60_reg_320_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten27_fu_66            |  10|   0|   10|          0|
    |n_fu_58                           |   8|   0|    8|          0|
    |select_ln57_reg_313               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|OutPadConv2_address0  |  out|   10|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_ce0       |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_we0       |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_d0        |  out|   16|   ap_memory|                                                   OutPadConv2|         array|
|OutPool0_address0     |  out|   10|   ap_memory|                                                      OutPool0|         array|
|OutPool0_ce0          |  out|    1|   ap_memory|                                                      OutPool0|         array|
|OutPool0_q0           |   in|   16|   ap_memory|                                                      OutPool0|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

