# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX6 %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=fiji -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX8PLUS,GFX89,GFX8 %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx900 -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX8PLUS,GFX89,GFX9PLUS %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1010 -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX8PLUS,GFX9PLUS,GFX1011 %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1100 -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX8PLUS,GFX9PLUS,GFX1011 %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx1200 -O0 -run-pass=legalizer -o - %s | FileCheck -check-prefixes=GCN,GFX8PLUS,GFX9PLUS,GFX12 %s

---
name: test_mul_s32
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1

    ; GCN-LABEL: name: test_mul_s32
    ; GCN: liveins: $vgpr0, $vgpr1
    ; GCN-NEXT: {{  $}}
    ; GCN-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GCN-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GCN-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[COPY]], [[COPY1]]
    ; GCN-NEXT: $vgpr0 = COPY [[MUL]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = G_MUL %0, %1
    $vgpr0 = COPY %2(i32)
...

---
name: test_mul_v2s32
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3

    ; GCN-LABEL: name: test_mul_v2s32
    ; GCN: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GCN-NEXT: {{  $}}
    ; GCN-NEXT: [[COPY:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr0_vgpr1
    ; GCN-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr2_vgpr3
    ; GCN-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](<2 x i32>)
    ; GCN-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](<2 x i32>)
    ; GCN-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV2]]
    ; GCN-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV3]]
    ; GCN-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i32>) = G_BUILD_VECTOR [[MUL]](i32), [[MUL1]](i32)
    ; GCN-NEXT: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x i32>)
    %0:_(<2 x i32>) = COPY $vgpr0_vgpr1
    %1:_(<2 x i32>) = COPY $vgpr2_vgpr3
    %2:_(<2 x i32>) = G_MUL %0, %1
    $vgpr0_vgpr1 = COPY %2(<2 x i32>)
...

---
name: test_mul_s64
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3

    ; GFX6-LABEL: name: test_mul_s64
    ; GFX6: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX6-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX6-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV2]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV2]]
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV3]]
    ; GFX6-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[UV]], [[UV2]]
    ; GFX6-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[MUL1]], [[MUL2]]
    ; GFX6-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[UMULH]]
    ; GFX6-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[MUL]](i32), [[ADD1]](i32)
    ; GFX6-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX89-LABEL: name: test_mul_s64
    ; GFX89: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX89-NEXT: {{  $}}
    ; GFX89-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX89-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX89-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX89-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX89-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV2]], [[C]]
    ; GFX89-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX89-NEXT: [[ANYEXT:%[0-9]+]]:_(i64) = G_ANYEXT [[UV5]](i32)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV3]], [[ANYEXT]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV2]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX89-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_4]](i64)
    ; GFX89-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV4]](i32), [[UV6]](i32)
    ; GFX89-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX1011-LABEL: name: test_mul_s64
    ; GFX1011: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX1011-NEXT: {{  $}}
    ; GFX1011-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX1011-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX1011-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX1011-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX1011-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV2]], [[C]]
    ; GFX1011-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX1011-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV3]]
    ; GFX1011-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[UV5]], [[MUL]]
    ; GFX1011-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV2]]
    ; GFX1011-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[MUL1]]
    ; GFX1011-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV4]](i32), [[ADD1]](i32)
    ; GFX1011-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX12-LABEL: name: test_mul_s64
    ; GFX12: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX12-NEXT: {{  $}}
    ; GFX12-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX12-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX12-NEXT: [[MUL:%[0-9]+]]:_(i64) = G_MUL [[COPY]], [[COPY1]]
    ; GFX12-NEXT: $vgpr0_vgpr1 = COPY [[MUL]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = COPY $vgpr2_vgpr3
    %2:_(i64) = G_MUL %0, %1
    $vgpr0_vgpr1 = COPY %2(i64)
...

---
name: test_mul_v2s64
body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4_vgpr5_vgpr6_vgpr7

    ; GFX6-LABEL: name: test_mul_v2s64
    ; GFX6: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX6-NEXT: [[UV:%[0-9]+]]:_(i64), [[UV1:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY]](<2 x i64>)
    ; GFX6-NEXT: [[UV2:%[0-9]+]]:_(i64), [[UV3:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY1]](<2 x i64>)
    ; GFX6-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV]](i64)
    ; GFX6-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV2]](i64)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV4]], [[UV6]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV5]], [[UV6]]
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV4]], [[UV7]]
    ; GFX6-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[UV4]], [[UV6]]
    ; GFX6-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[MUL1]], [[MUL2]]
    ; GFX6-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[UMULH]]
    ; GFX6-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[MUL]](i32), [[ADD1]](i32)
    ; GFX6-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV1]](i64)
    ; GFX6-NEXT: [[UV10:%[0-9]+]]:_(i32), [[UV11:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV3]](i64)
    ; GFX6-NEXT: [[MUL3:%[0-9]+]]:_(i32) = G_MUL [[UV8]], [[UV10]]
    ; GFX6-NEXT: [[MUL4:%[0-9]+]]:_(i32) = G_MUL [[UV9]], [[UV10]]
    ; GFX6-NEXT: [[MUL5:%[0-9]+]]:_(i32) = G_MUL [[UV8]], [[UV11]]
    ; GFX6-NEXT: [[UMULH1:%[0-9]+]]:_(i32) = G_UMULH [[UV8]], [[UV10]]
    ; GFX6-NEXT: [[ADD2:%[0-9]+]]:_(i32) = G_ADD [[MUL4]], [[MUL5]]
    ; GFX6-NEXT: [[ADD3:%[0-9]+]]:_(i32) = G_ADD [[ADD2]], [[UMULH1]]
    ; GFX6-NEXT: [[MV1:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[MUL3]](i32), [[ADD3]](i32)
    ; GFX6-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i64>) = G_BUILD_VECTOR [[MV]](i64), [[MV1]](i64)
    ; GFX6-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x i64>)
    ;
    ; GFX89-LABEL: name: test_mul_v2s64
    ; GFX89: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX89-NEXT: {{  $}}
    ; GFX89-NEXT: [[COPY:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; GFX89-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX89-NEXT: [[UV:%[0-9]+]]:_(i64), [[UV1:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY]](<2 x i64>)
    ; GFX89-NEXT: [[UV2:%[0-9]+]]:_(i64), [[UV3:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY1]](<2 x i64>)
    ; GFX89-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV]](i64)
    ; GFX89-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV2]](i64)
    ; GFX89-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV4]](i32), [[UV6]], [[C]]
    ; GFX89-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX89-NEXT: [[ANYEXT:%[0-9]+]]:_(i64) = G_ANYEXT [[UV9]](i32)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV4]](i32), [[UV7]], [[ANYEXT]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV5]](i32), [[UV6]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX89-NEXT: [[UV10:%[0-9]+]]:_(i32), [[UV11:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_4]](i64)
    ; GFX89-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV8]](i32), [[UV10]](i32)
    ; GFX89-NEXT: [[UV12:%[0-9]+]]:_(i32), [[UV13:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV1]](i64)
    ; GFX89-NEXT: [[UV14:%[0-9]+]]:_(i32), [[UV15:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV3]](i64)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_6:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_7:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV12]](i32), [[UV14]], [[C]]
    ; GFX89-NEXT: [[UV16:%[0-9]+]]:_(i32), [[UV17:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_6]](i64)
    ; GFX89-NEXT: [[ANYEXT1:%[0-9]+]]:_(i64) = G_ANYEXT [[UV17]](i32)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_8:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_9:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV12]](i32), [[UV15]], [[ANYEXT1]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_10:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_11:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV13]](i32), [[UV14]], [[AMDGPU_MAD_U64_U32_8]]
    ; GFX89-NEXT: [[UV18:%[0-9]+]]:_(i32), [[UV19:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_10]](i64)
    ; GFX89-NEXT: [[MV1:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV16]](i32), [[UV18]](i32)
    ; GFX89-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i64>) = G_BUILD_VECTOR [[MV]](i64), [[MV1]](i64)
    ; GFX89-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x i64>)
    ;
    ; GFX1011-LABEL: name: test_mul_v2s64
    ; GFX1011: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX1011-NEXT: {{  $}}
    ; GFX1011-NEXT: [[COPY:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; GFX1011-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX1011-NEXT: [[UV:%[0-9]+]]:_(i64), [[UV1:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY]](<2 x i64>)
    ; GFX1011-NEXT: [[UV2:%[0-9]+]]:_(i64), [[UV3:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY1]](<2 x i64>)
    ; GFX1011-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV]](i64)
    ; GFX1011-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV2]](i64)
    ; GFX1011-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV4]](i32), [[UV6]], [[C]]
    ; GFX1011-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX1011-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV4]], [[UV7]]
    ; GFX1011-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[UV9]], [[MUL]]
    ; GFX1011-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV5]], [[UV6]]
    ; GFX1011-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[MUL1]]
    ; GFX1011-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV8]](i32), [[ADD1]](i32)
    ; GFX1011-NEXT: [[UV10:%[0-9]+]]:_(i32), [[UV11:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV1]](i64)
    ; GFX1011-NEXT: [[UV12:%[0-9]+]]:_(i32), [[UV13:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[UV3]](i64)
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV10]](i32), [[UV12]], [[C]]
    ; GFX1011-NEXT: [[UV14:%[0-9]+]]:_(i32), [[UV15:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_2]](i64)
    ; GFX1011-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV10]], [[UV13]]
    ; GFX1011-NEXT: [[ADD2:%[0-9]+]]:_(i32) = G_ADD [[UV15]], [[MUL2]]
    ; GFX1011-NEXT: [[MUL3:%[0-9]+]]:_(i32) = G_MUL [[UV11]], [[UV12]]
    ; GFX1011-NEXT: [[ADD3:%[0-9]+]]:_(i32) = G_ADD [[ADD2]], [[MUL3]]
    ; GFX1011-NEXT: [[MV1:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV14]](i32), [[ADD3]](i32)
    ; GFX1011-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i64>) = G_BUILD_VECTOR [[MV]](i64), [[MV1]](i64)
    ; GFX1011-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x i64>)
    ;
    ; GFX12-LABEL: name: test_mul_v2s64
    ; GFX12: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX12-NEXT: {{  $}}
    ; GFX12-NEXT: [[COPY:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; GFX12-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i64>) = COPY $vgpr4_vgpr5_vgpr6_vgpr7
    ; GFX12-NEXT: [[UV:%[0-9]+]]:_(i64), [[UV1:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY]](<2 x i64>)
    ; GFX12-NEXT: [[UV2:%[0-9]+]]:_(i64), [[UV3:%[0-9]+]]:_(i64) = G_UNMERGE_VALUES [[COPY1]](<2 x i64>)
    ; GFX12-NEXT: [[MUL:%[0-9]+]]:_(i64) = G_MUL [[UV]], [[UV2]]
    ; GFX12-NEXT: [[MUL1:%[0-9]+]]:_(i64) = G_MUL [[UV1]], [[UV3]]
    ; GFX12-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i64>) = G_BUILD_VECTOR [[MUL]](i64), [[MUL1]](i64)
    ; GFX12-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<2 x i64>)
    %0:_(<2 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    %1:_(<2 x i64>) = COPY $vgpr4_vgpr5_vgpr6_vgpr7
    %2:_(<2 x i64>) = G_MUL %0, %1
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %2(<2 x i64>)
...

---
name: test_mul_s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1

    ; GFX6-LABEL: name: test_mul_s16
    ; GFX6: liveins: $vgpr0, $vgpr1
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[COPY]], [[COPY1]]
    ; GFX6-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; GFX6-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[MUL]], [[C]]
    ; GFX6-NEXT: $vgpr0 = COPY [[AND]](i32)
    ;
    ; GFX8PLUS-LABEL: name: test_mul_s16
    ; GFX8PLUS: liveins: $vgpr0, $vgpr1
    ; GFX8PLUS-NEXT: {{  $}}
    ; GFX8PLUS-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX8PLUS-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX8PLUS-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; GFX8PLUS-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; GFX8PLUS-NEXT: [[MUL:%[0-9]+]]:_(i16) = G_MUL [[TRUNC]], [[TRUNC1]]
    ; GFX8PLUS-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[MUL]](i16)
    ; GFX8PLUS-NEXT: $vgpr0 = COPY [[ZEXT]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i16) = G_TRUNC %0(i32)
    %3:_(i16) = G_TRUNC %1(i32)
    %4:_(i16) = G_MUL %2, %3
    %5:_(i32) = G_ZEXT %4(i16)
    $vgpr0 = COPY %5(i32)
...

---
name: test_mul_v2s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1

    ; GFX6-LABEL: name: test_mul_v2s16
    ; GFX6: liveins: $vgpr0, $vgpr1
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; GFX6-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; GFX6-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX6-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; GFX6-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; GFX6-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[BITCAST]], [[BITCAST1]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[LSHR]], [[LSHR1]]
    ; GFX6-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; GFX6-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[MUL]], [[C1]]
    ; GFX6-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[MUL1]], [[C1]]
    ; GFX6-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[AND1]], [[C]](i32)
    ; GFX6-NEXT: [[OR:%[0-9]+]]:_(i32) = G_OR [[AND]], [[SHL]]
    ; GFX6-NEXT: [[BITCAST2:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR]](i32)
    ; GFX6-NEXT: $vgpr0 = COPY [[BITCAST2]](<2 x i16>)
    ;
    ; GFX8-LABEL: name: test_mul_v2s16
    ; GFX8: liveins: $vgpr0, $vgpr1
    ; GFX8-NEXT: {{  $}}
    ; GFX8-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; GFX8-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; GFX8-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; GFX8-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX8-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; GFX8-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; GFX8-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; GFX8-NEXT: [[MUL:%[0-9]+]]:_(i16) = G_MUL [[TRUNC]], [[TRUNC2]]
    ; GFX8-NEXT: [[MUL1:%[0-9]+]]:_(i16) = G_MUL [[TRUNC1]], [[TRUNC3]]
    ; GFX8-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[MUL]](i16)
    ; GFX8-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[MUL1]](i16)
    ; GFX8-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[ZEXT1]], [[C]](i32)
    ; GFX8-NEXT: [[OR:%[0-9]+]]:_(i32) = G_OR [[ZEXT]], [[SHL]]
    ; GFX8-NEXT: [[BITCAST2:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR]](i32)
    ; GFX8-NEXT: $vgpr0 = COPY [[BITCAST2]](<2 x i16>)
    ;
    ; GFX9PLUS-LABEL: name: test_mul_v2s16
    ; GFX9PLUS: liveins: $vgpr0, $vgpr1
    ; GFX9PLUS-NEXT: {{  $}}
    ; GFX9PLUS-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; GFX9PLUS-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; GFX9PLUS-NEXT: [[MUL:%[0-9]+]]:_(<2 x i16>) = G_MUL [[COPY]], [[COPY1]]
    ; GFX9PLUS-NEXT: $vgpr0 = COPY [[MUL]](<2 x i16>)
    %0:_(<2 x i16>) = COPY $vgpr0
    %1:_(<2 x i16>) = COPY $vgpr1
    %2:_(<2 x i16>) = G_MUL %0, %1
    $vgpr0 = COPY %2(<2 x i16>)
...

---
name: test_mul_v3s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; GFX6-LABEL: name: test_mul_v3s16
    ; GFX6: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX6-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX6-NEXT: [[COPY3:%[0-9]+]]:_(i32) = COPY $vgpr3
    ; GFX6-NEXT: [[COPY4:%[0-9]+]]:_(i32) = COPY $vgpr4
    ; GFX6-NEXT: [[COPY5:%[0-9]+]]:_(i32) = COPY $vgpr5
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[COPY]], [[COPY3]]
    ; GFX6-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[MUL]](i32)
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[COPY1]], [[COPY4]]
    ; GFX6-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[MUL1]](i32)
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[COPY2]], [[COPY5]]
    ; GFX6-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[MUL2]](i32)
    ; GFX6-NEXT: S_ENDPGM 0, implicit [[TRUNC]](i16), implicit [[TRUNC1]](i16), implicit [[TRUNC2]](i16)
    ;
    ; GFX8-LABEL: name: test_mul_v3s16
    ; GFX8: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; GFX8-NEXT: {{  $}}
    ; GFX8-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX8-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX8-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX8-NEXT: [[COPY3:%[0-9]+]]:_(i32) = COPY $vgpr3
    ; GFX8-NEXT: [[COPY4:%[0-9]+]]:_(i32) = COPY $vgpr4
    ; GFX8-NEXT: [[COPY5:%[0-9]+]]:_(i32) = COPY $vgpr5
    ; GFX8-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; GFX8-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; GFX8-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY2]](i32)
    ; GFX8-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY3]](i32)
    ; GFX8-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY4]](i32)
    ; GFX8-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY5]](i32)
    ; GFX8-NEXT: [[MUL:%[0-9]+]]:_(i16) = G_MUL [[TRUNC]], [[TRUNC3]]
    ; GFX8-NEXT: [[MUL1:%[0-9]+]]:_(i16) = G_MUL [[TRUNC1]], [[TRUNC4]]
    ; GFX8-NEXT: [[MUL2:%[0-9]+]]:_(i16) = G_MUL [[TRUNC2]], [[TRUNC5]]
    ; GFX8-NEXT: S_ENDPGM 0, implicit [[MUL]](i16), implicit [[MUL1]](i16), implicit [[MUL2]](i16)
    ;
    ; GFX9PLUS-LABEL: name: test_mul_v3s16
    ; GFX9PLUS: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; GFX9PLUS-NEXT: {{  $}}
    ; GFX9PLUS-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX9PLUS-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX9PLUS-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX9PLUS-NEXT: [[COPY3:%[0-9]+]]:_(i32) = COPY $vgpr3
    ; GFX9PLUS-NEXT: [[COPY4:%[0-9]+]]:_(i32) = COPY $vgpr4
    ; GFX9PLUS-NEXT: [[COPY5:%[0-9]+]]:_(i32) = COPY $vgpr5
    ; GFX9PLUS-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY2]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[COPY3]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[COPY4]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[COPY5]](i32)
    ; GFX9PLUS-NEXT: [[DEF:%[0-9]+]]:_(i16) = G_IMPLICIT_DEF
    ; GFX9PLUS-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC]](i16), [[TRUNC1]](i16)
    ; GFX9PLUS-NEXT: [[BUILD_VECTOR1:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC2]](i16), [[DEF]](i16)
    ; GFX9PLUS-NEXT: [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC3]](i16), [[TRUNC4]](i16)
    ; GFX9PLUS-NEXT: [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC5]](i16), [[DEF]](i16)
    ; GFX9PLUS-NEXT: [[MUL:%[0-9]+]]:_(<2 x i16>) = G_MUL [[BUILD_VECTOR]], [[BUILD_VECTOR2]]
    ; GFX9PLUS-NEXT: [[MUL1:%[0-9]+]]:_(<2 x i16>) = G_MUL [[BUILD_VECTOR1]], [[BUILD_VECTOR3]]
    ; GFX9PLUS-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[MUL]](<2 x i16>)
    ; GFX9PLUS-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; GFX9PLUS-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX9PLUS-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; GFX9PLUS-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; GFX9PLUS-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[MUL1]](<2 x i16>)
    ; GFX9PLUS-NEXT: [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; GFX9PLUS-NEXT: S_ENDPGM 0, implicit [[TRUNC6]](i16), implicit [[TRUNC7]](i16), implicit [[TRUNC8]](i16)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(i32) = COPY $vgpr3
    %4:_(i32) = COPY $vgpr4
    %5:_(i32) = COPY $vgpr5
    %6:_(i16) = G_TRUNC %0(i32)
    %7:_(i16) = G_TRUNC %1(i32)
    %8:_(i16) = G_TRUNC %2(i32)
    %9:_(i16) = G_TRUNC %3(i32)
    %10:_(i16) = G_TRUNC %4(i32)
    %11:_(i16) = G_TRUNC %5(i32)
    %12:_(<3 x i16>) = G_BUILD_VECTOR %6(i16), %7(i16), %8(i16)
    %13:_(<3 x i16>) = G_BUILD_VECTOR %9(i16), %10(i16), %11(i16)
    %14:_(<3 x i16>) = G_MUL %12, %13
    %15:_(i16), %16:_(i16), %17:_(i16) = G_UNMERGE_VALUES %14(<3 x i16>)
    S_ENDPGM 0, implicit %15(i16), implicit %16(i16), implicit %17(i16)
...

---
name: test_mul_v4s16
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3

    ; GFX6-LABEL: name: test_mul_v4s16
    ; GFX6: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; GFX6-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; GFX6-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; GFX6-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX6-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; GFX6-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; GFX6-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; GFX6-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; GFX6-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[UV2]](<2 x i16>)
    ; GFX6-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; GFX6-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[UV3]](<2 x i16>)
    ; GFX6-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST3]], [[C]](i32)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[BITCAST]], [[BITCAST2]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[LSHR]], [[LSHR2]]
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[BITCAST1]], [[BITCAST3]]
    ; GFX6-NEXT: [[MUL3:%[0-9]+]]:_(i32) = G_MUL [[LSHR1]], [[LSHR3]]
    ; GFX6-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; GFX6-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[MUL]], [[C1]]
    ; GFX6-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[MUL1]], [[C1]]
    ; GFX6-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[AND1]], [[C]](i32)
    ; GFX6-NEXT: [[OR:%[0-9]+]]:_(i32) = G_OR [[AND]], [[SHL]]
    ; GFX6-NEXT: [[BITCAST4:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR]](i32)
    ; GFX6-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[MUL2]], [[C1]]
    ; GFX6-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[MUL3]], [[C1]]
    ; GFX6-NEXT: [[SHL1:%[0-9]+]]:_(i32) = G_SHL [[AND3]], [[C]](i32)
    ; GFX6-NEXT: [[OR1:%[0-9]+]]:_(i32) = G_OR [[AND2]], [[SHL1]]
    ; GFX6-NEXT: [[BITCAST5:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR1]](i32)
    ; GFX6-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[BITCAST4]](<2 x i16>), [[BITCAST5]](<2 x i16>)
    ; GFX6-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    ;
    ; GFX8-LABEL: name: test_mul_v4s16
    ; GFX8: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX8-NEXT: {{  $}}
    ; GFX8-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; GFX8-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; GFX8-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; GFX8-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; GFX8-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX8-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; GFX8-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; GFX8-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; GFX8-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; GFX8-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[UV2]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; GFX8-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; GFX8-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[UV3]](<2 x i16>)
    ; GFX8-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST3]](i32)
    ; GFX8-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST3]], [[C]](i32)
    ; GFX8-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR3]](i32)
    ; GFX8-NEXT: [[MUL:%[0-9]+]]:_(i16) = G_MUL [[TRUNC]], [[TRUNC4]]
    ; GFX8-NEXT: [[MUL1:%[0-9]+]]:_(i16) = G_MUL [[TRUNC1]], [[TRUNC5]]
    ; GFX8-NEXT: [[MUL2:%[0-9]+]]:_(i16) = G_MUL [[TRUNC2]], [[TRUNC6]]
    ; GFX8-NEXT: [[MUL3:%[0-9]+]]:_(i16) = G_MUL [[TRUNC3]], [[TRUNC7]]
    ; GFX8-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[MUL]](i16)
    ; GFX8-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[MUL1]](i16)
    ; GFX8-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[ZEXT1]], [[C]](i32)
    ; GFX8-NEXT: [[OR:%[0-9]+]]:_(i32) = G_OR [[ZEXT]], [[SHL]]
    ; GFX8-NEXT: [[BITCAST4:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR]](i32)
    ; GFX8-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[MUL2]](i16)
    ; GFX8-NEXT: [[ZEXT3:%[0-9]+]]:_(i32) = G_ZEXT [[MUL3]](i16)
    ; GFX8-NEXT: [[SHL1:%[0-9]+]]:_(i32) = G_SHL [[ZEXT3]], [[C]](i32)
    ; GFX8-NEXT: [[OR1:%[0-9]+]]:_(i32) = G_OR [[ZEXT2]], [[SHL1]]
    ; GFX8-NEXT: [[BITCAST5:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR1]](i32)
    ; GFX8-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[BITCAST4]](<2 x i16>), [[BITCAST5]](<2 x i16>)
    ; GFX8-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    ;
    ; GFX9PLUS-LABEL: name: test_mul_v4s16
    ; GFX9PLUS: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX9PLUS-NEXT: {{  $}}
    ; GFX9PLUS-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; GFX9PLUS-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; GFX9PLUS-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; GFX9PLUS-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; GFX9PLUS-NEXT: [[MUL:%[0-9]+]]:_(<2 x i16>) = G_MUL [[UV]], [[UV2]]
    ; GFX9PLUS-NEXT: [[MUL1:%[0-9]+]]:_(<2 x i16>) = G_MUL [[UV1]], [[UV3]]
    ; GFX9PLUS-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[MUL]](<2 x i16>), [[MUL1]](<2 x i16>)
    ; GFX9PLUS-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    %0:_(<4 x i16>) = COPY $vgpr0_vgpr1
    %1:_(<4 x i16>) = COPY $vgpr2_vgpr3
    %2:_(<4 x i16>) = G_MUL %0, %1
    $vgpr0_vgpr1 = COPY %2(<4 x i16>)
...

---
name: test_mul_s24
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1

    ; GCN-LABEL: name: test_mul_s24
    ; GCN: liveins: $vgpr0, $vgpr1
    ; GCN-NEXT: {{  $}}
    ; GCN-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GCN-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GCN-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[COPY]], [[COPY1]]
    ; GCN-NEXT: $vgpr0 = COPY [[MUL]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i24) = G_TRUNC %0(i32)
    %3:_(i24) = G_TRUNC %1(i32)
    %4:_(i24) = G_MUL %2, %3
    %5:_(i32) = G_ANYEXT %4(i24)
    $vgpr0 = COPY %5(i32)
...

---
name: test_mul_s33
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX6-LABEL: name: test_mul_s33
    ; GFX6: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX6-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX6-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV2]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV2]]
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV3]]
    ; GFX6-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[UV]], [[UV2]]
    ; GFX6-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[MUL1]], [[MUL2]]
    ; GFX6-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[UMULH]]
    ; GFX6-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[MUL]](i32), [[ADD1]](i32)
    ; GFX6-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX89-LABEL: name: test_mul_s33
    ; GFX89: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX89-NEXT: {{  $}}
    ; GFX89-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX89-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX89-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX89-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX89-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV2]], [[C]]
    ; GFX89-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX89-NEXT: [[ANYEXT:%[0-9]+]]:_(i64) = G_ANYEXT [[UV5]](i32)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV3]], [[ANYEXT]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV2]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX89-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_4]](i64)
    ; GFX89-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV4]](i32), [[UV6]](i32)
    ; GFX89-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX1011-LABEL: name: test_mul_s33
    ; GFX1011: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX1011-NEXT: {{  $}}
    ; GFX1011-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX1011-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX1011-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; GFX1011-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; GFX1011-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV2]], [[C]]
    ; GFX1011-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX1011-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV3]]
    ; GFX1011-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[UV5]], [[MUL]]
    ; GFX1011-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV2]]
    ; GFX1011-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[MUL1]]
    ; GFX1011-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV4]](i32), [[ADD1]](i32)
    ; GFX1011-NEXT: $vgpr0_vgpr1 = COPY [[MV]](i64)
    ;
    ; GFX12-LABEL: name: test_mul_s33
    ; GFX12: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3
    ; GFX12-NEXT: {{  $}}
    ; GFX12-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX12-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX12-NEXT: [[MUL:%[0-9]+]]:_(i64) = G_MUL [[COPY]], [[COPY1]]
    ; GFX12-NEXT: $vgpr0_vgpr1 = COPY [[MUL]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = COPY $vgpr2_vgpr3
    %2:_(i33) = G_TRUNC %0(i64)
    %3:_(i33) = G_TRUNC %1(i64)
    %4:_(i33) = G_MUL %2, %3
    %5:_(i64) = G_ANYEXT %4(i33)
    $vgpr0_vgpr1 = COPY %5(i64)
...

---
name: test_mul_s96
body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2, $vgpr3_vgpr4_vgpr5

    ; GFX6-LABEL: name: test_mul_s96
    ; GFX6: liveins: $vgpr0_vgpr1_vgpr2, $vgpr3_vgpr4_vgpr5
    ; GFX6-NEXT: {{  $}}
    ; GFX6-NEXT: [[COPY:%[0-9]+]]:_(i96) = COPY $vgpr0_vgpr1_vgpr2
    ; GFX6-NEXT: [[COPY1:%[0-9]+]]:_(i96) = COPY $vgpr3_vgpr4_vgpr5
    ; GFX6-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32), [[UV2:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i96)
    ; GFX6-NEXT: [[UV3:%[0-9]+]]:_(i32), [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i96)
    ; GFX6-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV3]]
    ; GFX6-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV3]]
    ; GFX6-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV4]]
    ; GFX6-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[UV]], [[UV3]]
    ; GFX6-NEXT: [[UADDO:%[0-9]+]]:_(i32), [[UADDO1:%[0-9]+]]:_(i1) = G_UADDO [[MUL1]], [[MUL2]]
    ; GFX6-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[UADDO1]](i1)
    ; GFX6-NEXT: [[UADDO2:%[0-9]+]]:_(i32), [[UADDO3:%[0-9]+]]:_(i1) = G_UADDO [[UADDO]], [[UMULH]]
    ; GFX6-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[UADDO3]](i1)
    ; GFX6-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[ZEXT]], [[ZEXT1]]
    ; GFX6-NEXT: [[MUL3:%[0-9]+]]:_(i32) = G_MUL [[UV2]], [[UV3]]
    ; GFX6-NEXT: [[MUL4:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV4]]
    ; GFX6-NEXT: [[MUL5:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV5]]
    ; GFX6-NEXT: [[UMULH1:%[0-9]+]]:_(i32) = G_UMULH [[UV1]], [[UV3]]
    ; GFX6-NEXT: [[UMULH2:%[0-9]+]]:_(i32) = G_UMULH [[UV]], [[UV4]]
    ; GFX6-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[MUL3]], [[MUL4]]
    ; GFX6-NEXT: [[ADD2:%[0-9]+]]:_(i32) = G_ADD [[ADD1]], [[MUL5]]
    ; GFX6-NEXT: [[ADD3:%[0-9]+]]:_(i32) = G_ADD [[ADD2]], [[UMULH1]]
    ; GFX6-NEXT: [[ADD4:%[0-9]+]]:_(i32) = G_ADD [[ADD3]], [[UMULH2]]
    ; GFX6-NEXT: [[ADD5:%[0-9]+]]:_(i32) = G_ADD [[ADD4]], [[ADD]]
    ; GFX6-NEXT: [[MV:%[0-9]+]]:_(i96) = G_MERGE_VALUES [[MUL]](i32), [[UADDO2]](i32), [[ADD5]](i32)
    ; GFX6-NEXT: $vgpr0_vgpr1_vgpr2 = COPY [[MV]](i96)
    ;
    ; GFX89-LABEL: name: test_mul_s96
    ; GFX89: liveins: $vgpr0_vgpr1_vgpr2, $vgpr3_vgpr4_vgpr5
    ; GFX89-NEXT: {{  $}}
    ; GFX89-NEXT: [[COPY:%[0-9]+]]:_(i96) = COPY $vgpr0_vgpr1_vgpr2
    ; GFX89-NEXT: [[COPY1:%[0-9]+]]:_(i96) = COPY $vgpr3_vgpr4_vgpr5
    ; GFX89-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32), [[UV2:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i96)
    ; GFX89-NEXT: [[UV3:%[0-9]+]]:_(i32), [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i96)
    ; GFX89-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV3]], [[C]]
    ; GFX89-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV5]], [[C]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV4]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_6:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_7:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV2]](i32), [[UV3]], [[AMDGPU_MAD_U64_U32_4]]
    ; GFX89-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_6]](i64)
    ; GFX89-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV7]](i32), [[UV8]](i32)
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_8:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_9:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV4]], [[MV]]
    ; GFX89-NEXT: [[AMDGPU_MAD_U64_U32_10:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_11:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV3]], [[AMDGPU_MAD_U64_U32_8]]
    ; GFX89-NEXT: [[UV10:%[0-9]+]]:_(i32), [[UV11:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_10]](i64)
    ; GFX89-NEXT: [[MV1:%[0-9]+]]:_(i96) = G_MERGE_VALUES [[UV6]](i32), [[UV10]](i32), [[UV11]](i32)
    ; GFX89-NEXT: $vgpr0_vgpr1_vgpr2 = COPY [[MV1]](i96)
    ;
    ; GFX1011-LABEL: name: test_mul_s96
    ; GFX1011: liveins: $vgpr0_vgpr1_vgpr2, $vgpr3_vgpr4_vgpr5
    ; GFX1011-NEXT: {{  $}}
    ; GFX1011-NEXT: [[COPY:%[0-9]+]]:_(i96) = COPY $vgpr0_vgpr1_vgpr2
    ; GFX1011-NEXT: [[COPY1:%[0-9]+]]:_(i96) = COPY $vgpr3_vgpr4_vgpr5
    ; GFX1011-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32), [[UV2:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i96)
    ; GFX1011-NEXT: [[UV3:%[0-9]+]]:_(i32), [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i96)
    ; GFX1011-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV3]], [[C]]
    ; GFX1011-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX1011-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV5]]
    ; GFX1011-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV4]]
    ; GFX1011-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[MUL]], [[MUL1]]
    ; GFX1011-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV2]], [[UV3]]
    ; GFX1011-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[MUL2]]
    ; GFX1011-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV7]](i32), [[ADD1]](i32)
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV4]], [[MV]]
    ; GFX1011-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV3]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX1011-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_4]](i64)
    ; GFX1011-NEXT: [[MV1:%[0-9]+]]:_(i96) = G_MERGE_VALUES [[UV6]](i32), [[UV8]](i32), [[UV9]](i32)
    ; GFX1011-NEXT: $vgpr0_vgpr1_vgpr2 = COPY [[MV1]](i96)
    ;
    ; GFX12-LABEL: name: test_mul_s96
    ; GFX12: liveins: $vgpr0_vgpr1_vgpr2, $vgpr3_vgpr4_vgpr5
    ; GFX12-NEXT: {{  $}}
    ; GFX12-NEXT: [[COPY:%[0-9]+]]:_(i96) = COPY $vgpr0_vgpr1_vgpr2
    ; GFX12-NEXT: [[COPY1:%[0-9]+]]:_(i96) = COPY $vgpr3_vgpr4_vgpr5
    ; GFX12-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32), [[UV2:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](i96)
    ; GFX12-NEXT: [[UV3:%[0-9]+]]:_(i32), [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](i96)
    ; GFX12-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 0
    ; GFX12-NEXT: [[AMDGPU_MAD_U64_U32_:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_1:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV3]], [[C]]
    ; GFX12-NEXT: [[UV6:%[0-9]+]]:_(i32), [[UV7:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_]](i64)
    ; GFX12-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[UV]], [[UV5]]
    ; GFX12-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UV1]], [[UV4]]
    ; GFX12-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[MUL]], [[MUL1]]
    ; GFX12-NEXT: [[MUL2:%[0-9]+]]:_(i32) = G_MUL [[UV2]], [[UV3]]
    ; GFX12-NEXT: [[ADD1:%[0-9]+]]:_(i32) = G_ADD [[ADD]], [[MUL2]]
    ; GFX12-NEXT: [[MV:%[0-9]+]]:_(i64) = G_MERGE_VALUES [[UV7]](i32), [[ADD1]](i32)
    ; GFX12-NEXT: [[AMDGPU_MAD_U64_U32_2:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_3:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV]](i32), [[UV4]], [[MV]]
    ; GFX12-NEXT: [[AMDGPU_MAD_U64_U32_4:%[0-9]+]]:_(i64), [[AMDGPU_MAD_U64_U32_5:%[0-9]+]]:_(i1) = G_AMDGPU_MAD_U64_U32 [[UV1]](i32), [[UV3]], [[AMDGPU_MAD_U64_U32_2]]
    ; GFX12-NEXT: [[UV8:%[0-9]+]]:_(i32), [[UV9:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[AMDGPU_MAD_U64_U32_4]](i64)
    ; GFX12-NEXT: [[MV1:%[0-9]+]]:_(i96) = G_MERGE_VALUES [[UV6]](i32), [[UV8]](i32), [[UV9]](i32)
    ; GFX12-NEXT: $vgpr0_vgpr1_vgpr2 = COPY [[MV1]](i96)
    %0:_(i96) = COPY $vgpr0_vgpr1_vgpr2
    %1:_(i96) = COPY $vgpr3_vgpr4_vgpr5
    %2:_(i96) = G_MUL %0, %1
    $vgpr0_vgpr1_vgpr2 = COPY %2(i96)
...
