
*** Running vivado
    with args -log arm_timer_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source arm_timer_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source arm_timer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top arm_timer_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_axi_timer_0_0/arm_timer_axi_timer_0_0.dcp' for cell 'arm_timer_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_processing_system7_0_0/arm_timer_processing_system7_0_0.dcp' for cell 'arm_timer_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_rst_ps7_0_100M_0/arm_timer_rst_ps7_0_100M_0.dcp' for cell 'arm_timer_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_auto_pc_0/arm_timer_auto_pc_0.dcp' for cell 'arm_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_processing_system7_0_0/arm_timer_processing_system7_0_0.xdc] for cell 'arm_timer_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_processing_system7_0_0/arm_timer_processing_system7_0_0.xdc] for cell 'arm_timer_i/processing_system7_0/inst'
Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_axi_timer_0_0/arm_timer_axi_timer_0_0.xdc] for cell 'arm_timer_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_axi_timer_0_0/arm_timer_axi_timer_0_0.xdc] for cell 'arm_timer_i/axi_timer_0/U0'
Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_rst_ps7_0_100M_0/arm_timer_rst_ps7_0_100M_0_board.xdc] for cell 'arm_timer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_rst_ps7_0_100M_0/arm_timer_rst_ps7_0_100M_0_board.xdc] for cell 'arm_timer_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_rst_ps7_0_100M_0/arm_timer_rst_ps7_0_100M_0.xdc] for cell 'arm_timer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fabian/vivado/hardware_arm_only/hardware_arm_only.srcs/sources_1/bd/arm_timer/ip/arm_timer_rst_ps7_0_100M_0/arm_timer_rst_ps7_0_100M_0.xdc] for cell 'arm_timer_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1669.324 ; gain = 462.012 ; free physical = 2066 ; free virtual = 4072
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1669.324 ; gain = 0.000 ; free physical = 2062 ; free virtual = 4069

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 207aff869

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2091.871 ; gain = 421.547 ; free physical = 1662 ; free virtual = 3686

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2b9939f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1662 ; free virtual = 3687
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aaf6c422

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1660 ; free virtual = 3685
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e527c208

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1658 ; free virtual = 3683
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 337 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e527c208

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1658 ; free virtual = 3683
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19ac902d8

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1658 ; free virtual = 3683
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19ac902d8

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1658 ; free virtual = 3683
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1658 ; free virtual = 3683
Ending Logic Optimization Task | Checksum: 19ac902d8

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1657 ; free virtual = 3683

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ac902d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1657 ; free virtual = 3683

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19ac902d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.871 ; gain = 0.000 ; free physical = 1657 ; free virtual = 3683
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2091.871 ; gain = 422.547 ; free physical = 1657 ; free virtual = 3683
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2123.887 ; gain = 0.000 ; free physical = 1650 ; free virtual = 3678
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arm_timer_wrapper_drc_opted.rpt -pb arm_timer_wrapper_drc_opted.pb -rpx arm_timer_wrapper_drc_opted.rpx
Command: report_drc -file arm_timer_wrapper_drc_opted.rpt -pb arm_timer_wrapper_drc_opted.pb -rpx arm_timer_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1635 ; free virtual = 3664
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 128341c73

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1635 ; free virtual = 3664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1635 ; free virtual = 3664

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b564418

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1635 ; free virtual = 3665

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10f99e62c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1628 ; free virtual = 3660

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10f99e62c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1628 ; free virtual = 3660
Phase 1 Placer Initialization | Checksum: 10f99e62c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.930 ; gain = 0.000 ; free physical = 1628 ; free virtual = 3660

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d86c1732

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.969 ; gain = 31.039 ; free physical = 1624 ; free virtual = 3655

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.973 ; gain = 0.000 ; free physical = 1607 ; free virtual = 3640

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13d1af660

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1607 ; free virtual = 3640
Phase 2 Global Placement | Checksum: 18a856bba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3639

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a856bba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109059bd7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1606 ; free virtual = 3640

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110f5563b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1606 ; free virtual = 3640

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 110f5563b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1606 ; free virtual = 3640

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18422594f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3639

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 115043005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1604 ; free virtual = 3639

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 115043005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1604 ; free virtual = 3639
Phase 3 Detail Placement | Checksum: 115043005

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1604 ; free virtual = 3639

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8208f977

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 8208f977

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.200. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 100458227

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640
Phase 4.1 Post Commit Optimization | Checksum: 100458227

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100458227

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 100458227

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c916c8ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1605 ; free virtual = 3640
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c916c8ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1603 ; free virtual = 3638
Ending Placer Task | Checksum: 134ea8b3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1619 ; free virtual = 3654
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.973 ; gain = 39.043 ; free physical = 1619 ; free virtual = 3654
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2250.973 ; gain = 0.000 ; free physical = 1613 ; free virtual = 3651
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file arm_timer_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2250.973 ; gain = 0.000 ; free physical = 1599 ; free virtual = 3637
INFO: [runtcl-4] Executing : report_utilization -file arm_timer_wrapper_utilization_placed.rpt -pb arm_timer_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2250.973 ; gain = 0.000 ; free physical = 1610 ; free virtual = 3648
INFO: [runtcl-4] Executing : report_control_sets -verbose -file arm_timer_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2250.973 ; gain = 0.000 ; free physical = 1610 ; free virtual = 3648
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3563a418 ConstDB: 0 ShapeSum: ff86e722 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b77e80aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2279.602 ; gain = 28.629 ; free physical = 1480 ; free virtual = 3521
Post Restoration Checksum: NetGraph: 89f5fcce NumContArr: 2d8883dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b77e80aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2279.602 ; gain = 28.629 ; free physical = 1480 ; free virtual = 3521

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b77e80aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.590 ; gain = 33.617 ; free physical = 1448 ; free virtual = 3490

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b77e80aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.590 ; gain = 33.617 ; free physical = 1448 ; free virtual = 3490
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 220a1672b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1437 ; free virtual = 3478
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.126  | TNS=0.000  | WHS=-0.186 | THS=-15.548|

Phase 2 Router Initialization | Checksum: 22f6f7561

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b81c6dbc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3478

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.191  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a01115e6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3478
Phase 4 Rip-up And Reroute | Checksum: a01115e6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3478

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1622dd1b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1622dd1b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1622dd1b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477
Phase 5 Delay and Skew Optimization | Checksum: 1622dd1b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 120481224

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.306  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ba8e766

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477
Phase 6 Post Hold Fix | Checksum: 16ba8e766

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.174899 %
  Global Horizontal Routing Utilization  = 0.254817 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f6248c38

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1436 ; free virtual = 3477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6248c38

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1435 ; free virtual = 3476

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fcd80825

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1435 ; free virtual = 3476

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.306  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fcd80825

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1435 ; free virtual = 3476
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1468 ; free virtual = 3509

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2312.645 ; gain = 61.672 ; free physical = 1468 ; free virtual = 3509
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2312.645 ; gain = 0.000 ; free physical = 1462 ; free virtual = 3508
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arm_timer_wrapper_drc_routed.rpt -pb arm_timer_wrapper_drc_routed.pb -rpx arm_timer_wrapper_drc_routed.rpx
Command: report_drc -file arm_timer_wrapper_drc_routed.rpt -pb arm_timer_wrapper_drc_routed.pb -rpx arm_timer_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file arm_timer_wrapper_methodology_drc_routed.rpt -pb arm_timer_wrapper_methodology_drc_routed.pb -rpx arm_timer_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file arm_timer_wrapper_methodology_drc_routed.rpt -pb arm_timer_wrapper_methodology_drc_routed.pb -rpx arm_timer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/arm_timer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file arm_timer_wrapper_power_routed.rpt -pb arm_timer_wrapper_power_summary_routed.pb -rpx arm_timer_wrapper_power_routed.rpx
Command: report_power -file arm_timer_wrapper_power_routed.rpt -pb arm_timer_wrapper_power_summary_routed.pb -rpx arm_timer_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file arm_timer_wrapper_route_status.rpt -pb arm_timer_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file arm_timer_wrapper_timing_summary_routed.rpt -pb arm_timer_wrapper_timing_summary_routed.pb -rpx arm_timer_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file arm_timer_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file arm_timer_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file arm_timer_wrapper_bus_skew_routed.rpt -pb arm_timer_wrapper_bus_skew_routed.pb -rpx arm_timer_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force arm_timer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./arm_timer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/fabian/vivado/hardware_arm_only/hardware_arm_only.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 13 09:05:21 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.988 ; gain = 227.258 ; free physical = 1416 ; free virtual = 3473
INFO: [Common 17-206] Exiting Vivado at Tue Nov 13 09:05:21 2018...
