
---------- Begin Simulation Statistics ----------
final_tick                                32702001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90436                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725380                       # Number of bytes of host memory used
host_op_rate                                   140291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1105.76                       # Real time elapsed on the host
host_tick_rate                               29574262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032702                       # Number of seconds simulated
sim_ticks                                 32702001000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87612599                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85429030                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.654040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.654040                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7425634                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5689102                       # number of floating regfile writes
system.cpu.idleCycles                          135936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               617501                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12036255                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.645477                       # Inst execution rate
system.cpu.iew.exec_refs                     46005739                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13836390                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4303751                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34968255                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2532                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14310531                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           186806122                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32169349                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1539959                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             173024774                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10443                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2346830                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 542835                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2361640                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1936                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       305226                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         312275                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229971444                       # num instructions consuming a value
system.cpu.iew.wb_count                     171865744                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561054                       # average fanout of values written-back
system.cpu.iew.wb_producers                 129026359                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.627756                       # insts written-back per cycle
system.cpu.iew.wb_sent                      172357979                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                291929257                       # number of integer regfile reads
system.cpu.int_regfile_writes               138809708                       # number of integer regfile writes
system.cpu.ipc                               1.528958                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.528958                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2131221      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120839079     69.22%     70.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   56      0.00%     70.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 45356      0.03%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1676810      0.96%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1421      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8956      0.01%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               102586      0.06%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19585      0.01%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356857      1.92%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4565      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           35838      0.02%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17457      0.01%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32301139     18.50%     91.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12792214      7.33%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85513      0.05%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1146075      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              174564734                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7291550                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14168135                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6836873                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7221642                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2886796                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016537                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1201169     41.61%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    149      0.01%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1031      0.04%     41.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412555     14.29%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1260530     43.67%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9886      0.34%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               580      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              821      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              168028759                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          403234156                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    165028871                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         211264324                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  186804729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 174564734                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1393                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31677916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            117961                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            190                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     57197630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      65268067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.674581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.207501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13519868     20.71%     20.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9878371     15.14%     35.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10738525     16.45%     52.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10731326     16.44%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5770845      8.84%     77.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5334738      8.17%     85.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5719233      8.76%     94.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1658421      2.54%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1916740      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        65268067                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.669022                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2972352                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1049584                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34968255                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14310531                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71543388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         65404003                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        91891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       184803                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            898                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17963689                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13005577                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            541297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9138727                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9105507                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.636492                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2200630                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           23149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11441                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11708                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1877                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        31669143                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            540551                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     61027774                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.541927                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.505400                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12514459     20.51%     20.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14287664     23.41%     43.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12746123     20.89%     64.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7010369     11.49%     76.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1509217      2.47%     78.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3949853      6.47%     85.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1369175      2.24%     87.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          811382      1.33%     88.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6829532     11.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     61027774                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6829532                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34735051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34735051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34735051                       # number of overall hits
system.cpu.dcache.overall_hits::total        34735051                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159525                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159525                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159525                       # number of overall misses
system.cpu.dcache.overall_misses::total        159525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6502940495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6502940495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6502940495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6502940495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34894576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34894576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34894576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34894576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40764.397399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40764.397399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40764.397399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40764.397399                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28805                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               760                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.901316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.757576                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71725                       # number of writebacks
system.cpu.dcache.writebacks::total             71725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4061479495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4061479495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4061479495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4061479495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44957.212063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44957.212063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44957.212063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44957.212063                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21437834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21437834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3589278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3589278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21556902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21556902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30144.774415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30144.774415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1188730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1188730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23826.064299                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23826.064299                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2913662495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2913662495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72018.748177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72018.748177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2872749495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2872749495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71021.520804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71021.520804                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.484254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34825392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            385.488228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.484254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69879493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69879493                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10258972                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27688588                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19529029                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7248643                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 542835                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8695100                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1597                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              195383593                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8125                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32167988                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13836402                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2977                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16747                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           11035975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      125064748                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17963689                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11317578                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53680978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1088794                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  852                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5839                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  10674059                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                129059                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           65268067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.075180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.498436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32712451     50.12%     50.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1330562      2.04%     52.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3098709      4.75%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1989917      3.05%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1529340      2.34%     62.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2256782      3.46%     65.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3977504      6.09%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1035417      1.59%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17337385     26.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             65268067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274657                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.912188                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10670801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10670801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10670801                       # number of overall hits
system.cpu.icache.overall_hits::total        10670801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3257                       # number of overall misses
system.cpu.icache.overall_misses::total          3257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199621500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199621500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199621500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199621500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10674058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10674058                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10674058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10674058                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000305                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000305                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61289.990789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61289.990789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61289.990789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61289.990789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2062                       # number of writebacks
system.cpu.icache.writebacks::total              2062                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161231500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161231500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161231500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000241                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62711.590821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62711.590821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62711.590821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62711.590821                       # average overall mshr miss latency
system.cpu.icache.replacements                   2062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10670801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10670801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199621500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199621500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10674058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10674058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61289.990789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61289.990789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161231500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62711.590821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62711.590821                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.607567                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10673372                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4151.447686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.607567                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21350687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21350687                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10674996                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1250                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10609452                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5416268                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                26536                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1936                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 972866                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    626                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32702001000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 542835                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13227275                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7231654                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14376                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23686846                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20565081                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              192350301                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 17730                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7166011                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10001439                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3945627                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             127                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           254397168                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   527867024                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                326686956                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7629605                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 42646911                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36344891                       # count of insts added to the skid buffer
system.cpu.rob.reads                        240982983                       # The number of ROB reads
system.cpu.rob.writes                       377842507                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42413                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42876                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 463                       # number of overall hits
system.l2.overall_hits::.cpu.data               42413                       # number of overall hits
system.l2.overall_hits::total                   42876                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47928                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2106                       # number of overall misses
system.l2.overall_misses::.cpu.data             47928                       # number of overall misses
system.l2.overall_misses::total                 50034                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3471351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3623691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152339500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3471351500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3623691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                92910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               92910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.819774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.530523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.538521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.819774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.530523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.538521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72335.944919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72428.465615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72424.571292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72335.944919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72428.465615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72424.571292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31279                       # number of writebacks
system.l2.writebacks::total                     31279                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130823000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2981563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3112386500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130823000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2981563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3112386500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.819774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.530523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.538521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.819774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.530523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.538521                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62119.183286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62209.220080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62205.430307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62119.183286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62209.220080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62205.430307                       # average overall mshr miss latency
system.l2.replacements                          42300                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71725                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2059                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2059                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2059                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2059                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1637                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2792830000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2792830000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71956.045655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71956.045655                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2396014250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2396014250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61732.261098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61732.261098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152339500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152339500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.819774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72335.944919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72335.944919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130823000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130823000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.819774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.819774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62119.183286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62119.183286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         40776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678521500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678521500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74440.098738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74440.098738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585549250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585549250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64240.181020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64240.181020                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.696298                       # Cycle average of tags in use
system.l2.tags.total_refs                      184781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.659609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.319306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.273459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7918.103534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988855                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1528748                       # Number of tag accesses
system.l2.tags.data_accesses                  1528748                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002822537250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31279                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.998960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.116526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.155687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1916     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.669219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1691     87.89%     87.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              219     11.38%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32700557000                       # Total gap between requests
system.mem_ctrls.avgGap                     402156.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4121582.651777179912                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 93786554.529186144471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61173993.603633001447                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61324000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1399996750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 749651421500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29118.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29210.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23966604.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4121583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     93798297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97919880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4121583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4121583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61215092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61215092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61215092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4121583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     93798297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       159134972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50028                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               523295750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1461320750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10460.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29210.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40071                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28269                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.872538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.721162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.914039                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5777     44.63%     44.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1600     12.36%     56.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          675      5.21%     62.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          413      3.19%     65.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          352      2.72%     68.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          249      1.92%     70.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          351      2.71%     72.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          319      2.46%     75.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3209     24.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               97.908137                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.173994                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50187060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26675055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187260780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83593080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2580873360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3819849300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9340853280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16089291915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.997169                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24222444250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1091740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7387816750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42247380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22451220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169939140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79573680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2580873360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3180696900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9879086880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15954868560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.886615                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25633697000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1091740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5976564000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31279                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11221                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50034                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54138250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62542500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             52462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49891                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7202                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                277713                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10668608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134293     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    919      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135212                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32702001000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          166188500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3858496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135511500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
