Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 95dc8ae4e4904d13a34c499abeb76726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyInternal_tb_behav xil_defaultlib.KeyInternal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <key_internal> not found while processing module instance <uut> [C:/Users/Asfiyan/Desktop/hafsa_Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
