INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/dsp_macro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_macro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/processor_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/processor_core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_core_tb
