/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A_6_Out */
.set A_6_Out__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set A_6_Out__0__MASK, 0x40
.set A_6_Out__0__PC, CYREG_PRT0_PC6
.set A_6_Out__0__PORT, 0
.set A_6_Out__0__SHIFT, 6
.set A_6_Out__AG, CYREG_PRT0_AG
.set A_6_Out__AMUX, CYREG_PRT0_AMUX
.set A_6_Out__BIE, CYREG_PRT0_BIE
.set A_6_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A_6_Out__BYP, CYREG_PRT0_BYP
.set A_6_Out__CTL, CYREG_PRT0_CTL
.set A_6_Out__DM0, CYREG_PRT0_DM0
.set A_6_Out__DM1, CYREG_PRT0_DM1
.set A_6_Out__DM2, CYREG_PRT0_DM2
.set A_6_Out__DR, CYREG_PRT0_DR
.set A_6_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set A_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A_6_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A_6_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set A_6_Out__MASK, 0x40
.set A_6_Out__PORT, 0
.set A_6_Out__PRT, CYREG_PRT0_PRT
.set A_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A_6_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A_6_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A_6_Out__PS, CYREG_PRT0_PS
.set A_6_Out__SHIFT, 6
.set A_6_Out__SLW, CYREG_PRT0_SLW

/* A_Sharp_6_Out */
.set A_Sharp_6_Out__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set A_Sharp_6_Out__0__MASK, 0x40
.set A_Sharp_6_Out__0__PC, CYREG_PRT1_PC6
.set A_Sharp_6_Out__0__PORT, 1
.set A_Sharp_6_Out__0__SHIFT, 6
.set A_Sharp_6_Out__AG, CYREG_PRT1_AG
.set A_Sharp_6_Out__AMUX, CYREG_PRT1_AMUX
.set A_Sharp_6_Out__BIE, CYREG_PRT1_BIE
.set A_Sharp_6_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set A_Sharp_6_Out__BYP, CYREG_PRT1_BYP
.set A_Sharp_6_Out__CTL, CYREG_PRT1_CTL
.set A_Sharp_6_Out__DM0, CYREG_PRT1_DM0
.set A_Sharp_6_Out__DM1, CYREG_PRT1_DM1
.set A_Sharp_6_Out__DM2, CYREG_PRT1_DM2
.set A_Sharp_6_Out__DR, CYREG_PRT1_DR
.set A_Sharp_6_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set A_Sharp_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set A_Sharp_6_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set A_Sharp_6_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set A_Sharp_6_Out__MASK, 0x40
.set A_Sharp_6_Out__PORT, 1
.set A_Sharp_6_Out__PRT, CYREG_PRT1_PRT
.set A_Sharp_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set A_Sharp_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set A_Sharp_6_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set A_Sharp_6_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set A_Sharp_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set A_Sharp_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set A_Sharp_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set A_Sharp_6_Out__PS, CYREG_PRT1_PS
.set A_Sharp_6_Out__SHIFT, 6
.set A_Sharp_6_Out__SLW, CYREG_PRT1_SLW

/* B_6_Out */
.set B_6_Out__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set B_6_Out__0__MASK, 0x02
.set B_6_Out__0__PC, CYREG_IO_PC_PRT15_PC1
.set B_6_Out__0__PORT, 15
.set B_6_Out__0__SHIFT, 1
.set B_6_Out__AG, CYREG_PRT15_AG
.set B_6_Out__AMUX, CYREG_PRT15_AMUX
.set B_6_Out__BIE, CYREG_PRT15_BIE
.set B_6_Out__BIT_MASK, CYREG_PRT15_BIT_MASK
.set B_6_Out__BYP, CYREG_PRT15_BYP
.set B_6_Out__CTL, CYREG_PRT15_CTL
.set B_6_Out__DM0, CYREG_PRT15_DM0
.set B_6_Out__DM1, CYREG_PRT15_DM1
.set B_6_Out__DM2, CYREG_PRT15_DM2
.set B_6_Out__DR, CYREG_PRT15_DR
.set B_6_Out__INP_DIS, CYREG_PRT15_INP_DIS
.set B_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set B_6_Out__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set B_6_Out__LCD_EN, CYREG_PRT15_LCD_EN
.set B_6_Out__MASK, 0x02
.set B_6_Out__PORT, 15
.set B_6_Out__PRT, CYREG_PRT15_PRT
.set B_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set B_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set B_6_Out__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set B_6_Out__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set B_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set B_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set B_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set B_6_Out__PS, CYREG_PRT15_PS
.set B_6_Out__SHIFT, 1
.set B_6_Out__SLW, CYREG_PRT15_SLW

/* C1 */
.set C1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set C1__0__MASK, 0x04
.set C1__0__PC, CYREG_PRT2_PC2
.set C1__0__PORT, 2
.set C1__0__SHIFT, 2
.set C1__AG, CYREG_PRT2_AG
.set C1__AMUX, CYREG_PRT2_AMUX
.set C1__BIE, CYREG_PRT2_BIE
.set C1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C1__BYP, CYREG_PRT2_BYP
.set C1__CTL, CYREG_PRT2_CTL
.set C1__DM0, CYREG_PRT2_DM0
.set C1__DM1, CYREG_PRT2_DM1
.set C1__DM2, CYREG_PRT2_DM2
.set C1__DR, CYREG_PRT2_DR
.set C1__INP_DIS, CYREG_PRT2_INP_DIS
.set C1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C1__LCD_EN, CYREG_PRT2_LCD_EN
.set C1__MASK, 0x04
.set C1__PORT, 2
.set C1__PRT, CYREG_PRT2_PRT
.set C1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C1__PS, CYREG_PRT2_PS
.set C1__SHIFT, 2
.set C1__SLW, CYREG_PRT2_SLW

/* C2 */
.set C2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set C2__0__MASK, 0x02
.set C2__0__PC, CYREG_PRT2_PC1
.set C2__0__PORT, 2
.set C2__0__SHIFT, 1
.set C2__AG, CYREG_PRT2_AG
.set C2__AMUX, CYREG_PRT2_AMUX
.set C2__BIE, CYREG_PRT2_BIE
.set C2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C2__BYP, CYREG_PRT2_BYP
.set C2__CTL, CYREG_PRT2_CTL
.set C2__DM0, CYREG_PRT2_DM0
.set C2__DM1, CYREG_PRT2_DM1
.set C2__DM2, CYREG_PRT2_DM2
.set C2__DR, CYREG_PRT2_DR
.set C2__INP_DIS, CYREG_PRT2_INP_DIS
.set C2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C2__LCD_EN, CYREG_PRT2_LCD_EN
.set C2__MASK, 0x02
.set C2__PORT, 2
.set C2__PRT, CYREG_PRT2_PRT
.set C2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C2__PS, CYREG_PRT2_PS
.set C2__SHIFT, 1
.set C2__SLW, CYREG_PRT2_SLW

/* C3 */
.set C3__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set C3__0__MASK, 0x01
.set C3__0__PC, CYREG_PRT0_PC0
.set C3__0__PORT, 0
.set C3__0__SHIFT, 0
.set C3__AG, CYREG_PRT0_AG
.set C3__AMUX, CYREG_PRT0_AMUX
.set C3__BIE, CYREG_PRT0_BIE
.set C3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set C3__BYP, CYREG_PRT0_BYP
.set C3__CTL, CYREG_PRT0_CTL
.set C3__DM0, CYREG_PRT0_DM0
.set C3__DM1, CYREG_PRT0_DM1
.set C3__DM2, CYREG_PRT0_DM2
.set C3__DR, CYREG_PRT0_DR
.set C3__INP_DIS, CYREG_PRT0_INP_DIS
.set C3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set C3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set C3__LCD_EN, CYREG_PRT0_LCD_EN
.set C3__MASK, 0x01
.set C3__PORT, 0
.set C3__PRT, CYREG_PRT0_PRT
.set C3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set C3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set C3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set C3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set C3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set C3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set C3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set C3__PS, CYREG_PRT0_PS
.set C3__SHIFT, 0
.set C3__SLW, CYREG_PRT0_SLW

/* C4 */
.set C4__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set C4__0__MASK, 0x10
.set C4__0__PC, CYREG_PRT2_PC4
.set C4__0__PORT, 2
.set C4__0__SHIFT, 4
.set C4__AG, CYREG_PRT2_AG
.set C4__AMUX, CYREG_PRT2_AMUX
.set C4__BIE, CYREG_PRT2_BIE
.set C4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C4__BYP, CYREG_PRT2_BYP
.set C4__CTL, CYREG_PRT2_CTL
.set C4__DM0, CYREG_PRT2_DM0
.set C4__DM1, CYREG_PRT2_DM1
.set C4__DM2, CYREG_PRT2_DM2
.set C4__DR, CYREG_PRT2_DR
.set C4__INP_DIS, CYREG_PRT2_INP_DIS
.set C4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C4__LCD_EN, CYREG_PRT2_LCD_EN
.set C4__MASK, 0x10
.set C4__PORT, 2
.set C4__PRT, CYREG_PRT2_PRT
.set C4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C4__PS, CYREG_PRT2_PS
.set C4__SHIFT, 4
.set C4__SLW, CYREG_PRT2_SLW

/* C5 */
.set C5__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set C5__0__MASK, 0x08
.set C5__0__PC, CYREG_PRT2_PC3
.set C5__0__PORT, 2
.set C5__0__SHIFT, 3
.set C5__AG, CYREG_PRT2_AG
.set C5__AMUX, CYREG_PRT2_AMUX
.set C5__BIE, CYREG_PRT2_BIE
.set C5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C5__BYP, CYREG_PRT2_BYP
.set C5__CTL, CYREG_PRT2_CTL
.set C5__DM0, CYREG_PRT2_DM0
.set C5__DM1, CYREG_PRT2_DM1
.set C5__DM2, CYREG_PRT2_DM2
.set C5__DR, CYREG_PRT2_DR
.set C5__INP_DIS, CYREG_PRT2_INP_DIS
.set C5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C5__LCD_EN, CYREG_PRT2_LCD_EN
.set C5__MASK, 0x08
.set C5__PORT, 2
.set C5__PRT, CYREG_PRT2_PRT
.set C5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C5__PS, CYREG_PRT2_PS
.set C5__SHIFT, 3
.set C5__SLW, CYREG_PRT2_SLW

/* C6 */
.set C6__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set C6__0__MASK, 0x01
.set C6__0__PC, CYREG_PRT2_PC0
.set C6__0__PORT, 2
.set C6__0__SHIFT, 0
.set C6__AG, CYREG_PRT2_AG
.set C6__AMUX, CYREG_PRT2_AMUX
.set C6__BIE, CYREG_PRT2_BIE
.set C6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C6__BYP, CYREG_PRT2_BYP
.set C6__CTL, CYREG_PRT2_CTL
.set C6__DM0, CYREG_PRT2_DM0
.set C6__DM1, CYREG_PRT2_DM1
.set C6__DM2, CYREG_PRT2_DM2
.set C6__DR, CYREG_PRT2_DR
.set C6__INP_DIS, CYREG_PRT2_INP_DIS
.set C6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C6__LCD_EN, CYREG_PRT2_LCD_EN
.set C6__MASK, 0x01
.set C6__PORT, 2
.set C6__PRT, CYREG_PRT2_PRT
.set C6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C6__PS, CYREG_PRT2_PS
.set C6__SHIFT, 0
.set C6__SLW, CYREG_PRT2_SLW

/* CS5 */
.set CS5__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set CS5__0__MASK, 0x04
.set CS5__0__PC, CYREG_PRT0_PC2
.set CS5__0__PORT, 0
.set CS5__0__SHIFT, 2
.set CS5__AG, CYREG_PRT0_AG
.set CS5__AMUX, CYREG_PRT0_AMUX
.set CS5__BIE, CYREG_PRT0_BIE
.set CS5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CS5__BYP, CYREG_PRT0_BYP
.set CS5__CTL, CYREG_PRT0_CTL
.set CS5__DM0, CYREG_PRT0_DM0
.set CS5__DM1, CYREG_PRT0_DM1
.set CS5__DM2, CYREG_PRT0_DM2
.set CS5__DR, CYREG_PRT0_DR
.set CS5__INP_DIS, CYREG_PRT0_INP_DIS
.set CS5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CS5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CS5__LCD_EN, CYREG_PRT0_LCD_EN
.set CS5__MASK, 0x04
.set CS5__PORT, 0
.set CS5__PRT, CYREG_PRT0_PRT
.set CS5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CS5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CS5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CS5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CS5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CS5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CS5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CS5__PS, CYREG_PRT0_PS
.set CS5__SHIFT, 2
.set CS5__SLW, CYREG_PRT0_SLW

/* CS6 */
.set CS6__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set CS6__0__MASK, 0x10
.set CS6__0__PC, CYREG_PRT0_PC4
.set CS6__0__PORT, 0
.set CS6__0__SHIFT, 4
.set CS6__AG, CYREG_PRT0_AG
.set CS6__AMUX, CYREG_PRT0_AMUX
.set CS6__BIE, CYREG_PRT0_BIE
.set CS6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CS6__BYP, CYREG_PRT0_BYP
.set CS6__CTL, CYREG_PRT0_CTL
.set CS6__DM0, CYREG_PRT0_DM0
.set CS6__DM1, CYREG_PRT0_DM1
.set CS6__DM2, CYREG_PRT0_DM2
.set CS6__DR, CYREG_PRT0_DR
.set CS6__INP_DIS, CYREG_PRT0_INP_DIS
.set CS6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CS6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CS6__LCD_EN, CYREG_PRT0_LCD_EN
.set CS6__MASK, 0x10
.set CS6__PORT, 0
.set CS6__PRT, CYREG_PRT0_PRT
.set CS6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CS6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CS6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CS6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CS6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CS6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CS6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CS6__PS, CYREG_PRT0_PS
.set CS6__SHIFT, 4
.set CS6__SLW, CYREG_PRT0_SLW

/* C_6_CounterHW */
.set C_6_CounterHW__CAP0, CYREG_TMR0_CAP0
.set C_6_CounterHW__CAP1, CYREG_TMR0_CAP1
.set C_6_CounterHW__CFG0, CYREG_TMR0_CFG0
.set C_6_CounterHW__CFG1, CYREG_TMR0_CFG1
.set C_6_CounterHW__CFG2, CYREG_TMR0_CFG2
.set C_6_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set C_6_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set C_6_CounterHW__PER0, CYREG_TMR0_PER0
.set C_6_CounterHW__PER1, CYREG_TMR0_PER1
.set C_6_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set C_6_CounterHW__PM_ACT_MSK, 0x01
.set C_6_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set C_6_CounterHW__PM_STBY_MSK, 0x01
.set C_6_CounterHW__RT0, CYREG_TMR0_RT0
.set C_6_CounterHW__RT1, CYREG_TMR0_RT1
.set C_6_CounterHW__SR0, CYREG_TMR0_SR0

/* C_Sharp_6_CounterHW */
.set C_Sharp_6_CounterHW__CAP0, CYREG_TMR1_CAP0
.set C_Sharp_6_CounterHW__CAP1, CYREG_TMR1_CAP1
.set C_Sharp_6_CounterHW__CFG0, CYREG_TMR1_CFG0
.set C_Sharp_6_CounterHW__CFG1, CYREG_TMR1_CFG1
.set C_Sharp_6_CounterHW__CFG2, CYREG_TMR1_CFG2
.set C_Sharp_6_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set C_Sharp_6_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set C_Sharp_6_CounterHW__PER0, CYREG_TMR1_PER0
.set C_Sharp_6_CounterHW__PER1, CYREG_TMR1_PER1
.set C_Sharp_6_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set C_Sharp_6_CounterHW__PM_ACT_MSK, 0x02
.set C_Sharp_6_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set C_Sharp_6_CounterHW__PM_STBY_MSK, 0x02
.set C_Sharp_6_CounterHW__RT0, CYREG_TMR1_RT0
.set C_Sharp_6_CounterHW__RT1, CYREG_TMR1_RT1
.set C_Sharp_6_CounterHW__SR0, CYREG_TMR1_SR0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* D_6_CounterHW */
.set D_6_CounterHW__CAP0, CYREG_TMR2_CAP0
.set D_6_CounterHW__CAP1, CYREG_TMR2_CAP1
.set D_6_CounterHW__CFG0, CYREG_TMR2_CFG0
.set D_6_CounterHW__CFG1, CYREG_TMR2_CFG1
.set D_6_CounterHW__CFG2, CYREG_TMR2_CFG2
.set D_6_CounterHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set D_6_CounterHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set D_6_CounterHW__PER0, CYREG_TMR2_PER0
.set D_6_CounterHW__PER1, CYREG_TMR2_PER1
.set D_6_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set D_6_CounterHW__PM_ACT_MSK, 0x04
.set D_6_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set D_6_CounterHW__PM_STBY_MSK, 0x04
.set D_6_CounterHW__RT0, CYREG_TMR2_RT0
.set D_6_CounterHW__RT1, CYREG_TMR2_RT1
.set D_6_CounterHW__SR0, CYREG_TMR2_SR0

/* D_6_Out */
.set D_6_Out__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set D_6_Out__0__MASK, 0x02
.set D_6_Out__0__PC, CYREG_PRT0_PC1
.set D_6_Out__0__PORT, 0
.set D_6_Out__0__SHIFT, 1
.set D_6_Out__AG, CYREG_PRT0_AG
.set D_6_Out__AMUX, CYREG_PRT0_AMUX
.set D_6_Out__BIE, CYREG_PRT0_BIE
.set D_6_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D_6_Out__BYP, CYREG_PRT0_BYP
.set D_6_Out__CTL, CYREG_PRT0_CTL
.set D_6_Out__DM0, CYREG_PRT0_DM0
.set D_6_Out__DM1, CYREG_PRT0_DM1
.set D_6_Out__DM2, CYREG_PRT0_DM2
.set D_6_Out__DR, CYREG_PRT0_DR
.set D_6_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set D_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D_6_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D_6_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set D_6_Out__MASK, 0x02
.set D_6_Out__PORT, 0
.set D_6_Out__PRT, CYREG_PRT0_PRT
.set D_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D_6_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D_6_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D_6_Out__PS, CYREG_PRT0_PS
.set D_6_Out__SHIFT, 1
.set D_6_Out__SLW, CYREG_PRT0_SLW

/* D_SHARP_6_CounterHW */
.set D_SHARP_6_CounterHW__CAP0, CYREG_TMR3_CAP0
.set D_SHARP_6_CounterHW__CAP1, CYREG_TMR3_CAP1
.set D_SHARP_6_CounterHW__CFG0, CYREG_TMR3_CFG0
.set D_SHARP_6_CounterHW__CFG1, CYREG_TMR3_CFG1
.set D_SHARP_6_CounterHW__CFG2, CYREG_TMR3_CFG2
.set D_SHARP_6_CounterHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set D_SHARP_6_CounterHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set D_SHARP_6_CounterHW__PER0, CYREG_TMR3_PER0
.set D_SHARP_6_CounterHW__PER1, CYREG_TMR3_PER1
.set D_SHARP_6_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set D_SHARP_6_CounterHW__PM_ACT_MSK, 0x08
.set D_SHARP_6_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set D_SHARP_6_CounterHW__PM_STBY_MSK, 0x08
.set D_SHARP_6_CounterHW__RT0, CYREG_TMR3_RT0
.set D_SHARP_6_CounterHW__RT1, CYREG_TMR3_RT1
.set D_SHARP_6_CounterHW__SR0, CYREG_TMR3_SR0

/* D_Sharp_6_Out */
.set D_Sharp_6_Out__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set D_Sharp_6_Out__0__MASK, 0x08
.set D_Sharp_6_Out__0__PC, CYREG_PRT0_PC3
.set D_Sharp_6_Out__0__PORT, 0
.set D_Sharp_6_Out__0__SHIFT, 3
.set D_Sharp_6_Out__AG, CYREG_PRT0_AG
.set D_Sharp_6_Out__AMUX, CYREG_PRT0_AMUX
.set D_Sharp_6_Out__BIE, CYREG_PRT0_BIE
.set D_Sharp_6_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D_Sharp_6_Out__BYP, CYREG_PRT0_BYP
.set D_Sharp_6_Out__CTL, CYREG_PRT0_CTL
.set D_Sharp_6_Out__DM0, CYREG_PRT0_DM0
.set D_Sharp_6_Out__DM1, CYREG_PRT0_DM1
.set D_Sharp_6_Out__DM2, CYREG_PRT0_DM2
.set D_Sharp_6_Out__DR, CYREG_PRT0_DR
.set D_Sharp_6_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set D_Sharp_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D_Sharp_6_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D_Sharp_6_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set D_Sharp_6_Out__MASK, 0x08
.set D_Sharp_6_Out__PORT, 0
.set D_Sharp_6_Out__PRT, CYREG_PRT0_PRT
.set D_Sharp_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D_Sharp_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D_Sharp_6_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D_Sharp_6_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D_Sharp_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D_Sharp_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D_Sharp_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D_Sharp_6_Out__PS, CYREG_PRT0_PS
.set D_Sharp_6_Out__SHIFT, 3
.set D_Sharp_6_Out__SLW, CYREG_PRT0_SLW

/* E_6_Out */
.set E_6_Out__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set E_6_Out__0__MASK, 0x80
.set E_6_Out__0__PC, CYREG_PRT1_PC7
.set E_6_Out__0__PORT, 1
.set E_6_Out__0__SHIFT, 7
.set E_6_Out__AG, CYREG_PRT1_AG
.set E_6_Out__AMUX, CYREG_PRT1_AMUX
.set E_6_Out__BIE, CYREG_PRT1_BIE
.set E_6_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set E_6_Out__BYP, CYREG_PRT1_BYP
.set E_6_Out__CTL, CYREG_PRT1_CTL
.set E_6_Out__DM0, CYREG_PRT1_DM0
.set E_6_Out__DM1, CYREG_PRT1_DM1
.set E_6_Out__DM2, CYREG_PRT1_DM2
.set E_6_Out__DR, CYREG_PRT1_DR
.set E_6_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set E_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set E_6_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set E_6_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set E_6_Out__MASK, 0x80
.set E_6_Out__PORT, 1
.set E_6_Out__PRT, CYREG_PRT1_PRT
.set E_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set E_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set E_6_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set E_6_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set E_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set E_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set E_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set E_6_Out__PS, CYREG_PRT1_PS
.set E_6_Out__SHIFT, 7
.set E_6_Out__SLW, CYREG_PRT1_SLW

/* F_6_Out */
.set F_6_Out__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set F_6_Out__0__MASK, 0x20
.set F_6_Out__0__PC, CYREG_PRT1_PC5
.set F_6_Out__0__PORT, 1
.set F_6_Out__0__SHIFT, 5
.set F_6_Out__AG, CYREG_PRT1_AG
.set F_6_Out__AMUX, CYREG_PRT1_AMUX
.set F_6_Out__BIE, CYREG_PRT1_BIE
.set F_6_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set F_6_Out__BYP, CYREG_PRT1_BYP
.set F_6_Out__CTL, CYREG_PRT1_CTL
.set F_6_Out__DM0, CYREG_PRT1_DM0
.set F_6_Out__DM1, CYREG_PRT1_DM1
.set F_6_Out__DM2, CYREG_PRT1_DM2
.set F_6_Out__DR, CYREG_PRT1_DR
.set F_6_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set F_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set F_6_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set F_6_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set F_6_Out__MASK, 0x20
.set F_6_Out__PORT, 1
.set F_6_Out__PRT, CYREG_PRT1_PRT
.set F_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set F_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set F_6_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set F_6_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set F_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set F_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set F_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set F_6_Out__PS, CYREG_PRT1_PS
.set F_6_Out__SHIFT, 5
.set F_6_Out__SLW, CYREG_PRT1_SLW

/* F_Sharp_6_Out */
.set F_Sharp_6_Out__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set F_Sharp_6_Out__0__MASK, 0x10
.set F_Sharp_6_Out__0__PC, CYREG_PRT1_PC4
.set F_Sharp_6_Out__0__PORT, 1
.set F_Sharp_6_Out__0__SHIFT, 4
.set F_Sharp_6_Out__AG, CYREG_PRT1_AG
.set F_Sharp_6_Out__AMUX, CYREG_PRT1_AMUX
.set F_Sharp_6_Out__BIE, CYREG_PRT1_BIE
.set F_Sharp_6_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set F_Sharp_6_Out__BYP, CYREG_PRT1_BYP
.set F_Sharp_6_Out__CTL, CYREG_PRT1_CTL
.set F_Sharp_6_Out__DM0, CYREG_PRT1_DM0
.set F_Sharp_6_Out__DM1, CYREG_PRT1_DM1
.set F_Sharp_6_Out__DM2, CYREG_PRT1_DM2
.set F_Sharp_6_Out__DR, CYREG_PRT1_DR
.set F_Sharp_6_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set F_Sharp_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set F_Sharp_6_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set F_Sharp_6_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set F_Sharp_6_Out__MASK, 0x10
.set F_Sharp_6_Out__PORT, 1
.set F_Sharp_6_Out__PRT, CYREG_PRT1_PRT
.set F_Sharp_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set F_Sharp_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set F_Sharp_6_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set F_Sharp_6_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set F_Sharp_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set F_Sharp_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set F_Sharp_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set F_Sharp_6_Out__PS, CYREG_PRT1_PS
.set F_Sharp_6_Out__SHIFT, 4
.set F_Sharp_6_Out__SLW, CYREG_PRT1_SLW

/* G_6_Out */
.set G_6_Out__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set G_6_Out__0__MASK, 0x20
.set G_6_Out__0__PC, CYREG_PRT0_PC5
.set G_6_Out__0__PORT, 0
.set G_6_Out__0__SHIFT, 5
.set G_6_Out__AG, CYREG_PRT0_AG
.set G_6_Out__AMUX, CYREG_PRT0_AMUX
.set G_6_Out__BIE, CYREG_PRT0_BIE
.set G_6_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set G_6_Out__BYP, CYREG_PRT0_BYP
.set G_6_Out__CTL, CYREG_PRT0_CTL
.set G_6_Out__DM0, CYREG_PRT0_DM0
.set G_6_Out__DM1, CYREG_PRT0_DM1
.set G_6_Out__DM2, CYREG_PRT0_DM2
.set G_6_Out__DR, CYREG_PRT0_DR
.set G_6_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set G_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set G_6_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set G_6_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set G_6_Out__MASK, 0x20
.set G_6_Out__PORT, 0
.set G_6_Out__PRT, CYREG_PRT0_PRT
.set G_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set G_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set G_6_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set G_6_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set G_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set G_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set G_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set G_6_Out__PS, CYREG_PRT0_PS
.set G_6_Out__SHIFT, 5
.set G_6_Out__SLW, CYREG_PRT0_SLW

/* G_Sharp_6_Out */
.set G_Sharp_6_Out__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set G_Sharp_6_Out__0__MASK, 0x04
.set G_Sharp_6_Out__0__PC, CYREG_PRT1_PC2
.set G_Sharp_6_Out__0__PORT, 1
.set G_Sharp_6_Out__0__SHIFT, 2
.set G_Sharp_6_Out__AG, CYREG_PRT1_AG
.set G_Sharp_6_Out__AMUX, CYREG_PRT1_AMUX
.set G_Sharp_6_Out__BIE, CYREG_PRT1_BIE
.set G_Sharp_6_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set G_Sharp_6_Out__BYP, CYREG_PRT1_BYP
.set G_Sharp_6_Out__CTL, CYREG_PRT1_CTL
.set G_Sharp_6_Out__DM0, CYREG_PRT1_DM0
.set G_Sharp_6_Out__DM1, CYREG_PRT1_DM1
.set G_Sharp_6_Out__DM2, CYREG_PRT1_DM2
.set G_Sharp_6_Out__DR, CYREG_PRT1_DR
.set G_Sharp_6_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set G_Sharp_6_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set G_Sharp_6_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set G_Sharp_6_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set G_Sharp_6_Out__MASK, 0x04
.set G_Sharp_6_Out__PORT, 1
.set G_Sharp_6_Out__PRT, CYREG_PRT1_PRT
.set G_Sharp_6_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set G_Sharp_6_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set G_Sharp_6_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set G_Sharp_6_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set G_Sharp_6_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set G_Sharp_6_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set G_Sharp_6_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set G_Sharp_6_Out__PS, CYREG_PRT1_PS
.set G_Sharp_6_Out__SHIFT, 2
.set G_Sharp_6_Out__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
