# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
