set_min_delay 10 -from clk1 -fall_from port2 -rise_through ff1 -fall_through * -rise_to and1 -ignore_clock_latency -reset_path
