

================================================================
== Vitis HLS Report for 'channel_mult_Pipeline_VITIS_LOOP_63_1'
================================================================
* Date:           Fri Jun 17 13:15:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.483 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  5.640 us|  5.640 us|  141|  141|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |      139|      139|        20|          8|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 8, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_idx = alloca i32 1"   --->   Operation 23 'alloca' 'data_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1171_134_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_134"   --->   Operation 24 'read' 'sext_ln1171_134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1171_133_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_133"   --->   Operation 25 'read' 'sext_ln1171_133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1171_132_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_132"   --->   Operation 26 'read' 'sext_ln1171_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1171_131_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_131"   --->   Operation 27 'read' 'sext_ln1171_131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1171_130_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_130"   --->   Operation 28 'read' 'sext_ln1171_130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1171_129_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_129"   --->   Operation 29 'read' 'sext_ln1171_129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1171_128_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_128"   --->   Operation 30 'read' 'sext_ln1171_128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1171_127_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_127"   --->   Operation 31 'read' 'sext_ln1171_127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1171_126_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_126"   --->   Operation 32 'read' 'sext_ln1171_126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1171_125_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_125"   --->   Operation 33 'read' 'sext_ln1171_125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1171_124_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_124"   --->   Operation 34 'read' 'sext_ln1171_124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1171_123_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_123"   --->   Operation 35 'read' 'sext_ln1171_123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1171_122_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_122"   --->   Operation 36 'read' 'sext_ln1171_122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1171_121_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_121"   --->   Operation 37 'read' 'sext_ln1171_121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1171_120_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_120"   --->   Operation 38 'read' 'sext_ln1171_120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1171_119_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_119"   --->   Operation 39 'read' 'sext_ln1171_119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1171_118_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_118"   --->   Operation 40 'read' 'sext_ln1171_118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171_117_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_117"   --->   Operation 41 'read' 'sext_ln1171_117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_116_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_116"   --->   Operation 42 'read' 'sext_ln1171_116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1171_115_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_115"   --->   Operation 43 'read' 'sext_ln1171_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1171_114_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_114"   --->   Operation 44 'read' 'sext_ln1171_114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_113_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_113"   --->   Operation 45 'read' 'sext_ln1171_113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1171_112_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_112"   --->   Operation 46 'read' 'sext_ln1171_112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_111_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_111"   --->   Operation 47 'read' 'sext_ln1171_111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1171_110_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_110"   --->   Operation 48 'read' 'sext_ln1171_110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1171_109_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_109"   --->   Operation 49 'read' 'sext_ln1171_109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171_108_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_108"   --->   Operation 50 'read' 'sext_ln1171_108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1171_107_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_107"   --->   Operation 51 'read' 'sext_ln1171_107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1171_106_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_106"   --->   Operation 52 'read' 'sext_ln1171_106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_105_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_105"   --->   Operation 53 'read' 'sext_ln1171_105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_104_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_104"   --->   Operation 54 'read' 'sext_ln1171_104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1171_103_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_103"   --->   Operation 55 'read' 'sext_ln1171_103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1171_102_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_102"   --->   Operation 56 'read' 'sext_ln1171_102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1171_101_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_101"   --->   Operation 57 'read' 'sext_ln1171_101_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1171_100_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_100"   --->   Operation 58 'read' 'sext_ln1171_100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1171_99_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_99"   --->   Operation 59 'read' 'sext_ln1171_99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1171_98_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_98"   --->   Operation 60 'read' 'sext_ln1171_98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1171_97_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_97"   --->   Operation 61 'read' 'sext_ln1171_97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1171_96_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_96"   --->   Operation 62 'read' 'sext_ln1171_96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1171_95_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_95"   --->   Operation 63 'read' 'sext_ln1171_95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1171_94_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_94"   --->   Operation 64 'read' 'sext_ln1171_94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_93_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_93"   --->   Operation 65 'read' 'sext_ln1171_93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1171_92_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_92"   --->   Operation 66 'read' 'sext_ln1171_92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1171_91_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_91"   --->   Operation 67 'read' 'sext_ln1171_91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1171_90_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_90"   --->   Operation 68 'read' 'sext_ln1171_90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1171_89_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_89"   --->   Operation 69 'read' 'sext_ln1171_89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1171_88_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_88"   --->   Operation 70 'read' 'sext_ln1171_88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1171_87_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_87"   --->   Operation 71 'read' 'sext_ln1171_87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1171_86_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_86"   --->   Operation 72 'read' 'sext_ln1171_86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_85_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_85"   --->   Operation 73 'read' 'sext_ln1171_85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1171_84_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_84"   --->   Operation 74 'read' 'sext_ln1171_84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_83_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_83"   --->   Operation 75 'read' 'sext_ln1171_83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1171_82_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_82"   --->   Operation 76 'read' 'sext_ln1171_82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1171_81_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_81"   --->   Operation 77 'read' 'sext_ln1171_81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1171_80_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_80"   --->   Operation 78 'read' 'sext_ln1171_80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1171_79_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_79"   --->   Operation 79 'read' 'sext_ln1171_79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1171_78_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_78"   --->   Operation 80 'read' 'sext_ln1171_78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171_77_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_77"   --->   Operation 81 'read' 'sext_ln1171_77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1171_76_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_76"   --->   Operation 82 'read' 'sext_ln1171_76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_75"   --->   Operation 83 'read' 'sext_ln1171_75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1171_74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_74"   --->   Operation 84 'read' 'sext_ln1171_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_73_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_73"   --->   Operation 85 'read' 'sext_ln1171_73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_72_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_72"   --->   Operation 86 'read' 'sext_ln1171_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1171_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171"   --->   Operation 87 'read' 'sext_ln1171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_134_cast = sext i16 %sext_ln1171_134_read"   --->   Operation 88 'sext' 'sext_ln1171_134_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_133_cast = sext i16 %sext_ln1171_133_read"   --->   Operation 89 'sext' 'sext_ln1171_133_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171_132_cast = sext i16 %sext_ln1171_132_read"   --->   Operation 90 'sext' 'sext_ln1171_132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171_131_cast = sext i16 %sext_ln1171_131_read"   --->   Operation 91 'sext' 'sext_ln1171_131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1171_130_cast = sext i16 %sext_ln1171_130_read"   --->   Operation 92 'sext' 'sext_ln1171_130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_129_cast = sext i16 %sext_ln1171_129_read"   --->   Operation 93 'sext' 'sext_ln1171_129_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1171_128_cast = sext i16 %sext_ln1171_128_read"   --->   Operation 94 'sext' 'sext_ln1171_128_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1171_127_cast = sext i16 %sext_ln1171_127_read"   --->   Operation 95 'sext' 'sext_ln1171_127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1171_126_cast = sext i16 %sext_ln1171_126_read"   --->   Operation 96 'sext' 'sext_ln1171_126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1171_125_cast = sext i16 %sext_ln1171_125_read"   --->   Operation 97 'sext' 'sext_ln1171_125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1171_124_cast = sext i16 %sext_ln1171_124_read"   --->   Operation 98 'sext' 'sext_ln1171_124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_123_cast = sext i16 %sext_ln1171_123_read"   --->   Operation 99 'sext' 'sext_ln1171_123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171_122_cast = sext i16 %sext_ln1171_122_read"   --->   Operation 100 'sext' 'sext_ln1171_122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1171_121_cast = sext i16 %sext_ln1171_121_read"   --->   Operation 101 'sext' 'sext_ln1171_121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1171_120_cast = sext i16 %sext_ln1171_120_read"   --->   Operation 102 'sext' 'sext_ln1171_120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_119_cast = sext i16 %sext_ln1171_119_read"   --->   Operation 103 'sext' 'sext_ln1171_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1171_118_cast = sext i16 %sext_ln1171_118_read"   --->   Operation 104 'sext' 'sext_ln1171_118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_117_cast = sext i16 %sext_ln1171_117_read"   --->   Operation 105 'sext' 'sext_ln1171_117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_116_cast = sext i16 %sext_ln1171_116_read"   --->   Operation 106 'sext' 'sext_ln1171_116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1171_115_cast = sext i16 %sext_ln1171_115_read"   --->   Operation 107 'sext' 'sext_ln1171_115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_114_cast = sext i16 %sext_ln1171_114_read"   --->   Operation 108 'sext' 'sext_ln1171_114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1171_113_cast = sext i16 %sext_ln1171_113_read"   --->   Operation 109 'sext' 'sext_ln1171_113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1171_112_cast = sext i16 %sext_ln1171_112_read"   --->   Operation 110 'sext' 'sext_ln1171_112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171_111_cast = sext i16 %sext_ln1171_111_read"   --->   Operation 111 'sext' 'sext_ln1171_111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171_110_cast = sext i16 %sext_ln1171_110_read"   --->   Operation 112 'sext' 'sext_ln1171_110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_109_cast = sext i16 %sext_ln1171_109_read"   --->   Operation 113 'sext' 'sext_ln1171_109_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_108_cast = sext i16 %sext_ln1171_108_read"   --->   Operation 114 'sext' 'sext_ln1171_108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_107_cast = sext i16 %sext_ln1171_107_read"   --->   Operation 115 'sext' 'sext_ln1171_107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1171_106_cast = sext i16 %sext_ln1171_106_read"   --->   Operation 116 'sext' 'sext_ln1171_106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_105_cast = sext i16 %sext_ln1171_105_read"   --->   Operation 117 'sext' 'sext_ln1171_105_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1171_104_cast = sext i16 %sext_ln1171_104_read"   --->   Operation 118 'sext' 'sext_ln1171_104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1171_103_cast = sext i16 %sext_ln1171_103_read"   --->   Operation 119 'sext' 'sext_ln1171_103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_102_cast = sext i16 %sext_ln1171_102_read"   --->   Operation 120 'sext' 'sext_ln1171_102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1171_101_cast = sext i16 %sext_ln1171_101_read"   --->   Operation 121 'sext' 'sext_ln1171_101_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1171_100_cast = sext i16 %sext_ln1171_100_read"   --->   Operation 122 'sext' 'sext_ln1171_100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1171_99_cast = sext i16 %sext_ln1171_99_read"   --->   Operation 123 'sext' 'sext_ln1171_99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1171_98_cast = sext i16 %sext_ln1171_98_read"   --->   Operation 124 'sext' 'sext_ln1171_98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1171_97_cast = sext i16 %sext_ln1171_97_read"   --->   Operation 125 'sext' 'sext_ln1171_97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1171_96_cast = sext i16 %sext_ln1171_96_read"   --->   Operation 126 'sext' 'sext_ln1171_96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1171_95_cast = sext i16 %sext_ln1171_95_read"   --->   Operation 127 'sext' 'sext_ln1171_95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1171_94_cast = sext i16 %sext_ln1171_94_read"   --->   Operation 128 'sext' 'sext_ln1171_94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1171_93_cast = sext i16 %sext_ln1171_93_read"   --->   Operation 129 'sext' 'sext_ln1171_93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1171_92_cast = sext i16 %sext_ln1171_92_read"   --->   Operation 130 'sext' 'sext_ln1171_92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1171_91_cast = sext i16 %sext_ln1171_91_read"   --->   Operation 131 'sext' 'sext_ln1171_91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1171_90_cast = sext i16 %sext_ln1171_90_read"   --->   Operation 132 'sext' 'sext_ln1171_90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_89_cast = sext i16 %sext_ln1171_89_read"   --->   Operation 133 'sext' 'sext_ln1171_89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1171_88_cast = sext i16 %sext_ln1171_88_read"   --->   Operation 134 'sext' 'sext_ln1171_88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1171_87_cast = sext i16 %sext_ln1171_87_read"   --->   Operation 135 'sext' 'sext_ln1171_87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_86_cast = sext i16 %sext_ln1171_86_read"   --->   Operation 136 'sext' 'sext_ln1171_86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1171_85_cast = sext i16 %sext_ln1171_85_read"   --->   Operation 137 'sext' 'sext_ln1171_85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1171_84_cast = sext i16 %sext_ln1171_84_read"   --->   Operation 138 'sext' 'sext_ln1171_84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1171_83_cast = sext i16 %sext_ln1171_83_read"   --->   Operation 139 'sext' 'sext_ln1171_83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1171_82_cast = sext i16 %sext_ln1171_82_read"   --->   Operation 140 'sext' 'sext_ln1171_82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1171_81_cast = sext i16 %sext_ln1171_81_read"   --->   Operation 141 'sext' 'sext_ln1171_81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1171_80_cast = sext i16 %sext_ln1171_80_read"   --->   Operation 142 'sext' 'sext_ln1171_80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1171_79_cast = sext i16 %sext_ln1171_79_read"   --->   Operation 143 'sext' 'sext_ln1171_79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1171_78_cast = sext i16 %sext_ln1171_78_read"   --->   Operation 144 'sext' 'sext_ln1171_78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1171_77_cast = sext i16 %sext_ln1171_77_read"   --->   Operation 145 'sext' 'sext_ln1171_77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_76_cast = sext i16 %sext_ln1171_76_read"   --->   Operation 146 'sext' 'sext_ln1171_76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1171_75_cast = sext i16 %sext_ln1171_75_read"   --->   Operation 147 'sext' 'sext_ln1171_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1171_74_cast = sext i16 %sext_ln1171_74_read"   --->   Operation 148 'sext' 'sext_ln1171_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1171_73_cast = sext i16 %sext_ln1171_73_read"   --->   Operation 149 'sext' 'sext_ln1171_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171_72_cast = sext i16 %sext_ln1171_72_read"   --->   Operation 150 'sext' 'sext_ln1171_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1171_cast = sext i16 %sext_ln1171_read"   --->   Operation 151 'sext' 'sext_ln1171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %channel_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %data_idx"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader324.i"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%data_idx_3 = load i5 %data_idx" [src/MIMO.cpp:63]   --->   Operation 157 'load' 'data_idx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.75ns)   --->   "%icmp_ln63 = icmp_eq  i5 %data_idx_3, i5 16" [src/MIMO.cpp:63]   --->   Operation 159 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 160 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.78ns)   --->   "%data_idx_4 = add i5 %data_idx_3, i5 1" [src/MIMO.cpp:63]   --->   Operation 161 'add' 'data_idx_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split338.i, void %channel_mult.exit.exitStub" [src/MIMO.cpp:63]   --->   Operation 162 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 %data_idx_4, i5 %data_idx" [src/MIMO.cpp:63]   --->   Operation 163 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 164 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_0 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 164 'read' 'DATA_TEMP_V_0' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_2 : Operation 165 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 165 'read' 'DATA_TEMP_V_1' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i16 %DATA_TEMP_V_0"   --->   Operation 166 'sext' 'sext_ln1171_135' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 167 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast"   --->   Operation 167 'mul' 'mul_ln717' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast"   --->   Operation 168 'mul' 'mul_ln717_8' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast"   --->   Operation 169 'mul' 'mul_ln717_9' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast"   --->   Operation 170 'mul' 'mul_ln717_10' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 171 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast"   --->   Operation 171 'mul' 'mul_ln717_11' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast"   --->   Operation 172 'mul' 'mul_ln717_12' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast"   --->   Operation 173 'mul' 'mul_ln717_13' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast"   --->   Operation 174 'mul' 'mul_ln717_14' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 175 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 175 'read' 'DATA_TEMP_V_2' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 176 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 176 'read' 'DATA_TEMP_V_3' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 177 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast"   --->   Operation 177 'mul' 'mul_ln717' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i16 %DATA_TEMP_V_1"   --->   Operation 178 'sext' 'sext_ln1171_136' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 179 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast"   --->   Operation 179 'mul' 'mul_ln1245' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast"   --->   Operation 180 'mul' 'mul_ln717_8' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_62)   --->   "%mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast"   --->   Operation 181 'mul' 'mul_ln1245_62' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast"   --->   Operation 182 'mul' 'mul_ln717_9' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_69)   --->   "%mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast"   --->   Operation 183 'mul' 'mul_ln1245_69' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast"   --->   Operation 184 'mul' 'mul_ln717_10' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_76)   --->   "%mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast"   --->   Operation 185 'mul' 'mul_ln1245_76' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast"   --->   Operation 186 'mul' 'mul_ln717_11' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_83)   --->   "%mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast"   --->   Operation 187 'mul' 'mul_ln1245_83' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast"   --->   Operation 188 'mul' 'mul_ln717_12' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_90)   --->   "%mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast"   --->   Operation 189 'mul' 'mul_ln1245_90' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast"   --->   Operation 190 'mul' 'mul_ln717_13' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_97)   --->   "%mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast"   --->   Operation 191 'mul' 'mul_ln1245_97' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast"   --->   Operation 192 'mul' 'mul_ln717_14' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_104)   --->   "%mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast"   --->   Operation 193 'mul' 'mul_ln1245_104' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 194 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 194 'read' 'DATA_TEMP_V_4' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 195 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 195 'read' 'DATA_TEMP_V_5' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 196 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast"   --->   Operation 196 'mul' 'mul_ln717' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast"   --->   Operation 197 'mul' 'mul_ln1245' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i16 %DATA_TEMP_V_2"   --->   Operation 198 'sext' 'sext_ln1171_137' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 199 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_56)   --->   "%mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast"   --->   Operation 199 'mul' 'mul_ln1245_56' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast"   --->   Operation 200 'mul' 'mul_ln717_8' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_62)   --->   "%mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast"   --->   Operation 201 'mul' 'mul_ln1245_62' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_63)   --->   "%mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast"   --->   Operation 202 'mul' 'mul_ln1245_63' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast"   --->   Operation 203 'mul' 'mul_ln717_9' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_69)   --->   "%mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast"   --->   Operation 204 'mul' 'mul_ln1245_69' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_70)   --->   "%mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast"   --->   Operation 205 'mul' 'mul_ln1245_70' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast"   --->   Operation 206 'mul' 'mul_ln717_10' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_76)   --->   "%mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast"   --->   Operation 207 'mul' 'mul_ln1245_76' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_77)   --->   "%mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast"   --->   Operation 208 'mul' 'mul_ln1245_77' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast"   --->   Operation 209 'mul' 'mul_ln717_11' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_83)   --->   "%mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast"   --->   Operation 210 'mul' 'mul_ln1245_83' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_84)   --->   "%mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast"   --->   Operation 211 'mul' 'mul_ln1245_84' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast"   --->   Operation 212 'mul' 'mul_ln717_12' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_90)   --->   "%mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast"   --->   Operation 213 'mul' 'mul_ln1245_90' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_91)   --->   "%mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast"   --->   Operation 214 'mul' 'mul_ln1245_91' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast"   --->   Operation 215 'mul' 'mul_ln717_13' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_97)   --->   "%mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast"   --->   Operation 216 'mul' 'mul_ln1245_97' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_98)   --->   "%mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast"   --->   Operation 217 'mul' 'mul_ln1245_98' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast"   --->   Operation 218 'mul' 'mul_ln717_14' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_104)   --->   "%mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast"   --->   Operation 219 'mul' 'mul_ln1245_104' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_105)   --->   "%mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast"   --->   Operation 220 'mul' 'mul_ln1245_105' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 221 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 221 'read' 'DATA_TEMP_V_6' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 222 [1/1] (1.64ns)   --->   "%DATA_TEMP_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 222 'read' 'DATA_TEMP_V_7' <Predicate = (!icmp_ln63)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 223 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast"   --->   Operation 223 'mul' 'mul_ln717' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23"   --->   Operation 224 'partselect' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 225 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast"   --->   Operation 226 'mul' 'mul_ln1245' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln1"   --->   Operation 227 'add' 'add_ln1245' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_56)   --->   "%mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast"   --->   Operation 228 'mul' 'mul_ln1245_56' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i16 %DATA_TEMP_V_3"   --->   Operation 229 'sext' 'sext_ln1171_138' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 230 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_57)   --->   "%mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast"   --->   Operation 230 'mul' 'mul_ln1245_57' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast"   --->   Operation 231 'mul' 'mul_ln717_8' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_8, i32 8, i32 23"   --->   Operation 232 'partselect' 'tmp_67' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%and_ln737_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0"   --->   Operation 233 'bitconcatenate' 'and_ln737_60' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_62)   --->   "%mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast"   --->   Operation 234 'mul' 'mul_ln1245_62' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_62 = add i24 %mul_ln1245_62, i24 %and_ln737_60"   --->   Operation 235 'add' 'add_ln1245_62' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_63)   --->   "%mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast"   --->   Operation 236 'mul' 'mul_ln1245_63' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_64)   --->   "%mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast"   --->   Operation 237 'mul' 'mul_ln1245_64' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast"   --->   Operation 238 'mul' 'mul_ln717_9' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_9, i32 8, i32 23"   --->   Operation 239 'partselect' 'tmp_74' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%and_ln737_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0"   --->   Operation 240 'bitconcatenate' 'and_ln737_67' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_69)   --->   "%mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast"   --->   Operation 241 'mul' 'mul_ln1245_69' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_69 = add i24 %mul_ln1245_69, i24 %and_ln737_67"   --->   Operation 242 'add' 'add_ln1245_69' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_70)   --->   "%mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast"   --->   Operation 243 'mul' 'mul_ln1245_70' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 244 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_71)   --->   "%mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast"   --->   Operation 244 'mul' 'mul_ln1245_71' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast"   --->   Operation 245 'mul' 'mul_ln717_10' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_10, i32 8, i32 23"   --->   Operation 246 'partselect' 'tmp_81' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%and_ln737_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0"   --->   Operation 247 'bitconcatenate' 'and_ln737_74' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_76)   --->   "%mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast"   --->   Operation 248 'mul' 'mul_ln1245_76' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_76 = add i24 %mul_ln1245_76, i24 %and_ln737_74"   --->   Operation 249 'add' 'add_ln1245_76' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 250 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_77)   --->   "%mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast"   --->   Operation 250 'mul' 'mul_ln1245_77' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 251 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_78)   --->   "%mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast"   --->   Operation 251 'mul' 'mul_ln1245_78' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 252 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast"   --->   Operation 252 'mul' 'mul_ln717_11' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_11, i32 8, i32 23"   --->   Operation 253 'partselect' 'tmp_88' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%and_ln737_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0"   --->   Operation 254 'bitconcatenate' 'and_ln737_81' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_83)   --->   "%mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast"   --->   Operation 255 'mul' 'mul_ln1245_83' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_83 = add i24 %mul_ln1245_83, i24 %and_ln737_81"   --->   Operation 256 'add' 'add_ln1245_83' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 257 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_84)   --->   "%mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast"   --->   Operation 257 'mul' 'mul_ln1245_84' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 258 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_85)   --->   "%mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast"   --->   Operation 258 'mul' 'mul_ln1245_85' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast"   --->   Operation 259 'mul' 'mul_ln717_12' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_12, i32 8, i32 23"   --->   Operation 260 'partselect' 'tmp_95' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%and_ln737_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0"   --->   Operation 261 'bitconcatenate' 'and_ln737_88' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_90)   --->   "%mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast"   --->   Operation 262 'mul' 'mul_ln1245_90' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 263 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_90 = add i24 %mul_ln1245_90, i24 %and_ln737_88"   --->   Operation 263 'add' 'add_ln1245_90' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 264 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_91)   --->   "%mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast"   --->   Operation 264 'mul' 'mul_ln1245_91' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 265 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_92)   --->   "%mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast"   --->   Operation 265 'mul' 'mul_ln1245_92' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 266 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast"   --->   Operation 266 'mul' 'mul_ln717_13' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_13, i32 8, i32 23"   --->   Operation 267 'partselect' 'tmp_102' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%and_ln737_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0"   --->   Operation 268 'bitconcatenate' 'and_ln737_95' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_97)   --->   "%mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast"   --->   Operation 269 'mul' 'mul_ln1245_97' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_97 = add i24 %mul_ln1245_97, i24 %and_ln737_95"   --->   Operation 270 'add' 'add_ln1245_97' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_98)   --->   "%mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast"   --->   Operation 271 'mul' 'mul_ln1245_98' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 272 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_99)   --->   "%mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast"   --->   Operation 272 'mul' 'mul_ln1245_99' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 273 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast"   --->   Operation 273 'mul' 'mul_ln717_14' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_14, i32 8, i32 23"   --->   Operation 274 'partselect' 'tmp_109' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%and_ln737_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0"   --->   Operation 275 'bitconcatenate' 'and_ln737_102' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_104)   --->   "%mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast"   --->   Operation 276 'mul' 'mul_ln1245_104' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 277 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_104 = add i24 %mul_ln1245_104, i24 %and_ln737_102"   --->   Operation 277 'add' 'add_ln1245_104' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 278 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_105)   --->   "%mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast"   --->   Operation 278 'mul' 'mul_ln1245_105' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 279 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_106)   --->   "%mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast"   --->   Operation 279 'mul' 'mul_ln1245_106' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 280 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %mul_ln1245, i24 %and_ln1"   --->   Operation 280 'add' 'add_ln1245' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23"   --->   Operation 281 'partselect' 'tmp_61' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%and_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0"   --->   Operation 282 'bitconcatenate' 'and_ln737_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_56)   --->   "%mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast"   --->   Operation 283 'mul' 'mul_ln1245_56' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 284 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_56 = add i24 %mul_ln1245_56, i24 %and_ln737_s"   --->   Operation 284 'add' 'add_ln1245_56' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 285 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_57)   --->   "%mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast"   --->   Operation 285 'mul' 'mul_ln1245_57' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i16 %DATA_TEMP_V_4"   --->   Operation 286 'sext' 'sext_ln1171_139' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 287 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_58)   --->   "%mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast"   --->   Operation 287 'mul' 'mul_ln1245_58' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 288 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_62 = add i24 %mul_ln1245_62, i24 %and_ln737_60"   --->   Operation 288 'add' 'add_ln1245_62' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_62, i32 8, i32 23"   --->   Operation 289 'partselect' 'tmp_68' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%and_ln737_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0"   --->   Operation 290 'bitconcatenate' 'and_ln737_61' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_63)   --->   "%mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast"   --->   Operation 291 'mul' 'mul_ln1245_63' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_63 = add i24 %mul_ln1245_63, i24 %and_ln737_61"   --->   Operation 292 'add' 'add_ln1245_63' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 293 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_64)   --->   "%mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast"   --->   Operation 293 'mul' 'mul_ln1245_64' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 294 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_65)   --->   "%mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast"   --->   Operation 294 'mul' 'mul_ln1245_65' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_69 = add i24 %mul_ln1245_69, i24 %and_ln737_67"   --->   Operation 295 'add' 'add_ln1245_69' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_69, i32 8, i32 23"   --->   Operation 296 'partselect' 'tmp_75' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%and_ln737_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0"   --->   Operation 297 'bitconcatenate' 'and_ln737_68' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 298 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_70)   --->   "%mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast"   --->   Operation 298 'mul' 'mul_ln1245_70' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 299 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_70 = add i24 %mul_ln1245_70, i24 %and_ln737_68"   --->   Operation 299 'add' 'add_ln1245_70' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 300 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_71)   --->   "%mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast"   --->   Operation 300 'mul' 'mul_ln1245_71' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 301 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_72)   --->   "%mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast"   --->   Operation 301 'mul' 'mul_ln1245_72' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_76 = add i24 %mul_ln1245_76, i24 %and_ln737_74"   --->   Operation 302 'add' 'add_ln1245_76' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_76, i32 8, i32 23"   --->   Operation 303 'partselect' 'tmp_82' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%and_ln737_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0"   --->   Operation 304 'bitconcatenate' 'and_ln737_75' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_77)   --->   "%mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast"   --->   Operation 305 'mul' 'mul_ln1245_77' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 306 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_77 = add i24 %mul_ln1245_77, i24 %and_ln737_75"   --->   Operation 306 'add' 'add_ln1245_77' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 307 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_78)   --->   "%mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast"   --->   Operation 307 'mul' 'mul_ln1245_78' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 308 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_79)   --->   "%mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast"   --->   Operation 308 'mul' 'mul_ln1245_79' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_83 = add i24 %mul_ln1245_83, i24 %and_ln737_81"   --->   Operation 309 'add' 'add_ln1245_83' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_83, i32 8, i32 23"   --->   Operation 310 'partselect' 'tmp_89' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%and_ln737_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0"   --->   Operation 311 'bitconcatenate' 'and_ln737_82' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_84)   --->   "%mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast"   --->   Operation 312 'mul' 'mul_ln1245_84' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 313 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_84 = add i24 %mul_ln1245_84, i24 %and_ln737_82"   --->   Operation 313 'add' 'add_ln1245_84' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_85)   --->   "%mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast"   --->   Operation 314 'mul' 'mul_ln1245_85' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 315 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_86)   --->   "%mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast"   --->   Operation 315 'mul' 'mul_ln1245_86' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 316 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_90 = add i24 %mul_ln1245_90, i24 %and_ln737_88"   --->   Operation 316 'add' 'add_ln1245_90' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_90, i32 8, i32 23"   --->   Operation 317 'partselect' 'tmp_96' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%and_ln737_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0"   --->   Operation 318 'bitconcatenate' 'and_ln737_89' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_91)   --->   "%mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast"   --->   Operation 319 'mul' 'mul_ln1245_91' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 320 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_91 = add i24 %mul_ln1245_91, i24 %and_ln737_89"   --->   Operation 320 'add' 'add_ln1245_91' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 321 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_92)   --->   "%mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast"   --->   Operation 321 'mul' 'mul_ln1245_92' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 322 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_93)   --->   "%mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast"   --->   Operation 322 'mul' 'mul_ln1245_93' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 323 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_97 = add i24 %mul_ln1245_97, i24 %and_ln737_95"   --->   Operation 323 'add' 'add_ln1245_97' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_97, i32 8, i32 23"   --->   Operation 324 'partselect' 'tmp_103' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%and_ln737_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0"   --->   Operation 325 'bitconcatenate' 'and_ln737_96' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 326 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_98)   --->   "%mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast"   --->   Operation 326 'mul' 'mul_ln1245_98' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 327 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_98 = add i24 %mul_ln1245_98, i24 %and_ln737_96"   --->   Operation 327 'add' 'add_ln1245_98' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 328 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_99)   --->   "%mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast"   --->   Operation 328 'mul' 'mul_ln1245_99' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 329 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_100)   --->   "%mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast"   --->   Operation 329 'mul' 'mul_ln1245_100' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 330 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_104 = add i24 %mul_ln1245_104, i24 %and_ln737_102"   --->   Operation 330 'add' 'add_ln1245_104' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_104, i32 8, i32 23"   --->   Operation 331 'partselect' 'tmp_110' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%and_ln737_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0"   --->   Operation 332 'bitconcatenate' 'and_ln737_103' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 333 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_105)   --->   "%mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast"   --->   Operation 333 'mul' 'mul_ln1245_105' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 334 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_105 = add i24 %mul_ln1245_105, i24 %and_ln737_103"   --->   Operation 334 'add' 'add_ln1245_105' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 335 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_106)   --->   "%mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast"   --->   Operation 335 'mul' 'mul_ln1245_106' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 336 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_107)   --->   "%mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast"   --->   Operation 336 'mul' 'mul_ln1245_107' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 337 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_56 = add i24 %mul_ln1245_56, i24 %and_ln737_s"   --->   Operation 337 'add' 'add_ln1245_56' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_56, i32 8, i32 23"   --->   Operation 338 'partselect' 'tmp_62' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%and_ln737_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0"   --->   Operation 339 'bitconcatenate' 'and_ln737_55' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_57)   --->   "%mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast"   --->   Operation 340 'mul' 'mul_ln1245_57' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 341 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_57 = add i24 %mul_ln1245_57, i24 %and_ln737_55"   --->   Operation 341 'add' 'add_ln1245_57' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 342 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_58)   --->   "%mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast"   --->   Operation 342 'mul' 'mul_ln1245_58' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i16 %DATA_TEMP_V_5"   --->   Operation 343 'sext' 'sext_ln1171_140' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 344 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_59)   --->   "%mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast"   --->   Operation 344 'mul' 'mul_ln1245_59' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 345 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_63 = add i24 %mul_ln1245_63, i24 %and_ln737_61"   --->   Operation 345 'add' 'add_ln1245_63' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_63, i32 8, i32 23"   --->   Operation 346 'partselect' 'tmp_69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%and_ln737_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0"   --->   Operation 347 'bitconcatenate' 'and_ln737_62' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_64)   --->   "%mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast"   --->   Operation 348 'mul' 'mul_ln1245_64' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_64 = add i24 %mul_ln1245_64, i24 %and_ln737_62"   --->   Operation 349 'add' 'add_ln1245_64' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 350 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_65)   --->   "%mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast"   --->   Operation 350 'mul' 'mul_ln1245_65' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 351 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_66)   --->   "%mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast"   --->   Operation 351 'mul' 'mul_ln1245_66' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 352 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_70 = add i24 %mul_ln1245_70, i24 %and_ln737_68"   --->   Operation 352 'add' 'add_ln1245_70' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_70, i32 8, i32 23"   --->   Operation 353 'partselect' 'tmp_76' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%and_ln737_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0"   --->   Operation 354 'bitconcatenate' 'and_ln737_69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 355 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_71)   --->   "%mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast"   --->   Operation 355 'mul' 'mul_ln1245_71' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 356 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_71 = add i24 %mul_ln1245_71, i24 %and_ln737_69"   --->   Operation 356 'add' 'add_ln1245_71' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_72)   --->   "%mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast"   --->   Operation 357 'mul' 'mul_ln1245_72' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_73)   --->   "%mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast"   --->   Operation 358 'mul' 'mul_ln1245_73' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 359 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_77 = add i24 %mul_ln1245_77, i24 %and_ln737_75"   --->   Operation 359 'add' 'add_ln1245_77' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_77, i32 8, i32 23"   --->   Operation 360 'partselect' 'tmp_83' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%and_ln737_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0"   --->   Operation 361 'bitconcatenate' 'and_ln737_76' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_78)   --->   "%mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast"   --->   Operation 362 'mul' 'mul_ln1245_78' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 363 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_78 = add i24 %mul_ln1245_78, i24 %and_ln737_76"   --->   Operation 363 'add' 'add_ln1245_78' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 364 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_79)   --->   "%mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast"   --->   Operation 364 'mul' 'mul_ln1245_79' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 365 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_80)   --->   "%mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast"   --->   Operation 365 'mul' 'mul_ln1245_80' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 366 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_84 = add i24 %mul_ln1245_84, i24 %and_ln737_82"   --->   Operation 366 'add' 'add_ln1245_84' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_84, i32 8, i32 23"   --->   Operation 367 'partselect' 'tmp_90' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%and_ln737_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0"   --->   Operation 368 'bitconcatenate' 'and_ln737_83' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 369 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_85)   --->   "%mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast"   --->   Operation 369 'mul' 'mul_ln1245_85' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_85 = add i24 %mul_ln1245_85, i24 %and_ln737_83"   --->   Operation 370 'add' 'add_ln1245_85' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 371 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_86)   --->   "%mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast"   --->   Operation 371 'mul' 'mul_ln1245_86' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 372 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_87)   --->   "%mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast"   --->   Operation 372 'mul' 'mul_ln1245_87' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 373 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_91 = add i24 %mul_ln1245_91, i24 %and_ln737_89"   --->   Operation 373 'add' 'add_ln1245_91' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_91, i32 8, i32 23"   --->   Operation 374 'partselect' 'tmp_97' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%and_ln737_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0"   --->   Operation 375 'bitconcatenate' 'and_ln737_90' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 376 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_92)   --->   "%mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast"   --->   Operation 376 'mul' 'mul_ln1245_92' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 377 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_92 = add i24 %mul_ln1245_92, i24 %and_ln737_90"   --->   Operation 377 'add' 'add_ln1245_92' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 378 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_93)   --->   "%mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast"   --->   Operation 378 'mul' 'mul_ln1245_93' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 379 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_94)   --->   "%mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast"   --->   Operation 379 'mul' 'mul_ln1245_94' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 380 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_98 = add i24 %mul_ln1245_98, i24 %and_ln737_96"   --->   Operation 380 'add' 'add_ln1245_98' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_98, i32 8, i32 23"   --->   Operation 381 'partselect' 'tmp_104' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%and_ln737_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0"   --->   Operation 382 'bitconcatenate' 'and_ln737_97' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_99)   --->   "%mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast"   --->   Operation 383 'mul' 'mul_ln1245_99' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 384 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_99 = add i24 %mul_ln1245_99, i24 %and_ln737_97"   --->   Operation 384 'add' 'add_ln1245_99' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 385 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_100)   --->   "%mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast"   --->   Operation 385 'mul' 'mul_ln1245_100' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 386 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_101)   --->   "%mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast"   --->   Operation 386 'mul' 'mul_ln1245_101' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 387 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_105 = add i24 %mul_ln1245_105, i24 %and_ln737_103"   --->   Operation 387 'add' 'add_ln1245_105' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_105, i32 8, i32 23"   --->   Operation 388 'partselect' 'tmp_111' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%and_ln737_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0"   --->   Operation 389 'bitconcatenate' 'and_ln737_104' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 390 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_106)   --->   "%mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast"   --->   Operation 390 'mul' 'mul_ln1245_106' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 391 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_106 = add i24 %mul_ln1245_106, i24 %and_ln737_104"   --->   Operation 391 'add' 'add_ln1245_106' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 392 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_107)   --->   "%mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast"   --->   Operation 392 'mul' 'mul_ln1245_107' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 393 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_108)   --->   "%mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast"   --->   Operation 393 'mul' 'mul_ln1245_108' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 394 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_57 = add i24 %mul_ln1245_57, i24 %and_ln737_55"   --->   Operation 394 'add' 'add_ln1245_57' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_57, i32 8, i32 23"   --->   Operation 395 'partselect' 'tmp_63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%and_ln737_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0"   --->   Operation 396 'bitconcatenate' 'and_ln737_56' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 397 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_58)   --->   "%mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast"   --->   Operation 397 'mul' 'mul_ln1245_58' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 398 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_58 = add i24 %mul_ln1245_58, i24 %and_ln737_56"   --->   Operation 398 'add' 'add_ln1245_58' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 399 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_59)   --->   "%mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast"   --->   Operation 399 'mul' 'mul_ln1245_59' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 400 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_64 = add i24 %mul_ln1245_64, i24 %and_ln737_62"   --->   Operation 400 'add' 'add_ln1245_64' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_64, i32 8, i32 23"   --->   Operation 401 'partselect' 'tmp_70' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%and_ln737_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0"   --->   Operation 402 'bitconcatenate' 'and_ln737_63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_65)   --->   "%mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast"   --->   Operation 403 'mul' 'mul_ln1245_65' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 404 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_65 = add i24 %mul_ln1245_65, i24 %and_ln737_63"   --->   Operation 404 'add' 'add_ln1245_65' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 405 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_66)   --->   "%mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast"   --->   Operation 405 'mul' 'mul_ln1245_66' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 406 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_71 = add i24 %mul_ln1245_71, i24 %and_ln737_69"   --->   Operation 406 'add' 'add_ln1245_71' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_71, i32 8, i32 23"   --->   Operation 407 'partselect' 'tmp_77' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%and_ln737_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0"   --->   Operation 408 'bitconcatenate' 'and_ln737_70' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 409 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_72)   --->   "%mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast"   --->   Operation 409 'mul' 'mul_ln1245_72' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 410 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_72 = add i24 %mul_ln1245_72, i24 %and_ln737_70"   --->   Operation 410 'add' 'add_ln1245_72' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 411 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_73)   --->   "%mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast"   --->   Operation 411 'mul' 'mul_ln1245_73' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 412 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_78 = add i24 %mul_ln1245_78, i24 %and_ln737_76"   --->   Operation 412 'add' 'add_ln1245_78' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_78, i32 8, i32 23"   --->   Operation 413 'partselect' 'tmp_84' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%and_ln737_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0"   --->   Operation 414 'bitconcatenate' 'and_ln737_77' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 415 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_79)   --->   "%mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast"   --->   Operation 415 'mul' 'mul_ln1245_79' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 416 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_79 = add i24 %mul_ln1245_79, i24 %and_ln737_77"   --->   Operation 416 'add' 'add_ln1245_79' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 417 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_80)   --->   "%mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast"   --->   Operation 417 'mul' 'mul_ln1245_80' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 418 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_85 = add i24 %mul_ln1245_85, i24 %and_ln737_83"   --->   Operation 418 'add' 'add_ln1245_85' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_85, i32 8, i32 23"   --->   Operation 419 'partselect' 'tmp_91' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%and_ln737_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0"   --->   Operation 420 'bitconcatenate' 'and_ln737_84' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_86)   --->   "%mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast"   --->   Operation 421 'mul' 'mul_ln1245_86' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 422 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_86 = add i24 %mul_ln1245_86, i24 %and_ln737_84"   --->   Operation 422 'add' 'add_ln1245_86' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 423 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_87)   --->   "%mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast"   --->   Operation 423 'mul' 'mul_ln1245_87' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_92 = add i24 %mul_ln1245_92, i24 %and_ln737_90"   --->   Operation 424 'add' 'add_ln1245_92' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_92, i32 8, i32 23"   --->   Operation 425 'partselect' 'tmp_98' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%and_ln737_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0"   --->   Operation 426 'bitconcatenate' 'and_ln737_91' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 427 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_93)   --->   "%mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast"   --->   Operation 427 'mul' 'mul_ln1245_93' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 428 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_93 = add i24 %mul_ln1245_93, i24 %and_ln737_91"   --->   Operation 428 'add' 'add_ln1245_93' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 429 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_94)   --->   "%mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast"   --->   Operation 429 'mul' 'mul_ln1245_94' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 430 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_99 = add i24 %mul_ln1245_99, i24 %and_ln737_97"   --->   Operation 430 'add' 'add_ln1245_99' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_99, i32 8, i32 23"   --->   Operation 431 'partselect' 'tmp_105' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%and_ln737_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0"   --->   Operation 432 'bitconcatenate' 'and_ln737_98' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_100)   --->   "%mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast"   --->   Operation 433 'mul' 'mul_ln1245_100' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 434 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_100 = add i24 %mul_ln1245_100, i24 %and_ln737_98"   --->   Operation 434 'add' 'add_ln1245_100' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 435 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_101)   --->   "%mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast"   --->   Operation 435 'mul' 'mul_ln1245_101' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 436 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_106 = add i24 %mul_ln1245_106, i24 %and_ln737_104"   --->   Operation 436 'add' 'add_ln1245_106' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_106, i32 8, i32 23"   --->   Operation 437 'partselect' 'tmp_112' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%and_ln737_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0"   --->   Operation 438 'bitconcatenate' 'and_ln737_105' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 439 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_107)   --->   "%mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast"   --->   Operation 439 'mul' 'mul_ln1245_107' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 440 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_107 = add i24 %mul_ln1245_107, i24 %and_ln737_105"   --->   Operation 440 'add' 'add_ln1245_107' <Predicate = (!icmp_ln63)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 441 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_108)   --->   "%mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast"   --->   Operation 441 'mul' 'mul_ln1245_108' <Predicate = (!icmp_ln63)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 442 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_58 = add i24 %mul_ln1245_58, i24 %and_ln737_56"   --->   Operation 442 'add' 'add_ln1245_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_58, i32 8, i32 23"   --->   Operation 443 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%and_ln737_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0"   --->   Operation 444 'bitconcatenate' 'and_ln737_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 445 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_59)   --->   "%mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast"   --->   Operation 445 'mul' 'mul_ln1245_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 446 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_59 = add i24 %mul_ln1245_59, i24 %and_ln737_57"   --->   Operation 446 'add' 'add_ln1245_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i16 %DATA_TEMP_V_6"   --->   Operation 447 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_60)   --->   "%mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast"   --->   Operation 448 'mul' 'mul_ln1245_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 449 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_65 = add i24 %mul_ln1245_65, i24 %and_ln737_63"   --->   Operation 449 'add' 'add_ln1245_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_65, i32 8, i32 23"   --->   Operation 450 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%and_ln737_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0"   --->   Operation 451 'bitconcatenate' 'and_ln737_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_66)   --->   "%mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast"   --->   Operation 452 'mul' 'mul_ln1245_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 453 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_66 = add i24 %mul_ln1245_66, i24 %and_ln737_64"   --->   Operation 453 'add' 'add_ln1245_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 454 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_67)   --->   "%mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast"   --->   Operation 454 'mul' 'mul_ln1245_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 455 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_72 = add i24 %mul_ln1245_72, i24 %and_ln737_70"   --->   Operation 455 'add' 'add_ln1245_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_72, i32 8, i32 23"   --->   Operation 456 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%and_ln737_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0"   --->   Operation 457 'bitconcatenate' 'and_ln737_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_73)   --->   "%mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast"   --->   Operation 458 'mul' 'mul_ln1245_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 459 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_73 = add i24 %mul_ln1245_73, i24 %and_ln737_71"   --->   Operation 459 'add' 'add_ln1245_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 460 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_74)   --->   "%mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast"   --->   Operation 460 'mul' 'mul_ln1245_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 461 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_79 = add i24 %mul_ln1245_79, i24 %and_ln737_77"   --->   Operation 461 'add' 'add_ln1245_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_79, i32 8, i32 23"   --->   Operation 462 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%and_ln737_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0"   --->   Operation 463 'bitconcatenate' 'and_ln737_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_80)   --->   "%mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast"   --->   Operation 464 'mul' 'mul_ln1245_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 465 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_80 = add i24 %mul_ln1245_80, i24 %and_ln737_78"   --->   Operation 465 'add' 'add_ln1245_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 466 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_81)   --->   "%mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast"   --->   Operation 466 'mul' 'mul_ln1245_81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 467 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_86 = add i24 %mul_ln1245_86, i24 %and_ln737_84"   --->   Operation 467 'add' 'add_ln1245_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_86, i32 8, i32 23"   --->   Operation 468 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%and_ln737_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0"   --->   Operation 469 'bitconcatenate' 'and_ln737_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_87)   --->   "%mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast"   --->   Operation 470 'mul' 'mul_ln1245_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 471 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_87 = add i24 %mul_ln1245_87, i24 %and_ln737_85"   --->   Operation 471 'add' 'add_ln1245_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 472 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_88)   --->   "%mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast"   --->   Operation 472 'mul' 'mul_ln1245_88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 473 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_93 = add i24 %mul_ln1245_93, i24 %and_ln737_91"   --->   Operation 473 'add' 'add_ln1245_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_93, i32 8, i32 23"   --->   Operation 474 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%and_ln737_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0"   --->   Operation 475 'bitconcatenate' 'and_ln737_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 476 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_94)   --->   "%mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast"   --->   Operation 476 'mul' 'mul_ln1245_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 477 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_94 = add i24 %mul_ln1245_94, i24 %and_ln737_92"   --->   Operation 477 'add' 'add_ln1245_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 478 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_95)   --->   "%mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast"   --->   Operation 478 'mul' 'mul_ln1245_95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 479 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_100 = add i24 %mul_ln1245_100, i24 %and_ln737_98"   --->   Operation 479 'add' 'add_ln1245_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_100, i32 8, i32 23"   --->   Operation 480 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%and_ln737_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0"   --->   Operation 481 'bitconcatenate' 'and_ln737_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_101)   --->   "%mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast"   --->   Operation 482 'mul' 'mul_ln1245_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 483 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_101 = add i24 %mul_ln1245_101, i24 %and_ln737_99"   --->   Operation 483 'add' 'add_ln1245_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 484 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_102)   --->   "%mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast"   --->   Operation 484 'mul' 'mul_ln1245_102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 485 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_107 = add i24 %mul_ln1245_107, i24 %and_ln737_105"   --->   Operation 485 'add' 'add_ln1245_107' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_107, i32 8, i32 23"   --->   Operation 486 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%and_ln737_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0"   --->   Operation 487 'bitconcatenate' 'and_ln737_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 488 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_108)   --->   "%mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast"   --->   Operation 488 'mul' 'mul_ln1245_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 489 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_108 = add i24 %mul_ln1245_108, i24 %and_ln737_106"   --->   Operation 489 'add' 'add_ln1245_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 490 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_109)   --->   "%mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast"   --->   Operation 490 'mul' 'mul_ln1245_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.99>
ST_10 : Operation 491 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_59 = add i24 %mul_ln1245_59, i24 %and_ln737_57"   --->   Operation 491 'add' 'add_ln1245_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_59, i32 8, i32 23"   --->   Operation 492 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 493 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_60)   --->   "%mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast"   --->   Operation 493 'mul' 'mul_ln1245_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i16 %DATA_TEMP_V_7"   --->   Operation 494 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 495 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_61)   --->   "%mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast"   --->   Operation 495 'mul' 'mul_ln1245_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 496 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_66 = add i24 %mul_ln1245_66, i24 %and_ln737_64"   --->   Operation 496 'add' 'add_ln1245_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_66, i32 8, i32 23"   --->   Operation 497 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_67)   --->   "%mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast"   --->   Operation 498 'mul' 'mul_ln1245_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 499 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_68)   --->   "%mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast"   --->   Operation 499 'mul' 'mul_ln1245_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 500 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_73 = add i24 %mul_ln1245_73, i24 %and_ln737_71"   --->   Operation 500 'add' 'add_ln1245_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_73, i32 8, i32 23"   --->   Operation 501 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_74)   --->   "%mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast"   --->   Operation 502 'mul' 'mul_ln1245_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 503 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_75)   --->   "%mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast"   --->   Operation 503 'mul' 'mul_ln1245_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 504 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_80 = add i24 %mul_ln1245_80, i24 %and_ln737_78"   --->   Operation 504 'add' 'add_ln1245_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_80, i32 8, i32 23"   --->   Operation 505 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_81)   --->   "%mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast"   --->   Operation 506 'mul' 'mul_ln1245_81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 507 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_82)   --->   "%mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast"   --->   Operation 507 'mul' 'mul_ln1245_82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 508 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_87 = add i24 %mul_ln1245_87, i24 %and_ln737_85"   --->   Operation 508 'add' 'add_ln1245_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_87, i32 8, i32 23"   --->   Operation 509 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 510 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_88)   --->   "%mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast"   --->   Operation 510 'mul' 'mul_ln1245_88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 511 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_89)   --->   "%mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast"   --->   Operation 511 'mul' 'mul_ln1245_89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 512 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_94 = add i24 %mul_ln1245_94, i24 %and_ln737_92"   --->   Operation 512 'add' 'add_ln1245_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_94, i32 8, i32 23"   --->   Operation 513 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 514 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_95)   --->   "%mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast"   --->   Operation 514 'mul' 'mul_ln1245_95' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 515 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_96)   --->   "%mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast"   --->   Operation 515 'mul' 'mul_ln1245_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 516 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_101 = add i24 %mul_ln1245_101, i24 %and_ln737_99"   --->   Operation 516 'add' 'add_ln1245_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_101, i32 8, i32 23"   --->   Operation 517 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 518 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_102)   --->   "%mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast"   --->   Operation 518 'mul' 'mul_ln1245_102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 519 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_103)   --->   "%mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast"   --->   Operation 519 'mul' 'mul_ln1245_103' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 520 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_108 = add i24 %mul_ln1245_108, i24 %and_ln737_106"   --->   Operation 520 'add' 'add_ln1245_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_108, i32 8, i32 23"   --->   Operation 521 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 522 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_109)   --->   "%mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast"   --->   Operation 522 'mul' 'mul_ln1245_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 523 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_110)   --->   "%mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast"   --->   Operation 523 'mul' 'mul_ln1245_110' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%and_ln737_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0"   --->   Operation 524 'bitconcatenate' 'and_ln737_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_60)   --->   "%mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast"   --->   Operation 525 'mul' 'mul_ln1245_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 526 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_60 = add i24 %mul_ln1245_60, i24 %and_ln737_58"   --->   Operation 526 'add' 'add_ln1245_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 527 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_61)   --->   "%mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast"   --->   Operation 527 'mul' 'mul_ln1245_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%and_ln737_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0"   --->   Operation 528 'bitconcatenate' 'and_ln737_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_67)   --->   "%mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast"   --->   Operation 529 'mul' 'mul_ln1245_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 530 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_67 = add i24 %mul_ln1245_67, i24 %and_ln737_65"   --->   Operation 530 'add' 'add_ln1245_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 531 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_68)   --->   "%mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast"   --->   Operation 531 'mul' 'mul_ln1245_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%and_ln737_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0"   --->   Operation 532 'bitconcatenate' 'and_ln737_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_74)   --->   "%mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast"   --->   Operation 533 'mul' 'mul_ln1245_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 534 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_74 = add i24 %mul_ln1245_74, i24 %and_ln737_72"   --->   Operation 534 'add' 'add_ln1245_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 535 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_75)   --->   "%mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast"   --->   Operation 535 'mul' 'mul_ln1245_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%and_ln737_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0"   --->   Operation 536 'bitconcatenate' 'and_ln737_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_81)   --->   "%mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast"   --->   Operation 537 'mul' 'mul_ln1245_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 538 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_81 = add i24 %mul_ln1245_81, i24 %and_ln737_79"   --->   Operation 538 'add' 'add_ln1245_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 539 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_82)   --->   "%mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast"   --->   Operation 539 'mul' 'mul_ln1245_82' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%and_ln737_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0"   --->   Operation 540 'bitconcatenate' 'and_ln737_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_88)   --->   "%mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast"   --->   Operation 541 'mul' 'mul_ln1245_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 542 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_88 = add i24 %mul_ln1245_88, i24 %and_ln737_86"   --->   Operation 542 'add' 'add_ln1245_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 543 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_89)   --->   "%mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast"   --->   Operation 543 'mul' 'mul_ln1245_89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%and_ln737_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0"   --->   Operation 544 'bitconcatenate' 'and_ln737_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_95)   --->   "%mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast"   --->   Operation 545 'mul' 'mul_ln1245_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 546 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_95 = add i24 %mul_ln1245_95, i24 %and_ln737_93"   --->   Operation 546 'add' 'add_ln1245_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 547 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_96)   --->   "%mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast"   --->   Operation 547 'mul' 'mul_ln1245_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%and_ln737_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0"   --->   Operation 548 'bitconcatenate' 'and_ln737_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_102)   --->   "%mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast"   --->   Operation 549 'mul' 'mul_ln1245_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 550 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_102 = add i24 %mul_ln1245_102, i24 %and_ln737_100"   --->   Operation 550 'add' 'add_ln1245_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 551 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_103)   --->   "%mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast"   --->   Operation 551 'mul' 'mul_ln1245_103' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%and_ln737_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0"   --->   Operation 552 'bitconcatenate' 'and_ln737_107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 553 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_109)   --->   "%mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast"   --->   Operation 553 'mul' 'mul_ln1245_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 554 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_109 = add i24 %mul_ln1245_109, i24 %and_ln737_107"   --->   Operation 554 'add' 'add_ln1245_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 555 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_110)   --->   "%mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast"   --->   Operation 555 'mul' 'mul_ln1245_110' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 556 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_60 = add i24 %mul_ln1245_60, i24 %and_ln737_58"   --->   Operation 556 'add' 'add_ln1245_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_60, i32 8, i32 23"   --->   Operation 557 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%and_ln737_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0"   --->   Operation 558 'bitconcatenate' 'and_ln737_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 559 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_61)   --->   "%mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast"   --->   Operation 559 'mul' 'mul_ln1245_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 560 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_61 = add i24 %mul_ln1245_61, i24 %and_ln737_59"   --->   Operation 560 'add' 'add_ln1245_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 561 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_67 = add i24 %mul_ln1245_67, i24 %and_ln737_65"   --->   Operation 561 'add' 'add_ln1245_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_67, i32 8, i32 23"   --->   Operation 562 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%and_ln737_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0"   --->   Operation 563 'bitconcatenate' 'and_ln737_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_68)   --->   "%mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast"   --->   Operation 564 'mul' 'mul_ln1245_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 565 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_68 = add i24 %mul_ln1245_68, i24 %and_ln737_66"   --->   Operation 565 'add' 'add_ln1245_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 566 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_74 = add i24 %mul_ln1245_74, i24 %and_ln737_72"   --->   Operation 566 'add' 'add_ln1245_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_74, i32 8, i32 23"   --->   Operation 567 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%and_ln737_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0"   --->   Operation 568 'bitconcatenate' 'and_ln737_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 569 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_75)   --->   "%mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast"   --->   Operation 569 'mul' 'mul_ln1245_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 570 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_75 = add i24 %mul_ln1245_75, i24 %and_ln737_73"   --->   Operation 570 'add' 'add_ln1245_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 571 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_81 = add i24 %mul_ln1245_81, i24 %and_ln737_79"   --->   Operation 571 'add' 'add_ln1245_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_81, i32 8, i32 23"   --->   Operation 572 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%and_ln737_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0"   --->   Operation 573 'bitconcatenate' 'and_ln737_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 574 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_82)   --->   "%mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast"   --->   Operation 574 'mul' 'mul_ln1245_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 575 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_82 = add i24 %mul_ln1245_82, i24 %and_ln737_80"   --->   Operation 575 'add' 'add_ln1245_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 576 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_88 = add i24 %mul_ln1245_88, i24 %and_ln737_86"   --->   Operation 576 'add' 'add_ln1245_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_88, i32 8, i32 23"   --->   Operation 577 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%and_ln737_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0"   --->   Operation 578 'bitconcatenate' 'and_ln737_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_89)   --->   "%mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast"   --->   Operation 579 'mul' 'mul_ln1245_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 580 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_89 = add i24 %mul_ln1245_89, i24 %and_ln737_87"   --->   Operation 580 'add' 'add_ln1245_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 581 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_95 = add i24 %mul_ln1245_95, i24 %and_ln737_93"   --->   Operation 581 'add' 'add_ln1245_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_95, i32 8, i32 23"   --->   Operation 582 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%and_ln737_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0"   --->   Operation 583 'bitconcatenate' 'and_ln737_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_96)   --->   "%mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast"   --->   Operation 584 'mul' 'mul_ln1245_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 585 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_96 = add i24 %mul_ln1245_96, i24 %and_ln737_94"   --->   Operation 585 'add' 'add_ln1245_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 586 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_102 = add i24 %mul_ln1245_102, i24 %and_ln737_100"   --->   Operation 586 'add' 'add_ln1245_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_102, i32 8, i32 23"   --->   Operation 587 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%and_ln737_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0"   --->   Operation 588 'bitconcatenate' 'and_ln737_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 589 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_103)   --->   "%mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast"   --->   Operation 589 'mul' 'mul_ln1245_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 590 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_103 = add i24 %mul_ln1245_103, i24 %and_ln737_101"   --->   Operation 590 'add' 'add_ln1245_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 591 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_109 = add i24 %mul_ln1245_109, i24 %and_ln737_107"   --->   Operation 591 'add' 'add_ln1245_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_109, i32 8, i32 23"   --->   Operation 592 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%and_ln737_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0"   --->   Operation 593 'bitconcatenate' 'and_ln737_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_110)   --->   "%mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast"   --->   Operation 594 'mul' 'mul_ln1245_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 595 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_110 = add i24 %mul_ln1245_110, i24 %and_ln737_108"   --->   Operation 595 'add' 'add_ln1245_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 622 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 622 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.48>
ST_13 : Operation 596 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_61 = add i24 %mul_ln1245_61, i24 %and_ln737_59"   --->   Operation 596 'add' 'add_ln1245_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_61, i32 8, i32 23"   --->   Operation 597 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 598 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_13 : Operation 599 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_68 = add i24 %mul_ln1245_68, i24 %and_ln737_66"   --->   Operation 599 'add' 'add_ln1245_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_68, i32 8, i32 23"   --->   Operation 600 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 601 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_75 = add i24 %mul_ln1245_75, i24 %and_ln737_73"   --->   Operation 601 'add' 'add_ln1245_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_75, i32 8, i32 23"   --->   Operation 602 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 603 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_82 = add i24 %mul_ln1245_82, i24 %and_ln737_80"   --->   Operation 603 'add' 'add_ln1245_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_82, i32 8, i32 23"   --->   Operation 604 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 605 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_89 = add i24 %mul_ln1245_89, i24 %and_ln737_87"   --->   Operation 605 'add' 'add_ln1245_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_89, i32 8, i32 23"   --->   Operation 606 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 607 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_96 = add i24 %mul_ln1245_96, i24 %and_ln737_94"   --->   Operation 607 'add' 'add_ln1245_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_96, i32 8, i32 23"   --->   Operation 608 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 609 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_103 = add i24 %mul_ln1245_103, i24 %and_ln737_101"   --->   Operation 609 'add' 'add_ln1245_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_103, i32 8, i32 23"   --->   Operation 610 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 611 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_110 = add i24 %mul_ln1245_110, i24 %and_ln737_108"   --->   Operation 611 'add' 'add_ln1245_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_110, i32 8, i32 23"   --->   Operation 612 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.83>
ST_14 : Operation 613 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_8" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 613 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 614 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_9" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 614 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 1.83>
ST_16 : Operation 615 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_s" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 615 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 1.83>
ST_17 : Operation 616 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_1" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 616 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 1.83>
ST_18 : Operation 617 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_2" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 617 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 1.83>
ST_19 : Operation 618 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_3" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 618 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 20 <SV = 19> <Delay = 1.83>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/MIMO.cpp:48]   --->   Operation 619 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_4" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 620 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader324.i"   --->   Operation 621 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('data_idx') [68]  (0 ns)
	'load' operation ('data_idx', src/MIMO.cpp:63) on local variable 'data_idx' [203]  (0 ns)
	'add' operation ('data_idx', src/MIMO.cpp:63) [207]  (0.789 ns)
	'store' operation ('store_ln63', src/MIMO.cpp:63) of variable 'data_idx', src/MIMO.cpp:63 on local variable 'data_idx' [475]  (0.427 ns)

 <State 2>: 2.18ns
The critical path consists of the following:
	fifo read operation ('DATA_TEMP.V[0]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [211]  (1.65 ns)
	'mul' operation of DSP[220] ('mul_ln717') [220]  (0.535 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	fifo read operation ('DATA_TEMP.V[2]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [213]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	fifo read operation ('DATA_TEMP.V[4]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [215]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	fifo read operation ('DATA_TEMP.V[6]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [217]  (1.65 ns)

 <State 6>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[225] ('add_ln1245') [225]  (0.645 ns)
	'add' operation of DSP[230] ('add_ln1245_56') [230]  (0.645 ns)

 <State 7>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[230] ('add_ln1245_56') [230]  (0.645 ns)
	'add' operation of DSP[235] ('add_ln1245_57') [235]  (0.645 ns)

 <State 8>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[235] ('add_ln1245_57') [235]  (0.645 ns)
	'add' operation of DSP[240] ('add_ln1245_58') [240]  (0.645 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[240] ('add_ln1245_58') [240]  (0.645 ns)
	'add' operation of DSP[245] ('add_ln1245_59') [245]  (0.645 ns)

 <State 10>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[250] ('mul_ln1245_60') [249]  (0.996 ns)

 <State 11>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[255] ('mul_ln1245_61') [254]  (0.996 ns)

 <State 12>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[250] ('add_ln1245_60') [250]  (0.645 ns)
	'add' operation of DSP[255] ('add_ln1245_61') [255]  (0.645 ns)

 <State 13>: 2.48ns
The critical path consists of the following:
	'add' operation of DSP[255] ('add_ln1245_61') [255]  (0.645 ns)
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [257]  (1.84 ns)

 <State 14>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [288]  (1.84 ns)

 <State 15>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [319]  (1.84 ns)

 <State 16>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [350]  (1.84 ns)

 <State 17>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [381]  (1.84 ns)

 <State 18>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [412]  (1.84 ns)

 <State 19>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [443]  (1.84 ns)

 <State 20>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [474]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
