#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 14 22:48:22 2019
# Process ID: 4200
# Current directory: C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.runs/synth_1/top_module.vds
# Journal file: C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 249.504 ; gain = 24.234
Command: synth_design -top top_module -part xa7a35tcpg236-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 361.602 ; gain = 100.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/top_module.vhd:27]
INFO: [Synth 8-3491] module 'display_7_segmentos' declared at 'C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:14' bound to instance 'display_7_segmentos_0' of component 'display_7_segmentos' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/top_module.vhd:86]
INFO: [Synth 8-638] synthesizing module 'display_7_segmentos' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'display_7_segmentos' (1#1) [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/decoder.vhd:25]
	Parameter freq bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:15' bound to instance 'clk_div100HZ' of component 'clk_div' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/top_module.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:25]
	Parameter freq bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:25]
INFO: [Synth 8-3491] module 'score_controller' declared at 'C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:16' bound to instance 'score_controller_i' of component 'score_controller' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/top_module.vhd:108]
INFO: [Synth 8-638] synthesizing module 'score_controller' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:27]
	Parameter freq bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:15' bound to instance 'clk_div10HZ' of component 'clk_div' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:135]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:25]
	Parameter freq bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (2#1) [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/imports/new/clk_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'score_controller' (3#1) [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top_module' (4#1) [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/top_module.vhd:27]
WARNING: [Synth 8-3331] design display_7_segmentos has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 414.473 ; gain = 152.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 414.473 ; gain = 152.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]
Finished Parsing XDC File [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 745.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcpg236-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'score_state_current_reg' in module 'score_controller'
WARNING: [Synth 8-6014] Unused sequential element score_state_next_reg was removed.  [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:74]
INFO: [Synth 8-5544] ROM "s_score2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_score1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element s_score1_reg was removed.  [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element s_score2_reg was removed.  [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  start1 |                              000 |                              100
                playing1 |                              001 |                              010
                    win1 |                              010 |                              000
                playing2 |                              011 |                              011
                    win2 |                              100 |                              001
                  start2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'score_state_current_reg' using encoding 'sequential' in module 'score_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_7_segmentos 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module score_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div100HZ/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div100HZ/s_clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "score_controller_i/clk_div10HZ/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "score_controller_i/clk_div10HZ/s_clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element score_controller_i/s_score1_reg was removed.  [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element score_controller_i/s_score2_reg was removed.  [C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.srcs/sources_1/new/score_controller.vhd:76]
WARNING: [Synth 8-3917] design top_module has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port an[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 745.273 ; gain = 483.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 756.996 ; gain = 495.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     4|
|4     |LUT2   |     2|
|5     |LUT3   |    10|
|6     |LUT4   |    15|
|7     |LUT5   |    27|
|8     |LUT6   |    12|
|9     |FDCE   |    31|
|10    |FDPE   |     1|
|11    |FDRE   |    64|
|12    |IBUF   |     4|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |   214|
|2     |  clk_div100HZ       |clk_div                 |    54|
|3     |  score_controller_i |score_controller        |   128|
|4     |    clk_div10HZ      |clk_div__parameterized1 |    52|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 757.762 ; gain = 165.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 757.762 ; gain = 496.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:58 . Memory (MB): peak = 757.762 ; gain = 508.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jhon/Desktop/RTL_ping_pong/RTL_ping_pong.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 757.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 14 22:50:55 2019...
