5 17 1fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (define4.vcd) 2 -o (define4.cdd) 2 -I (./include) 2 -v (define4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 define4.v 10 27 1 
2 1 13 15 15 100010 1 0 1008 0 0 32 48 1 0
2 2 13 15 15 c000c 2 1 100c 0 0 1 1 b
2 3 13 15 15 c0010 3 8 128c 1 2 1 18 0 1 1 0 1 0
2 4 13 15 15 80008 0 1 1410 0 0 1 1 a
2 5 13 15 15 80010 3 36 e 3 4
1 b 1 12 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 13 60008 1 0 0 0 1 17 1 1 0 1 0 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 define4.v 15 25 1 
