// Seed: 3379476938
module module_0;
  assign id_0 = id_0 && 1'h0;
  type_6(
      id_1, 'b0, 1, 1
  );
  logic id_2;
  logic id_3;
  assign id_0 = id_0;
  logic id_4;
  always @(posedge id_1 - 1 or posedge id_3) id_0 <= id_0 + 1;
  logic id_5;
  assign id_1 = 'b0;
endmodule
module module_1 (
    output id_0
);
  logic id_1 = id_1 ? 1 : 1 - 1 ? 1 : id_1;
endmodule
