$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # in0 [31:0] $end
  $var wire 32 $ in1 [31:0] $end
  $var wire 1 % sel $end
  $var wire 32 & out [31:0] $end
  $scope module mux $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire 32 # in0 [31:0] $end
   $var wire 32 $ in1 [31:0] $end
   $var wire 1 % sel $end
   $var wire 32 & out [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end



  $var wire 32 ) in0 [31:0] $end
  $var wire 32 * in1 [31:0] $end
  $var wire 1 + sel $end
  $var wire 32 , out [31:0] $end
  $scope module mux $end
   $var wire 32 - DATA_WIDTH [31:0] $end
   $var wire 32 ) in0 [31:0] $end
   $var wire 32 * in1 [31:0] $end
   $var wire 1 + sel $end
   $var wire 32 , out [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


