#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55c10d9d3410 .scope module, "sprite_tb" "sprite_tb" 2 2;
 .timescale -9 -12;
L_0x55c10da36050 .functor BUFZ 1, v0x55c10da5aee0_0, C4<0>, C4<0>, C4<0>;
v0x55c10da5c000_0 .var "ADDRESS", 9 0;
v0x55c10da5c110_0 .var "CLK", 0 0;
v0x55c10da5c1b0_0 .var "DATA_IN", 15 0;
v0x55c10da5c2b0_0 .net "H_tick", 0 0, L_0x55c10da6d400;  1 drivers
v0x55c10da5c380_0 .var "INPUT_PINS", 7 0;
v0x55c10da5c420_0 .var "RSTb", 0 0;
v0x55c10da5c4c0_0 .net "V_tick", 0 0, L_0x55c10da6d770;  1 drivers
v0x55c10da5c590_0 .var "WR", 0 0;
L_0x7f241995e018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55c10da5c660_0 .net/2u *"_ivl_0", 9 0, L_0x7f241995e018;  1 drivers
L_0x7f241995e0f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55c10da5c700_0 .net/2u *"_ivl_10", 9 0, L_0x7f241995e0f0;  1 drivers
v0x55c10da5c7a0_0 .net *"_ivl_12", 0 0, L_0x55c10da6d5e0;  1 drivers
L_0x7f241995e138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c10da5c860_0 .net/2u *"_ivl_14", 0 0, L_0x7f241995e138;  1 drivers
L_0x7f241995e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c10da5c940_0 .net/2u *"_ivl_16", 0 0, L_0x7f241995e180;  1 drivers
v0x55c10da5ca20_0 .net *"_ivl_2", 0 0, L_0x55c10da6d2b0;  1 drivers
L_0x7f241995e060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c10da5cae0_0 .net/2u *"_ivl_4", 0 0, L_0x7f241995e060;  1 drivers
L_0x7f241995e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c10da5cbc0_0 .net/2u *"_ivl_6", 0 0, L_0x7f241995e0a8;  1 drivers
v0x55c10da5cca0_0 .net "color_index", 7 0, L_0x55c10da6e6e0;  1 drivers
v0x55c10da5cd90_0 .var "display_x", 9 0;
v0x55c10da5ce60_0 .var "display_y", 9 0;
v0x55c10da5cf30_0 .net "memory_address", 15 0, L_0x55c10da6ec60;  1 drivers
v0x55c10da5d000_0 .var "memory_data", 15 0;
v0x55c10da5d0d0_0 .net "rready", 0 0, L_0x55c10da36050;  1 drivers
v0x55c10da5d1a0_0 .net "rvalid", 0 0, v0x55c10da5aee0_0;  1 drivers
L_0x55c10da6d2b0 .cmp/eq 10, v0x55c10da5cd90_0, L_0x7f241995e018;
L_0x55c10da6d400 .functor MUXZ 1, L_0x7f241995e0a8, L_0x7f241995e060, L_0x55c10da6d2b0, C4<>;
L_0x55c10da6d5e0 .cmp/eq 10, v0x55c10da5ce60_0, L_0x7f241995e0f0;
L_0x55c10da6d770 .functor MUXZ 1, L_0x7f241995e180, L_0x7f241995e138, L_0x55c10da6d5e0, C4<>;
S_0x55c10da27c80 .scope module, "con0" "sprite_controller" 2 33, 3 9 0, S_0x55c10d9d3410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 10 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 1 "V_tick";
    .port_info 6 /INPUT 1 "H_tick";
    .port_info 7 /INPUT 10 "display_x";
    .port_info 8 /INPUT 10 "display_y";
    .port_info 9 /INPUT 1 "re";
    .port_info 10 /OUTPUT 8 "color_index";
    .port_info 11 /OUTPUT 16 "memory_address";
    .port_info 12 /INPUT 16 "memory_data";
    .port_info 13 /OUTPUT 1 "rvalid";
    .port_info 14 /INPUT 1 "rready";
P_0x55c10d9ef060 .param/l "r_begin" 1 3 216, C4<0001>;
P_0x55c10d9ef0a0 .param/l "r_blit_0" 1 3 220, C4<0101>;
P_0x55c10d9ef0e0 .param/l "r_blit_1" 1 3 221, C4<0110>;
P_0x55c10d9ef120 .param/l "r_blit_2" 1 3 222, C4<0111>;
P_0x55c10d9ef160 .param/l "r_blit_3" 1 3 223, C4<1000>;
P_0x55c10d9ef1a0 .param/l "r_finish" 1 3 224, C4<1001>;
P_0x55c10d9ef1e0 .param/l "r_idle" 1 3 215, C4<0000>;
P_0x55c10d9ef220 .param/l "r_load_mem_addr" 1 3 218, C4<0011>;
P_0x55c10d9ef260 .param/l "r_load_sprite_regs" 1 3 217, C4<0010>;
P_0x55c10d9ef2a0 .param/l "r_wait_mem_0" 1 3 219, C4<0100>;
L_0x55c10da20730 .functor BUFZ 16, v0x55c10da5c1b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c10da25330 .functor BUFZ 16, v0x55c10da5c1b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c10da6dfb0 .functor BUFZ 16, v0x55c10da5c1b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c10da6e250 .functor BUFZ 16, v0x55c10da5c1b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c10da6e6e0 .functor BUFZ 8, L_0x55c10da6e470, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c10da6e7f0 .functor BUFZ 8, v0x55c10da59bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c10da6e8f0 .functor BUFZ 8, v0x55c10da59bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c10da6ea00 .functor BUFZ 8, v0x55c10da59bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c10da6eb10 .functor BUFZ 8, v0x55c10da59bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c10da589c0_0 .net "ADDRESS", 9 0, v0x55c10da5c000_0;  1 drivers
v0x55c10da58ac0_0 .net "CLK", 0 0, v0x55c10da5c110_0;  1 drivers
v0x55c10da58b80_0 .net "DATA_IN", 15 0, v0x55c10da5c1b0_0;  1 drivers
v0x55c10da58c20_0 .net "H_tick", 0 0, L_0x55c10da6d400;  alias, 1 drivers
v0x55c10da58ce0_0 .net "RSTb", 0 0, v0x55c10da5c420_0;  1 drivers
v0x55c10da58df0_0 .net "V_tick", 0 0, L_0x55c10da6d770;  alias, 1 drivers
v0x55c10da58eb0_0 .net "WR", 0 0, v0x55c10da5c590_0;  1 drivers
v0x55c10da58f70_0 .net *"_ivl_18", 7 0, L_0x55c10da6e470;  1 drivers
v0x55c10da59050_0 .net *"_ivl_20", 2 0, L_0x55c10da6e550;  1 drivers
L_0x7f241995e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c10da59130_0 .net *"_ivl_23", 1 0, L_0x7f241995e1c8;  1 drivers
v0x55c10da59210_0 .var "active_buffer", 0 0;
v0x55c10da592d0_0 .var "active_buffer_next", 0 0;
v0x55c10da59390_0 .var "aram_WR", 0 0;
v0x55c10da59430_0 .net "aram_in", 15 0, L_0x55c10da6e250;  1 drivers
v0x55c10da59500_0 .net "aram_out", 15 0, L_0x55c10da6e310;  1 drivers
v0x55c10da595d0_0 .net "aram_rd_addr", 7 0, L_0x55c10da6eb10;  1 drivers
v0x55c10da596a0_0 .net "aram_wr_addr", 7 0, L_0x55c10da6e160;  1 drivers
v0x55c10da59770_0 .net "color_index", 7 0, L_0x55c10da6e6e0;  alias, 1 drivers
v0x55c10da59830_0 .var "cur_sprite_data", 15 0;
v0x55c10da59910_0 .var "cur_sprite_data_next", 15 0;
v0x55c10da599f0_0 .var "cur_sprite_palette", 3 0;
v0x55c10da59ad0_0 .var "cur_sprite_palette_next", 3 0;
v0x55c10da59bb0_0 .var "cur_sprite_r", 7 0;
v0x55c10da59c90_0 .var "cur_sprite_r_next", 7 0;
v0x55c10da59d70_0 .var "cur_sprite_v", 7 0;
v0x55c10da59e50_0 .var "cur_sprite_v_next", 7 0;
v0x55c10da59f30_0 .var "cur_sprite_x", 9 0;
v0x55c10da5a010_0 .var "cur_sprite_x_count", 6 0;
v0x55c10da5a0f0_0 .var "cur_sprite_x_count_next", 6 0;
v0x55c10da5a1d0_0 .var "cur_sprite_x_next", 9 0;
v0x55c10da5a2b0_0 .net "display_buffer", 0 0, L_0x55c10da6e3d0;  1 drivers
v0x55c10da5a370_0 .net "display_x", 9 0, v0x55c10da5cd90_0;  1 drivers
v0x55c10da5a450_0 .net "display_y", 9 0, v0x55c10da5ce60_0;  1 drivers
v0x55c10da5a530_0 .var "hram_WR", 0 0;
v0x55c10da5a600_0 .net "hram_in", 15 0, L_0x55c10da6dfb0;  1 drivers
v0x55c10da5a6d0_0 .net "hram_out", 15 0, L_0x55c10da6e0d0;  1 drivers
v0x55c10da5a7a0_0 .net "hram_rd_addr", 7 0, L_0x55c10da6ea00;  1 drivers
v0x55c10da5a870_0 .net "hram_wr_addr", 7 0, L_0x55c10da6dec0;  1 drivers
v0x55c10da5a940_0 .net "memory_address", 15 0, L_0x55c10da6ec60;  alias, 1 drivers
v0x55c10da5aa00_0 .net "memory_data", 15 0, v0x55c10da5d000_0;  1 drivers
v0x55c10da5aae0_0 .var "r_state", 3 0;
v0x55c10da5abc0_0 .var "r_state_next", 3 0;
L_0x7f241995e210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c10da5aca0_0 .net "re", 0 0, L_0x7f241995e210;  1 drivers
v0x55c10da5ad60_0 .net "rready", 0 0, L_0x55c10da36050;  alias, 1 drivers
v0x55c10da5ae20_0 .net "rvalid", 0 0, v0x55c10da5aee0_0;  alias, 1 drivers
v0x55c10da5aee0_0 .var "rvalid_r", 0 0;
v0x55c10da5afa0 .array "scanline_rd_addr", 0 1, 9 0;
v0x55c10da5b0e0 .array "scanline_rd_data", 0 1;
v0x55c10da5b0e0_0 .net v0x55c10da5b0e0 0, 7 0, L_0x55c10da23f00; 1 drivers
v0x55c10da5b0e0_1 .net v0x55c10da5b0e0 1, 7 0, L_0x55c10da22ad0; 1 drivers
v0x55c10da5b1e0 .array "scanline_wr", 0 1, 0 0;
v0x55c10da5b2e0 .array "scanline_wr_addr", 0 1, 9 0;
v0x55c10da5b3e0 .array "scanline_wr_data", 0 1, 7 0;
v0x55c10da5b4e0_0 .var "sprite_addr_r", 17 0;
v0x55c10da5b580_0 .var "sprite_addr_r_next", 17 0;
v0x55c10da5b640_0 .var "xram_WR", 0 0;
v0x55c10da5b710_0 .net "xram_in", 15 0, L_0x55c10da20730;  1 drivers
v0x55c10da5b7e0_0 .net "xram_out", 15 0, L_0x55c10da1eb60;  1 drivers
v0x55c10da5b8b0_0 .net "xram_rd_addr", 7 0, L_0x55c10da6e7f0;  1 drivers
v0x55c10da5b980_0 .net "xram_wr_addr", 7 0, L_0x55c10da6dac0;  1 drivers
v0x55c10da5ba50_0 .var "yram_WR", 0 0;
v0x55c10da5bb20_0 .net "yram_in", 15 0, L_0x55c10da25330;  1 drivers
v0x55c10da5bbf0_0 .net "yram_out", 15 0, L_0x55c10da3abe0;  1 drivers
v0x55c10da5bcc0_0 .net "yram_rd_addr", 7 0, L_0x55c10da6e8f0;  1 drivers
v0x55c10da5bd90_0 .net "yram_wr_addr", 7 0, L_0x55c10da6dcf0;  1 drivers
E_0x55c10da18d10 .event anyedge, v0x55c10da59210_0, v0x55c10da5a370_0, v0x55c10da5a2b0_0;
E_0x55c10da19fc0/0 .event anyedge, v0x55c10da5aae0_0, v0x55c10da59210_0, v0x55c10da59bb0_0, v0x55c10da5b4e0_0;
E_0x55c10da19fc0/1 .event anyedge, v0x55c10da59f30_0, v0x55c10da5a2b0_0, v0x55c10da5a370_0, v0x55c10da59d70_0;
E_0x55c10da19fc0/2 .event anyedge, v0x55c10da5a010_0, v0x55c10da599f0_0, v0x55c10da59830_0, v0x55c10da58c20_0;
E_0x55c10da19fc0/3 .event anyedge, v0x55c10da57740_0, v0x55c10da58360_0, v0x55c10da5a450_0, v0x55c10da553d0_0;
E_0x55c10da19fc0/4 .event anyedge, v0x55c10da22bf0_0, v0x55c10da5ad60_0, v0x55c10da5aa00_0;
E_0x55c10da19fc0 .event/or E_0x55c10da19fc0/0, E_0x55c10da19fc0/1, E_0x55c10da19fc0/2, E_0x55c10da19fc0/3, E_0x55c10da19fc0/4;
E_0x55c10da19490 .event anyedge, v0x55c10da589c0_0, v0x55c10da58eb0_0;
L_0x55c10da6dac0 .part v0x55c10da5c000_0, 0, 8;
L_0x55c10da6dcf0 .part v0x55c10da5c000_0, 0, 8;
L_0x55c10da6dec0 .part v0x55c10da5c000_0, 0, 8;
L_0x55c10da6e160 .part v0x55c10da5c000_0, 0, 8;
L_0x55c10da6e3d0 .reduce/nor v0x55c10da59210_0;
L_0x55c10da6e470 .array/port v0x55c10da5b0e0, L_0x55c10da6e550;
L_0x55c10da6e550 .concat [ 1 2 0 0], L_0x55c10da6e3d0, L_0x7f241995e1c8;
L_0x55c10da6ec60 .part v0x55c10da5b4e0_0, 2, 16;
S_0x55c10da27fd0 .scope module, "aram" "bram" 3 148, 4 3 0, S_0x55c10da27c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da36cb0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c10da36cf0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x55c10da6e310 .functor BUFZ 16, v0x55c10da54e90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c10da36170_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da24020_0 .net "DATA_IN", 15 0, L_0x55c10da6e250;  alias, 1 drivers
v0x55c10da22bf0_0 .net "DATA_OUT", 15 0, L_0x55c10da6e310;  alias, 1 drivers
v0x55c10da20850 .array "RAM", 0 255, 15 0;
v0x55c10da1ec80_0 .net "RD_ADDRESS", 7 0, L_0x55c10da6eb10;  alias, 1 drivers
v0x55c10da25450_0 .net "WR", 0 0, v0x55c10da59390_0;  1 drivers
v0x55c10da54db0_0 .net "WR_ADDRESS", 7 0, L_0x55c10da6e160;  alias, 1 drivers
v0x55c10da54e90_0 .var "dout", 15 0;
E_0x55c10da3aac0 .event posedge, v0x55c10da36170_0;
S_0x55c10da21ef0 .scope module, "hram" "bram" 3 120, 4 3 0, S_0x55c10da27c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da3ac50 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c10da3ac90 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x55c10da6e0d0 .functor BUFZ 16, v0x55c10da55850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c10da55270_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da55310_0 .net "DATA_IN", 15 0, L_0x55c10da6dfb0;  alias, 1 drivers
v0x55c10da553d0_0 .net "DATA_OUT", 15 0, L_0x55c10da6e0d0;  alias, 1 drivers
v0x55c10da554c0 .array "RAM", 0 255, 15 0;
v0x55c10da55580_0 .net "RD_ADDRESS", 7 0, L_0x55c10da6ea00;  alias, 1 drivers
v0x55c10da556b0_0 .net "WR", 0 0, v0x55c10da5a530_0;  1 drivers
v0x55c10da55770_0 .net "WR_ADDRESS", 7 0, L_0x55c10da6dec0;  alias, 1 drivers
v0x55c10da55850_0 .var "dout", 15 0;
S_0x55c10da28320 .scope generate, "scanline_buffers[0]" "scanline_buffers[0]" 3 175, 3 175 0, S_0x55c10da27c80;
 .timescale -9 -12;
P_0x55c10da55aa0 .param/l "j" 0 3 175, +C4<00>;
S_0x55c10da28670 .scope module, "br_inst" "bram" 3 176, 4 3 0, S_0x55c10da28320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da550f0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55c10da55130 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x55c10da23f00 .functor BUFZ 8, v0x55c10da56420_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c10da55de0_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da5b3e0_0 .array/port v0x55c10da5b3e0, 0;
v0x55c10da55ef0_0 .net "DATA_IN", 7 0, v0x55c10da5b3e0_0;  1 drivers
v0x55c10da55fd0_0 .net "DATA_OUT", 7 0, L_0x55c10da23f00;  alias, 1 drivers
v0x55c10da56090 .array "RAM", 0 1023, 7 0;
v0x55c10da5afa0_0 .array/port v0x55c10da5afa0, 0;
v0x55c10da56150_0 .net "RD_ADDRESS", 9 0, v0x55c10da5afa0_0;  1 drivers
v0x55c10da5b1e0_0 .array/port v0x55c10da5b1e0, 0;
v0x55c10da56280_0 .net "WR", 0 0, v0x55c10da5b1e0_0;  1 drivers
v0x55c10da5b2e0_0 .array/port v0x55c10da5b2e0, 0;
v0x55c10da56340_0 .net "WR_ADDRESS", 9 0, v0x55c10da5b2e0_0;  1 drivers
v0x55c10da56420_0 .var "dout", 7 0;
S_0x55c10da28cb0 .scope generate, "scanline_buffers[1]" "scanline_buffers[1]" 3 175, 3 175 0, S_0x55c10da27c80;
 .timescale -9 -12;
P_0x55c10da56670 .param/l "j" 0 3 175, +C4<01>;
S_0x55c10da28fe0 .scope module, "br_inst" "bram" 3 176, 4 3 0, S_0x55c10da28cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da55c00 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55c10da55c40 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x55c10da22ad0 .functor BUFZ 8, v0x55c10da56fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c10da569a0_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da5b3e0_1 .array/port v0x55c10da5b3e0, 1;
v0x55c10da56a60_0 .net "DATA_IN", 7 0, v0x55c10da5b3e0_1;  1 drivers
v0x55c10da56b40_0 .net "DATA_OUT", 7 0, L_0x55c10da22ad0;  alias, 1 drivers
v0x55c10da56c30 .array "RAM", 0 1023, 7 0;
v0x55c10da5afa0_1 .array/port v0x55c10da5afa0, 1;
v0x55c10da56cf0_0 .net "RD_ADDRESS", 9 0, v0x55c10da5afa0_1;  1 drivers
v0x55c10da5b1e0_1 .array/port v0x55c10da5b1e0, 1;
v0x55c10da56e20_0 .net "WR", 0 0, v0x55c10da5b1e0_1;  1 drivers
v0x55c10da5b2e0_1 .array/port v0x55c10da5b2e0, 1;
v0x55c10da56ee0_0 .net "WR_ADDRESS", 9 0, v0x55c10da5b2e0_1;  1 drivers
v0x55c10da56fc0_0 .var "dout", 7 0;
S_0x55c10da571a0 .scope module, "xram" "bram" 3 62, 4 3 0, S_0x55c10da27c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da567f0 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c10da56830 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x55c10da1eb60 .functor BUFZ 16, v0x55c10da57b70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c10da575a0_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da57660_0 .net "DATA_IN", 15 0, L_0x55c10da20730;  alias, 1 drivers
v0x55c10da57740_0 .net "DATA_OUT", 15 0, L_0x55c10da1eb60;  alias, 1 drivers
v0x55c10da57830 .array "RAM", 0 255, 15 0;
v0x55c10da578f0_0 .net "RD_ADDRESS", 7 0, L_0x55c10da6e7f0;  alias, 1 drivers
v0x55c10da579d0_0 .net "WR", 0 0, v0x55c10da5b640_0;  1 drivers
v0x55c10da57a90_0 .net "WR_ADDRESS", 7 0, L_0x55c10da6dac0;  alias, 1 drivers
v0x55c10da57b70_0 .var "dout", 15 0;
S_0x55c10da57d50 .scope module, "yram" "bram" 3 91, 4 3 0, S_0x55c10da27c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55c10da57f30 .param/l "ADDRESS_BITS" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c10da57f70 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x55c10da3abe0 .functor BUFZ 16, v0x55c10da587e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c10da581c0_0 .net "CLK", 0 0, v0x55c10da5c110_0;  alias, 1 drivers
v0x55c10da58280_0 .net "DATA_IN", 15 0, L_0x55c10da25330;  alias, 1 drivers
v0x55c10da58360_0 .net "DATA_OUT", 15 0, L_0x55c10da3abe0;  alias, 1 drivers
v0x55c10da58450 .array "RAM", 0 255, 15 0;
v0x55c10da58510_0 .net "RD_ADDRESS", 7 0, L_0x55c10da6e8f0;  alias, 1 drivers
v0x55c10da58640_0 .net "WR", 0 0, v0x55c10da5ba50_0;  1 drivers
v0x55c10da58700_0 .net "WR_ADDRESS", 7 0, L_0x55c10da6dcf0;  alias, 1 drivers
v0x55c10da587e0_0 .var "dout", 15 0;
    .scope S_0x55c10da28670;
T_0 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da56280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55c10da55ef0_0;
    %load/vec4 v0x55c10da56340_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da56090, 0, 4;
T_0.0 ;
    %load/vec4 v0x55c10da56150_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55c10da56090, 4;
    %assign/vec4 v0x55c10da56420_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c10da28fe0;
T_1 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da56e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55c10da56a60_0;
    %load/vec4 v0x55c10da56ee0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da56c30, 0, 4;
T_1.0 ;
    %load/vec4 v0x55c10da56cf0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55c10da56c30, 4;
    %assign/vec4 v0x55c10da56fc0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c10da571a0;
T_2 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da579d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55c10da57660_0;
    %load/vec4 v0x55c10da57a90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da57830, 0, 4;
T_2.0 ;
    %load/vec4 v0x55c10da578f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c10da57830, 4;
    %assign/vec4 v0x55c10da57b70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c10da57d50;
T_3 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da58640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55c10da58280_0;
    %load/vec4 v0x55c10da58700_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da58450, 0, 4;
T_3.0 ;
    %load/vec4 v0x55c10da58510_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c10da58450, 4;
    %assign/vec4 v0x55c10da587e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c10da21ef0;
T_4 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da556b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55c10da55310_0;
    %load/vec4 v0x55c10da55770_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da554c0, 0, 4;
T_4.0 ;
    %load/vec4 v0x55c10da55580_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c10da554c0, 4;
    %assign/vec4 v0x55c10da55850_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c10da27fd0;
T_5 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da25450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55c10da24020_0;
    %load/vec4 v0x55c10da54db0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c10da20850, 0, 4;
T_5.0 ;
    %load/vec4 v0x55c10da1ec80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55c10da20850, 4;
    %assign/vec4 v0x55c10da54e90_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c10da27c80;
T_6 ;
    %wait E_0x55c10da19490;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5ba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5a530_0, 0, 1;
    %load/vec4 v0x55c10da589c0_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55c10da58eb0_0;
    %store/vec4 v0x55c10da5b640_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55c10da58eb0_0;
    %store/vec4 v0x55c10da5ba50_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55c10da58eb0_0;
    %store/vec4 v0x55c10da5a530_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55c10da58eb0_0;
    %store/vec4 v0x55c10da59390_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c10da27c80;
T_7 ;
    %wait E_0x55c10da19fc0;
    %load/vec4 v0x55c10da5aae0_0;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %load/vec4 v0x55c10da59210_0;
    %store/vec4 v0x55c10da592d0_0, 0, 1;
    %load/vec4 v0x55c10da59bb0_0;
    %store/vec4 v0x55c10da59c90_0, 0, 8;
    %load/vec4 v0x55c10da5b4e0_0;
    %store/vec4 v0x55c10da5b580_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b2e0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b2e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
    %load/vec4 v0x55c10da59f30_0;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b2e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c10da5a2b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %load/vec4 v0x55c10da5a370_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 799, 0, 10;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55c10da5a370_0;
    %subi 1, 0, 10;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %load/vec4 v0x55c10da5a2b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b2e0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %load/vec4 v0x55c10da5a2b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
    %load/vec4 v0x55c10da59f30_0;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da59d70_0;
    %store/vec4 v0x55c10da59e50_0, 0, 8;
    %load/vec4 v0x55c10da5a010_0;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %load/vec4 v0x55c10da599f0_0;
    %store/vec4 v0x55c10da59ad0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5aee0_0, 0, 1;
    %load/vec4 v0x55c10da59830_0;
    %store/vec4 v0x55c10da59910_0, 0, 16;
    %load/vec4 v0x55c10da58c20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55c10da5a2b0_0;
    %store/vec4 v0x55c10da592d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c10da59c90_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c10da5aae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.4 ;
    %jmp T_7.14;
T_7.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v0x55c10da5b7e0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da5bbf0_0;
    %parti/s 6, 10, 5;
    %pad/u 7;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %load/vec4 v0x55c10da5b7e0_0;
    %parti/s 4, 11, 5;
    %store/vec4 v0x55c10da59ad0_0, 0, 4;
    %load/vec4 v0x55c10da5b7e0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c10da5bbf0_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x55c10da5a450_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55c10da5a450_0;
    %load/vec4 v0x55c10da5a6d0_0;
    %parti/s 10, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x55c10da5a450_0;
    %load/vec4 v0x55c10da5bbf0_0;
    %parti/s 10, 0, 2;
    %sub;
    %pad/u 8;
    %store/vec4 v0x55c10da59e50_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x55c10da59bb0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55c10da59c90_0, 0, 8;
    %load/vec4 v0x55c10da59bb0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.18 ;
T_7.16 ;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v0x55c10da5b7e0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x55c10da59f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55c10da59d70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 7;
    %add;
    %load/vec4 v0x55c10da59500_0;
    %pad/u 18;
    %add;
    %store/vec4 v0x55c10da5b580_0, 0, 18;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x55c10da59f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55c10da59d70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %add;
    %load/vec4 v0x55c10da59500_0;
    %pad/u 18;
    %add;
    %store/vec4 v0x55c10da5b580_0, 0, 18;
T_7.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5aee0_0, 0, 1;
    %load/vec4 v0x55c10da5ad60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %load/vec4 v0x55c10da5aa00_0;
    %store/vec4 v0x55c10da59910_0, 0, 16;
T_7.21 ;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v0x55c10da59f30_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da5a010_0;
    %subi 1, 0, 7;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_7.23, 4;
    %load/vec4 v0x55c10da599f0_0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
T_7.23 ;
    %load/vec4 v0x55c10da5a010_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.26 ;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x55c10da59f30_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da5a010_0;
    %subi 1, 0, 7;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_7.27, 4;
    %load/vec4 v0x55c10da599f0_0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
T_7.27 ;
    %load/vec4 v0x55c10da5a010_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.30 ;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x55c10da59f30_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da5a010_0;
    %subi 1, 0, 7;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_7.31, 4;
    %load/vec4 v0x55c10da599f0_0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
T_7.31 ;
    %load/vec4 v0x55c10da5a010_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.34 ;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x55c10da59f30_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55c10da5a1d0_0, 0, 10;
    %load/vec4 v0x55c10da5a010_0;
    %subi 1, 0, 7;
    %store/vec4 v0x55c10da5a0f0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b1e0, 4, 0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_7.35, 4;
    %load/vec4 v0x55c10da599f0_0;
    %load/vec4 v0x55c10da59830_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5b3e0, 4, 0;
T_7.35 ;
    %load/vec4 v0x55c10da5a010_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.38 ;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x55c10da59bb0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55c10da59c90_0, 0, 8;
    %load/vec4 v0x55c10da59bb0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.39, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c10da5abc0_0, 0, 4;
T_7.40 ;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c10da27c80;
T_8 ;
    %wait E_0x55c10da18d10;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5afa0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c10da5afa0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55c10da59210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5afa0, 4, 0;
    %load/vec4 v0x55c10da5a370_0;
    %load/vec4 v0x55c10da5a2b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55c10da5afa0, 4, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c10da27c80;
T_9 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da58ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c10da59210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c10da5aae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c10da59bb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c10da59f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c10da59d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c10da599f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55c10da5a010_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55c10da5b4e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c10da592d0_0;
    %assign/vec4 v0x55c10da59210_0, 0;
    %load/vec4 v0x55c10da5abc0_0;
    %assign/vec4 v0x55c10da5aae0_0, 0;
    %load/vec4 v0x55c10da59c90_0;
    %assign/vec4 v0x55c10da59bb0_0, 0;
    %load/vec4 v0x55c10da5a1d0_0;
    %assign/vec4 v0x55c10da59f30_0, 0;
    %load/vec4 v0x55c10da59e50_0;
    %assign/vec4 v0x55c10da59d70_0, 0;
    %load/vec4 v0x55c10da59ad0_0;
    %assign/vec4 v0x55c10da599f0_0, 0;
    %load/vec4 v0x55c10da5a0f0_0;
    %assign/vec4 v0x55c10da5a010_0, 0;
    %load/vec4 v0x55c10da5b580_0;
    %assign/vec4 v0x55c10da5b4e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c10d9d3410;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c10da5cd90_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c10da5ce60_0, 0, 10;
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0x55c10da5d000_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c10da5c380_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55c10d9d3410;
T_11 ;
    %delay 50000, 0;
    %load/vec4 v0x55c10da5c110_0;
    %nor/r;
    %assign/vec4 v0x55c10da5c110_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c10d9d3410;
T_12 ;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c420_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 1026, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 64514, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 15376, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 257, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 64514, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 513, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 31761, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 258, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 64515, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 514, 0, 10;
    %store/vec4 v0x55c10da5c000_0, 0, 10;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x55c10da5c1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c10da5c590_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55c10d9d3410;
T_13 ;
    %wait E_0x55c10da3aac0;
    %load/vec4 v0x55c10da5cd90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c10da5cd90_0, 0;
    %load/vec4 v0x55c10da5cd90_0;
    %cmpi/e 799, 0, 10;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c10da5cd90_0, 0;
    %load/vec4 v0x55c10da5ce60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c10da5ce60_0, 0;
    %load/vec4 v0x55c10da5ce60_0;
    %cmpi/e 525, 0, 10;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c10da5ce60_0, 0;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c10d9d3410;
T_14 ;
    %vpi_call 2 120 "$dumpfile", "sprite_test.vcd" {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c10d9d3410 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sprite_test_tb.v";
    "../../src/sprite_controller.v";
    "../../src/bram.v";
