--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_EHMC_STEP_TOP.twx CNC2_EHMC_STEP_TOP.ncd -o CNC2_EHMC_STEP_TOP.twr
CNC2_EHMC_STEP_TOP.pcf -ucf CNC2_EHMC_STEP_TOP.ucf

Design file:              CNC2_EHMC_STEP_TOP.ncd
Physical constraint file: CNC2_EHMC_STEP_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 394802068 paths analyzed, 12855 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.770ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA (SLICE_X30Y3.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 5)
  Clock Path Skew:      1.699ns (1.223 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X44Y48.D2      net (fanout=12)       0.700   AddressDecoderCS0n
    SLICE_X44Y48.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X44Y55.B4      net (fanout=21)       0.869   cnc2_EHMC_STEP/dda_Select
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (1.883ns logic, 10.291ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.332 - 0.447)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A1       net (fanout=213)      6.782   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.912ns (1.151ns logic, 9.761ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.332 - 0.385)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.B2      net (fanout=32)       1.669   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (1.402ns logic, 9.198ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB (SLICE_X30Y3.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 5)
  Clock Path Skew:      1.699ns (1.223 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X44Y48.D2      net (fanout=12)       0.700   AddressDecoderCS0n
    SLICE_X44Y48.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X44Y55.B4      net (fanout=21)       0.869   cnc2_EHMC_STEP/dda_Select
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (1.883ns logic, 10.291ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.332 - 0.447)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A1       net (fanout=213)      6.782   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.912ns (1.151ns logic, 9.761ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.332 - 0.385)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.B2      net (fanout=32)       1.669   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (1.402ns logic, 9.198ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (SLICE_X30Y3.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 5)
  Clock Path Skew:      1.699ns (1.223 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X44Y48.D2      net (fanout=12)       0.700   AddressDecoderCS0n
    SLICE_X44Y48.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X44Y55.B4      net (fanout=21)       0.869   cnc2_EHMC_STEP/dda_Select
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (1.883ns logic, 10.291ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.332 - 0.447)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A1       net (fanout=213)      6.782   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.912ns (1.151ns logic, 9.761ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.332 - 0.385)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.B2      net (fanout=32)       1.669   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X44Y55.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X20Y5.A3       net (fanout=9)        4.550   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X20Y5.A        Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y5.D4       net (fanout=7)        0.760   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/_n0107_inv
    SLICE_X12Y5.DMUX     Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CE       net (fanout=6)        2.219   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X30Y3.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (1.402ns logic, 9.198ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (SLICE_X37Y45.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      1.334ns (1.101 - -0.233)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y35.A5      net (fanout=3)        0.606   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y35.AMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o1
    SLICE_X37Y45.AX      net (fanout=1)        0.677   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o
    SLICE_X37Y45.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.476ns logic, 1.283ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_lastWR (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 1)
  Clock Path Skew:      1.364ns (1.101 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_lastWR to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X36Y35.A4      net (fanout=1)        1.456   LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X36Y35.AMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o1
    SLICE_X37Y45.AX      net (fanout=1)        0.677   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o
    SLICE_X37Y45.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (0.442ns logic, 2.133ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 2)
  Clock Path Skew:      1.301ns (1.101 - -0.200)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       0.705   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.156   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y35.A1      net (fanout=12)       1.610   AddressDecoderCS0n
    SLICE_X36Y35.AMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o1
    SLICE_X37Y45.AX      net (fanout=1)        0.677   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_13_o
    SLICE_X37Y45.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.598ns logic, 2.992ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15 (SLICE_X35Y38.B1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 2)
  Clock Path Skew:      1.310ns (1.077 - -0.233)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.A3      net (fanout=3)        0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X35Y38.B1      net (fanout=16)       0.747   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X35Y38.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       LbAle_Data<15>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.605ns logic, 1.155ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 2)
  Clock Path Skew:      1.277ns (1.077 - -0.200)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.A4      net (fanout=19)       0.688   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X35Y38.B1      net (fanout=16)       0.747   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X35Y38.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       LbAle_Data<15>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_15
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.571ns logic, 1.435ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1 (SLICE_X29Y36.A3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.762ns (Levels of Logic = 2)
  Clock Path Skew:      1.310ns (1.077 - -0.233)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.A3      net (fanout=3)        0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X29Y36.A3      net (fanout=16)       0.749   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X29Y36.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       LbAle_Data<1>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (0.605ns logic, 1.157ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 2)
  Clock Path Skew:      1.277ns (1.077 - -0.200)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.A4      net (fanout=19)       0.688   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X29Y36.A3      net (fanout=16)       0.749   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X29Y36.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       LbAle_Data<1>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.571ns logic, 1.437ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 573319 paths analyzed, 13201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.128ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y20.DIA5), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.961ns (Levels of Logic = 3)
  Clock Path Skew:      0.093ns (0.539 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B1      net (fanout=3)        3.384   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X28Y33.B4      net (fanout=16)       1.915   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X28Y33.B       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X3Y40.A5       net (fanout=72)       4.621   LbAle_Data<5>
    SLICE_X3Y40.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X0Y20.DIA5    net (fanout=1)        0.556   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.961ns (1.485ns logic, 10.476ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.723ns (Levels of Logic = 4)
  Clock Path Skew:      0.098ns (0.539 - 0.441)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y43.B4      net (fanout=12)       1.694   AddressDecoderCS0n
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X28Y33.B4      net (fanout=16)       1.915   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X28Y33.B       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X3Y40.A5       net (fanout=72)       4.621   LbAle_Data<5>
    SLICE_X3Y40.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X0Y20.DIA5    net (fanout=1)        0.556   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (1.744ns logic, 9.979ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.020ns (Levels of Logic = 2)
  Clock Path Skew:      0.153ns (0.447 - 0.294)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.391   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5
    SLICE_X28Y33.B1      net (fanout=1)        4.634   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
    SLICE_X28Y33.B       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X3Y40.A5       net (fanout=72)       4.621   LbAle_Data<5>
    SLICE_X3Y40.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X0Y20.DIA5    net (fanout=1)        0.556   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X0Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.020ns (1.209ns logic, 9.811ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y16.DIA12), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.940ns (Levels of Logic = 3)
  Clock Path Skew:      0.096ns (0.542 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B1      net (fanout=3)        3.384   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B5      net (fanout=16)       1.238   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X0Y32.A1       net (fanout=91)       5.324   LbAle_Data<12>
    SLICE_X0Y32.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>LogicTrst1
    RAMB16_X0Y16.DIA12   net (fanout=1)        0.517   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.940ns (1.477ns logic, 10.463ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.702ns (Levels of Logic = 4)
  Clock Path Skew:      0.101ns (0.542 - 0.441)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y43.B4      net (fanout=12)       1.694   AddressDecoderCS0n
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B5      net (fanout=16)       1.238   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X0Y32.A1       net (fanout=91)       5.324   LbAle_Data<12>
    SLICE_X0Y32.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>LogicTrst1
    RAMB16_X0Y16.DIA12   net (fanout=1)        0.517   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.702ns (1.736ns logic, 9.966ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.374ns (Levels of Logic = 3)
  Clock Path Skew:      0.096ns (0.542 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y35.B6      net (fanout=3)        2.180   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y35.B       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X43Y54.B6      net (fanout=16)       1.932   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X0Y32.A1       net (fanout=91)       5.324   LbAle_Data<12>
    SLICE_X0Y32.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>LogicTrst1
    RAMB16_X0Y16.DIA12   net (fanout=1)        0.517   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<12>
    RAMB16_X0Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.374ns (1.421ns logic, 9.953ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y12.DIA12), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.902ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.530 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B1      net (fanout=3)        3.384   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B5      net (fanout=16)       1.238   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X18Y26.D4      net (fanout=91)       4.239   LbAle_Data<12>
    SLICE_X18Y26.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X0Y12.DIA12   net (fanout=1)        1.612   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X0Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.902ns (1.429ns logic, 10.473ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.664ns (Levels of Logic = 4)
  Clock Path Skew:      0.089ns (0.530 - 0.441)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C3      net (fanout=19)       1.193   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y48.C       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y43.B4      net (fanout=12)       1.694   AddressDecoderCS0n
    SLICE_X35Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B5      net (fanout=16)       1.238   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X18Y26.D4      net (fanout=91)       4.239   LbAle_Data<12>
    SLICE_X18Y26.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X0Y12.DIA12   net (fanout=1)        1.612   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X0Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.664ns (1.688ns logic, 9.976ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.336ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.530 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y35.B6      net (fanout=3)        2.180   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y35.B       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X43Y54.B6      net (fanout=16)       1.932   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X18Y26.D4      net (fanout=91)       4.239   LbAle_Data<12>
    SLICE_X18Y26.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X0Y12.DIA12   net (fanout=1)        1.612   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X0Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.336ns (1.373ns logic, 9.963ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X12Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X12Y16.DX      net (fanout=3)        0.137   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X12Y16.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X28Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X28Y16.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X28Y16.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1256242
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_20 (SLICE_X28Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_52 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_52 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<53>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_52
    SLICE_X28Y18.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<52>
    SLICE_X28Y18.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<53>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1256132
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_20
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.191ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.309ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.191ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X14Y19.D4      net (fanout=716)      4.025   startup_reset
    SLICE_X14Y19.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X14Y19.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.669ns logic, 4.522ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.246ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y19.D1      net (fanout=2)        1.105   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y19.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X14Y19.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.652ns logic, 1.602ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X14Y19.D4      net (fanout=716)      4.025   startup_reset
    SLICE_X14Y19.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X14Y19.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X14Y19.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (0.826ns logic, 4.332ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y19.D1      net (fanout=2)        1.105   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y19.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X14Y19.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X14Y19.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.809ns logic, 1.412ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y19.D1      net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y19.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X14Y19.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X14Y19.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.439ns logic, 0.803ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X14Y19.D4      net (fanout=716)      2.442   startup_reset
    SLICE_X14Y19.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X14Y19.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X14Y19.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.441ns logic, 2.604ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.326ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y19.D1      net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y19.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X14Y19.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.389ns logic, 0.937ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X14Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.129ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X14Y19.D4      net (fanout=716)      2.442   startup_reset
    SLICE_X14Y19.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X14Y19.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.391ns logic, 2.738ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.767ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y18.A2      net (fanout=716)      4.366   startup_reset
    SLICE_X16Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X17Y19.CLK     Trck                  0.326   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (0.939ns logic, 4.828ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y18.A1      net (fanout=2)        1.298   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X17Y19.CLK     Trck                  0.326   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.922ns logic, 1.760ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.161ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.339ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X16Y18.A2      net (fanout=716)      4.366   startup_reset
    SLICE_X16Y18.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (0.659ns logic, 4.680ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.246ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y18.A1      net (fanout=2)        1.298   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y18.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.642ns logic, 1.612ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y18.A1      net (fanout=2)        0.765   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y18.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X17Y19.CLK     Tremck      (-Th)    -0.159   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.499ns logic, 1.018ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y18.A2      net (fanout=716)      2.708   startup_reset
    SLICE_X16Y18.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X17Y19.CLK     Tremck      (-Th)    -0.159   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (0.501ns logic, 2.961ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.270ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.270ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y18.A1      net (fanout=2)        0.765   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y18.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.381ns logic, 0.889ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.215ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X16Y18.A2      net (fanout=716)      2.708   startup_reset
    SLICE_X16Y18.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.383ns logic, 2.832ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.114ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.386ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X9Y50.B5       net (fanout=716)      1.473   startup_reset
    SLICE_X9Y50.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y50.CLK      net (fanout=2)        0.920   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.721ns logic, 2.393ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.446ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y50.B1       net (fanout=2)        1.413   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y50.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y50.CLK      net (fanout=2)        0.920   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.721ns logic, 2.333ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X9Y50.B5       net (fanout=716)      1.473   startup_reset
    SLICE_X9Y50.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y50.SR       net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y50.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.947ns logic, 1.775ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y50.B1       net (fanout=2)        1.413   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y50.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y50.SR       net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y50.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.947ns logic, 1.715ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X9Y50.B5       net (fanout=716)      0.859   startup_reset
    SLICE_X9Y50.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y50.SR       net (fanout=2)        0.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y50.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.511ns logic, 1.016ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y50.B1       net (fanout=2)        0.875   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y50.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y50.SR       net (fanout=2)        0.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y50.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.511ns logic, 1.032ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.778ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.778ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X9Y50.B5       net (fanout=716)      0.859   startup_reset
    SLICE_X9Y50.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y50.CLK      net (fanout=2)        0.516   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.403ns logic, 1.375ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.794ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y50.B1       net (fanout=2)        0.875   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y50.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y50.CLK      net (fanout=2)        0.516   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.403ns logic, 1.391ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.875ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y52.A4      net (fanout=716)      1.177   startup_reset
    SLICE_X11Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y52.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X10Y52.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.882ns logic, 1.993ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y52.A3      net (fanout=2)        1.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y52.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X10Y52.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (0.882ns logic, 1.971ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.287ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y52.A4      net (fanout=716)      1.177   startup_reset
    SLICE_X11Y52.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X10Y52.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.721ns logic, 1.492ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.309ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.191ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y52.A3      net (fanout=2)        1.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y52.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X10Y52.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.721ns logic, 1.470ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y52.A3      net (fanout=2)        0.661   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y52.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y52.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X10Y52.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.441ns logic, 1.083ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.538ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y52.A4      net (fanout=716)      0.675   startup_reset
    SLICE_X11Y52.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y52.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X10Y52.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.441ns logic, 1.097ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.236ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y52.A3      net (fanout=2)        0.661   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y52.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X10Y52.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.403ns logic, 0.833ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y52.A4      net (fanout=716)      0.675   startup_reset
    SLICE_X11Y52.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X10Y52.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.403ns logic, 0.847ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.832ns.
--------------------------------------------------------------------------------

Paths for end point G1.Channel[8].ResetFilter/m_stack_0 (SLICE_X34Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<8> (PAD)
  Destination:          G1.Channel[8].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.169ns (Levels of Logic = 1)
  Clock Path Delay:     2.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<8> to G1.Channel[8].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C7.I                 Tiopi                 1.310   LIO_DI<8>
                                                       LIO_DI<8>
                                                       LIO_DI_8_IBUF
                                                       ProtoComp677.IMUX.38
    SLICE_X34Y74.AX      net (fanout=1)        7.773   LIO_DI_8_IBUF
    SLICE_X34Y74.CLK     Tdick                 0.086   G1.Channel[8].ResetFilter/m_stack<2>
                                                       G1.Channel[8].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (1.396ns logic, 7.773ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[8].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y74.CLK     net (fanout=553)      0.783   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.323ns logic, 1.039ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[13].ResetFilter/m_stack_0 (SLICE_X37Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.859ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<13> (PAD)
  Destination:          G1.Channel[13].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 1)
  Clock Path Delay:     2.366ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<13> to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   LIO_DI<13>
                                                       LIO_DI<13>
                                                       LIO_DI_13_IBUF
                                                       ProtoComp677.IMUX.27
    SLICE_X37Y72.BX      net (fanout=1)        7.109   LIO_DI_13_IBUF
    SLICE_X37Y72.CLK     Tdick                 0.063   G1.Channel[13].ResetFilter/m_stack<2>
                                                       G1.Channel[13].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.373ns logic, 7.109ns route)
                                                       (16.2% logic, 83.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y72.CLK     net (fanout=553)      0.787   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.323ns logic, 1.043ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[11].ResetFilter/m_stack_0 (SLICE_X35Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.966ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<11> (PAD)
  Destination:          G1.Channel[11].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.374ns (Levels of Logic = 1)
  Clock Path Delay:     2.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<11> to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C6.I                 Tiopi                 1.310   LIO_DI<11>
                                                       LIO_DI<11>
                                                       LIO_DI_11_IBUF
                                                       ProtoComp677.IMUX.25
    SLICE_X35Y75.AX      net (fanout=1)        7.001   LIO_DI_11_IBUF
    SLICE_X35Y75.CLK     Tdick                 0.063   G1.Channel[11].ResetFilter/m_stack<2>
                                                       G1.Channel[11].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.374ns (1.373ns logic, 7.001ns route)
                                                       (16.4% logic, 83.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y75.CLK     net (fanout=553)      0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.323ns logic, 1.042ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point G1.Channel[0].ResetFilter/m_stack_0 (SLICE_X43Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<0> (PAD)
  Destination:          G1.Channel[0].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 1)
  Clock Path Delay:     3.267ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<0> to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.126   LIO_DI<0>
                                                       LIO_DI<0>
                                                       LIO_DI_0_IBUF
                                                       ProtoComp677.IMUX.30
    SLICE_X43Y72.AX      net (fanout=1)        2.145   LIO_DI_0_IBUF
    SLICE_X43Y72.CLK     Tckdi       (-Th)    -0.048   G1.Channel[0].ResetFilter/m_stack<2>
                                                       G1.Channel[0].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.174ns logic, 2.145ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y72.CLK     net (fanout=553)      1.099   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.519ns logic, 1.748ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[6].ResetFilter/m_stack_0 (SLICE_X37Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<6> (PAD)
  Destination:          G1.Channel[6].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 1)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<6> to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   LIO_DI<6>
                                                       LIO_DI<6>
                                                       LIO_DI_6_IBUF
                                                       ProtoComp677.IMUX.36
    SLICE_X37Y69.AX      net (fanout=1)        2.184   LIO_DI_6_IBUF
    SLICE_X37Y69.CLK     Tckdi       (-Th)    -0.048   G1.Channel[6].ResetFilter/m_stack<2>
                                                       G1.Channel[6].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.174ns logic, 2.184ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y69.CLK     net (fanout=553)      1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[2].ResetFilter/m_stack_0 (SLICE_X34Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<2> (PAD)
  Destination:          G1.Channel[2].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<2> to G1.Channel[2].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A9.I                 Tiopi                 1.126   LIO_DI<2>
                                                       LIO_DI<2>
                                                       LIO_DI_2_IBUF
                                                       ProtoComp677.IMUX.32
    SLICE_X34Y69.AX      net (fanout=1)        2.383   LIO_DI_2_IBUF
    SLICE_X34Y69.CLK     Tckdi       (-Th)    -0.050   G1.Channel[2].ResetFilter/m_stack<2>
                                                       G1.Channel[2].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.176ns logic, 2.383ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[2].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y69.CLK     net (fanout=553)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.382ns.
--------------------------------------------------------------------------------

Paths for end point LIO_DO<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.618ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 2)
  Clock Path Delay:     3.229ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y37.CLK     net (fanout=553)      1.061   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.519ns logic, 1.710ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.B4       net (fanout=5)        2.905   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.B        Tilo                  0.259   Eqn_46_mand1
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    N1.T                 net (fanout=4)        2.122   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    N1.PAD               Tiotp                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (3.101ns logic, 5.027ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.265ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 1)
  Clock Path Delay:     3.371ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y27.CLK     net (fanout=553)      1.203   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.519ns logic, 1.852ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    N1.O                 net (fanout=2)        2.567   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<0>
    N1.PAD               Tioop                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (2.772ns logic, 2.567ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.719ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.980ns (Levels of Logic = 3)
  Clock Path Delay:     3.276ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y57.CLK     net (fanout=553)      1.108   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.519ns logic, 1.757ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/m_Led_timer<6>
                                                       cnc2_EHMC_STEP/m_Led_timer_1
    SLICE_X45Y56.A2      net (fanout=2)        0.770   cnc2_EHMC_STEP/m_Led_timer<1>
    SLICE_X45Y56.A       Tilo                  0.259   cnc2_EHMC_STEP/n0026<22>
                                                       cnc2_EHMC_STEP/n0026<22>1
    SLICE_X43Y60.B2      net (fanout=2)        0.958   cnc2_EHMC_STEP/n0026<22>
    SLICE_X43Y60.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.838   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.980ns (3.414ns logic, 4.566ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.957ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_0 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 3)
  Clock Path Delay:     3.276ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y57.CLK     net (fanout=553)      1.108   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.519ns logic, 1.757ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.AQ      Tcko                  0.391   cnc2_EHMC_STEP/m_Led_timer<6>
                                                       cnc2_EHMC_STEP/m_Led_timer_0
    SLICE_X45Y56.A1      net (fanout=2)        0.602   cnc2_EHMC_STEP/m_Led_timer<0>
    SLICE_X45Y56.A       Tilo                  0.259   cnc2_EHMC_STEP/n0026<22>
                                                       cnc2_EHMC_STEP/n0026<22>1
    SLICE_X43Y60.B2      net (fanout=2)        0.958   cnc2_EHMC_STEP/n0026<22>
    SLICE_X43Y60.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.838   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.344ns logic, 4.398ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.101ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_2 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 3)
  Clock Path Delay:     3.276ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y57.CLK     net (fanout=553)      1.108   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.519ns logic, 1.757ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_2 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.BQ      Tcko                  0.391   cnc2_EHMC_STEP/m_Led_timer<6>
                                                       cnc2_EHMC_STEP/m_Led_timer_2
    SLICE_X45Y56.A3      net (fanout=2)        0.458   cnc2_EHMC_STEP/m_Led_timer<2>
    SLICE_X45Y56.A       Tilo                  0.259   cnc2_EHMC_STEP/n0026<22>
                                                       cnc2_EHMC_STEP/n0026<22>1
    SLICE_X43Y60.B2      net (fanout=2)        0.958   cnc2_EHMC_STEP/n0026<22>
    SLICE_X43Y60.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.838   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (3.344ns logic, 4.254ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (T15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  13.727ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.960ns (Levels of Logic = 1)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y42.CLK     net (fanout=553)      1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y42.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr<4>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr_4
    T15.O                net (fanout=10)       5.188   cnc2_EHMC_STEP/LocalBusBridge_1/m_sys_isr<4>
    T15.PAD              Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (2.772ns logic, 5.188ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.459ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Delay:     0.658ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y66.CLK      net (fanout=748)      0.668   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (-1.768ns logic, 2.426ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y66.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.605   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.596ns logic, 1.605ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.230ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Delay:     0.666ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X6Y14.CLK      net (fanout=748)      0.676   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (-1.768ns logic, 2.434ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.334   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.630ns logic, 2.334ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<3> (K1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  6.105ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<3> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 2)
  Clock Path Delay:     1.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y37.CLK     net (fanout=553)      0.491   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.822ns logic, 0.640ns route)
                                                       (56.2% logic, 43.8% route)

  Minimum Data Path at Fast Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.AMUX    Tshcko                0.244   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.B4       net (fanout=5)        1.768   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.B        Tilo                  0.156   Eqn_46_mand1
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    K1.T                 net (fanout=4)        1.104   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    K1.PAD               Tiotp                 1.396   LIO_DO<3>
                                                       LIO_DO_3_OBUFT
                                                       LIO_DO<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.796ns logic, 2.872ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.601ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3 (FF)
  Destination:          LIO_DO<3> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Clock Path Delay:     1.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp677.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y27.CLK     net (fanout=553)      0.633   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.822ns logic, 0.782ns route)
                                                       (51.2% logic, 48.8% route)

  Minimum Data Path at Fast Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3 to LIO_DO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.198   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3
    K1.O                 net (fanout=2)        1.428   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
    K1.PAD               Tioop                 1.396   LIO_DO<3>
                                                       LIO_DO_3_OBUFT
                                                       LIO_DO<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.594ns logic, 1.428ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.770ns|     24.256ns|            0|            0|    394802068|       573335|
| TS_CLK_80MHz                  |     12.500ns|     12.128ns|      5.767ns|            0|            0|       573319|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.191ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.767ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.114ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.875ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LIO_DI<0>   |    1.269(R)|      SLOW  |   -0.027(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<1>   |    1.579(R)|      SLOW  |   -0.316(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<2>   |    1.571(R)|      SLOW  |   -0.299(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<3>   |    1.779(R)|      SLOW  |   -0.496(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<4>   |    1.562(R)|      SLOW  |   -0.310(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<5>   |    1.584(R)|      SLOW  |   -0.324(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<6>   |    1.335(R)|      SLOW  |   -0.090(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<7>   |    5.964(R)|      SLOW  |   -3.053(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<8>   |    6.832(R)|      SLOW  |   -3.893(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<9>   |    5.431(R)|      SLOW  |   -2.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<10>  |    5.526(R)|      SLOW  |   -2.795(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<11>  |    6.034(R)|      SLOW  |   -3.203(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<12>  |    2.809(R)|      SLOW  |   -1.079(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<13>  |    6.141(R)|      SLOW  |   -3.300(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<14>  |    2.602(R)|      SLOW  |   -0.993(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<15>  |    5.677(R)|      SLOW  |   -2.948(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    3.821(R)|      SLOW  |   -1.107(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    4.042(R)|      SLOW  |   -1.232(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    4.309(R)|      SLOW  |   -1.397(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.741(R)|      SLOW  |   -1.033(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.674(R)|      SLOW  |   -1.011(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>|    2.308(R)|      SLOW  |   -0.895(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>|    2.266(R)|      SLOW  |   -0.925(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>|    2.991(R)|      SLOW  |   -1.356(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>|    2.166(R)|      SLOW  |   -0.750(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<4>|    2.330(R)|      SLOW  |   -0.888(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LIO_DO<0>   |        11.382(R)|      SLOW  |         4.820(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<1>   |        11.035(R)|      SLOW  |         4.622(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<2>   |        10.727(R)|      SLOW  |         4.722(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<3>   |        11.085(R)|      SLOW  |         4.601(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |        11.201(R)|      SLOW  |         5.134(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         9.630(R)|      SLOW  |         5.100(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.640(R)|      SLOW  |         3.459(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         7.877(R)|      SLOW  |         4.230(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.273(R)|      SLOW  |         6.386(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.281(R)|      SLOW  |         5.273(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.656(R)|      SLOW  |         5.428(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.553(R)|      SLOW  |         4.767(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.837(R)|      SLOW  |         4.919(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.845(R)|      SLOW  |         5.465(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<4>  |         9.240(R)|      SLOW  |         5.089(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         9.905(R)|      SLOW  |         5.599(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.393(R)|      SLOW  |         4.671(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         8.601(R)|      SLOW  |         4.753(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         9.360(R)|      SLOW  |         5.166(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<4>   |         9.712(R)|      SLOW  |         5.405(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.754|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.805; Ideal Clock Offset To Actual Clock -9.070; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
LIO_DI<0>         |    1.269(R)|      SLOW  |   -0.027(R)|      SLOW  |   23.731|    0.027|       11.852|
LIO_DI<1>         |    1.579(R)|      SLOW  |   -0.316(R)|      SLOW  |   23.421|    0.316|       11.553|
LIO_DI<2>         |    1.571(R)|      SLOW  |   -0.299(R)|      SLOW  |   23.429|    0.299|       11.565|
LIO_DI<3>         |    1.779(R)|      SLOW  |   -0.496(R)|      SLOW  |   23.221|    0.496|       11.363|
LIO_DI<4>         |    1.562(R)|      SLOW  |   -0.310(R)|      SLOW  |   23.438|    0.310|       11.564|
LIO_DI<5>         |    1.584(R)|      SLOW  |   -0.324(R)|      SLOW  |   23.416|    0.324|       11.546|
LIO_DI<6>         |    1.335(R)|      SLOW  |   -0.090(R)|      SLOW  |   23.665|    0.090|       11.788|
LIO_DI<7>         |    5.964(R)|      SLOW  |   -3.053(R)|      FAST  |   19.036|    3.053|        7.992|
LIO_DI<8>         |    6.832(R)|      SLOW  |   -3.893(R)|      FAST  |   18.168|    3.893|        7.138|
LIO_DI<9>         |    5.431(R)|      SLOW  |   -2.748(R)|      FAST  |   19.569|    2.748|        8.410|
LIO_DI<10>        |    5.526(R)|      SLOW  |   -2.795(R)|      FAST  |   19.474|    2.795|        8.340|
LIO_DI<11>        |    6.034(R)|      SLOW  |   -3.203(R)|      FAST  |   18.966|    3.203|        7.882|
LIO_DI<12>        |    2.809(R)|      SLOW  |   -1.079(R)|      FAST  |   22.191|    1.079|       10.556|
LIO_DI<13>        |    6.141(R)|      SLOW  |   -3.300(R)|      FAST  |   18.859|    3.300|        7.780|
LIO_DI<14>        |    2.602(R)|      SLOW  |   -0.993(R)|      FAST  |   22.398|    0.993|       10.703|
LIO_DI<15>        |    5.677(R)|      SLOW  |   -2.948(R)|      FAST  |   19.323|    2.948|        8.188|
SRI_RX<0>         |    3.821(R)|      SLOW  |   -1.107(R)|      FAST  |   21.179|    1.107|       10.036|
SRI_RX<1>         |    4.042(R)|      SLOW  |   -1.232(R)|      FAST  |   20.958|    1.232|        9.863|
lb_cs_n           |    4.309(R)|      SLOW  |   -1.397(R)|      FAST  |   20.691|    1.397|        9.647|
lb_rd_n           |    3.741(R)|      SLOW  |   -1.033(R)|      FAST  |   21.259|    1.033|       10.113|
lb_wr_n           |    3.674(R)|      SLOW  |   -1.011(R)|      FAST  |   21.326|    1.011|       10.158|
svo_alarm<0>      |    2.308(R)|      SLOW  |   -0.895(R)|      FAST  |   22.692|    0.895|       10.899|
svo_alarm<1>      |    2.266(R)|      SLOW  |   -0.925(R)|      FAST  |   22.734|    0.925|       10.905|
svo_alarm<2>      |    2.991(R)|      SLOW  |   -1.356(R)|      FAST  |   22.009|    1.356|       10.327|
svo_alarm<3>      |    2.166(R)|      SLOW  |   -0.750(R)|      FAST  |   22.834|    0.750|       11.042|
svo_alarm<4>      |    2.330(R)|      SLOW  |   -0.888(R)|      FAST  |   22.670|    0.888|       10.891|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.832|         -  |      -0.027|         -  |   18.168|    0.027|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.742 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LIO_DO<0>                                      |       11.382|      SLOW  |        4.820|      FAST  |         4.742|
LIO_DO<1>                                      |       11.035|      SLOW  |        4.622|      FAST  |         4.395|
LIO_DO<2>                                      |       10.727|      SLOW  |        4.722|      FAST  |         4.087|
LIO_DO<3>                                      |       11.085|      SLOW  |        4.601|      FAST  |         4.445|
SRI_RTS<0>                                     |       11.201|      SLOW  |        5.134|      FAST  |         4.561|
SRI_RTS<1>                                     |        9.630|      SLOW  |        5.100|      FAST  |         2.990|
SRI_TX<0>                                      |        6.640|      SLOW  |        3.459|      FAST  |         0.000|
SRI_TX<1>                                      |        7.877|      SLOW  |        4.230|      FAST  |         1.237|
lb_int                                         |       11.273|      SLOW  |        6.386|      FAST  |         4.633|
led_1                                          |       11.281|      SLOW  |        5.273|      FAST  |         4.641|
svo_ccw<0>                                     |        9.656|      SLOW  |        5.428|      FAST  |         3.016|
svo_ccw<1>                                     |        8.553|      SLOW  |        4.767|      FAST  |         1.913|
svo_ccw<2>                                     |        8.837|      SLOW  |        4.919|      FAST  |         2.197|
svo_ccw<3>                                     |        9.845|      SLOW  |        5.465|      FAST  |         3.205|
svo_ccw<4>                                     |        9.240|      SLOW  |        5.089|      FAST  |         2.600|
svo_cw<0>                                      |        9.905|      SLOW  |        5.599|      FAST  |         3.265|
svo_cw<1>                                      |        8.393|      SLOW  |        4.671|      FAST  |         1.753|
svo_cw<2>                                      |        8.601|      SLOW  |        4.753|      FAST  |         1.961|
svo_cw<3>                                      |        9.360|      SLOW  |        5.166|      FAST  |         2.720|
svo_cw<4>                                      |        9.712|      SLOW  |        5.405|      FAST  |         3.072|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395375478 paths, 0 nets, and 35504 connections

Design statistics:
   Minimum period:  21.770ns{1}   (Maximum frequency:  45.935MHz)
   Maximum path delay from/to any node:   5.767ns
   Minimum input required time before clock:   6.832ns
   Minimum output required time after clock:  11.382ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 13:18:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



