Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 15:23:06 2020
| Host         : Lee-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.355   -25955.510                   5235                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.355   -25955.510                   5235                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5235  Failing Endpoints,  Worst Slack       -7.355ns,  Total Violation   -25955.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.355ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_14336_14591_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.474ns  (logic 4.652ns (28.238%)  route 11.822ns (71.762%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.785    21.563    DATAMEM/mem_reg_14336_14591_4_4/D
    SLICE_X14Y20         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.439    14.780    DATAMEM/mem_reg_14336_14591_4_4/WCLK
    SLICE_X14Y20         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_4_4/RAMS64E_A/CLK
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X14Y20         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.208    DATAMEM/mem_reg_14336_14591_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -7.355    

Slack (VIOLATED) :        -7.317ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_4608_4863_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.519ns  (logic 4.652ns (28.161%)  route 11.867ns (71.839%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.830    21.608    DATAMEM/mem_reg_4608_4863_4_4/D
    SLICE_X52Y10         RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.450    14.791    DATAMEM/mem_reg_4608_4863_4_4/WCLK
    SLICE_X52Y10         RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_4_4/RAMS64E_A/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y10         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.291    DATAMEM/mem_reg_4608_4863_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -21.608    
  -------------------------------------------------------------------
                         slack                                 -7.317    

Slack (VIOLATED) :        -7.311ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_18176_18431_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.426ns  (logic 4.314ns (26.263%)  route 12.112ns (73.737%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          1.124     6.668    CPU/REGFILE/p_address[1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.115     7.907    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X50Y49         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.057 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.676     8.733    CPU/REGFILE/B[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I2_O)        0.328     9.061 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.549     9.610    CPU/REGFILE/B_selected[0]
    SLICE_X47Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.208 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.686    10.894    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.303    11.197 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    11.197    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    11.435 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.362    13.797    DATAMEM/mem_reg_18176_18431_3_3/A1
    SLICE_X34Y31         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.095 r  DATAMEM/mem_reg_18176_18431_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.095    DATAMEM/mem_reg_18176_18431_3_3/OD
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.336 r  DATAMEM/mem_reg_18176_18431_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.336    DATAMEM/mem_reg_18176_18431_3_3/O0
    SLICE_X34Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.434 r  DATAMEM/mem_reg_18176_18431_3_3/F8/O
                         net (fo=1, routed)           1.265    15.699    DATAMEM/mem_reg_18176_18431_3_3_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I0_O)        0.319    16.018 r  DATAMEM/mem_reg_0_255_3_3_i_68/O
                         net (fo=1, routed)           0.000    16.018    DATAMEM/mem_reg_0_255_3_3_i_68_n_0
    SLICE_X55Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    16.263 r  DATAMEM/mem_reg_0_255_3_3_i_37/O
                         net (fo=1, routed)           0.000    16.263    DATAMEM/mem_reg_0_255_3_3_i_37_n_0
    SLICE_X55Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    16.367 r  DATAMEM/mem_reg_0_255_3_3_i_22/O
                         net (fo=1, routed)           0.645    17.012    DATAMEM/mem_reg_0_255_3_3_i_22_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.316    17.328 r  DATAMEM/mem_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           0.536    17.864    CPU/REGFILE/mem_reg_0_255_3_3_i_4_2
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.988 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.405    18.394    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.646    19.163    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    19.287 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.280    19.567    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    19.691 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.824    21.514    DATAMEM/mem_reg_18176_18431_3_3/D
    SLICE_X34Y31         RAMS64E                                      r  DATAMEM/mem_reg_18176_18431_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.434    14.775    DATAMEM/mem_reg_18176_18431_3_3/WCLK
    SLICE_X34Y31         RAMS64E                                      r  DATAMEM/mem_reg_18176_18431_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X34Y31         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.203    DATAMEM/mem_reg_18176_18431_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -21.514    
  -------------------------------------------------------------------
                         slack                                 -7.311    

Slack (VIOLATED) :        -7.307ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_512_767_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.506ns  (logic 4.652ns (28.183%)  route 11.854ns (71.817%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.817    21.595    DATAMEM/mem_reg_512_767_4_4/D
    SLICE_X42Y3          RAMS64E                                      r  DATAMEM/mem_reg_512_767_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.447    14.788    DATAMEM/mem_reg_512_767_4_4/WCLK
    SLICE_X42Y3          RAMS64E                                      r  DATAMEM/mem_reg_512_767_4_4/RAMS64E_A/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.288    DATAMEM/mem_reg_512_767_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 -7.307    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_20992_21247_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.494ns  (logic 4.652ns (28.203%)  route 11.842ns (71.797%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.805    21.583    DATAMEM/mem_reg_20992_21247_4_4/D
    SLICE_X52Y12         RAMS64E                                      r  DATAMEM/mem_reg_20992_21247_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.448    14.789    DATAMEM/mem_reg_20992_21247_4_4/WCLK
    SLICE_X52Y12         RAMS64E                                      r  DATAMEM/mem_reg_20992_21247_4_4/RAMS64E_A/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y12         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.289    DATAMEM/mem_reg_20992_21247_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -21.583    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.279ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_11264_11519_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 4.314ns (26.315%)  route 12.080ns (73.685%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          1.124     6.668    CPU/REGFILE/p_address[1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.115     7.907    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X50Y49         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.057 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.676     8.733    CPU/REGFILE/B[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I2_O)        0.328     9.061 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.549     9.610    CPU/REGFILE/B_selected[0]
    SLICE_X47Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.208 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.686    10.894    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.303    11.197 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    11.197    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    11.435 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.464    13.899    DATAMEM/mem_reg_17920_18175_1_1/A1
    SLICE_X30Y33         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.197 r  DATAMEM/mem_reg_17920_18175_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.197    DATAMEM/mem_reg_17920_18175_1_1/OD
    SLICE_X30Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    14.438 r  DATAMEM/mem_reg_17920_18175_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.438    DATAMEM/mem_reg_17920_18175_1_1/O0
    SLICE_X30Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    14.536 r  DATAMEM/mem_reg_17920_18175_1_1/F8/O
                         net (fo=1, routed)           1.328    15.864    DATAMEM/mem_reg_17920_18175_1_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.319    16.183 r  DATAMEM/mem_reg_0_255_1_1_i_69/O
                         net (fo=1, routed)           0.000    16.183    DATAMEM/mem_reg_0_255_1_1_i_69_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    16.428 r  DATAMEM/mem_reg_0_255_1_1_i_38/O
                         net (fo=1, routed)           0.000    16.428    DATAMEM/mem_reg_0_255_1_1_i_38_n_0
    SLICE_X36Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.532 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.729    17.261    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.316    17.577 r  DATAMEM/mem_reg_0_255_1_1_i_14/O
                         net (fo=2, routed)           0.633    18.210    CPU/REGFILE/mem_reg_0_255_1_1_i_5_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.334 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.425    18.759    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.602    19.485    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    19.609 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.154    19.763    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.124    19.887 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.595    21.482    DATAMEM/mem_reg_11264_11519_1_1/D
    SLICE_X30Y29         RAMS64E                                      r  DATAMEM/mem_reg_11264_11519_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.434    14.775    DATAMEM/mem_reg_11264_11519_1_1/WCLK
    SLICE_X30Y29         RAMS64E                                      r  DATAMEM/mem_reg_11264_11519_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y29         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.203    DATAMEM/mem_reg_11264_11519_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -21.482    
  -------------------------------------------------------------------
                         slack                                 -7.279    

Slack (VIOLATED) :        -7.278ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_6400_6655_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.480ns  (logic 4.652ns (28.228%)  route 11.828ns (71.772%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.791    21.569    DATAMEM/mem_reg_6400_6655_4_4/D
    SLICE_X52Y9          RAMS64E                                      r  DATAMEM/mem_reg_6400_6655_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.450    14.791    DATAMEM/mem_reg_6400_6655_4_4/WCLK
    SLICE_X52Y9          RAMS64E                                      r  DATAMEM/mem_reg_6400_6655_4_4/RAMS64E_A/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y9          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.291    DATAMEM/mem_reg_6400_6655_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 -7.278    

Slack (VIOLATED) :        -7.278ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 4.382ns (26.591%)  route 12.099ns (73.409%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          1.124     6.668    CPU/REGFILE/p_address[1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.115     7.907    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X50Y49         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.057 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.676     8.733    CPU/REGFILE/B[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I2_O)        0.328     9.061 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.549     9.610    CPU/REGFILE/B_selected[0]
    SLICE_X47Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.208 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.686    10.894    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.303    11.197 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    11.197    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    11.435 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.341    13.777    DATAMEM/mem_reg_6912_7167_0_0/A1
    SLICE_X60Y20         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    14.223 r  DATAMEM/mem_reg_6912_7167_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.223    DATAMEM/mem_reg_6912_7167_0_0/OA
    SLICE_X60Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    14.437 r  DATAMEM/mem_reg_6912_7167_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.437    DATAMEM/mem_reg_6912_7167_0_0/O1
    SLICE_X60Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    14.525 r  DATAMEM/mem_reg_6912_7167_0_0/F8/O
                         net (fo=1, routed)           1.219    15.744    DATAMEM/mem_reg_6912_7167_0_0_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.319    16.063 r  DATAMEM/mem_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000    16.063    DATAMEM/mem_reg_0_255_0_0_i_111_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    16.275 r  DATAMEM/mem_reg_0_255_0_0_i_90/O
                         net (fo=1, routed)           0.000    16.275    DATAMEM/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.369 r  DATAMEM/mem_reg_0_255_0_0_i_78/O
                         net (fo=1, routed)           1.092    17.460    DATAMEM/mem_reg_0_255_0_0_i_78_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.316    17.776 r  DATAMEM/mem_reg_0_255_0_0_i_71/O
                         net (fo=2, routed)           0.410    18.186    CPU/REGFILE/mem_reg_0_255_0_0_i_34_1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.310 r  CPU/REGFILE/mem_reg_0_255_0_0_i_48/O
                         net (fo=1, routed)           0.558    18.868    CPU/REGFILE/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.992 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           0.291    19.283    CPU/REGFILE/mem_reg_0_255_0_0_i_34_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124    19.407 r  CPU/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.501    19.908    CPU/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124    20.032 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         1.537    21.569    DATAMEM/mem_reg_25600_25855_0_0/D
    SLICE_X52Y7          RAMS64E                                      r  DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.451    14.792    DATAMEM/mem_reg_25600_25855_0_0/WCLK
    SLICE_X52Y7          RAMS64E                                      r  DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y7          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.292    DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 -7.278    

Slack (VIOLATED) :        -7.273ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_4864_5119_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.476ns  (logic 4.652ns (28.236%)  route 11.824ns (71.764%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.961     6.469    CPU/REGFILE/p_address[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.296     6.765 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          1.216     7.981    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X50Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.127 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=21, routed)          0.604     8.731    CPU/REGFILE/A[0]
    SLICE_X51Y43         LUT1 (Prop_lut1_I0_O)        0.328     9.059 r  CPU/REGFILE/mem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.497     9.556    CPU/REGFILE/mem_reg_0_255_0_0_i_61_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.136 r  CPU/REGFILE/mem_reg_0_255_0_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.136    CPU/REGFILE/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.470 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.747    11.217    CPU/REGFILE/data2[6]
    SLICE_X47Y38         LUT5 (Prop_lut5_I0_O)        0.303    11.520 r  CPU/REGFILE/mem_reg_0_255_0_0_i_19/O
                         net (fo=1, routed)           0.000    11.520    CPU/REGFILE/mem_reg_0_255_0_0_i_19_n_0
    SLICE_X47Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    11.737 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3850, routed)        2.633    14.371    DATAMEM/mem_reg_32000_32255_4_4/A6
    SLICE_X38Y4          MUXF7 (Prop_muxf7_S_O)       0.489    14.860 r  DATAMEM/mem_reg_32000_32255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    14.860    DATAMEM/mem_reg_32000_32255_4_4/O0
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.958 r  DATAMEM/mem_reg_32000_32255_4_4/F8/O
                         net (fo=1, routed)           1.376    16.333    DATAMEM/mem_reg_32000_32255_4_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.319    16.652 r  DATAMEM/mem_reg_0_255_4_4_i_41/O
                         net (fo=1, routed)           0.000    16.652    DATAMEM/mem_reg_0_255_4_4_i_41_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    16.869 r  DATAMEM/mem_reg_0_255_4_4_i_23/O
                         net (fo=1, routed)           0.000    16.869    DATAMEM/mem_reg_0_255_4_4_i_23_n_0
    SLICE_X41Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    16.963 r  DATAMEM/mem_reg_0_255_4_4_i_13/O
                         net (fo=1, routed)           0.842    17.805    CPU/REGFILE/mem_reg_0_255_4_4_i_8_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.316    18.121 r  CPU/REGFILE/mem_reg_0_255_4_4_i_10/O
                         net (fo=1, routed)           0.406    18.527    CPU/REGFILE/mem_reg_0_255_4_4_i_10_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.651 r  CPU/REGFILE/mem_reg_0_255_4_4_i_8/O
                         net (fo=1, routed)           0.312    18.963    CPU/REGFILE/DATAMEM/data_out0[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  CPU/REGFILE/mem_reg_0_255_4_4_i_5/O
                         net (fo=1, routed)           0.291    19.378    CPU/REGFILE/mem_reg_0_255_4_4_i_5_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124    19.502 r  CPU/REGFILE/mem_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.151    19.654    CPU/REGFILE/mem_reg_0_255_4_4_i_3_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.778 r  CPU/REGFILE/mem_reg_0_255_4_4_i_1/O
                         net (fo=515, routed)         1.786    21.564    DATAMEM/mem_reg_4864_5119_4_4/D
    SLICE_X50Y9          RAMS64E                                      r  DATAMEM/mem_reg_4864_5119_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.450    14.791    DATAMEM/mem_reg_4864_5119_4_4/WCLK
    SLICE_X50Y9          RAMS64E                                      r  DATAMEM/mem_reg_4864_5119_4_4/RAMS64E_A/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X50Y9          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.291    DATAMEM/mem_reg_4864_5119_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -21.564    
  -------------------------------------------------------------------
                         slack                                 -7.273    

Slack (VIOLATED) :        -7.265ns  (required time - arrival time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_23552_23807_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 4.382ns (26.608%)  route 12.088ns (73.392%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          1.124     6.668    CPU/REGFILE/p_address[1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.115     7.907    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X50Y49         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.057 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.676     8.733    CPU/REGFILE/B[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I2_O)        0.328     9.061 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.549     9.610    CPU/REGFILE/B_selected[0]
    SLICE_X47Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.208 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.686    10.894    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.303    11.197 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    11.197    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    11.435 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.341    13.777    DATAMEM/mem_reg_6912_7167_0_0/A1
    SLICE_X60Y20         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.446    14.223 r  DATAMEM/mem_reg_6912_7167_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.223    DATAMEM/mem_reg_6912_7167_0_0/OA
    SLICE_X60Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    14.437 r  DATAMEM/mem_reg_6912_7167_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.437    DATAMEM/mem_reg_6912_7167_0_0/O1
    SLICE_X60Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    14.525 r  DATAMEM/mem_reg_6912_7167_0_0/F8/O
                         net (fo=1, routed)           1.219    15.744    DATAMEM/mem_reg_6912_7167_0_0_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.319    16.063 r  DATAMEM/mem_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000    16.063    DATAMEM/mem_reg_0_255_0_0_i_111_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    16.275 r  DATAMEM/mem_reg_0_255_0_0_i_90/O
                         net (fo=1, routed)           0.000    16.275    DATAMEM/mem_reg_0_255_0_0_i_90_n_0
    SLICE_X57Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    16.369 r  DATAMEM/mem_reg_0_255_0_0_i_78/O
                         net (fo=1, routed)           1.092    17.460    DATAMEM/mem_reg_0_255_0_0_i_78_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.316    17.776 r  DATAMEM/mem_reg_0_255_0_0_i_71/O
                         net (fo=2, routed)           0.410    18.186    CPU/REGFILE/mem_reg_0_255_0_0_i_34_1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.310 r  CPU/REGFILE/mem_reg_0_255_0_0_i_48/O
                         net (fo=1, routed)           0.558    18.868    CPU/REGFILE/mem_reg_0_255_0_0_i_48_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.992 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           0.291    19.283    CPU/REGFILE/mem_reg_0_255_0_0_i_34_n_0
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124    19.407 r  CPU/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.501    19.908    CPU/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124    20.032 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         1.527    21.559    DATAMEM/mem_reg_23552_23807_0_0/D
    SLICE_X54Y2          RAMS64E                                      r  DATAMEM/mem_reg_23552_23807_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_23552_23807_0_0/WCLK
    SLICE_X54Y2          RAMS64E                                      r  DATAMEM/mem_reg_23552_23807_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_23552_23807_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -21.559    
  -------------------------------------------------------------------
                         slack                                 -7.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.563     1.446    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X55Y57         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.755    DATAMEM/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X55Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  DATAMEM/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.800    DATAMEM/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.833     1.961    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X55Y57         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.091     1.537    DATAMEM/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.395%)  route 0.274ns (59.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[5]/Q
                         net (fo=42, routed)          0.274     1.863    CPU/PCADDER/p_address[3]
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  CPU/PCADDER/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    CPU/PCADDER_n_4
    SLICE_X45Y45         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     1.555    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.231ns (34.954%)  route 0.430ns (65.046%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          0.259     1.847    CPU/p_address[3]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.171     2.063    CPU/PCADDER/sel_pc
    SLICE_X45Y44         LUT3 (Prop_lut3_I1_O)        0.045     2.108 r  CPU/PCADDER/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    CPU/PCADDER_n_1
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.092     1.555    CPU/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.235ns (33.311%)  route 0.470ns (66.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[2]/Q
                         net (fo=42, routed)          0.248     1.836    CPU/p_address[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.223     2.104    CPU/PCADDER/sel_pc
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.049     2.153 r  CPU/PCADDER/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.153    CPU/PCADDER_n_6
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.107     1.570    CPU/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.231ns (32.931%)  route 0.470ns (67.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[2]/Q
                         net (fo=42, routed)          0.248     1.836    CPU/p_address[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.223     2.104    CPU/PCADDER/sel_pc
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.149 r  CPU/PCADDER/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.149    CPU/PCADDER_n_3
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092     1.555    CPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/c_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.008%)  route 0.514ns (68.992%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[2]/Q
                         net (fo=42, routed)          0.345     1.933    CPU/p_address[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  CPU/mem_reg_0_255_0_0_i_32/O
                         net (fo=80, routed)          0.169     2.147    CPU/alu_ops[0]
    SLICE_X45Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.192 r  CPU/c_flag_i_1/O
                         net (fo=1, routed)           0.000     2.192    CPU/c_new
    SLICE_X45Y42         FDRE                                         r  CPU/c_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.833     1.960    CPU/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  CPU/c_flag_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.091     1.553    CPU/c_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.517%)  route 0.608ns (72.483%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[2]/Q
                         net (fo=42, routed)          0.248     1.836    CPU/p_address[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.361     2.242    CPU/PCADDER/sel_pc
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.287 r  CPU/PCADDER/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.287    CPU/PCADDER_n_10
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[7]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.107     1.570    CPU/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.517%)  route 0.608ns (72.483%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[2]/Q
                         net (fo=42, routed)          0.248     1.836    CPU/p_address[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.361     2.242    CPU/PCADDER/sel_pc
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.287 r  CPU/PCADDER/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.287    CPU/PCADDER_n_8
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.961    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092     1.555    CPU/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.186ns (13.778%)  route 1.164ns (86.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          0.682     2.270    CPU/REGFILE/p_address[1]
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.482     2.797    CPU/REGFILE/regs_reg_r2_0_31_30_31/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y55         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.055    CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.186ns (13.778%)  route 1.164ns (86.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          0.682     2.270    CPU/REGFILE/p_address[1]
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_13/O
                         net (fo=96, routed)          0.482     2.797    CPU/REGFILE/regs_reg_r2_0_31_30_31/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y55         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.055    CPU/REGFILE/regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.742    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y42   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y44   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y46   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y46   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y46   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y45   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y46   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y57   DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y45   DATAMEM/num0_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y34   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41   DATAMEM/mem_reg_15104_15359_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41   DATAMEM/mem_reg_15104_15359_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_17152_17407_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y23   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y23   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y23   DATAMEM/mem_reg_19200_19455_0_0/RAMS64E_C/CLK



