

================================================================
== Vivado HLS Report for 'Write_C_buf'
================================================================
* Date:           Sun Feb 28 10:35:30 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     3289| 10.000 ns | 32.890 us |    1|  3289|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |        0|     3288| 12 ~ 822 |          -|          -|  0 ~ 4 |    no    |
        | + Loop 1.1      |       10|      820|  10 ~ 82 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Loop 1.1.1  |        8|       80|         8|          -|          -| 1 ~ 10 |    no    |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_idx = alloca i64"   --->   Operation 12 'alloca' 'p_0_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 13 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Out_ddr_offset1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Out_ddr_offset1)"   --->   Operation 14 'read' 'Out_ddr_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Out_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Out_ddr_offset)"   --->   Operation 15 'read' 'Out_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %Out_ddr, [6 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_c_load = load i32* @p_c_s, align 4" [conv_v1.cpp:295]   --->   Operation 17 'load' 'p_c_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext = zext i30 %Out_ddr_offset_read to i64"   --->   Operation 18 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i64 0, i64* %p_0_idx" [conv_v1.cpp:293]   --->   Operation 19 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %.loopexit" [conv_v1.cpp:293]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i3 %r_0 to i32" [conv_v1.cpp:293]   --->   Operation 22 'zext' 'zext_ln293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln293 = icmp slt i32 %zext_ln293, %row_read" [conv_v1.cpp:293]   --->   Operation 23 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.67ns)   --->   "%r = add i3 %r_0, 1" [conv_v1.cpp:293]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %.preheader, label %3" [conv_v1.cpp:293]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.42ns)   --->   "%mul_ln299 = mul i32 %p_c_load, %zext_ln293" [conv_v1.cpp:299]   --->   Operation 27 'mul' 'mul_ln299' <Predicate = (icmp_ln293)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:295]   --->   Operation 28 'br' <Predicate = (icmp_ln293)> <Delay = 0.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:305]   --->   Operation 29 'ret' <Predicate = (!icmp_ln293)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c_0 = phi i31 [ %c, %hls_label_24_end ], [ 0, %.preheader ]"   --->   Operation 30 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i31 %c_0 to i32" [conv_v1.cpp:295]   --->   Operation 31 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%icmp_ln295 = icmp slt i32 %zext_ln295, %p_c_load" [conv_v1.cpp:295]   --->   Operation 32 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.00ns)   --->   "%c = add i31 %c_0, 1" [conv_v1.cpp:295]   --->   Operation 33 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln295, label %hls_label_24_begin, label %.loopexit.loopexit" [conv_v1.cpp:295]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [conv_v1.cpp:295]   --->   Operation 35 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:296]   --->   Operation 36 'speclooptripcount' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i31 %c_0 to i10" [conv_v1.cpp:299]   --->   Operation 37 'trunc' 'trunc_ln299' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:297]   --->   Operation 38 'br' <Predicate = (icmp_ln295)> <Delay = 0.65>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (!icmp_ln295)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.80>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_2_rec = phi i64 [ 0, %hls_label_24_begin ], [ %add_ln299_2, %hls_label_25 ]" [conv_v1.cpp:299]   --->   Operation 40 'phi' 'p_2_rec' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cho_0 = phi i32 [ 0, %hls_label_24_begin ], [ %cho, %hls_label_25 ]"   --->   Operation 41 'phi' 'cho_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_idx_load = load i64* %p_0_idx"   --->   Operation 42 'load' 'p_0_idx_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.08ns)   --->   "%p_1_idx8 = add i64 %p_2_rec, %p_0_idx_load" [conv_v1.cpp:299]   --->   Operation 43 'add' 'p_1_idx8' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum1 = add i64 %p_1_idx8, %Out_ddr_offset1_read" [conv_v1.cpp:299]   --->   Operation 44 'add' 'sum1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sum = add i64 %sum1, %sext" [conv_v1.cpp:299]   --->   Operation 45 'add' 'sum' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%Out_ddr_addr = getelementptr float* %Out_ddr, i64 %sum" [conv_v1.cpp:299]   --->   Operation 46 'getelementptr' 'Out_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_chout_load = load i32* @p_chout_s, align 4" [conv_v1.cpp:297]   --->   Operation 47 'load' 'p_chout_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.99ns)   --->   "%icmp_ln297 = icmp slt i32 %cho_0, %p_chout_load" [conv_v1.cpp:297]   --->   Operation 48 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln299_2 = add i64 %p_2_rec, 1" [conv_v1.cpp:299]   --->   Operation 49 'add' 'add_ln299_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %hls_label_25, label %hls_label_24_end" [conv_v1.cpp:297]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.42ns)   --->   "%mul_ln299_1 = mul i32 %mul_ln299, %p_chout_load" [conv_v1.cpp:299]   --->   Operation 51 'mul' 'mul_ln299_1' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln299_1 = trunc i32 %mul_ln299_1 to i10" [conv_v1.cpp:299]   --->   Operation 52 'trunc' 'trunc_ln299_1' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln299_2 = trunc i32 %p_chout_load to i10" [conv_v1.cpp:299]   --->   Operation 53 'trunc' 'trunc_ln299_2' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.11ns)   --->   "%mul_ln299_2 = mul i10 %trunc_ln299_2, %trunc_ln299" [conv_v1.cpp:299]   --->   Operation 54 'mul' 'mul_ln299_2' <Predicate = (icmp_ln297)> <Delay = 2.11> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln299_3 = trunc i32 %cho_0 to i10" [conv_v1.cpp:299]   --->   Operation 55 'trunc' 'trunc_ln299_3' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln299 = add i10 %trunc_ln299_3, %trunc_ln299_1" [conv_v1.cpp:299]   --->   Operation 56 'add' 'add_ln299' <Predicate = (icmp_ln297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln299_1 = add i10 %add_ln299, %mul_ln299_2" [conv_v1.cpp:299]   --->   Operation 57 'add' 'add_ln299_1' <Predicate = (icmp_ln297)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i10 %add_ln299_1 to i64" [conv_v1.cpp:299]   --->   Operation 58 'sext' 'sext_ln299' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%Out_buf_addr = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln299" [conv_v1.cpp:299]   --->   Operation 59 'getelementptr' 'Out_buf_addr' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.23ns)   --->   "%Out_buf_load = load float* %Out_buf_addr, align 4" [conv_v1.cpp:299]   --->   Operation 60 'load' 'Out_buf_load' <Predicate = (icmp_ln297)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 61 [1/1] (3.42ns)   --->   "%mul_ln301 = mul i32 %p_chout_load, %zext_ln293" [conv_v1.cpp:301]   --->   Operation 61 'mul' 'mul_ln301' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (3.42ns)   --->   "%mul_ln301_1 = mul i32 %mul_ln301, %p_c_load" [conv_v1.cpp:301]   --->   Operation 62 'mul' 'mul_ln301_1' <Predicate = (icmp_ln297)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %mul_ln301_1 to i10" [conv_v1.cpp:301]   --->   Operation 63 'trunc' 'trunc_ln301' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln301 = add i10 %trunc_ln299_3, %mul_ln299_2" [conv_v1.cpp:301]   --->   Operation 64 'add' 'add_ln301' <Predicate = (icmp_ln297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln301_1 = add i10 %add_ln301, %trunc_ln301" [conv_v1.cpp:301]   --->   Operation 65 'add' 'add_ln301_1' <Predicate = (icmp_ln297)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.01ns)   --->   "%cho = add nsw i32 1, %cho_0" [conv_v1.cpp:297]   --->   Operation 66 'add' 'cho' <Predicate = (icmp_ln297)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_2)" [conv_v1.cpp:303]   --->   Operation 67 'specregionend' 'empty_11' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.65ns)   --->   "store i64 %p_1_idx8, i64* %p_0_idx" [conv_v1.cpp:295]   --->   Operation 68 'store' <Predicate = (!icmp_ln297)> <Delay = 0.65>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:295]   --->   Operation 69 'br' <Predicate = (!icmp_ln297)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 70 [1/2] (1.23ns)   --->   "%Out_buf_load = load float* %Out_buf_addr, align 4" [conv_v1.cpp:299]   --->   Operation 70 'load' 'Out_buf_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_5 : Operation 71 [1/1] (8.75ns)   --->   "%Out_ddr_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %Out_ddr_addr, i32 1)" [conv_v1.cpp:299]   --->   Operation 71 'writereq' 'Out_ddr_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln301 = sext i10 %add_ln301_1 to i64" [conv_v1.cpp:301]   --->   Operation 72 'sext' 'sext_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%Out_buf_addr_1 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln301" [conv_v1.cpp:301]   --->   Operation 73 'getelementptr' 'Out_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %Out_buf_addr_1, align 4" [conv_v1.cpp:301]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 75 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %Out_ddr_addr, float %Out_buf_load, i4 -1)" [conv_v1.cpp:299]   --->   Operation 75 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 76 [5/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 76 'writeresp' 'Out_ddr_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 77 [4/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 77 'writeresp' 'Out_ddr_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 78 [3/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 78 'writeresp' 'Out_ddr_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 79 [2/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 79 'writeresp' 'Out_ddr_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [conv_v1.cpp:297]   --->   Operation 80 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:298]   --->   Operation 81 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/5] (8.75ns)   --->   "%Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)" [conv_v1.cpp:299]   --->   Operation 82 'writeresp' 'Out_ddr_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_3)" [conv_v1.cpp:302]   --->   Operation 83 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:297]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Out_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Out_ddr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Out_ddr_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_c_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ p_chout_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_idx                 (alloca           ) [ 011111111111]
row_read                (read             ) [ 001111111111]
Out_ddr_offset1_read    (read             ) [ 001111111111]
Out_ddr_offset_read     (read             ) [ 000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
p_c_load                (load             ) [ 001111111111]
sext                    (zext             ) [ 001111111111]
store_ln293             (store            ) [ 000000000000]
br_ln293                (br               ) [ 011111111111]
r_0                     (phi              ) [ 001000000000]
zext_ln293              (zext             ) [ 000111111111]
icmp_ln293              (icmp             ) [ 001111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000]
r                       (add              ) [ 011111111111]
br_ln293                (br               ) [ 000000000000]
mul_ln299               (mul              ) [ 000111111111]
br_ln295                (br               ) [ 001111111111]
ret_ln305               (ret              ) [ 000000000000]
c_0                     (phi              ) [ 000100000000]
zext_ln295              (zext             ) [ 000000000000]
icmp_ln295              (icmp             ) [ 001111111111]
c                       (add              ) [ 001111111111]
br_ln295                (br               ) [ 000000000000]
tmp_2                   (specregionbegin  ) [ 000011111111]
speclooptripcount_ln296 (speclooptripcount) [ 000000000000]
trunc_ln299             (trunc            ) [ 000011111111]
br_ln297                (br               ) [ 001111111111]
br_ln0                  (br               ) [ 011111111111]
p_2_rec                 (phi              ) [ 000010000000]
cho_0                   (phi              ) [ 000010000000]
p_0_idx_load            (load             ) [ 000000000000]
p_1_idx8                (add              ) [ 000000000000]
sum1                    (add              ) [ 000000000000]
sum                     (add              ) [ 000000000000]
Out_ddr_addr            (getelementptr    ) [ 000001111111]
p_chout_load            (load             ) [ 000000000000]
icmp_ln297              (icmp             ) [ 001111111111]
add_ln299_2             (add              ) [ 001111111111]
br_ln297                (br               ) [ 000000000000]
mul_ln299_1             (mul              ) [ 000000000000]
trunc_ln299_1           (trunc            ) [ 000000000000]
trunc_ln299_2           (trunc            ) [ 000000000000]
mul_ln299_2             (mul              ) [ 000000000000]
trunc_ln299_3           (trunc            ) [ 000000000000]
add_ln299               (add              ) [ 000000000000]
add_ln299_1             (add              ) [ 000000000000]
sext_ln299              (sext             ) [ 000000000000]
Out_buf_addr            (getelementptr    ) [ 000001000000]
mul_ln301               (mul              ) [ 000000000000]
mul_ln301_1             (mul              ) [ 000000000000]
trunc_ln301             (trunc            ) [ 000000000000]
add_ln301               (add              ) [ 000000000000]
add_ln301_1             (add              ) [ 000001000000]
cho                     (add              ) [ 001111111111]
empty_11                (specregionend    ) [ 000000000000]
store_ln295             (store            ) [ 000000000000]
br_ln295                (br               ) [ 001111111111]
Out_buf_load            (load             ) [ 000000100000]
Out_ddr_addr_req        (writereq         ) [ 000000000000]
sext_ln301              (sext             ) [ 000000000000]
Out_buf_addr_1          (getelementptr    ) [ 000000000000]
store_ln301             (store            ) [ 000000000000]
write_ln299             (write            ) [ 000000000000]
tmp_3                   (specregionbegin  ) [ 000000000000]
speclooptripcount_ln298 (speclooptripcount) [ 000000000000]
Out_ddr_addr_resp       (writeresp        ) [ 000000000000]
empty                   (specregionend    ) [ 000000000000]
br_ln297                (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_ddr_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_ddr_offset1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr_offset1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_c_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_chout_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_0_idx_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_idx/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="row_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Out_ddr_offset1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_ddr_offset1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Out_ddr_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_ddr_offset_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_writeresp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Out_ddr_addr_req/5 Out_ddr_addr_resp/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln299_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Out_buf_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Out_buf_load/4 store_ln301/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="Out_buf_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_buf_addr_1/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="r_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="c_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="1"/>
<pin id="145" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="c_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="p_2_rec_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_2_rec (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_2_rec_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2_rec/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="cho_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cho_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="cho_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cho_0/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_c_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_c_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln293_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln293_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln293_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln299_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln299/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln295_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln295_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln299_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_0_idx_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="3"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_idx_load/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_1_idx8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1_idx8/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="3"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sum_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="30" slack="3"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="Out_ddr_addr_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_ddr_addr/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_chout_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chout_load/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln297_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln299_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mul_ln299_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln299_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln299_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln299_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln299_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="1"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln299_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln299_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299_3/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln299_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln299_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln299_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln299/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln301_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="2"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln301/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln301_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="3"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln301_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln301_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln301_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln301_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="cho_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cho/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln295_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="3"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln301_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln301/5 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_0_idx_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_0_idx "/>
</bind>
</comp>

<comp id="356" class="1005" name="row_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="Out_ddr_offset1_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="3"/>
<pin id="363" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="Out_ddr_offset1_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_c_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_c_load "/>
</bind>
</comp>

<comp id="373" class="1005" name="sext_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="3"/>
<pin id="375" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext "/>
</bind>
</comp>

<comp id="378" class="1005" name="zext_ln293_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln293 "/>
</bind>
</comp>

<comp id="386" class="1005" name="r_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="391" class="1005" name="mul_ln299_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2"/>
<pin id="393" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln299 "/>
</bind>
</comp>

<comp id="399" class="1005" name="c_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="404" class="1005" name="trunc_ln299_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln299 "/>
</bind>
</comp>

<comp id="409" class="1005" name="Out_ddr_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Out_ddr_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln299_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln299_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="Out_buf_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="add_ln301_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln301_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="cho_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cho "/>
</bind>
</comp>

<comp id="438" class="1005" name="Out_buf_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="88" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="136" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="136" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="147" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="147" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="147" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="158" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="169" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="158" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="253" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="169" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="274" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="282" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="312"><net_src comp="253" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="287" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="282" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="318" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="169" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="231" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="352"><net_src comp="72" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="359"><net_src comp="76" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="364"><net_src comp="82" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="369"><net_src comp="176" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="376"><net_src comp="180" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="381"><net_src comp="189" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="389"><net_src comp="198" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="394"><net_src comp="204" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="402"><net_src comp="218" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="407"><net_src comp="224" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="412"><net_src comp="247" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="421"><net_src comp="263" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="426"><net_src comp="110" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="431"><net_src comp="328" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="436"><net_src comp="334" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="441"><net_src comp="117" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_buf | {5 }
	Port: Out_ddr | {5 6 7 8 9 10 11 }
 - Input state : 
	Port: Write_C_buf : Out_buf | {4 5 }
	Port: Write_C_buf : Out_ddr_offset | {1 }
	Port: Write_C_buf : Out_ddr_offset1 | {1 }
	Port: Write_C_buf : row | {1 }
	Port: Write_C_buf : p_c_s | {1 }
	Port: Write_C_buf : p_chout_s | {4 }
  - Chain level:
	State 1
		store_ln293 : 1
	State 2
		zext_ln293 : 1
		icmp_ln293 : 2
		r : 1
		br_ln293 : 3
		mul_ln299 : 2
	State 3
		zext_ln295 : 1
		icmp_ln295 : 2
		c : 1
		br_ln295 : 3
		trunc_ln299 : 1
	State 4
		p_1_idx8 : 1
		sum1 : 2
		sum : 3
		Out_ddr_addr : 4
		icmp_ln297 : 1
		add_ln299_2 : 1
		br_ln297 : 2
		mul_ln299_1 : 1
		trunc_ln299_1 : 2
		trunc_ln299_2 : 1
		mul_ln299_2 : 2
		trunc_ln299_3 : 1
		add_ln299 : 3
		add_ln299_1 : 4
		sext_ln299 : 5
		Out_buf_addr : 6
		Out_buf_load : 7
		mul_ln301 : 1
		mul_ln301_1 : 2
		trunc_ln301 : 3
		add_ln301 : 3
		add_ln301_1 : 4
		cho : 1
		store_ln295 : 2
	State 5
		Out_buf_addr_1 : 1
		store_ln301 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |             r_fu_198            |    0    |    0    |    11   |
|          |             c_fu_218            |    0    |    0    |    38   |
|          |         p_1_idx8_fu_231         |    0    |    0    |    71   |
|          |           sum1_fu_237           |    0    |    0    |    22   |
|          |            sum_fu_242           |    0    |    0    |    22   |
|    add   |        add_ln299_2_fu_263       |    0    |    0    |    71   |
|          |         add_ln299_fu_291        |    0    |    0    |    22   |
|          |        add_ln299_1_fu_297       |    0    |    0    |    22   |
|          |         add_ln301_fu_322        |    0    |    0    |    22   |
|          |        add_ln301_1_fu_328       |    0    |    0    |    22   |
|          |            cho_fu_334           |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         mul_ln299_fu_204        |    0    |    0    |    20   |
|          |        mul_ln299_1_fu_269       |    3    |    0    |    20   |
|    mul   |        mul_ln299_2_fu_282       |    0    |    0    |    62   |
|          |         mul_ln301_fu_308        |    0    |    0    |    20   |
|          |        mul_ln301_1_fu_313       |    3    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln293_fu_193        |    0    |    0    |    20   |
|   icmp   |        icmp_ln295_fu_213        |    0    |    0    |    20   |
|          |        icmp_ln297_fu_257        |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |       row_read_read_fu_76       |    0    |    0    |    0    |
|   read   | Out_ddr_offset1_read_read_fu_82 |    0    |    0    |    0    |
|          |  Out_ddr_offset_read_read_fu_88 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_94       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln299_write_fu_101    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           sext_fu_180           |    0    |    0    |    0    |
|   zext   |        zext_ln293_fu_189        |    0    |    0    |    0    |
|          |        zext_ln295_fu_209        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln299_fu_224       |    0    |    0    |    0    |
|          |       trunc_ln299_1_fu_274      |    0    |    0    |    0    |
|   trunc  |       trunc_ln299_2_fu_278      |    0    |    0    |    0    |
|          |       trunc_ln299_3_fu_287      |    0    |    0    |    0    |
|          |        trunc_ln301_fu_318       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln299_fu_303        |    0    |    0    |    0    |
|          |        sext_ln301_fu_345        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |    0    |   564   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    Out_buf_addr_reg_423    |    9   |
|    Out_buf_load_reg_438    |   32   |
|    Out_ddr_addr_reg_409    |   32   |
|Out_ddr_offset1_read_reg_361|   64   |
|     add_ln299_2_reg_418    |   64   |
|     add_ln301_1_reg_428    |   10   |
|         c_0_reg_143        |   31   |
|          c_reg_399         |   31   |
|        cho_0_reg_165       |   32   |
|         cho_reg_433        |   32   |
|      mul_ln299_reg_391     |   32   |
|       p_0_idx_reg_349      |   64   |
|       p_2_rec_reg_154      |   64   |
|      p_c_load_reg_366      |   32   |
|         r_0_reg_132        |    3   |
|          r_reg_386         |    3   |
|      row_read_reg_356      |   32   |
|        sext_reg_373        |   64   |
|     trunc_ln299_reg_404    |   10   |
|     zext_ln293_reg_378     |   32   |
+----------------------------+--------+
|            Total           |   673  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_94 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_117  |  p0  |   3  |   9  |   27   ||    15   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   29   || 1.33075 ||    15   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   564  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   15   |
|  Register |    -   |    -   |   673  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   673  |   579  |
+-----------+--------+--------+--------+--------+
