{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621674676754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621674676755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 13:41:13 2021 " "Processing started: Sat May 22 13:41:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621674676755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621674676755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fs -c fs " "Command: quartus_map --read_settings_files=on --write_settings_files=off fs -c fs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621674676755 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621674677859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fs " "Found entity 1: fs" {  } { { "fs.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(110) " "Verilog HDL warning at wgp.v(110): extended using \"x\" or \"z\"" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621674677910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(111) " "Verilog HDL warning at wgp.v(111): extended using \"x\" or \"z\"" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621674677911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wgp.v(100) " "Verilog HDL information at wgp.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621674677911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wgp.v 1 1 " "Found 1 design units, including 1 entities, in source file wgp.v" { { "Info" "ISGN_ENTITY_NAME" "1 wgp " "Found entity 1: wgp" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 3 3 " "Found 3 design units, including 3 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677916 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/dds.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677916 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/dds.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674677927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674677927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fs " "Elaborating entity \"fs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621674677991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst10 " "Elaborating entity \"7476\" for hierarchy \"7476:inst10\"" {  } { { "fs.bdf" "inst10" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 496 744 864 688 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst10 " "Elaborated megafunction instantiation \"7476:inst10\"" {  } { { "fs.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 496 744 864 688 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674678031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst6 " "Elaborating entity \"74193\" for hierarchy \"74193:inst6\"" {  } { { "fs.bdf" "inst6" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 736 576 736 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst6 " "Elaborated megafunction instantiation \"74193:inst6\"" {  } { { "fs.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 736 576 736 856 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674678048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:inst1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:inst1\"" {  } { { "fs.bdf" "inst1" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 176 936 1104 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgp wgp:inst " "Elaborating entity \"wgp\" for hierarchy \"wgp:inst\"" {  } { { "fs.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 176 520 744 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(20) " "Verilog HDL assignment warning at wgp.v(20): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678056 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(21) " "Verilog HDL assignment warning at wgp.v(21): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(41) " "Verilog HDL assignment warning at wgp.v(41): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(42) " "Verilog HDL assignment warning at wgp.v(42): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(49) " "Verilog HDL assignment warning at wgp.v(49): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(76) " "Verilog HDL assignment warning at wgp.v(76): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(77) " "Verilog HDL assignment warning at wgp.v(77): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(85) " "Verilog HDL assignment warning at wgp.v(85): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(86) " "Verilog HDL assignment warning at wgp.v(86): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(95) " "Verilog HDL assignment warning at wgp.v(95): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678057 "|fs|wgp:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "fs.bdf" "inst3" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { -16 304 448 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678060 "|fs|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621674678060 "|fs|counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst13 " "Elaborating entity \"rom\" for hierarchy \"rom:inst13\"" {  } { { "fs.bdf" "inst13" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 312 528 744 440 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst13\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst13\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674678112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine.mif " "Parameter \"init_file\" = \"sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678113 ""}  } { { "rom.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621674678113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f191 " "Found entity 1: altsyncram_f191" {  } { { "db/altsyncram_f191.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/altsyncram_f191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f191 rom:inst13\|altsyncram:altsyncram_component\|altsyncram_f191:auto_generated " "Elaborating entity \"altsyncram_f191\" for hierarchy \"rom:inst13\|altsyncram:altsyncram_component\|altsyncram_f191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst2 " "Elaborating entity \"dds\" for hierarchy \"dds:inst2\"" {  } { { "fs.bdf" "inst2" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 312 288 472 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dds:inst2\|adder:a " "Elaborating entity \"adder\" for hierarchy \"dds:inst2\|adder:a\"" {  } { { "dds.v" "a" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/dds.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dds:inst2\|register:r " "Elaborating entity \"register\" for hierarchy \"dds:inst2\|register:r\"" {  } { { "dds.v" "r" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/dds.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678226 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[3\] " "Converted tri-state buffer \"wgp:inst\|waveform\[3\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[2\] " "Converted tri-state buffer \"wgp:inst\|waveform\[2\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[1\] " "Converted tri-state buffer \"wgp:inst\|waveform\[1\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[0\] " "Converted tri-state buffer \"wgp:inst\|waveform\[0\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[4\] " "Converted tri-state buffer \"wgp:inst\|waveform\[4\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[5\] " "Converted tri-state buffer \"wgp:inst\|waveform\[5\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[6\] " "Converted tri-state buffer \"wgp:inst\|waveform\[6\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wgp:inst\|waveform\[7\] " "Converted tri-state buffer \"wgp:inst\|waveform\[7\]\" feeding internal logic into a wire" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621674678540 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1621674678540 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wgp:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wgp:inst\|Div0\"" {  } { { "wgp.v" "Div0" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674678662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1621674678662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wgp:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wgp:inst\|lpm_divide:Div0\"" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674678703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wgp:inst\|lpm_divide:Div0 " "Instantiated megafunction \"wgp:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621674678703 ""}  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/wgp.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621674678703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621674678994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621674678994 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst6\|25 74193:inst6\|25~_emulated 74193:inst6\|25~1 " "Register \"74193:inst6\|25\" is converted into an equivalent circuit using register \"74193:inst6\|25~_emulated\" and latch \"74193:inst6\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst6|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst6\|26 74193:inst6\|26~_emulated 74193:inst6\|26~1 " "Register \"74193:inst6\|26\" is converted into an equivalent circuit using register \"74193:inst6\|26~_emulated\" and latch \"74193:inst6\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst6|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst6\|24 74193:inst6\|24~_emulated 74193:inst6\|24~1 " "Register \"74193:inst6\|24\" is converted into an equivalent circuit using register \"74193:inst6\|24~_emulated\" and latch \"74193:inst6\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst6|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst6\|23 74193:inst6\|23~_emulated 74193:inst6\|23~1 " "Register \"74193:inst6\|23\" is converted into an equivalent circuit using register \"74193:inst6\|23~_emulated\" and latch \"74193:inst6\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst6|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst7\|25 74193:inst7\|25~_emulated 74193:inst7\|25~1 " "Register \"74193:inst7\|25\" is converted into an equivalent circuit using register \"74193:inst7\|25~_emulated\" and latch \"74193:inst7\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst7|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst7\|26 74193:inst7\|26~_emulated 74193:inst7\|26~1 " "Register \"74193:inst7\|26\" is converted into an equivalent circuit using register \"74193:inst7\|26~_emulated\" and latch \"74193:inst7\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst7|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst7\|24 74193:inst7\|24~_emulated 74193:inst7\|24~1 " "Register \"74193:inst7\|24\" is converted into an equivalent circuit using register \"74193:inst7\|24~_emulated\" and latch \"74193:inst7\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst7|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst7\|23 74193:inst7\|23~_emulated 74193:inst7\|23~1 " "Register \"74193:inst7\|23\" is converted into an equivalent circuit using register \"74193:inst7\|23~_emulated\" and latch \"74193:inst7\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1621674679237 "|fs|74193:inst7|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1621674679237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621674679614 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621674679840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/output_files/fs.map.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/output_files/fs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1621674679903 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621674680113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674680113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "fs.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 232 64 232 248 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674680227 "|fs|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "fs.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Frequency Selector/fs.bdf" { { 232 64 232 248 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621674680227 "|fs|sw[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1621674680227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621674680229 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621674680229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621674680229 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621674680229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621674680229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621674680279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 13:41:20 2021 " "Processing ended: Sat May 22 13:41:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621674680279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621674680279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621674680279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621674680279 ""}
