{"version":"1.1.0","info":[["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/RTL/cosine.sv",[[[[[["cosine",[[0,0],[9,2]],[[0,7],[0,13]],[],["module"]],[82,9]],[[["WIDTH",[[1,0],[1,20]],[[1,10],[1,15]],["cosine"],["parameter-port","parameter"]],["LIMIT",[[2,0],[2,28]],[[2,10],[2,15]],["cosine"],["parameter-port","parameter"]],["clk",[[4,4],[4,13]],[[4,10],[4,13]],["cosine"],["port","input"]],["reset",[[5,4],[5,15]],[[5,10],[5,15]],["cosine"],["port","input"]],["clk_en",[[6,4],[6,16]],[[6,10],[6,16]],["cosine"],["port","input"]],["angle",[[7,4],[7,22]],[[7,17],[7,22]],["cosine"],["port","input"]],["result",[[8,4],[8,24]],[[8,18],[8,24]],["cosine"],["port","output"]],["angles",[[11,0],[11,284]],[[11,30],[11,36]],["cosine"],["localparam"]],["pipeline_stages",[[13,0],[13,31]],[[13,11],[13,26]],["cosine"],["localparam"]],["blocks_per_stage",[[14,0],[14,89]],[[14,40],[14,56]],["cosine"],["localparam"]],["fixedFractionalAngle",[[21,0],[21,37]],[[21,17],[21,37]],["cosine"],["variable","wire"]],["interm",[[22,0],[22,18]],[[22,12],[22,18]],["cosine"],["variable","wire"]],["upckr",[[23,0],[23,29]],[[23,9],[23,14]],["cosine"],["instance","unpacker"]],["subdiv128",[[24,0],[24,71]],[[24,32],[24,41]],["cosine"],["instance","sdiv"]],["x_p",[[27,0],[27,41]],[[27,18],[27,21]],["cosine"],["variable","logic"]],["y_p",[[28,0],[28,41]],[[28,18],[28,21]],["cosine"],["variable","logic"]],["w_p",[[29,0],[29,41]],[[29,18],[29,21]],["cosine"],["variable","logic"]],["packerInput",[[30,0],[30,29]],[[30,18],[30,29]],["cosine"],["variable","logic"]],["i",[[32,0],[32,8]],[[32,7],[32,8]],["cosine"],["variable","genvar"]],["j",[[33,0],[33,8]],[[33,7],[33,8]],["cosine"],["variable","genvar"]],["currStage",[[48,4],[48,61]],[[48,22],[48,31]],["cosine"],["localparam"]],["nextStage",[[49,4],[49,65]],[[49,22],[49,31]],["cosine"],["localparam"]],["x_s",[[51,4],[51,54]],[[51,21],[51,24]],["cosine"],["variable","wire"]],["y_s",[[52,4],[52,54]],[[52,21],[52,24]],["cosine"],["variable","wire"]],["w_s",[[53,4],[53,54]],[[53,21],[53,24]],["cosine"],["variable","wire"]],["en0",[[55,4],[55,140]],[[55,28],[55,31]],["cosine"],["instance","engine"]],["iter",[[58,6],[58,45]],[[58,24],[58,28]],["cosine"],["localparam"]],["en",[[59,6],[59,137]],[[59,30],[59,32]],["cosine"],["instance","engine"]],["pckr",[[80,0],[80,50]],[[80,25],[80,29]],["cosine"],["instance","packer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/RTL/engine.sv",[[[[[["engine",[[0,0],[11,2]],[[0,7],[0,13]],[],["module"]],[19,9]],[[["WIDTH",[[1,2],[1,22]],[[1,12],[1,17]],["engine"],["parameter-port","parameter"]],["i",[[3,4],[3,17]],[[3,16],[3,17]],["engine"],["port","input"]],["a_i",[[4,4],[4,25]],[[4,22],[4,25]],["engine"],["port","input"]],["x_i",[[5,4],[5,32]],[[5,29],[5,32]],["engine"],["port","signed"]],["y_i",[[6,4],[6,32]],[[6,29],[6,32]],["engine"],["port","signed"]],["w_i",[[7,4],[7,32]],[[7,29],[7,32]],["engine"],["port","signed"]],["x_n",[[8,4],[8,33]],[[8,30],[8,33]],["engine"],["port","signed"]],["y_n",[[9,4],[9,33]],[[9,30],[9,33]],["engine"],["port","signed"]],["w_n",[[10,4],[10,26]],[[10,23],[10,26]],["engine"],["port","output"]],["sign_w",[[13,4],[13,30]],[[13,9],[13,15]],["engine"],["variable","wire"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/RTL/packer.sv",[[[[[["packer",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["WIDTH",[[1,2],[1,22]],[[1,12],[1,17]],["packer"],["parameter-port","parameter"]],["result",[[3,2],[3,26]],[[3,20],[3,26]],["packer"],["port","input"]],["floatResult",[[4,2],[4,27]],[[4,16],[4,27]],["packer"],["port","output"]],["extension",[[10,2],[10,55]],[[10,13],[10,22]],["packer"],["localparam"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/RTL/sdiv.sv",[[[[[["sdiv",[[0,0],[5,2]],[[0,7],[0,11]],[],["module"]],[17,9]],[[["FRACTIONAL_BITS",[[1,2],[1,32]],[[1,12],[1,27]],["sdiv"],["parameter-port","parameter"]],["data",[[3,2],[3,19]],[[3,15],[3,19]],["sdiv"],["port","input"]],["angle",[[4,2],[4,36]],[[4,31],[4,36]],["sdiv"],["port","output"]],["zeros",[[9,2],[9,42]],[[9,13],[9,18]],["sdiv"],["localparam"]],["fbitsMantissa",[[10,2],[10,60]],[[10,13],[10,26]],["sdiv"],["localparam"]],["fullAngle",[[14,2],[14,54]],[[14,14],[14,23]],["sdiv"],["variable","wire"]]]]]],null,null,null,[["max2",[[8,2],[9,2]],[[8,10],[8,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/RTL/unpacker.sv",[[[[[["unpacker",[[0,0],[7,2]],[[0,7],[0,15]],[],["module"]],[33,0]],[[["FRACTIONAL_BITS",[[1,4],[1,34]],[[1,14],[1,29]],["unpacker"],["parameter-port","parameter"]],["INTEGER_BITS",[[2,4],[2,30]],[[2,14],[2,26]],["unpacker"],["parameter-port","parameter"]],["SIGNED",[[3,4],[3,24]],[[3,14],[3,20]],["unpacker"],["parameter-port","parameter"]],["data",[[5,4],[5,21]],[[5,17],[5,21]],["unpacker"],["port","input"]],["result",[[6,4],[6,52]],[[6,46],[6,52]],["unpacker"],["port","output"]],["zeros",[[10,4],[10,44]],[[10,15],[10,20]],["unpacker"],["localparam"]],["fbitsMantissa",[[11,4],[11,62]],[[11,15],[11,28]],["unpacker"],["localparam"]],["e",[[13,4],[13,23]],[[13,22],[13,23]],["unpacker"],["variable","signed"]],["shift",[[14,4],[14,27]],[[14,22],[14,27]],["unpacker"],["variable","signed"]],["right_shift",[[15,4],[15,35]],[[15,24],[15,35]],["unpacker"],["variable","unsigned"]],["E",[[16,4],[16,30]],[[16,15],[16,16]],["unpacker"],["variable","wire"]],["concated",[[17,4],[17,52]],[[17,44],[17,52]],["unpacker"],["variable","wire"]],["shifted_value",[[18,4],[18,57]],[[18,44],[18,57]],["unpacker"],["variable","wire"]]]]]],null,null,null,[["max2",[[9,4],[10,4]],[[9,12],[9,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/cosine_tb.v",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[79,0]],[[["angle",[[6,4],[6,20]],[[6,15],[6,20]],["tb"],["variable","reg"]],["result",[[7,4],[7,22]],[[7,16],[7,22]],["tb"],["variable","wire"]],["clk",[[9,4],[9,11]],[[9,8],[9,11]],["tb"],["variable","reg"]],["clk_en",[[9,4],[9,19]],[[9,13],[9,19]],["tb"],["variable","clk"]],["reset",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","clk_en"]],["dut",[[17,4],[17,49]],[[17,11],[17,14]],["tb"],["instance","cosine"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/iterations_tb.v",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[66,0]],[[["width",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["angle",[[7,4],[7,20]],[[7,15],[7,20]],["tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["tb"],["variable","wire"]],["theta",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","wire"]],["x_s",[[10,4],[10,31]],[[10,21],[10,24]],["tb"],["variable","wire"]],["w_s",[[11,4],[11,31]],[[11,21],[11,24]],["tb"],["variable","wire"]],["dut",[[13,4],[13,46]],[[13,11],[13,14]],["tb"],["instance","cosine"]]],[],[[[["printIterations",[[54,4],[54,25]],[[54,9],[54,24]],["tb"],["task"]],[59,10]],[[["i",[[55,6],[55,11]],[[55,10],[55,11]],["tb","printIterations"],["variable","int"]]]]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/monte_carlo_tb.sv",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[49,0]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["angle",[[7,4],[7,20]],[[7,15],[7,20]],["tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["tb"],["variable","wire"]],["clk",[[9,4],[9,11]],[[9,8],[9,11]],["tb"],["variable","reg"]],["clk_en",[[9,4],[9,19]],[[9,13],[9,19]],["tb"],["variable","clk"]],["reset",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","clk_en"]],["dut",[[11,4],[11,49]],[[11,11],[11,14]],["tb"],["instance","cosine"]],["i",[[13,4],[13,9]],[[13,8],[13,9]],["tb"],["variable","int"]],["N",[[14,4],[14,9]],[[14,8],[14,9]],["tb"],["variable","int"]],["_",[[15,4],[15,9]],[[15,8],[15,9]],["tb"],["variable","int"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/packer_tb.sv",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[48,7]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["data",[[7,4],[7,19]],[[7,15],[7,19]],["tb"],["variable","reg"]],["fixed",[[8,4],[8,26]],[[8,21],[8,26]],["tb"],["variable","wire"]],["result",[[9,4],[9,22]],[[9,16],[9,22]],["tb"],["variable","wire"]],["upckr",[[11,4],[11,58]],[[11,40],[11,45]],["tb"],["instance","unpacker"]],["dut",[[12,4],[12,46]],[[12,28],[12,31]],["tb"],["instance","packer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/rom_tb.v",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[25,7]],[[["address",[[5,4],[5,21]],[[5,14],[5,21]],["tb"],["variable","reg"]],["data",[[6,4],[6,20]],[[6,16],[6,20]],["tb"],["variable","wire"]],["dut",[[8,4],[8,26]],[[8,8],[8,11]],["tb"],["instance","rom"]],["i",[[10,4],[10,13]],[[10,12],[10,13]],["tb"],["variable","integer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/cordic/tb/unpacker_tb.v",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[78,9]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["data",[[7,4],[7,19]],[[7,15],[7,19]],["tb"],["variable","reg"]],["interm",[[9,4],[9,22]],[[9,16],[9,22]],["tb"],["variable","wire"]],["result",[[10,4],[10,27]],[[10,21],[10,27]],["tb"],["variable","wire"]],["dut",[[12,4],[12,30]],[[12,13],[12,16]],["tb"],["instance","unpacker"]],["dut2",[[13,4],[13,29]],[[13,9],[13,13]],["tb"],["instance","sdiv"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_add_sub.v",[[[[[["fp_add_sub",[[7,0],[15,3]],[[7,7],[7,17]],[],["module"]],[27,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_add_sub"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_add_sub"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_add_sub"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_add_sub"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_add_sub"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_add_sub"],["port","wire"]],["opSel",[[14,2],[14,26]],[[14,21],[14,26]],["fp_add_sub"],["port","wire"]],["fp_add_sub_inst",[[17,1],[25,2]],[[17,17],[17,32]],["fp_add_sub"],["instance","fp_add_sub_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_add.v",[[[[[["fp_add",[[7,0],[14,3]],[[7,7],[7,13]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_add"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_add"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_add"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_add"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_add"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_add"],["port","wire"]],["fp_add_inst",[[16,1],[23,2]],[[16,13],[16,24]],["fp_add"],["instance","fp_add_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult.v",[[[[[["fp_mult",[[7,0],[14,3]],[[7,7],[7,14]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_mult"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_mult"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_mult"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_mult"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_mult"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_mult"],["port","wire"]],["fp_mult_inst",[[16,1],[23,2]],[[16,14],[16,26]],["fp_mult"],["instance","fp_mult_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_sub.v",[[[[[["fp_sub",[[7,0],[14,3]],[[7,7],[7,13]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_sub"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_sub"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_sub"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_sub"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_sub"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_sub"],["port","wire"]],["fp_sub_inst",[[16,1],[23,2]],[[16,13],[16,24]],["fp_sub"],["instance","fp_sub_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/tb.v",[[[[[["tb",[[9,0],[9,12]],[[9,7],[9,9]],[],["module"]],[93,10]],[[["clk",[[11,0],[11,7]],[[11,4],[11,7]],["tb"],["variable","reg"]],["reset_n",[[11,0],[11,16]],[[11,9],[11,16]],["tb"],["variable","clk"]],["write",[[11,0],[11,23]],[[11,18],[11,23]],["tb"],["variable","reset_n"]],["read",[[11,0],[11,29]],[[11,25],[11,29]],["tb"],["variable","write"]],["address",[[11,0],[11,38]],[[11,31],[11,38]],["tb"],["variable","read"]],["writedata",[[12,0],[12,20]],[[12,11],[12,20]],["tb"],["variable","reg"]],["readdata",[[13,0],[13,20]],[[13,12],[13,20]],["tb"],["variable","wire"]],["waitreq",[[14,0],[14,12]],[[14,5],[14,12]],["tb"],["variable","wire"]],["dut",[[17,0],[25,1]],[[17,4],[17,7]],["tb"],["instance","top"]]]]]],null,null,null,[["assert",[[3,0],[9,0]],[[3,8],[3,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/term.sv",[[[[[["term",[[2,0],[8,2]],[[2,7],[2,11]],[],["module"]],[97,9]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["term"],["port","input"]],["clk_en",[[4,2],[4,14]],[[4,8],[4,14]],["term"],["port","input"]],["reset",[[5,2],[5,13]],[[5,8],[5,13]],["term"],["port","input"]],["x",[[6,2],[6,16]],[[6,15],[6,16]],["term"],["port","input"]],["result",[[7,2],[7,22]],[[7,16],[7,22]],["term"],["port","output"]],["x_2_delay_line",[[16,2],[16,33]],[[16,13],[16,27]],["term"],["variable","reg"]],["x_2_s",[[17,2],[17,19]],[[17,14],[17,19]],["term"],["variable","wire"]],["fp_mul_sqr",[[19,2],[26,3]],[[19,10],[19,20]],["term"],["instance","fp_mult"]],["cos_angle",[[33,2],[33,23]],[[33,14],[33,23]],["term"],["variable","wire"]],["cordic_cos",[[34,2],[40,3]],[[34,9],[34,19]],["term"],["instance","cosine"]],["half_x_delay_line",[[47,2],[47,36]],[[47,13],[47,30]],["term"],["variable","reg"]],["half_x_s",[[48,2],[48,22]],[[48,14],[48,22]],["term"],["variable","wire"]],["half_x",[[50,2],[57,3]],[[50,10],[50,16]],["term"],["instance","fp_mult"]],["j",[[60,2],[60,10]],[[60,9],[60,10]],["term"],["variable","genvar"]],["x_2_cos",[[74,2],[74,21]],[[74,14],[74,21]],["term"],["variable","wire"]],["combine_top_mid",[[76,2],[83,3]],[[76,10],[76,25]],["term"],["instance","fp_mult"]],["final_adder",[[86,2],[93,3]],[[86,9],[86,20]],["term"],["instance","fp_add"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/top.sv",[[[[[["top",[[3,0],[11,2]],[[3,7],[3,10]],[],["module"]],[100,0]],[[["clk",[[4,2],[4,11]],[[4,8],[4,11]],["top"],["port","input"]],["reset_n",[[5,2],[5,15]],[[5,8],[5,15]],["top"],["port","input"]],["read",[[6,2],[6,12]],[[6,8],[6,12]],["top"],["port","input"]],["write",[[7,2],[7,13]],[[7,8],[7,13]],["top"],["port","input"]],["writedata",[[8,2],[8,24]],[[8,15],[8,24]],["top"],["port","input"]],["address",[[9,2],[9,16]],[[9,9],[9,16]],["top"],["port","input"]],["readdata",[[10,2],[10,24]],[[10,16],[10,24]],["top"],["port","output"]],["cycles",[[15,0],[15,22]],[[15,11],[15,17]],["top"],["localparam"]],["writereg",[[17,0],[17,19]],[[17,11],[17,19]],["top"],["variable","reg"]],["readreg",[[18,0],[18,18]],[[18,11],[18,18]],["top"],["variable","reg"]],["clk_enables",[[25,0],[25,26]],[[25,15],[25,26]],["top"],["variable","reg"]],["i",[[26,0],[26,9]],[[26,8],[26,9]],["top"],["variable","integer"]],["result",[[38,0],[38,18]],[[38,12],[38,18]],["top"],["variable","wire"]],["trm",[[40,0],[46,1]],[[40,5],[40,8]],["top"],["instance","term"]],["j",[[80,0],[80,5]],[[80,4],[80,5]],["top"],["variable","int"]],["delay_read",[[81,0],[81,25]],[[81,15],[81,25]],["top"],["variable","reg"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/pll.v",[[[[[["pll",[[7,0],[12,3]],[[7,7],[7,10]],[],["module"]],[22,10]],[[["refclk",[[8,2],[8,21]],[[8,15],[8,21]],["pll"],["port","wire"]],["rst",[[9,2],[9,18]],[[9,15],[9,18]],["pll"],["port","wire"]],["outclk_0",[[10,2],[10,23]],[[10,15],[10,23]],["pll"],["port","wire"]],["outclk_1",[[11,2],[11,23]],[[11,15],[11,23]],["pll"],["port","wire"]],["pll_inst",[[14,1],[20,2]],[[14,10],[14,18]],["pll"],["instance","pll_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/pll/pll_0002.v",[[[[[["pll_0002",[[1,0],[17,2]],[[1,8],[1,16]],[],["module"]],[89,1]],[[["refclk",[[4,1],[4,18]],[[4,12],[4,18]],["pll_0002"],["port","wire"]],["rst",[[7,1],[7,15]],[[7,12],[7,15]],["pll_0002"],["port","wire"]],["outclk_0",[[10,1],[10,21]],[[10,13],[10,21]],["pll_0002"],["port","wire"]],["outclk_1",[[13,1],[13,21]],[[13,13],[13,21]],["pll_0002"],["port","wire"]],["locked",[[16,1],[16,19]],[[16,13],[16,19]],["pll_0002"],["port","wire"]],["altera_pll_i",[[19,1],[87,2]],[[80,3],[80,15]],["pll_0002"],["instance","altera_pll"]]]]]]],null,0]]]}