memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv64ui-p-lw.bin.hex

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 0500006f
  itype : 100000
  imm   : 0000000000000050
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000000 : 0500006f
  op1     : 0000000000000000
  op2     : 0000000000000050
  alu     : 0000000000000050
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 0500006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 0000000000000050
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 0000000000000050
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 0500006f
  reg[ 0] <= 0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   11
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000050 : 00000093
  reg[ 1] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000054 : 00000113
  reg[ 2] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   14
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000058 : 00000193
  reg[ 3] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000005c : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000060 : 00000293
  reg[ 5] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000064 : 00000313
  reg[ 6] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000068 : 00000393
  reg[ 7] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000493
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000006c : 00000413
  reg[ 8] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000070 : 00000493
  reg[ 9] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000074 : 00000513
  reg[10] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000078 : 00000593
  reg[11] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000007c : 00000613
  reg[12] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000088 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000713
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000080 : 00000693
  reg[13] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000088 : 00000793
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000084 : 00000713
  reg[14] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000094 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000008c : 00000813
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000088 : 00000793
  reg[15] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000098 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000094 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 00000893
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000008c : 00000813
  reg[16] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  000000000000009c : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000098 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000094 : 00000913
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000090 : 00000893
  reg[17] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  00000000000000a0 : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000098 : 00000993
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000094 : 00000913
  reg[18] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  00000000000000a4 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a0 : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000009c : 00000a13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000098 : 00000993
  reg[19] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  00000000000000a8 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a4 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a0 : 00000a93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000009c : 00000a13
  reg[20] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  00000000000000ac : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a4 : 00000b13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a0 : 00000a93
  reg[21] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  00000000000000b0 : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ac : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : 00000b93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a4 : 00000b13
  reg[22] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000b4 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000ac : 00000c13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a8 : 00000b93
  reg[23] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000b8 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b0 : 00000c93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000ac : 00000c13
  reg[24] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000bc : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b8 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b4 : 00000d13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b0 : 00000c93
  reg[25] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000bc : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b8 : 00000d93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b4 : 00000d13
  reg[26] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c0 : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b8 : 00000d93
  reg[27] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c4 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c0 : 00000e93
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000bc : 00000e13
  reg[28] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000cc : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c8 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000c0 : 00000e93
  reg[29] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000d0 : 00051063
  itype : 001000
  imm   : 0000000000000000
EX -----
  00000000000000cc : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c8 : 00000f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000c4 : 00000f13
  reg[30] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   42
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000000cc : f1402573
	mem stall : 0
	mem rdata : 0000000001028293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000c8 : 00000f93
  reg[31] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000000cc : f1402573
  reg[10] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000e8
 is req : 1
 pc req : 00000000000000e4
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000ec
 is req : 1
 pc req : 00000000000000e8
ID ------
  00000000000000d8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000d4 : 00000297
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000d0 : 00051063
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000f0
 is req : 1
 pc req : 00000000000000ec
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  00000000000000d0 : 00051063
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000f4
 is req : 1
 pc req : 00000000000000f0
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d4 : 00000297
  reg[ 5] <= 00000000000000d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   48
IF ------
     pc : 00000000000000f8
 is req : 1
 pc req : 00000000000000f4
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 00000000000000d4
  op2     : 0000000000000010
  alu     : 00000000000000e4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000fc
 is req : 1
 pc req : 00000000000000f8
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   50
IF ------
     pc : 0000000000000100
 is req : 1
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d8 : 01028293
  reg[ 5] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   51
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   52
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000e0 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000dc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   53
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e0 : 74445073
	mem stall : 0
	mem rdata : 000000000000029b
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000dc : 30529073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   54
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e0 : 74445073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   55
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   56
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e4 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 0000000000000104
 is req : 1
 pc req : 0000000000000100
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e4 : 00000297
  reg[ 5] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   58
IF ------
     pc : 0000000000000108
 is req : 1
 pc req : 0000000000000104
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   59
IF ------
     pc : 000000000000010c
 is req : 1
 pc req : 0000000000000108
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   60
IF ------
     pc : 0000000000000110
 is req : 1
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e8 : 01028293
  reg[ 5] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   61
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   62
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ec : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9073
 csr rdata : 00000000000000e4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   63
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ec : 30529073
  reg[ 0] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   64
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   65
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f0 : 18005073
	mem stall : 0
	mem rdata : 0000000000000293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   66
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f0 : 18005073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   67
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   68
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   69
IF ------
     pc : 0000000000000114
 is req : 1
 pc req : 0000000000000110
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f4 : 00000297
  reg[ 5] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   70
IF ------
     pc : 0000000000000118
 is req : 1
 pc req : 0000000000000114
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   71
IF ------
     pc : 000000000000011c
 is req : 1
 pc req : 0000000000000118
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f8 : 02428293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   72
IF ------
     pc : 0000000000000120
 is req : 1
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f8 : 02428293
  reg[ 5] <= 0000000000000118
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   73
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   74
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000fc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 00000000000000f4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000fc : 30529073
  reg[ 0] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   77
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000100 : 0010029b
	mem stall : 0
	mem rdata : ffffffffffffff82
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   78
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000100 : 0010029b
  reg[ 5] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   79
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000001
  op2     : 0000000000000035
  alu     : 0020000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   80
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000104 : 03529293
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   81
IF ------
     pc : 0000000000000124
 is req : 1
 pc req : 0000000000000120
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000104 : 03529293
  reg[ 5] <= 0020000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000000128
 is req : 1
 pc req : 0000000000000124
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0020000000000000
  op2     : ffffffffffffffff
  alu     : 001fffffffffffff
  rs1/rs2 : 5/31
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   83
IF ------
     pc : 000000000000012c
 is req : 1
 pc req : 0000000000000128
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000108 : fff28293
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   84
IF ------
     pc : 0000000000000130
 is req : 1
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000108 : fff28293
  reg[ 5] <= 001fffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   85
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/16
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   86
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000010c : 3b029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   87
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000010c : 3b029073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   88
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   89
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000110 : 01f00293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   90
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000110 : 01f00293
  reg[ 5] <= 000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   91
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 000000000000001f
  op2     : 0000000000000000
  alu     : 000000000000001f
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   92
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000114 : 3a029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   93
IF ------
     pc : 0000000000000134
 is req : 1
 pc req : 0000000000000130
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000114 : 3a029073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   94
IF ------
     pc : 0000000000000138
 is req : 1
 pc req : 0000000000000134
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   95
IF ------
     pc : 000000000000013c
 is req : 1
 pc req : 0000000000000138
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000118 : 30405073
	mem stall : 0
	mem rdata : 0000000000008293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   96
IF ------
     pc : 0000000000000140
 is req : 1
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000118 : 30405073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   97
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   98
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000011c : 00000297
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   99
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000011c : 00000297
  reg[ 5] <= 000000000000011c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000011c
  op2     : 0000000000000014
  alu     : 0000000000000130
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000011c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000120 : 01428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  102
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000120 : 01428293
  reg[ 5] <= 0000000000000130
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  103
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000124 : 30529073
	mem stall : 0
	mem rdata : 0000000000000513
 csr rdata : 0000000000000118
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000000144
 is req : 1
 pc req : 0000000000000140
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000124 : 30529073
  reg[ 0] <= 0000000000000118
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  106
IF ------
     pc : 0000000000000148
 is req : 1
 pc req : 0000000000000144
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000014c
 is req : 1
 pc req : 0000000000000148
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000128 : 30205073
	mem stall : 0
	mem rdata : 0000000000005c63
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000000150
 is req : 1
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000128 : 30205073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  110
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000012c : 30305073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  111
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000012c : 30305073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  113
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : ed028293
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000000134 : 00000297
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000130 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  114
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000134 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000130 : 00000193
  reg[ 3] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  115
IF ------
     pc : 0000000000000154
 is req : 1
 pc req : 0000000000000150
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000134 : 00000297
  reg[ 5] <= 0000000000000134
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  116
IF ------
     pc : 0000000000000158
 is req : 1
 pc req : 0000000000000154
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000134
  op2     : fffffffffffffed0
  alu     : 0000000000000004
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000134/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  117
IF ------
     pc : 000000000000015c
 is req : 1
 pc req : 0000000000000158
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000138 : ed028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  118
IF ------
     pc : 0000000000000160
 is req : 1
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000138 : ed028293
  reg[ 5] <= 0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000004/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000013c : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8a63
 csr rdata : 0000000000000130
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000013c : 30529073
  reg[ 0] <= 0000000000000130
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000140 : 00100513
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  124
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000140 : 00100513
  reg[10] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000001
  op2     : 000000000000001f
  alu     : 0000000080000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  126
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000144 : 01f51513
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  127
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000144 : 01f51513
  reg[10] <= 0000000080000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  128
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000080000000
  op2     : 0000000000000000
  alu     : 0000000080000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000080000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  129
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000150 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000014c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000148 : 00055c63
	mem stall : 0
	mem rdata : 0000000000009073
 JUMP TO : 0000000000000160
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 0000000000000168
ID ------
EX -----
MEM -----
WB ----
  0000000000000148 : 00055c63
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  131
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  132
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  133
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000160 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  134
IF ------
     pc : 0000000000000170
 is req : 1
 pc req : 000000000000016c
ID ------
  0000000000000164 : 00028a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  0000000000000160 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  135
IF ------
     pc : 0000000000000174
 is req : 1
 pc req : 0000000000000170
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000160 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  136
IF ------
     pc : 0000000000000178
 is req : 1
 pc req : 0000000000000174
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000160 : 00000293
  reg[ 5] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  137
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  138
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
  000000000000016c : 0000b2b7
  itype : 010000
  imm   : 000000000000b000
EX -----
  0000000000000168 : 10529073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000164 : 00028a63
	mem stall : 0
	mem rdata : 0000000000000073
 JUMP TO : 0000000000000178
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000000178
 is req : 0
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
  0000000000000164 : 00028a63
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  140
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  141
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  142
IF ------
     pc : 0000000000000184
 is req : 1
 pc req : 0000000000000180
ID ------
  0000000000000178 : 30005073
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000000188
 is req : 1
 pc req : 0000000000000184
ID ------
  000000000000017c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000178 : 30005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  144
IF ------
     pc : 000000000000018c
 is req : 1
 pc req : 0000000000000188
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000178 : 30005073
	mem stall : 0
	mem rdata : 0000000000002573
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  145
IF ------
     pc : 0000000000000190
 is req : 1
 pc req : 000000000000018c
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000178 : 30005073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  146
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  147
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000017c : 00000297
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  148
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000017c : 00000297
  reg[ 5] <= 000000000000017c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  149
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 000000000000017c
  op2     : 0000000000000014
  alu     : 0000000000000190
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  150
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000180 : 01428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  151
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000180 : 01428293
  reg[ 5] <= 0000000000000190
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  152
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 0000000000000190
  op2     : 0000000000000000
  alu     : 0000000000000190
  rs1/rs2 : 5/1
  reg1/reg2 : 0000000000000190/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  153
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000184 : 34129073
	mem stall : 0
	mem rdata : 00000000000003b7
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  154
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000184 : 34129073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  155
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  156
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000018c : 30200073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000188 : f1402573
	mem stall : 0
	mem rdata : 0000000000ff03b7
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000190
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  157
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000194 : 00ff07b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000018c : 30200073
	mem stall : 0
	mem rdata : ffffffffffffffb7
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000190
WB ----
  0000000000000188 : f1402573
  reg[10] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  158
IF ------
     pc : 0000000000000190
 is req : 0
 pc req : 00000000000001a4
ID ------
EX -----
MEM -----
WB ----
  000000000000018c : 30200073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  159
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  160
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  161
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  162
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000194 : 00ff07b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  163
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000198 : 0ff7879b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  0000000000000194 : 00ff07b7
  op1     : 0000000000000194
  op2     : 0000000000ff0000
  alu     : 0000000000ff0194
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000190 : 00200193
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr = 30
compare = 0
check_start

#                  164
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  000000000000019c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000198 : 0ff7879b
  op1     : 0000000000000000
  op2     : 00000000000000ff
  alu     : 00000000000000ff
  rs1/rs2 : 15/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000194 : 00ff07b7
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  0000000000000190 : 00200193
  reg[ 3] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  165
IF ------
     pc : 00000000000001ac
 is req : 1
 pc req : 00000000000001a8
ID ------
  000000000000019c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000198 : 0ff7879b
  op1     : 0000000000000000
  op2     : 00000000000000ff
  alu     : 00000000000000ff
  rs1/rs2 : 15/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000194 : 00ff07b7
  reg[15] <= 0000000000ff0000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  166
IF ------
     pc : 00000000000001b0
 is req : 1
 pc req : 00000000000001ac
ID ------
  000000000000019c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000198 : 0ff7879b
  op1     : 0000000000ff0000
  op2     : 00000000000000ff
  alu     : 0000000000ff00ff
  rs1/rs2 : 15/31
  reg1/reg2 : 0000000000ff0000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  167
IF ------
     pc : 00000000000001b4
 is req : 1
 pc req : 00000000000001b0
ID ------
  00000000000001a0 : e6410113
  itype : 000010
  imm   : fffffffffffffe64
EX -----
  000000000000019c : 00002117
  op1     : 000000000000019c
  op2     : 0000000000002000
  alu     : 000000000000219c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000198 : 0ff7879b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  168
IF ------
     pc : 00000000000001b8
 is req : 1
 pc req : 00000000000001b4
ID ------
  00000000000001a4 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : e6410113
  op1     : 0000000000000000
  op2     : fffffffffffffe64
  alu     : fffffffffffffe64
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000019c : 00002117
	mem stall : 0
	mem rdata : 0000000000300193
WB ----
  0000000000000198 : 0ff7879b
  reg[15] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  169
IF ------
     pc : 00000000000001bc
 is req : 1
 pc req : 00000000000001b8
ID ------
  00000000000001a4 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : e6410113
  op1     : 0000000000000000
  op2     : fffffffffffffe64
  alu     : fffffffffffffe64
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000019c : 00002117
  reg[ 2] <= 000000000000219c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  170
IF ------
     pc : 00000000000001c0
 is req : 1
 pc req : 00000000000001bc
ID ------
  00000000000001a4 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : e6410113
  op1     : 000000000000219c
  op2     : fffffffffffffe64
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000219c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  171
IF ------
     pc : 00000000000001c4
 is req : 1
 pc req : 00000000000001c0
ID ------
  00000000000001a8 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000001a4 : 00012703
  op1     : 000000000000219c
  op2     : 0000000000000000
  alu     : 000000000000219c
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000219c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001a0 : e6410113
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  172
IF ------
     pc : 00000000000001c8
 is req : 1
 pc req : 00000000000001c4
ID ------
  00000000000001a8 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000001a4 : 00012703
  op1     : 000000000000219c
  op2     : 0000000000000000
  alu     : 000000000000219c
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000219c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001a0 : e6410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  173
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001a8 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000001a4 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  174
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000001a8 : 00ff03b7
  op1     : 00000000000001a8
  op2     : 0000000000ff0000
  alu     : 0000000000ff01a8
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a4 : 00012703
	mem stall : 1
	mem rdata : 0000000000412703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  175
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000001a8 : 00ff03b7
  op1     : 00000000000001a8
  op2     : 0000000000ff0000
  alu     : 0000000000ff01a8
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a4 : 00012703
	mem stall : 1
	mem rdata : 0000000000412703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  176
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000001a8 : 00ff03b7
  op1     : 00000000000001a8
  op2     : 0000000000ff0000
  alu     : 0000000000ff01a8
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a4 : 00012703
	mem stall : 0
	mem rdata : 0000000000ff00ff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  177
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 2a771663
  itype : 001000
  imm   : 00000000000002ac
EX -----
  00000000000001ac : 0ff3839b
  op1     : 0000000000000000
  op2     : 00000000000000ff
  alu     : 00000000000000ff
  rs1/rs2 : 7/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001a8 : 00ff03b7
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  00000000000001a4 : 00012703
  reg[14] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  178
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 2a771663
  itype : 001000
  imm   : 00000000000002ac
EX -----
  00000000000001ac : 0ff3839b
  op1     : 0000000000000000
  op2     : 00000000000000ff
  alu     : 00000000000000ff
  rs1/rs2 : 7/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001a8 : 00ff03b7
  reg[ 7] <= 0000000000ff0000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  179
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 2a771663
  itype : 001000
  imm   : 00000000000002ac
EX -----
  00000000000001ac : 0ff3839b
  op1     : 0000000000ff0000
  op2     : 00000000000000ff
  alu     : 0000000000ff00ff
  rs1/rs2 : 7/31
  reg1/reg2 : 0000000000ff0000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  180
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b4 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001b0 : 2a771663
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000001ac : 0ff3839b
	mem stall : 0
	mem rdata : ffffffffffffffff
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  181
IF ------
     pc : 00000000000001cc
 is req : 1
 pc req : 00000000000001c8
ID ------
  00000000000001b4 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001b0 : 2a771663
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001ac : 0ff3839b
  reg[ 7] <= 0000000000ff00ff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  182
IF ------
     pc : 00000000000001d0
 is req : 1
 pc req : 00000000000001cc
ID ------
  00000000000001b4 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001b0 : 2a771663
  op1     : 0000000000ff00ff
  op2     : 0000000000ff00ff
  alu     : 0000000001fe01fe
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  183
IF ------
     pc : 00000000000001d4
 is req : 1
 pc req : 00000000000001d0
ID ------
  00000000000001b8 : ff0107b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000001b4 : 00300193
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b0 : 2a771663
	mem stall : 0
	mem rdata : 0000000000002877
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  184
IF ------
     pc : 00000000000001d8
 is req : 1
 pc req : 00000000000001d4
ID ------
  00000000000001bc : f007879b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000001b8 : ff0107b7
  op1     : 00000000000001b8
  op2     : ffffffffff010000
  alu     : ffffffffff0101b8
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b4 : 00300193
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  00000000000001b0 : 2a771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  185
IF ------
     pc : 00000000000001dc
 is req : 1
 pc req : 00000000000001d8
ID ------
  00000000000001c0 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001bc : f007879b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001b8 : ff0107b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001b4 : 00300193
  reg[ 3] <= 0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  186
IF ------
     pc : 00000000000001e0
 is req : 1
 pc req : 00000000000001dc
ID ------
  00000000000001c0 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001bc : f007879b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001b8 : ff0107b7
  reg[15] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  187
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001c0 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001bc : f007879b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 15/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  188
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001c4 : e4010113
  itype : 000010
  imm   : fffffffffffffe40
EX -----
  00000000000001c0 : 00002117
  op1     : 00000000000001c0
  op2     : 0000000000002000
  alu     : 00000000000021c0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001bc : f007879b
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  189
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001c8 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001c4 : e4010113
  op1     : 0000000000002000
  op2     : fffffffffffffe40
  alu     : 0000000000001e40
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001c0 : 00002117
	mem stall : 0
	mem rdata : ffffffffff07879b
WB ----
  00000000000001bc : f007879b
  reg[15] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  190
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001c8 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001c4 : e4010113
  op1     : 0000000000002000
  op2     : fffffffffffffe40
  alu     : 0000000000001e40
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001c0 : 00002117
  reg[ 2] <= 00000000000021c0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  191
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001c8 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001c4 : e4010113
  op1     : 00000000000021c0
  op2     : fffffffffffffe40
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 00000000000021c0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  192
IF ------
     pc : 00000000000001e0
 is req : 0
 pc req : 00000000000001dc
ID ------
  00000000000001cc : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000001c8 : 00412703
  op1     : 00000000000021c0
  op2     : 0000000000000004
  alu     : 00000000000021c4
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000021c0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001c4 : e4010113
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  193
IF ------
     pc : 00000000000001e4
 is req : 1
 pc req : 00000000000001e0
ID ------
  00000000000001cc : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000001c8 : 00412703
  op1     : 00000000000021c0
  op2     : 0000000000000004
  alu     : 00000000000021c4
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000021c0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001c4 : e4010113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  194
IF ------
     pc : 00000000000001e8
 is req : 1
 pc req : 00000000000001e4
ID ------
  00000000000001cc : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000001c8 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  195
IF ------
     pc : 00000000000001ec
 is req : 1
 pc req : 00000000000001e8
ID ------
  00000000000001d0 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000001cc : ff0103b7
  op1     : 00000000000001cc
  op2     : ffffffffff010000
  alu     : ffffffffff0101cc
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c8 : 00412703
	mem stall : 1
	mem rdata : 0000000000812703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  196
IF ------
     pc : 00000000000001f0
 is req : 1
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000001cc : ff0103b7
  op1     : 00000000000001cc
  op2     : ffffffffff010000
  alu     : ffffffffff0101cc
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c8 : 00412703
	mem stall : 1
	mem rdata : 0000000000812703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  197
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000001cc : ff0103b7
  op1     : 00000000000001cc
  op2     : ffffffffff010000
  alu     : ffffffffff0101cc
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c8 : 00412703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  198
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 28771463
  itype : 001000
  imm   : 0000000000000288
EX -----
  00000000000001d0 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001cc : ff0103b7
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000001c8 : 00412703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  199
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 28771463
  itype : 001000
  imm   : 0000000000000288
EX -----
  00000000000001d0 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001cc : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  200
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 28771463
  itype : 001000
  imm   : 0000000000000288
EX -----
  00000000000001d0 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  201
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001d4 : 28771463
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000001d0 : f003839b
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  202
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001d4 : 28771463
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001d0 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  203
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001d4 : 28771463
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  204
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001dc : 0ff017b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  00000000000001d8 : 00400193
  op1     : 0000000000000000
  op2     : 0000000000000004
  alu     : 0000000000000004
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d4 : 28771463
	mem stall : 0
	mem rdata : 00000000000013b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  205
IF ------
     pc : 00000000000001f4
 is req : 1
 pc req : 00000000000001f0
ID ------
  00000000000001e0 : ff07879b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000001dc : 0ff017b7
  op1     : 00000000000001dc
  op2     : 000000000ff01000
  alu     : 000000000ff011dc
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d8 : 00400193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000001d4 : 28771463
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  206
IF ------
     pc : 00000000000001f8
 is req : 1
 pc req : 00000000000001f4
ID ------
  00000000000001e4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001e0 : ff07879b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 15/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001dc : 0ff017b7
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
  00000000000001d8 : 00400193
  reg[ 3] <= 0000000000000004
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  207
IF ------
     pc : 00000000000001fc
 is req : 1
 pc req : 00000000000001f8
ID ------
  00000000000001e4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001e0 : ff07879b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 15/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001dc : 0ff017b7
  reg[15] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  208
IF ------
     pc : 0000000000000200
 is req : 1
 pc req : 00000000000001fc
ID ------
  00000000000001e4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001e0 : ff07879b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 15/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  209
IF ------
     pc : 0000000000000204
 is req : 1
 pc req : 0000000000000200
ID ------
  00000000000001e8 : e1c10113
  itype : 000010
  imm   : fffffffffffffe1c
EX -----
  00000000000001e4 : 00002117
  op1     : 00000000000001e4
  op2     : 0000000000002000
  alu     : 00000000000021e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001e0 : ff07879b
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  210
IF ------
     pc : 0000000000000208
 is req : 1
 pc req : 0000000000000204
ID ------
  00000000000001ec : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000001e8 : e1c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe1c
  alu     : 0000000000001e1c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001e4 : 00002117
	mem stall : 0
	mem rdata : 0000000000f7879b
WB ----
  00000000000001e0 : ff07879b
  reg[15] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  211
IF ------
     pc : 000000000000020c
 is req : 1
 pc req : 0000000000000208
ID ------
  00000000000001ec : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000001e8 : e1c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe1c
  alu     : 0000000000001e1c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001e4 : 00002117
  reg[ 2] <= 00000000000021e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  212
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001ec : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000001e8 : e1c10113
  op1     : 00000000000021e4
  op2     : fffffffffffffe1c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 00000000000021e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  213
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  00000000000001ec : 00812703
  op1     : 00000000000021e4
  op2     : 0000000000000008
  alu     : 00000000000021ec
  rs1/rs2 : 2/8
  reg1/reg2 : 00000000000021e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001e8 : e1c10113
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  214
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  00000000000001ec : 00812703
  op1     : 00000000000021e4
  op2     : 0000000000000008
  alu     : 00000000000021ec
  rs1/rs2 : 2/8
  reg1/reg2 : 00000000000021e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001e8 : e1c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  215
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  00000000000001ec : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  216
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000001f0 : 0ff013b7
  op1     : 00000000000001f0
  op2     : 000000000ff01000
  alu     : 000000000ff011f0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001ec : 00812703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  217
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000001f0 : 0ff013b7
  op1     : 00000000000001f0
  op2     : 000000000ff01000
  alu     : 000000000ff011f0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001ec : 00812703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  218
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000001f0 : 0ff013b7
  op1     : 00000000000001f0
  op2     : 000000000ff01000
  alu     : 000000000ff011f0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ec : 00812703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  219
IF ------
     pc : 000000000000020c
 is req : 0
 pc req : 0000000000000208
ID ------
  00000000000001f8 : 26771263
  itype : 001000
  imm   : 0000000000000264
EX -----
  00000000000001f4 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001f0 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000001ec : 00812703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  220
IF ------
     pc : 0000000000000210
 is req : 1
 pc req : 000000000000020c
ID ------
  00000000000001f8 : 26771263
  itype : 001000
  imm   : 0000000000000264
EX -----
  00000000000001f4 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001f0 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  221
IF ------
     pc : 0000000000000214
 is req : 1
 pc req : 0000000000000210
ID ------
  00000000000001f8 : 26771263
  itype : 001000
  imm   : 0000000000000264
EX -----
  00000000000001f4 : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  222
IF ------
     pc : 0000000000000218
 is req : 1
 pc req : 0000000000000214
ID ------
  00000000000001fc : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001f8 : 26771263
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000001f4 : ff03839b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  223
IF ------
     pc : 000000000000021c
 is req : 1
 pc req : 0000000000000218
ID ------
  00000000000001fc : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001f8 : 26771263
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001f4 : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  224
IF ------
     pc : 000000000000021c
 is req : 0
 pc req : 0000000000000218
ID ------
  00000000000001fc : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001f8 : 26771263
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  225
IF ------
     pc : 000000000000021c
 is req : 0
 pc req : 0000000000000218
ID ------
  0000000000000200 : f00ff7b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000001fc : 00500193
  op1     : 0000000000000000
  op2     : 0000000000000005
  alu     : 0000000000000005
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f8 : 26771263
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  226
IF ------
     pc : 000000000000021c
 is req : 0
 pc req : 0000000000000218
ID ------
  0000000000000204 : 00f7879b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000200 : f00ff7b7
  op1     : 0000000000000200
  op2     : fffffffff00ff000
  alu     : fffffffff00ff200
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001fc : 00500193
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
  00000000000001f8 : 26771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr = 31
compare = 0
check_start

#                  227
IF ------
     pc : 000000000000021c
 is req : 0
 pc req : 0000000000000218
ID ------
  0000000000000208 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000204 : 00f7879b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 15/15
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000200 : f00ff7b7
	mem stall : 0
	mem rdata : 2477106300f3839b
WB ----
  00000000000001fc : 00500193
  reg[ 3] <= 0000000000000005
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  228
IF ------
     pc : 0000000000000220
 is req : 1
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000204 : 00f7879b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 15/15
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000200 : f00ff7b7
  reg[15] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  229
IF ------
     pc : 0000000000000224
 is req : 1
 pc req : 0000000000000220
ID ------
  0000000000000208 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000204 : 00f7879b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 15/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  230
IF ------
     pc : 0000000000000228
 is req : 1
 pc req : 0000000000000224
ID ------
  000000000000020c : df810113
  itype : 000010
  imm   : fffffffffffffdf8
EX -----
  0000000000000208 : 00002117
  op1     : 0000000000000208
  op2     : 0000000000002000
  alu     : 0000000000002208
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000204 : 00f7879b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  231
IF ------
     pc : 000000000000022c
 is req : 1
 pc req : 0000000000000228
ID ------
  0000000000000210 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000020c : df810113
  op1     : 0000000000002000
  op2     : fffffffffffffdf8
  alu     : 0000000000001df8
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000208 : 00002117
	mem stall : 0
	mem rdata : 000000000ff7879b
WB ----
  0000000000000204 : 00f7879b
  reg[15] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  232
IF ------
     pc : 0000000000000230
 is req : 1
 pc req : 000000000000022c
ID ------
  0000000000000210 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000020c : df810113
  op1     : 0000000000002000
  op2     : fffffffffffffdf8
  alu     : 0000000000001df8
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000208 : 00002117
  reg[ 2] <= 0000000000002208
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  233
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000210 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000020c : df810113
  op1     : 0000000000002208
  op2     : fffffffffffffdf8
  alu     : 0000000000002000
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002208/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  234
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000214 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000210 : 00c12703
  op1     : 0000000000002208
  op2     : 000000000000000c
  alu     : 0000000000002214
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002208/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000020c : df810113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  235
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000214 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000210 : 00c12703
  op1     : 0000000000002208
  op2     : 000000000000000c
  alu     : 0000000000002214
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002208/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000020c : df810113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  236
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000214 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000210 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  237
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000218 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000214 : f00ff3b7
  op1     : 0000000000000214
  op2     : fffffffff00ff000
  alu     : fffffffff00ff214
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000210 : 00c12703
	mem stall : 1
	mem rdata : ffffffffff412703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  238
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000218 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000214 : f00ff3b7
  op1     : 0000000000000214
  op2     : fffffffff00ff000
  alu     : fffffffff00ff214
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000210 : 00c12703
	mem stall : 1
	mem rdata : ffffffffff412703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  239
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  0000000000000218 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000214 : f00ff3b7
  op1     : 0000000000000214
  op2     : fffffffff00ff000
  alu     : fffffffff00ff214
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000210 : 00c12703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  240
IF ------
     pc : 0000000000000230
 is req : 0
 pc req : 000000000000022c
ID ------
  000000000000021c : 24771063
  itype : 001000
  imm   : 0000000000000240
EX -----
  0000000000000218 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000214 : f00ff3b7
	mem stall : 0
	mem rdata : ff412703de010113
WB ----
  0000000000000210 : 00c12703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  241
IF ------
     pc : 0000000000000234
 is req : 1
 pc req : 0000000000000230
ID ------
  000000000000021c : 24771063
  itype : 001000
  imm   : 0000000000000240
EX -----
  0000000000000218 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000214 : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  242
IF ------
     pc : 0000000000000238
 is req : 1
 pc req : 0000000000000234
ID ------
  000000000000021c : 24771063
  itype : 001000
  imm   : 0000000000000240
EX -----
  0000000000000218 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  243
IF ------
     pc : 000000000000023c
 is req : 1
 pc req : 0000000000000238
ID ------
  0000000000000220 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000021c : 24771063
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000218 : 00f3839b
	mem stall : 0
	mem rdata : 000000000000000f
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  244
IF ------
     pc : 0000000000000240
 is req : 1
 pc req : 000000000000023c
ID ------
  0000000000000220 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000021c : 24771063
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000218 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  245
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  0000000000000220 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000021c : 24771063
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  246
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  0000000000000224 : 00ff07b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000220 : 00600193
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000021c : 24771063
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  247
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  0000000000000228 : 0ff7879b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  0000000000000224 : 00ff07b7
  op1     : 0000000000000224
  op2     : 0000000000ff0000
  alu     : 0000000000ff0224
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000220 : 00600193
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  000000000000021c : 24771063
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr = 30
compare = 0
check_start

#                  248
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  000000000000022c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000228 : 0ff7879b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 15/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000224 : 00ff07b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000220 : 00600193
  reg[ 3] <= 0000000000000006
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  249
IF ------
     pc : 0000000000000244
 is req : 1
 pc req : 0000000000000240
ID ------
  000000000000022c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000228 : 0ff7879b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 15/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000224 : 00ff07b7
  reg[15] <= 0000000000ff0000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  250
IF ------
     pc : 0000000000000248
 is req : 1
 pc req : 0000000000000244
ID ------
  000000000000022c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000228 : 0ff7879b
  op1     : 0000000000ff0000
  op2     : 00000000000000ff
  alu     : 0000000000ff00ff
  rs1/rs2 : 15/31
  reg1/reg2 : 0000000000ff0000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  251
IF ------
     pc : 000000000000024c
 is req : 1
 pc req : 0000000000000248
ID ------
  0000000000000230 : de010113
  itype : 000010
  imm   : fffffffffffffde0
EX -----
  000000000000022c : 00002117
  op1     : 000000000000022c
  op2     : 0000000000002000
  alu     : 000000000000222c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000228 : 0ff7879b
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  252
IF ------
     pc : 0000000000000250
 is req : 1
 pc req : 000000000000024c
ID ------
  0000000000000234 : ff412703
  itype : 000010
  imm   : fffffffffffffff4
EX -----
  0000000000000230 : de010113
  op1     : 0000000000002000
  op2     : fffffffffffffde0
  alu     : 0000000000001de0
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000022c : 00002117
	mem stall : 0
	mem rdata : fffffffff007879b
WB ----
  0000000000000228 : 0ff7879b
  reg[15] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  253
IF ------
     pc : 0000000000000254
 is req : 1
 pc req : 0000000000000250
ID ------
  0000000000000234 : ff412703
  itype : 000010
  imm   : fffffffffffffff4
EX -----
  0000000000000230 : de010113
  op1     : 0000000000002000
  op2     : fffffffffffffde0
  alu     : 0000000000001de0
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000022c : 00002117
  reg[ 2] <= 000000000000222c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  254
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  0000000000000234 : ff412703
  itype : 000010
  imm   : fffffffffffffff4
EX -----
  0000000000000230 : de010113
  op1     : 000000000000222c
  op2     : fffffffffffffde0
  alu     : 000000000000200c
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000222c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  255
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  0000000000000238 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000234 : ff412703
  op1     : 000000000000222c
  op2     : fffffffffffffff4
  alu     : 0000000000002220
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000222c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000230 : de010113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  256
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  0000000000000238 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000234 : ff412703
  op1     : 000000000000222c
  op2     : fffffffffffffff4
  alu     : 0000000000002220
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000222c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000230 : de010113
  reg[ 2] <= 000000000000200c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  257
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  0000000000000238 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  0000000000000234 : ff412703
  op1     : 000000000000200c
  op2     : fffffffffffffff4
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  258
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  000000000000023c : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  0000000000000238 : 00ff03b7
  op1     : 0000000000000238
  op2     : 0000000000ff0000
  alu     : 0000000000ff0238
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000234 : ff412703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  259
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  000000000000023c : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  0000000000000238 : 00ff03b7
  op1     : 0000000000000238
  op2     : 0000000000ff0000
  alu     : 0000000000ff0238
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000234 : ff412703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  260
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  000000000000023c : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  0000000000000238 : 00ff03b7
  op1     : 0000000000000238
  op2     : 0000000000ff0000
  alu     : 0000000000ff0238
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000234 : ff412703
	mem stall : 0
	mem rdata : 0000000000ff00ff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 30
compare = 0
check_start

#                  261
IF ------
     pc : 0000000000000254
 is req : 0
 pc req : 0000000000000250
ID ------
  0000000000000240 : 20771e63
  itype : 001000
  imm   : 000000000000021c
EX -----
  000000000000023c : 0ff3839b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 7/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000238 : 00ff03b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000234 : ff412703
  reg[14] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  262
IF ------
     pc : 0000000000000258
 is req : 1
 pc req : 0000000000000254
ID ------
  0000000000000240 : 20771e63
  itype : 001000
  imm   : 000000000000021c
EX -----
  000000000000023c : 0ff3839b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 7/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000238 : 00ff03b7
  reg[ 7] <= 0000000000ff0000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  263
IF ------
     pc : 000000000000025c
 is req : 1
 pc req : 0000000000000258
ID ------
  0000000000000240 : 20771e63
  itype : 001000
  imm   : 000000000000021c
EX -----
  000000000000023c : 0ff3839b
  op1     : 0000000000ff0000
  op2     : 00000000000000ff
  alu     : 0000000000ff00ff
  rs1/rs2 : 7/31
  reg1/reg2 : 0000000000ff0000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  264
IF ------
     pc : 0000000000000260
 is req : 1
 pc req : 000000000000025c
ID ------
  0000000000000244 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000240 : 20771e63
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000023c : 0ff3839b
	mem stall : 0
	mem rdata : ffffffffffffffff
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  265
IF ------
     pc : 0000000000000264
 is req : 1
 pc req : 0000000000000260
ID ------
  0000000000000244 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000240 : 20771e63
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000023c : 0ff3839b
  reg[ 7] <= 0000000000ff00ff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  266
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000244 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000240 : 20771e63
  op1     : 0000000000ff00ff
  op2     : 0000000000ff00ff
  alu     : 0000000001fe01fe
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  267
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000248 : ff0107b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000244 : 00700193
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000240 : 20771e63
	mem stall : 0
	mem rdata : 0000000000001e77
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  268
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  000000000000024c : f007879b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000248 : ff0107b7
  op1     : 0000000000000248
  op2     : ffffffffff010000
  alu     : ffffffffff010248
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000244 : 00700193
	mem stall : 0
	mem rdata : 000000000000001e
WB ----
  0000000000000240 : 20771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  269
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000250 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  000000000000024c : f007879b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000248 : ff0107b7
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  0000000000000244 : 00700193
  reg[ 3] <= 0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  270
IF ------
     pc : 0000000000000268
 is req : 1
 pc req : 0000000000000264
ID ------
  0000000000000250 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  000000000000024c : f007879b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000248 : ff0107b7
  reg[15] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  271
IF ------
     pc : 000000000000026c
 is req : 1
 pc req : 0000000000000268
ID ------
  0000000000000250 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  000000000000024c : f007879b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 15/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  272
IF ------
     pc : 0000000000000270
 is req : 1
 pc req : 000000000000026c
ID ------
  0000000000000254 : dbc10113
  itype : 000010
  imm   : fffffffffffffdbc
EX -----
  0000000000000250 : 00002117
  op1     : 0000000000000250
  op2     : 0000000000002000
  alu     : 0000000000002250
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000024c : f007879b
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  273
IF ------
     pc : 0000000000000274
 is req : 1
 pc req : 0000000000000270
ID ------
  0000000000000258 : ff812703
  itype : 000010
  imm   : fffffffffffffff8
EX -----
  0000000000000254 : dbc10113
  op1     : 000000000000200c
  op2     : fffffffffffffdbc
  alu     : 0000000000001dc8
  rs1/rs2 : 2/28
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000250 : 00002117
	mem stall : 0
	mem rdata : ffffffffff07879b
WB ----
  000000000000024c : f007879b
  reg[15] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  274
IF ------
     pc : 0000000000000278
 is req : 1
 pc req : 0000000000000274
ID ------
  0000000000000258 : ff812703
  itype : 000010
  imm   : fffffffffffffff8
EX -----
  0000000000000254 : dbc10113
  op1     : 000000000000200c
  op2     : fffffffffffffdbc
  alu     : 0000000000001dc8
  rs1/rs2 : 2/28
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000250 : 00002117
  reg[ 2] <= 0000000000002250
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  275
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : ff812703
  itype : 000010
  imm   : fffffffffffffff8
EX -----
  0000000000000254 : dbc10113
  op1     : 0000000000002250
  op2     : fffffffffffffdbc
  alu     : 000000000000200c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002250/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  276
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  000000000000025c : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000258 : ff812703
  op1     : 0000000000002250
  op2     : fffffffffffffff8
  alu     : 0000000000002248
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002250/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000254 : dbc10113
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  277
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  000000000000025c : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000258 : ff812703
  op1     : 0000000000002250
  op2     : fffffffffffffff8
  alu     : 0000000000002248
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002250/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000254 : dbc10113
  reg[ 2] <= 000000000000200c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  278
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  000000000000025c : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000258 : ff812703
  op1     : 000000000000200c
  op2     : fffffffffffffff8
  alu     : 0000000000002004
  rs1/rs2 : 2/24
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  279
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  000000000000025c : ff0103b7
  op1     : 000000000000025c
  op2     : ffffffffff010000
  alu     : ffffffffff01025c
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000258 : ff812703
	mem stall : 1
	mem rdata : ffffffffffc12703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  280
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  000000000000025c : ff0103b7
  op1     : 000000000000025c
  op2     : ffffffffff010000
  alu     : ffffffffff01025c
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000258 : ff812703
	mem stall : 1
	mem rdata : ffffffffffc12703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  281
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  000000000000025c : ff0103b7
  op1     : 000000000000025c
  op2     : ffffffffff010000
  alu     : ffffffffff01025c
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000258 : ff812703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  282
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000264 : 1e771c63
  itype : 001000
  imm   : 00000000000001f8
EX -----
  0000000000000260 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000025c : ff0103b7
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  0000000000000258 : ff812703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  283
IF ------
     pc : 000000000000027c
 is req : 1
 pc req : 0000000000000278
ID ------
  0000000000000264 : 1e771c63
  itype : 001000
  imm   : 00000000000001f8
EX -----
  0000000000000260 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000025c : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  284
IF ------
     pc : 0000000000000280
 is req : 1
 pc req : 000000000000027c
ID ------
  0000000000000264 : 1e771c63
  itype : 001000
  imm   : 00000000000001f8
EX -----
  0000000000000260 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  285
IF ------
     pc : 0000000000000284
 is req : 1
 pc req : 0000000000000280
ID ------
  0000000000000268 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000264 : 1e771c63
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000260 : f003839b
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  286
IF ------
     pc : 0000000000000288
 is req : 1
 pc req : 0000000000000284
ID ------
  0000000000000268 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000264 : 1e771c63
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000260 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  287
IF ------
     pc : 0000000000000288
 is req : 0
 pc req : 0000000000000284
ID ------
  0000000000000268 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000264 : 1e771c63
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  288
IF ------
     pc : 0000000000000288
 is req : 0
 pc req : 0000000000000284
ID ------
  000000000000026c : 0ff017b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000268 : 00800193
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000264 : 1e771c63
	mem stall : 0
	mem rdata : 0000000000001a63
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  289
IF ------
     pc : 0000000000000288
 is req : 0
 pc req : 0000000000000284
ID ------
  0000000000000270 : ff07879b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  000000000000026c : 0ff017b7
  op1     : 000000000000026c
  op2     : 000000000ff01000
  alu     : 000000000ff0126c
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000268 : 00800193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000264 : 1e771c63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  290
IF ------
     pc : 0000000000000288
 is req : 0
 pc req : 0000000000000284
ID ------
  0000000000000274 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000270 : ff07879b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 15/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000026c : 0ff017b7
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
  0000000000000268 : 00800193
  reg[ 3] <= 0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  291
IF ------
     pc : 000000000000028c
 is req : 1
 pc req : 0000000000000288
ID ------
  0000000000000274 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000270 : ff07879b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 15/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000026c : 0ff017b7
  reg[15] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  292
IF ------
     pc : 0000000000000290
 is req : 1
 pc req : 000000000000028c
ID ------
  0000000000000274 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000270 : ff07879b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 15/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  293
IF ------
     pc : 0000000000000294
 is req : 1
 pc req : 0000000000000290
ID ------
  0000000000000278 : d9810113
  itype : 000010
  imm   : fffffffffffffd98
EX -----
  0000000000000274 : 00002117
  op1     : 0000000000000274
  op2     : 0000000000002000
  alu     : 0000000000002274
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000270 : ff07879b
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  294
IF ------
     pc : 0000000000000298
 is req : 1
 pc req : 0000000000000294
ID ------
  000000000000027c : ffc12703
  itype : 000010
  imm   : fffffffffffffffc
EX -----
  0000000000000278 : d9810113
  op1     : 000000000000200c
  op2     : fffffffffffffd98
  alu     : 0000000000001da4
  rs1/rs2 : 2/24
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000274 : 00002117
	mem stall : 0
	mem rdata : 0000000000f7879b
WB ----
  0000000000000270 : ff07879b
  reg[15] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  295
IF ------
     pc : 000000000000029c
 is req : 1
 pc req : 0000000000000298
ID ------
  000000000000027c : ffc12703
  itype : 000010
  imm   : fffffffffffffffc
EX -----
  0000000000000278 : d9810113
  op1     : 000000000000200c
  op2     : fffffffffffffd98
  alu     : 0000000000001da4
  rs1/rs2 : 2/24
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000274 : 00002117
  reg[ 2] <= 0000000000002274
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  296
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  000000000000027c : ffc12703
  itype : 000010
  imm   : fffffffffffffffc
EX -----
  0000000000000278 : d9810113
  op1     : 0000000000002274
  op2     : fffffffffffffd98
  alu     : 000000000000200c
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002274/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  297
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000280 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000027c : ffc12703
  op1     : 0000000000002274
  op2     : fffffffffffffffc
  alu     : 0000000000002270
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002274/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000278 : d9810113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  298
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000280 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000027c : ffc12703
  op1     : 0000000000002274
  op2     : fffffffffffffffc
  alu     : 0000000000002270
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002274/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000278 : d9810113
  reg[ 2] <= 000000000000200c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  299
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000280 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000027c : ffc12703
  op1     : 000000000000200c
  op2     : fffffffffffffffc
  alu     : 0000000000002008
  rs1/rs2 : 2/28
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  300
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000284 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  0000000000000280 : 0ff013b7
  op1     : 0000000000000280
  op2     : 000000000ff01000
  alu     : 000000000ff01280
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000027c : ffc12703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  301
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000284 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  0000000000000280 : 0ff013b7
  op1     : 0000000000000280
  op2     : 000000000ff01000
  alu     : 000000000ff01280
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000027c : ffc12703
	mem stall : 1
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  302
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000284 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  0000000000000280 : 0ff013b7
  op1     : 0000000000000280
  op2     : 000000000ff01000
  alu     : 000000000ff01280
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000027c : ffc12703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  303
IF ------
     pc : 000000000000029c
 is req : 0
 pc req : 0000000000000298
ID ------
  0000000000000288 : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000284 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000280 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  000000000000027c : ffc12703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  304
IF ------
     pc : 00000000000002a0
 is req : 1
 pc req : 000000000000029c
ID ------
  0000000000000288 : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000284 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000280 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  305
IF ------
     pc : 00000000000002a4
 is req : 1
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000284 : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  306
IF ------
     pc : 00000000000002a8
 is req : 1
 pc req : 00000000000002a4
ID ------
  000000000000028c : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000288 : 1c771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000284 : ff03839b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  307
IF ------
     pc : 00000000000002ac
 is req : 1
 pc req : 00000000000002a8
ID ------
  000000000000028c : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000288 : 1c771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000284 : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  308
IF ------
     pc : 00000000000002ac
 is req : 0
 pc req : 00000000000002a8
ID ------
  000000000000028c : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000288 : 1c771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  309
IF ------
     pc : 00000000000002ac
 is req : 0
 pc req : 00000000000002a8
ID ------
  0000000000000290 : f00ff7b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  000000000000028c : 00900193
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000288 : 1c771a63
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  310
IF ------
     pc : 00000000000002ac
 is req : 0
 pc req : 00000000000002a8
ID ------
  0000000000000294 : 00f7879b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000290 : f00ff7b7
  op1     : 0000000000000290
  op2     : fffffffff00ff000
  alu     : fffffffff00ff290
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000028c : 00900193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  0000000000000288 : 1c771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr = 31
compare = 0
check_start

#                  311
IF ------
     pc : 00000000000002ac
 is req : 0
 pc req : 00000000000002a8
ID ------
  0000000000000298 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000294 : 00f7879b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 15/15
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000290 : f00ff7b7
	mem stall : 0
	mem rdata : 1a77186300f3839b
WB ----
  000000000000028c : 00900193
  reg[ 3] <= 0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  312
IF ------
     pc : 00000000000002b0
 is req : 1
 pc req : 00000000000002ac
ID ------
  0000000000000298 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000294 : 00f7879b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 15/15
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000290 : f00ff7b7
  reg[15] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  313
IF ------
     pc : 00000000000002b4
 is req : 1
 pc req : 00000000000002b0
ID ------
  0000000000000298 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000294 : 00f7879b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 15/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  314
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
  000000000000029c : d7410113
  itype : 000010
  imm   : fffffffffffffd74
EX -----
  0000000000000298 : 00002117
  op1     : 0000000000000298
  op2     : 0000000000002000
  alu     : 0000000000002298
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000294 : 00f7879b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                  315
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
  00000000000002a0 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000029c : d7410113
  op1     : 000000000000200c
  op2     : fffffffffffffd74
  alu     : 0000000000001d80
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000298 : 00002117
	mem stall : 0
	mem rdata : ffffffffd4c08093
WB ----
  0000000000000294 : 00f7879b
  reg[15] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  316
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002a0 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000029c : d7410113
  op1     : 000000000000200c
  op2     : fffffffffffffd74
  alu     : 0000000000001d80
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000298 : 00002117
  reg[ 2] <= 0000000000002298
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  317
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a0 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000029c : d7410113
  op1     : 0000000000002298
  op2     : fffffffffffffd74
  alu     : 000000000000200c
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002298/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  318
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a4 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000002a0 : 00012703
  op1     : 0000000000002298
  op2     : 0000000000000000
  alu     : 0000000000002298
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002298/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000029c : d7410113
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  319
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a4 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000002a0 : 00012703
  op1     : 0000000000002298
  op2     : 0000000000000000
  alu     : 0000000000002298
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002298/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000029c : d7410113
  reg[ 2] <= 000000000000200c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  320
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a4 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000002a0 : 00012703
  op1     : 000000000000200c
  op2     : 0000000000000000
  alu     : 000000000000200c
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  321
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000002a4 : f00ff3b7
  op1     : 00000000000002a4
  op2     : fffffffff00ff000
  alu     : fffffffff00ff2a4
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a0 : 00012703
	mem stall : 1
	mem rdata : 0000000000ff03b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  322
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000002a4 : f00ff3b7
  op1     : 00000000000002a4
  op2     : fffffffff00ff000
  alu     : fffffffff00ff2a4
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a0 : 00012703
	mem stall : 1
	mem rdata : 0000000000ff03b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  323
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000002a4 : f00ff3b7
  op1     : 00000000000002a4
  op2     : fffffffff00ff000
  alu     : fffffffff00ff2a4
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a0 : 00012703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  324
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002ac : 1a771863
  itype : 001000
  imm   : 00000000000001b0
EX -----
  00000000000002a8 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002a4 : f00ff3b7
	mem stall : 0
	mem rdata : 00ff03b70200a283
WB ----
  00000000000002a0 : 00012703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  325
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002ac : 1a771863
  itype : 001000
  imm   : 00000000000001b0
EX -----
  00000000000002a8 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002a4 : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  326
IF ------
     pc : 00000000000002c8
 is req : 1
 pc req : 00000000000002c4
ID ------
  00000000000002ac : 1a771863
  itype : 001000
  imm   : 00000000000001b0
EX -----
  00000000000002a8 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  327
IF ------
     pc : 00000000000002cc
 is req : 1
 pc req : 00000000000002c8
ID ------
  00000000000002b0 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  00000000000002ac : 1a771863
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002a8 : 00f3839b
	mem stall : 0
	mem rdata : 0000000000000018
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  328
IF ------
     pc : 00000000000002d0
 is req : 1
 pc req : 00000000000002cc
ID ------
  00000000000002b0 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  00000000000002ac : 1a771863
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002a8 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  329
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002b0 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  00000000000002ac : 1a771863
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  330
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002b4 : 00002097
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002b0 : 00a00193
  op1     : 0000000000000000
  op2     : 000000000000000a
  alu     : 000000000000000a
  rs1/rs2 : 0/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ac : 1a771863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  331
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002b8 : d4c08093
  itype : 000010
  imm   : fffffffffffffd4c
EX -----
  00000000000002b4 : 00002097
  op1     : 00000000000002b4
  op2     : 0000000000002000
  alu     : 00000000000022b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b0 : 00a00193
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  00000000000002ac : 1a771863
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  332
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002bc : fe008093
  itype : 000010
  imm   : ffffffffffffffe0
EX -----
  00000000000002b8 : d4c08093
  op1     : 0000000000000000
  op2     : fffffffffffffd4c
  alu     : fffffffffffffd4c
  rs1/rs2 : 1/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b4 : 00002097
	mem stall : 0
	mem rdata : 0000000000002097
WB ----
  00000000000002b0 : 00a00193
  reg[ 3] <= 000000000000000a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  333
IF ------
     pc : 00000000000002d4
 is req : 1
 pc req : 00000000000002d0
ID ------
  00000000000002bc : fe008093
  itype : 000010
  imm   : ffffffffffffffe0
EX -----
  00000000000002b8 : d4c08093
  op1     : 0000000000000000
  op2     : fffffffffffffd4c
  alu     : fffffffffffffd4c
  rs1/rs2 : 1/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002b4 : 00002097
  reg[ 1] <= 00000000000022b4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  334
IF ------
     pc : 00000000000002d8
 is req : 1
 pc req : 00000000000002d4
ID ------
  00000000000002bc : fe008093
  itype : 000010
  imm   : ffffffffffffffe0
EX -----
  00000000000002b8 : d4c08093
  op1     : 00000000000022b4
  op2     : fffffffffffffd4c
  alu     : 0000000000002000
  rs1/rs2 : 1/12
  reg1/reg2 : 00000000000022b4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  335
IF ------
     pc : 00000000000002dc
 is req : 1
 pc req : 00000000000002d8
ID ------
  00000000000002c0 : 0200a283
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002bc : fe008093
  op1     : 00000000000022b4
  op2     : ffffffffffffffe0
  alu     : 0000000000002294
  rs1/rs2 : 1/0
  reg1/reg2 : 00000000000022b4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b8 : d4c08093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  336
IF ------
     pc : 00000000000002e0
 is req : 1
 pc req : 00000000000002dc
ID ------
  00000000000002c0 : 0200a283
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002bc : fe008093
  op1     : 00000000000022b4
  op2     : ffffffffffffffe0
  alu     : 0000000000002294
  rs1/rs2 : 1/0
  reg1/reg2 : 00000000000022b4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002b8 : d4c08093
  reg[ 1] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  337
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c0 : 0200a283
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002bc : fe008093
  op1     : 0000000000002000
  op2     : ffffffffffffffe0
  alu     : 0000000000001fe0
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  338
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000002c0 : 0200a283
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002bc : fe008093
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  339
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000002c0 : 0200a283
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002bc : fe008093
  reg[ 1] <= 0000000000001fe0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  340
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 00ff03b7
  itype : 010000
  imm   : 0000000000ff0000
EX -----
  00000000000002c0 : 0200a283
  op1     : 0000000000001fe0
  op2     : 0000000000000020
  alu     : 0000000000002000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000001fe0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  341
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c8 : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000002c4 : 00ff03b7
  op1     : 00000000000002c4
  op2     : 0000000000ff0000
  alu     : 0000000000ff02c4
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c0 : 0200a283
	mem stall : 1
	mem rdata : 000000000070a283
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr = 30
compare = 0
check_start

#                  342
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c8 : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000002c4 : 00ff03b7
  op1     : 00000000000002c4
  op2     : 0000000000ff0000
  alu     : 0000000000ff02c4
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c0 : 0200a283
	mem stall : 1
	mem rdata : 000000000070a283
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr = 30
compare = 0
check_start

#                  343
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002c8 : 0ff3839b
  itype : 000010
  imm   : 00000000000000ff
EX -----
  00000000000002c4 : 00ff03b7
  op1     : 00000000000002c4
  op2     : 0000000000ff0000
  alu     : 0000000000ff02c4
  rs1/rs2 : 30/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002c0 : 0200a283
	mem stall : 0
	mem rdata : 0000000000ff00ff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr = 30
compare = 0
check_start

#                  344
IF ------
     pc : 00000000000002e0
 is req : 0
 pc req : 00000000000002dc
ID ------
  00000000000002cc : 18729863
  itype : 001000
  imm   : 0000000000000190
EX -----
  00000000000002c8 : 0ff3839b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 7/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002c4 : 00ff03b7
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  00000000000002c0 : 0200a283
  reg[ 5] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  345
IF ------
     pc : 00000000000002e4
 is req : 1
 pc req : 00000000000002e0
ID ------
  00000000000002cc : 18729863
  itype : 001000
  imm   : 0000000000000190
EX -----
  00000000000002c8 : 0ff3839b
  op1     : fffffffff00ff00f
  op2     : 00000000000000ff
  alu     : fffffffff00ff10e
  rs1/rs2 : 7/31
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002c4 : 00ff03b7
  reg[ 7] <= 0000000000ff0000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  346
IF ------
     pc : 00000000000002e8
 is req : 1
 pc req : 00000000000002e4
ID ------
  00000000000002cc : 18729863
  itype : 001000
  imm   : 0000000000000190
EX -----
  00000000000002c8 : 0ff3839b
  op1     : 0000000000ff0000
  op2     : 00000000000000ff
  alu     : 0000000000ff00ff
  rs1/rs2 : 7/31
  reg1/reg2 : 0000000000ff0000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  347
IF ------
     pc : 00000000000002ec
 is req : 1
 pc req : 00000000000002e8
ID ------
  00000000000002d0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002cc : 18729863
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 5/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002c8 : 0ff3839b
	mem stall : 0
	mem rdata : 0000000000000016
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  348
IF ------
     pc : 00000000000002f0
 is req : 1
 pc req : 00000000000002ec
ID ------
  00000000000002d0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002cc : 18729863
  op1     : 0000000000ff00ff
  op2     : 0000000000ff0000
  alu     : 0000000001fe00ff
  rs1/rs2 : 5/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff0000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002c8 : 0ff3839b
  reg[ 7] <= 0000000000ff00ff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  349
IF ------
     pc : 00000000000002f0
 is req : 0
 pc req : 00000000000002ec
ID ------
  00000000000002d0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002cc : 18729863
  op1     : 0000000000ff00ff
  op2     : 0000000000ff00ff
  alu     : 0000000001fe01fe
  rs1/rs2 : 5/7
  reg1/reg2 : 0000000000ff00ff/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  350
IF ------
     pc : 00000000000002f0
 is req : 0
 pc req : 00000000000002ec
ID ------
  00000000000002d4 : 00002097
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002d0 : 00b00193
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002cc : 18729863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  351
IF ------
     pc : 00000000000002f0
 is req : 0
 pc req : 00000000000002ec
ID ------
  00000000000002d8 : d2c08093
  itype : 000010
  imm   : fffffffffffffd2c
EX -----
  00000000000002d4 : 00002097
  op1     : 00000000000002d4
  op2     : 0000000000002000
  alu     : 00000000000022d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d0 : 00b00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002cc : 18729863
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  352
IF ------
     pc : 00000000000002f0
 is req : 0
 pc req : 00000000000002ec
ID ------
  00000000000002dc : ffd08093
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000002d8 : d2c08093
  op1     : 0000000000001fe0
  op2     : fffffffffffffd2c
  alu     : 0000000000001d0c
  rs1/rs2 : 1/12
  reg1/reg2 : 0000000000001fe0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002d4 : 00002097
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
  00000000000002d0 : 00b00193
  reg[ 3] <= 000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  353
IF ------
     pc : 00000000000002f4
 is req : 1
 pc req : 00000000000002f0
ID ------
  00000000000002dc : ffd08093
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000002d8 : d2c08093
  op1     : 0000000000001fe0
  op2     : fffffffffffffd2c
  alu     : 0000000000001d0c
  rs1/rs2 : 1/12
  reg1/reg2 : 0000000000001fe0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002d4 : 00002097
  reg[ 1] <= 00000000000022d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  354
IF ------
     pc : 00000000000002f8
 is req : 1
 pc req : 00000000000002f4
ID ------
  00000000000002dc : ffd08093
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000002d8 : d2c08093
  op1     : 00000000000022d4
  op2     : fffffffffffffd2c
  alu     : 0000000000002000
  rs1/rs2 : 1/12
  reg1/reg2 : 00000000000022d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  355
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
  00000000000002e0 : 0070a283
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000002dc : ffd08093
  op1     : 00000000000022d4
  op2     : fffffffffffffffd
  alu     : 00000000000022d1
  rs1/rs2 : 1/29
  reg1/reg2 : 00000000000022d4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002d8 : d2c08093
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  356
IF ------
     pc : 0000000000000300
 is req : 1
 pc req : 00000000000002fc
ID ------
  00000000000002e0 : 0070a283
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000002dc : ffd08093
  op1     : 00000000000022d4
  op2     : fffffffffffffffd
  alu     : 00000000000022d1
  rs1/rs2 : 1/29
  reg1/reg2 : 00000000000022d4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002d8 : d2c08093
  reg[ 1] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  357
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e0 : 0070a283
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000002dc : ffd08093
  op1     : 0000000000002000
  op2     : fffffffffffffffd
  alu     : 0000000000001ffd
  rs1/rs2 : 1/29
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  358
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e4 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000002e0 : 0070a283
  op1     : 0000000000002000
  op2     : 0000000000000007
  alu     : 0000000000002007
  rs1/rs2 : 1/7
  reg1/reg2 : 0000000000002000/0000000000ff00ff
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002dc : ffd08093
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  359
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e4 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000002e0 : 0070a283
  op1     : 0000000000002000
  op2     : 0000000000000007
  alu     : 0000000000002007
  rs1/rs2 : 1/7
  reg1/reg2 : 0000000000002000/0000000000ff00ff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002dc : ffd08093
  reg[ 1] <= 0000000000001ffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  360
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e4 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  00000000000002e0 : 0070a283
  op1     : 0000000000001ffd
  op2     : 0000000000000007
  alu     : 0000000000002004
  rs1/rs2 : 1/7
  reg1/reg2 : 0000000000001ffd/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  361
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000002e4 : ff0103b7
  op1     : 00000000000002e4
  op2     : ffffffffff010000
  alu     : ffffffffff0102e4
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e0 : 0070a283
	mem stall : 1
	mem rdata : 0000000000070313
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  362
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000002e4 : ff0103b7
  op1     : 00000000000002e4
  op2     : ffffffffff010000
  alu     : ffffffffff0102e4
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e0 : 0070a283
	mem stall : 1
	mem rdata : 0000000000070313
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  363
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  00000000000002e4 : ff0103b7
  op1     : 00000000000002e4
  op2     : ffffffffff010000
  alu     : ffffffffff0102e4
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e0 : 0070a283
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  364
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002ec : 16729863
  itype : 001000
  imm   : 0000000000000170
EX -----
  00000000000002e8 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002e4 : ff0103b7
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002e0 : 0070a283
  reg[ 5] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  365
IF ------
     pc : 0000000000000304
 is req : 1
 pc req : 0000000000000300
ID ------
  00000000000002ec : 16729863
  itype : 001000
  imm   : 0000000000000170
EX -----
  00000000000002e8 : f003839b
  op1     : 0000000000ff00ff
  op2     : ffffffffffffff00
  alu     : 0000000000feffff
  rs1/rs2 : 7/0
  reg1/reg2 : 0000000000ff00ff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002e4 : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  366
IF ------
     pc : 0000000000000308
 is req : 1
 pc req : 0000000000000304
ID ------
  00000000000002ec : 16729863
  itype : 001000
  imm   : 0000000000000170
EX -----
  00000000000002e8 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  367
IF ------
     pc : 000000000000030c
 is req : 1
 pc req : 0000000000000308
ID ------
  00000000000002f0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002ec : 16729863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 5/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002e8 : f003839b
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  368
IF ------
     pc : 0000000000000310
 is req : 1
 pc req : 000000000000030c
ID ------
  00000000000002f0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002ec : 16729863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 5/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002e8 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  369
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002f0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002ec : 16729863
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 5/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  5
compare = 0
check_start

#                  370
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002f4 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002f0 : 00c00193
  op1     : 0000000000000000
  op2     : 000000000000000c
  alu     : 000000000000000c
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ec : 16729863
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  371
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002f8 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002f4 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f0 : 00c00193
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002ec : 16729863
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  372
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002fc : d0c68693
  itype : 000010
  imm   : fffffffffffffd0c
EX -----
  00000000000002f8 : 00002697
  op1     : 00000000000002f8
  op2     : 0000000000002000
  alu     : 00000000000022f8
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f4 : 00000213
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000002f0 : 00c00193
  reg[ 3] <= 000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  373
IF ------
     pc : 0000000000000314
 is req : 1
 pc req : 0000000000000310
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 0000000000000000
  op2     : fffffffffffffd0c
  alu     : fffffffffffffd0c
  rs1/rs2 : 13/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002f8 : 00002697
	mem stall : 0
	mem rdata : 0000000014731663
WB ----
  00000000000002f4 : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  374
IF ------
     pc : 0000000000000318
 is req : 1
 pc req : 0000000000000314
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 0000000000000000
  op2     : fffffffffffffd0c
  alu     : fffffffffffffd0c
  rs1/rs2 : 13/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002f8 : 00002697
  reg[13] <= 00000000000022f8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  375
IF ------
     pc : 000000000000031c
 is req : 1
 pc req : 0000000000000318
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 00000000000022f8
  op2     : fffffffffffffd0c
  alu     : 0000000000002004
  rs1/rs2 : 13/12
  reg1/reg2 : 00000000000022f8/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  376
IF ------
     pc : 0000000000000320
 is req : 1
 pc req : 000000000000031c
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 00000000000022f8
  op2     : 0000000000000004
  alu     : 00000000000022fc
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000022f8/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002fc : d0c68693
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  377
IF ------
     pc : 0000000000000324
 is req : 1
 pc req : 0000000000000320
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 00000000000022f8
  op2     : 0000000000000004
  alu     : 00000000000022fc
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000022f8/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002fc : d0c68693
  reg[13] <= 0000000000002004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  378
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 0000000000002004
  op2     : 0000000000000004
  alu     : 0000000000002008
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  379
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 1
	mem rdata : 0000000000d00193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  380
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 1
	mem rdata : 0000000000d00193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  381
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  382
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000300 : 0046a703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  383
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  384
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  000000000000030c : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  0000000000000308 : 0ff013b7
  op1     : 0000000000000308
  op2     : 000000000ff01000
  alu     : 000000000ff01308
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000304 : 00070313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                  385
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000308 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
  0000000000000304 : 00070313
  reg[ 6] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  386
IF ------
     pc : 0000000000000328
 is req : 1
 pc req : 0000000000000324
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000308 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  387
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  388
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000030c : ff03839b
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  389
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000030c : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  390
IF ------
     pc : 0000000000000334
 is req : 0
 pc req : 0000000000000330
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  391
IF ------
     pc : 0000000000000334
 is req : 0
 pc req : 0000000000000330
ID ------
  0000000000000318 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000314 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000310 : 14731663
	mem stall : 0
	mem rdata : ffffffffffffa703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  4
compare = 0
check_start

#                  392
IF ------
     pc : 0000000000000334
 is req : 0
 pc req : 0000000000000330
ID ------
  000000000000031c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000318 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000314 : 00120213
	mem stall : 0
	mem rdata : ffffffffffffffa7
WB ----
  0000000000000310 : 14731663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  393
IF ------
     pc : 0000000000000334
 is req : 0
 pc req : 0000000000000330
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000000
  op2     : ffffffffff00ff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/ffffffffff00ff00
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000318 : 00200293
	mem stall : 0
	mem rdata : 0000000000000046
WB ----
  0000000000000314 : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  394
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000001
  op2     : ffffffffff00ff00
  alu     : ffffffffff00ff01
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/ffffffffff00ff00
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000318 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  395
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  396
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  0000000000000324 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00d00193
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000002004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000031c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000002f8
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  397
IF ------
     pc : 00000000000002f8
 is req : 0
 pc req : 000000000000033c
ID ------
EX -----
MEM -----
WB ----
  000000000000031c : fc521ee3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  398
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  399
IF ------
     pc : 0000000000000300
 is req : 1
 pc req : 00000000000002fc
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  400
IF ------
     pc : 0000000000000304
 is req : 1
 pc req : 0000000000000300
ID ------
  00000000000002f8 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  401
IF ------
     pc : 0000000000000308
 is req : 1
 pc req : 0000000000000304
ID ------
  00000000000002fc : d0c68693
  itype : 000010
  imm   : fffffffffffffd0c
EX -----
  00000000000002f8 : 00002697
  op1     : 00000000000002f8
  op2     : 0000000000002000
  alu     : 00000000000022f8
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  402
IF ------
     pc : 000000000000030c
 is req : 1
 pc req : 0000000000000308
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 0000000000002004
  op2     : fffffffffffffd0c
  alu     : 0000000000001d10
  rs1/rs2 : 13/12
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002f8 : 00002697
	mem stall : 0
	mem rdata : 000000000ff013b7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  403
IF ------
     pc : 0000000000000310
 is req : 1
 pc req : 000000000000030c
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 0000000000002004
  op2     : fffffffffffffd0c
  alu     : 0000000000001d10
  rs1/rs2 : 13/12
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002f8 : 00002697
  reg[13] <= 00000000000022f8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  404
IF ------
     pc : 0000000000000314
 is req : 1
 pc req : 0000000000000310
ID ------
  0000000000000300 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002fc : d0c68693
  op1     : 00000000000022f8
  op2     : fffffffffffffd0c
  alu     : 0000000000002004
  rs1/rs2 : 13/12
  reg1/reg2 : 00000000000022f8/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  405
IF ------
     pc : 0000000000000318
 is req : 1
 pc req : 0000000000000314
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 00000000000022f8
  op2     : 0000000000000004
  alu     : 00000000000022fc
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000022f8/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002fc : d0c68693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  406
IF ------
     pc : 000000000000031c
 is req : 1
 pc req : 0000000000000318
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 00000000000022f8
  op2     : 0000000000000004
  alu     : 00000000000022fc
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000022f8/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002fc : d0c68693
  reg[13] <= 0000000000002004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  407
IF ------
     pc : 0000000000000320
 is req : 1
 pc req : 000000000000031c
ID ------
  0000000000000304 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 0046a703
  op1     : 0000000000002004
  op2     : 0000000000000004
  alu     : 0000000000002008
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002004/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  408
IF ------
     pc : 0000000000000324
 is req : 1
 pc req : 0000000000000320
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 1
	mem rdata : 0000000000d00193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  409
IF ------
     pc : 0000000000000328
 is req : 1
 pc req : 0000000000000324
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 1
	mem rdata : 0000000000d00193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  410
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000300 : 0046a703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  411
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000300 : 0046a703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  412
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000308 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  0000000000000304 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  413
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  000000000000030c : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  0000000000000308 : 0ff013b7
  op1     : 0000000000000308
  op2     : 000000000ff01000
  alu     : 000000000ff01308
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000304 : 00070313
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                  414
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : 000000000ff00ff0
  op2     : fffffffffffffff0
  alu     : 000000000ff00fe0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000308 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000002697
WB ----
  0000000000000304 : 00070313
  reg[ 6] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  415
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : 000000000ff00ff0
  op2     : fffffffffffffff0
  alu     : 000000000ff00fe0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000308 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  416
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000310 : 14731663
  itype : 001000
  imm   : 000000000000014c
EX -----
  000000000000030c : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  417
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000324
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000030c : ff03839b
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  418
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000030c : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  419
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
  0000000000000314 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000310 : 14731663
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  420
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000318 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000314 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000310 : 14731663
	mem stall : 0
	mem rdata : ffffffffffffa703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  4
compare = 0
check_start

#                  421
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  000000000000031c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000318 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000314 : 00120213
	mem stall : 0
	mem rdata : 0000000000000046
WB ----
  0000000000000310 : 14731663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  422
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000318 : 00200293
	mem stall : 0
	mem rdata : 0000000000000007
WB ----
  0000000000000314 : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  423
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000318 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  424
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  0000000000000320 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000031c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  425
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  0000000000000324 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00d00193
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000002004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000031c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000001c63
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  426
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  0000000000000328 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000324 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000320 : 00d00193
	mem stall : 0
	mem rdata : 000000000000001c
WB ----
  000000000000031c : fc521ee3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  427
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  000000000000032c : ce068693
  itype : 000010
  imm   : fffffffffffffce0
EX -----
  0000000000000328 : 00002697
  op1     : 0000000000000328
  op2     : 0000000000002000
  alu     : 0000000000002328
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000324 : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  0000000000000320 : 00d00193
  reg[ 3] <= 000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  428
IF ------
     pc : 0000000000000344
 is req : 1
 pc req : 0000000000000340
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002004
  op2     : fffffffffffffce0
  alu     : 0000000000001ce4
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000328 : 00002697
	mem stall : 0
	mem rdata : 0000000000f3839b
WB ----
  0000000000000324 : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  429
IF ------
     pc : 0000000000000348
 is req : 1
 pc req : 0000000000000344
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002004
  op2     : fffffffffffffce0
  alu     : 0000000000001ce4
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000328 : 00002697
  reg[13] <= 0000000000002328
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  430
IF ------
     pc : 000000000000034c
 is req : 1
 pc req : 0000000000000348
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002328
  op2     : fffffffffffffce0
  alu     : 0000000000002008
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002328/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  431
IF ------
     pc : 0000000000000350
 is req : 1
 pc req : 000000000000034c
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002328
  op2     : 0000000000000004
  alu     : 000000000000232c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002328/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000032c : ce068693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  432
IF ------
     pc : 0000000000000354
 is req : 1
 pc req : 0000000000000350
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002328
  op2     : 0000000000000004
  alu     : 000000000000232c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002328/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000032c : ce068693
  reg[13] <= 0000000000002008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  433
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002008
  op2     : 0000000000000004
  alu     : 000000000000200c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  434
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000330 : 0046a703
	mem stall : 1
	mem rdata : 0000000000e00193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  435
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000330 : 0046a703
	mem stall : 1
	mem rdata : 0000000000e00193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  436
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000330 : 0046a703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  437
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : 000000000ff00ff0
  op2     : 0000000000000000
  alu     : 000000000ff00ff0
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000334 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
  0000000000000330 : 0046a703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  438
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000334 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  439
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  440
IF ------
     pc : 0000000000000354
 is req : 0
 pc req : 0000000000000350
ID ------
  0000000000000340 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000033c : f00ff3b7
  op1     : 000000000000033c
  op2     : fffffffff00ff000
  alu     : fffffffff00ff33c
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000338 : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr = 31
compare = 0
check_start

#                  441
IF ------
     pc : 0000000000000358
 is req : 1
 pc req : 0000000000000354
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000033c : f00ff3b7
	mem stall : 0
	mem rdata : 00e00193fc521ce3
WB ----
  0000000000000338 : 00070313
  reg[ 6] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  442
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000033c : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  443
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  444
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000340 : 00f3839b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  445
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000340 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  446
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  447
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  000000000000034c : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000348 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000344 : 10731c63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  4
compare = 0
check_start

#                  448
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000350 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  000000000000034c : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000348 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000344 : 10731c63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  449
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000034c : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000348 : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  450
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000034c : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  451
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  452
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000358 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000354 : 00e00193
  op1     : 0000000000000000
  op2     : 000000000000000e
  alu     : 000000000000000e
  rs1/rs2 : 0/14
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000350 : fc521ce3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000328
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  453
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000370
ID ------
EX -----
MEM -----
WB ----
  0000000000000350 : fc521ce3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  454
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  455
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  456
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000328 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  457
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  000000000000032c : ce068693
  itype : 000010
  imm   : fffffffffffffce0
EX -----
  0000000000000328 : 00002697
  op1     : 0000000000000328
  op2     : 0000000000002000
  alu     : 0000000000002328
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  458
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002008
  op2     : fffffffffffffce0
  alu     : 0000000000001ce8
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000328 : 00002697
	mem stall : 0
	mem rdata : 0000000000070313
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  459
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002008
  op2     : fffffffffffffce0
  alu     : 0000000000001ce8
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000328 : 00002697
  reg[13] <= 0000000000002328
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  460
IF ------
     pc : 0000000000000344
 is req : 1
 pc req : 0000000000000340
ID ------
  0000000000000330 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000032c : ce068693
  op1     : 0000000000002328
  op2     : fffffffffffffce0
  alu     : 0000000000002008
  rs1/rs2 : 13/0
  reg1/reg2 : 0000000000002328/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  461
IF ------
     pc : 0000000000000348
 is req : 1
 pc req : 0000000000000344
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002328
  op2     : 0000000000000004
  alu     : 000000000000232c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002328/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000032c : ce068693
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  462
IF ------
     pc : 000000000000034c
 is req : 1
 pc req : 0000000000000348
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002328
  op2     : 0000000000000004
  alu     : 000000000000232c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002328/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000032c : ce068693
  reg[13] <= 0000000000002008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  463
IF ------
     pc : 0000000000000350
 is req : 1
 pc req : 000000000000034c
ID ------
  0000000000000334 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000330 : 0046a703
  op1     : 0000000000002008
  op2     : 0000000000000004
  alu     : 000000000000200c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  464
IF ------
     pc : 0000000000000354
 is req : 1
 pc req : 0000000000000350
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000330 : 0046a703
	mem stall : 1
	mem rdata : 0000000000e00193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  465
IF ------
     pc : 0000000000000358
 is req : 1
 pc req : 0000000000000354
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000330 : 0046a703
	mem stall : 1
	mem rdata : 0000000000e00193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  466
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000338 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000334 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000330 : 0046a703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  467
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000334 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000330 : 0046a703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  468
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000334 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  469
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  0000000000000338 : 00070313
  op1     : fffffffff00ff00f
  op2     : 0000000000000000
  alu     : fffffffff00ff00f
  rs1/rs2 : 14/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  470
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000340 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000033c : f00ff3b7
  op1     : 000000000000033c
  op2     : fffffffff00ff000
  alu     : fffffffff00ff33c
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000338 : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr = 31
compare = 0
check_start

#                  471
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : fffffffff00ff00f
  op2     : 000000000000000f
  alu     : fffffffff00ff01e
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000033c : f00ff3b7
	mem stall : 0
	mem rdata : 0000269700000213
WB ----
  0000000000000338 : 00070313
  reg[ 6] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  472
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : fffffffff00ff00f
  op2     : 000000000000000f
  alu     : fffffffff00ff01e
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000033c : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  473
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
  0000000000000344 : 10731c63
  itype : 001000
  imm   : 0000000000000118
EX -----
  0000000000000340 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  474
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000340 : 00f3839b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  475
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000340 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  476
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000348 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000344 : 10731c63
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 6/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  477
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  000000000000034c : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000348 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000344 : 10731c63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  4
compare = 0
check_start

#                  478
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000350 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  000000000000034c : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000348 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000344 : 10731c63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  479
IF ------
     pc : 0000000000000368
 is req : 0
 pc req : 0000000000000364
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000034c : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000348 : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  480
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  000000000000034c : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  481
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000354 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  0000000000000350 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  482
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000358 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000354 : 00e00193
  op1     : 0000000000000000
  op2     : 000000000000000e
  alu     : 000000000000000e
  rs1/rs2 : 0/14
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000350 : fc521ce3
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  483
IF ------
     pc : 0000000000000378
 is req : 1
 pc req : 0000000000000374
ID ------
  000000000000035c : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000358 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000354 : 00e00193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000350 : fc521ce3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  484
IF ------
     pc : 000000000000037c
 is req : 1
 pc req : 0000000000000378
ID ------
  0000000000000360 : ca468693
  itype : 000010
  imm   : fffffffffffffca4
EX -----
  000000000000035c : 00002697
  op1     : 000000000000035c
  op2     : 0000000000002000
  alu     : 000000000000235c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000358 : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  0000000000000354 : 00e00193
  reg[ 3] <= 000000000000000e
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  485
IF ------
     pc : 0000000000000380
 is req : 1
 pc req : 000000000000037c
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 0000000000002008
  op2     : fffffffffffffca4
  alu     : 0000000000001cac
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000035c : 00002697
	mem stall : 0
	mem rdata : 000000000e731063
WB ----
  0000000000000358 : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  486
IF ------
     pc : 0000000000000384
 is req : 1
 pc req : 0000000000000380
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 0000000000002008
  op2     : fffffffffffffca4
  alu     : 0000000000001cac
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000035c : 00002697
  reg[13] <= 000000000000235c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  487
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 000000000000235c
  op2     : fffffffffffffca4
  alu     : 0000000000002000
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  488
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 000000000000235c
  op2     : 0000000000000004
  alu     : 0000000000002360
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000360 : ca468693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  489
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 000000000000235c
  op2     : 0000000000000004
  alu     : 0000000000002360
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000360 : ca468693
  reg[13] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  490
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  491
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 0046a703
	mem stall : 1
	mem rdata : 0000000000200293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  492
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 0046a703
	mem stall : 1
	mem rdata : 0000000000200293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  493
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000364 : 0046a703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  494
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000368 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000364 : 0046a703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  495
IF ------
     pc : 0000000000000388
 is req : 1
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000368 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  496
IF ------
     pc : 000000000000038c
 is req : 1
 pc req : 0000000000000388
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  497
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000036c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  498
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000036c : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  499
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  500
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  0000000000000378 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000374 : ff0103b7
  op1     : 0000000000000374
  op2     : ffffffffff010000
  alu     : ffffffffff010374
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000370 : 00070313
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  501
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : fffffffff00ff00f
  op2     : ffffffffffffff00
  alu     : fffffffff00fef0f
  rs1/rs2 : 7/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000374 : ff0103b7
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  0000000000000370 : 00070313
  reg[ 6] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  502
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : fffffffff00ff00f
  op2     : ffffffffffffff00
  alu     : fffffffff00fef0f
  rs1/rs2 : 7/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000374 : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  503
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  504
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 0000000000000390
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000378 : f003839b
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  505
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000378 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  506
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  507
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000384 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000380 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000037c : 0e731063
	mem stall : 0
	mem rdata : ffffffffffff8693
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  4
compare = 0
check_start

#                  508
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  0000000000000388 : fc521ae3
  itype : 001000
  imm   : ffffffffffffffd4
EX -----
  0000000000000384 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000380 : 00120213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000037c : 0e731063
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  509
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000384 : 00200293
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  0000000000000380 : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  510
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000384 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  511
IF ------
     pc : 00000000000003ac
 is req : 0
 pc req : 00000000000003a8
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  512
IF ------
     pc : 00000000000003ac
 is req : 0
 pc req : 00000000000003a8
ID ------
  0000000000000390 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000038c : 00f00193
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000388 : fc521ae3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000035c
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  513
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 00000000000003a8
ID ------
EX -----
MEM -----
WB ----
  0000000000000388 : fc521ae3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  514
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  515
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  516
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  000000000000035c : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  517
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000360 : ca468693
  itype : 000010
  imm   : fffffffffffffca4
EX -----
  000000000000035c : 00002697
  op1     : 000000000000035c
  op2     : 0000000000002000
  alu     : 000000000000235c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  518
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 0000000000002000
  op2     : fffffffffffffca4
  alu     : 0000000000001ca4
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000035c : 00002697
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  519
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 0000000000002000
  op2     : fffffffffffffca4
  alu     : 0000000000001ca4
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000035c : 00002697
  reg[13] <= 000000000000235c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  520
IF ------
     pc : 0000000000000378
 is req : 1
 pc req : 0000000000000374
ID ------
  0000000000000364 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000360 : ca468693
  op1     : 000000000000235c
  op2     : fffffffffffffca4
  alu     : 0000000000002000
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  521
IF ------
     pc : 000000000000037c
 is req : 1
 pc req : 0000000000000378
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 000000000000235c
  op2     : 0000000000000004
  alu     : 0000000000002360
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000360 : ca468693
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  522
IF ------
     pc : 0000000000000380
 is req : 1
 pc req : 000000000000037c
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 000000000000235c
  op2     : 0000000000000004
  alu     : 0000000000002360
  rs1/rs2 : 13/4
  reg1/reg2 : 000000000000235c/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000360 : ca468693
  reg[13] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  523
IF ------
     pc : 0000000000000384
 is req : 1
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 0046a703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  524
IF ------
     pc : 0000000000000388
 is req : 1
 pc req : 0000000000000384
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 0046a703
	mem stall : 1
	mem rdata : 0000000000200293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  525
IF ------
     pc : 000000000000038c
 is req : 1
 pc req : 0000000000000388
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 0046a703
	mem stall : 1
	mem rdata : 0000000000f00193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  526
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  000000000000036c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000364 : 0046a703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  527
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000368 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
  0000000000000364 : 0046a703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  528
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000368 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  529
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000370 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000036c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  530
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000036c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  531
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000036c : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  532
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000374 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000370 : 00070313
  op1     : ffffffffff00ff00
  op2     : 0000000000000000
  alu     : ffffffffff00ff00
  rs1/rs2 : 14/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                  533
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 0000000000000388
ID ------
  0000000000000378 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000374 : ff0103b7
  op1     : 0000000000000374
  op2     : ffffffffff010000
  alu     : ffffffffff010374
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000370 : 00070313
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  534
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : ffffffffff00ff00
  op2     : ffffffffffffff00
  alu     : ffffffffff00fe00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000374 : ff0103b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000370 : 00070313
  reg[ 6] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  535
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : ffffffffff00ff00
  op2     : ffffffffffffff00
  alu     : ffffffffff00fe00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000374 : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  536
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  000000000000037c : 0e731063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  0000000000000378 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  537
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000378 : f003839b
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  538
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000378 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  539
IF ------
     pc : 00000000000003a0
 is req : 0
 pc req : 000000000000039c
ID ------
  0000000000000380 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000037c : 0e731063
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 6/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                  540
IF ------
     pc : 00000000000003a0
 is req : 0
 pc req : 000000000000039c
ID ------
  0000000000000384 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000380 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000037c : 0e731063
	mem stall : 0
	mem rdata : 00000000000013b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  4
compare = 0
check_start

#                  541
IF ------
     pc : 00000000000003a0
 is req : 0
 pc req : 000000000000039c
ID ------
  0000000000000388 : fc521ae3
  itype : 001000
  imm   : ffffffffffffffd4
EX -----
  0000000000000384 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000380 : 00120213
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  000000000000037c : 0e731063
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  542
IF ------
     pc : 00000000000003a0
 is req : 0
 pc req : 000000000000039c
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000384 : 00200293
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  0000000000000380 : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  543
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000384 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  544
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  000000000000038c : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : fc521ae3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  545
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  0000000000000390 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000038c : 00f00193
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000388 : fc521ae3
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  546
IF ------
     pc : 00000000000003b0
 is req : 1
 pc req : 00000000000003ac
ID ------
  0000000000000394 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000390 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000038c : 00f00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000388 : fc521ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  547
IF ------
     pc : 00000000000003b4
 is req : 1
 pc req : 00000000000003b0
ID ------
  0000000000000398 : c7068693
  itype : 000010
  imm   : fffffffffffffc70
EX -----
  0000000000000394 : 00002697
  op1     : 0000000000000394
  op2     : 0000000000002000
  alu     : 0000000000002394
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000390 : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000038c : 00f00193
  reg[ 3] <= 000000000000000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  548
IF ------
     pc : 00000000000003b8
 is req : 1
 pc req : 00000000000003b4
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002000
  op2     : fffffffffffffc70
  alu     : 0000000000001c70
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000394 : 00002697
	mem stall : 0
	mem rdata : fffffffffe5210e3
WB ----
  0000000000000390 : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  549
IF ------
     pc : 00000000000003bc
 is req : 1
 pc req : 00000000000003b8
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002000
  op2     : fffffffffffffc70
  alu     : 0000000000001c70
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000394 : 00002697
  reg[13] <= 0000000000002394
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  550
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002394
  op2     : fffffffffffffc70
  alu     : 0000000000002004
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002394/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  551
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002394
  op2     : 0000000000000004
  alu     : 0000000000002398
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002394/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000398 : c7068693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  552
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002394
  op2     : 0000000000000004
  alu     : 0000000000002398
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002394/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000398 : c7068693
  reg[13] <= 0000000000002004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  553
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002004
  op2     : 0000000000000004
  alu     : 0000000000002008
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  554
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000039c : 0046a703
	mem stall : 1
	mem rdata : 0000000001000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  555
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000039c : 0046a703
	mem stall : 1
	mem rdata : 0000000001000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  556
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000039c : 0046a703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  557
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003a0 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
  000000000000039c : 0046a703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  558
IF ------
     pc : 00000000000003c0
 is req : 1
 pc req : 00000000000003bc
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : ffffffffff00ff00
  op2     : fffffffffffffff0
  alu     : ffffffffff00fef0
  rs1/rs2 : 7/16
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003a0 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  559
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  560
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003a4 : ff03839b
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  561
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003a4 : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  562
IF ------
     pc : 00000000000003cc
 is req : 0
 pc req : 00000000000003c8
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  563
IF ------
     pc : 00000000000003cc
 is req : 0
 pc req : 00000000000003c8
ID ------
  00000000000003b0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003ac : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a8 : 0a771a63
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  4
compare = 0
check_start

#                  564
IF ------
     pc : 00000000000003cc
 is req : 0
 pc req : 00000000000003c8
ID ------
  00000000000003b4 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000003b0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003ac : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003a8 : 0a771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  565
IF ------
     pc : 00000000000003cc
 is req : 0
 pc req : 00000000000003c8
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003b0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003ac : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  566
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003b0 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  567
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  568
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003bc : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003b8 : 01000193
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b4 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000394
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  569
IF ------
     pc : 0000000000000394
 is req : 0
 pc req : 00000000000003d4
ID ------
EX -----
MEM -----
WB ----
  00000000000003b4 : fe5210e3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  570
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  571
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  572
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000394 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  573
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  0000000000000398 : c7068693
  itype : 000010
  imm   : fffffffffffffc70
EX -----
  0000000000000394 : 00002697
  op1     : 0000000000000394
  op2     : 0000000000002000
  alu     : 0000000000002394
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  574
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002004
  op2     : fffffffffffffc70
  alu     : 0000000000001c74
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000394 : 00002697
	mem stall : 0
	mem rdata : ffffffffff03839b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  575
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002004
  op2     : fffffffffffffc70
  alu     : 0000000000001c74
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000394 : 00002697
  reg[13] <= 0000000000002394
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  576
IF ------
     pc : 00000000000003b0
 is req : 1
 pc req : 00000000000003ac
ID ------
  000000000000039c : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000398 : c7068693
  op1     : 0000000000002394
  op2     : fffffffffffffc70
  alu     : 0000000000002004
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002394/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  577
IF ------
     pc : 00000000000003b4
 is req : 1
 pc req : 00000000000003b0
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002394
  op2     : 0000000000000004
  alu     : 0000000000002398
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002394/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000398 : c7068693
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  578
IF ------
     pc : 00000000000003b8
 is req : 1
 pc req : 00000000000003b4
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002394
  op2     : 0000000000000004
  alu     : 0000000000002398
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002394/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000398 : c7068693
  reg[13] <= 0000000000002004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  579
IF ------
     pc : 00000000000003bc
 is req : 1
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 0ff013b7
  itype : 010000
  imm   : 000000000ff01000
EX -----
  000000000000039c : 0046a703
  op1     : 0000000000002004
  op2     : 0000000000000004
  alu     : 0000000000002008
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002004/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  580
IF ------
     pc : 00000000000003c0
 is req : 1
 pc req : 00000000000003bc
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000039c : 0046a703
	mem stall : 1
	mem rdata : 0000000001000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  581
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000039c : 0046a703
	mem stall : 1
	mem rdata : 0000000000002697
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  582
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a4 : ff03839b
  itype : 000010
  imm   : fffffffffffffff0
EX -----
  00000000000003a0 : 0ff013b7
  op1     : 00000000000003a0
  op2     : 000000000ff01000
  alu     : 000000000ff013a0
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000039c : 0046a703
	mem stall : 0
	mem rdata : 000000000ff00ff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  583
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : 000000000ff00ff0
  op2     : fffffffffffffff0
  alu     : 000000000ff00fe0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003a0 : 0ff013b7
	mem stall : 0
	mem rdata : 0000000000002697
WB ----
  000000000000039c : 0046a703
  reg[14] <= 000000000ff00ff0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  584
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : 000000000ff00ff0
  op2     : fffffffffffffff0
  alu     : 000000000ff00fe0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff00ff0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003a0 : 0ff013b7
  reg[ 7] <= 000000000ff01000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  585
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 0a771a63
  itype : 001000
  imm   : 00000000000000b4
EX -----
  00000000000003a4 : ff03839b
  op1     : 000000000ff01000
  op2     : fffffffffffffff0
  alu     : 000000000ff00ff0
  rs1/rs2 : 7/16
  reg1/reg2 : 000000000ff01000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  586
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003a4 : ff03839b
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  587
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff01000
  alu     : 000000001fe01ff0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff01000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003a4 : ff03839b
  reg[ 7] <= 000000000ff00ff0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  588
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a8 : 0a771a63
  op1     : 000000000ff00ff0
  op2     : 000000000ff00ff0
  alu     : 000000001fe01fe0
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ff00ff0/000000000ff00ff0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  589
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003b0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003ac : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a8 : 0a771a63
	mem stall : 0
	mem rdata : 0000000000002697
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  4
compare = 0
check_start

#                  590
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
  00000000000003b4 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000003b0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003ac : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003a8 : 0a771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  591
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003b0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003ac : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  592
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000003b0 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  593
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003b8 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000003b4 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  594
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003bc : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003b8 : 01000193
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b4 : fe5210e3
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  595
IF ------
     pc : 00000000000003dc
 is req : 1
 pc req : 00000000000003d8
ID ------
  00000000000003c0 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000003bc : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b8 : 01000193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000003b4 : fe5210e3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  596
IF ------
     pc : 00000000000003e0
 is req : 1
 pc req : 00000000000003dc
ID ------
  00000000000003c4 : c4868693
  itype : 000010
  imm   : fffffffffffffc48
EX -----
  00000000000003c0 : 00002697
  op1     : 00000000000003c0
  op2     : 0000000000002000
  alu     : 00000000000023c0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003bc : 00000213
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000003b8 : 01000193
  reg[ 3] <= 0000000000000010
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  597
IF ------
     pc : 00000000000003e4
 is req : 1
 pc req : 00000000000003e0
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 0000000000002004
  op2     : fffffffffffffc48
  alu     : 0000000000001c4c
  rs1/rs2 : 13/8
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c0 : 00002697
	mem stall : 0
	mem rdata : 0000000000200293
WB ----
  00000000000003bc : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  598
IF ------
     pc : 00000000000003e8
 is req : 1
 pc req : 00000000000003e4
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 0000000000002004
  op2     : fffffffffffffc48
  alu     : 0000000000001c4c
  rs1/rs2 : 13/8
  reg1/reg2 : 0000000000002004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003c0 : 00002697
  reg[13] <= 00000000000023c0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  599
IF ------
     pc : 00000000000003e8
 is req : 0
 pc req : 00000000000003e4
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 00000000000023c0
  op2     : fffffffffffffc48
  alu     : 0000000000002008
  rs1/rs2 : 13/8
  reg1/reg2 : 00000000000023c0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  600
IF ------
     pc : 00000000000003e8
 is req : 0
 pc req : 00000000000003e4
ID ------
  00000000000003cc : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003c8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c4 : c4868693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                  601
IF ------
     pc : 00000000000003e8
 is req : 0
 pc req : 00000000000003e4
ID ------
  00000000000003d0 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000003cc : 0046a703
  op1     : 00000000000023c0
  op2     : 0000000000000004
  alu     : 00000000000023c4
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000023c0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c8 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003c4 : c4868693
  reg[13] <= 0000000000002008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  602
IF ------
     pc : 00000000000003e8
 is req : 0
 pc req : 00000000000003e4
ID ------
  00000000000003d0 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000003cc : 0046a703
  op1     : 0000000000002008
  op2     : 0000000000000004
  alu     : 000000000000200c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
  00000000000003c8 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  603
IF ------
     pc : 00000000000003e8
 is req : 0
 pc req : 00000000000003e4
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003cc : 0046a703
	mem stall : 1
	mem rdata : 0000000000000213
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  604
IF ------
     pc : 00000000000003ec
 is req : 1
 pc req : 00000000000003e8
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003cc : 0046a703
	mem stall : 1
	mem rdata : 0000000000000213
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  605
IF ------
     pc : 00000000000003ec
 is req : 0
 pc req : 00000000000003e8
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003cc : 0046a703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  606
IF ------
     pc : 00000000000003f0
 is req : 1
 pc req : 00000000000003ec
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003d0 : f00ff3b7
	mem stall : 0
	mem rdata : 0000021301100193
WB ----
  00000000000003cc : 0046a703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  607
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : 000000000ff00ff0
  op2     : 000000000000000f
  alu     : 000000000ff00fff
  rs1/rs2 : 7/15
  reg1/reg2 : 000000000ff00ff0/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003d0 : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  608
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  609
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003d4 : 00f3839b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  610
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003d4 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  611
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  612
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003e0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003dc : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d8 : 08771263
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  4
compare = 1
check_start

#                  613
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003e4 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000003e0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003dc : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003d8 : 08771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  614
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003e0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003dc : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  615
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003e0 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  616
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  617
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003ec : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003e8 : 01100193
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e4 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000003c0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  618
IF ------
     pc : 00000000000003c0
 is req : 0
 pc req : 0000000000000404
ID ------
EX -----
MEM -----
WB ----
  00000000000003e4 : fc521ee3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  619
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  620
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  621
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003c0 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  622
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003c4 : c4868693
  itype : 000010
  imm   : fffffffffffffc48
EX -----
  00000000000003c0 : 00002697
  op1     : 00000000000003c0
  op2     : 0000000000002000
  alu     : 00000000000023c0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  623
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 0000000000002008
  op2     : fffffffffffffc48
  alu     : 0000000000001c50
  rs1/rs2 : 13/8
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c0 : 00002697
	mem stall : 0
	mem rdata : fffffffff00ff3b7
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  624
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 0000000000002008
  op2     : fffffffffffffc48
  alu     : 0000000000001c50
  rs1/rs2 : 13/8
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003c0 : 00002697
  reg[13] <= 00000000000023c0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  625
IF ------
     pc : 00000000000003dc
 is req : 1
 pc req : 00000000000003d8
ID ------
  00000000000003c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c4 : c4868693
  op1     : 00000000000023c0
  op2     : fffffffffffffc48
  alu     : 0000000000002008
  rs1/rs2 : 13/8
  reg1/reg2 : 00000000000023c0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  626
IF ------
     pc : 00000000000003e0
 is req : 1
 pc req : 00000000000003dc
ID ------
  00000000000003cc : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003c8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c4 : c4868693
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                  627
IF ------
     pc : 00000000000003e4
 is req : 1
 pc req : 00000000000003e0
ID ------
  00000000000003d0 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000003cc : 0046a703
  op1     : 00000000000023c0
  op2     : 0000000000000004
  alu     : 00000000000023c4
  rs1/rs2 : 13/4
  reg1/reg2 : 00000000000023c0/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c8 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003c4 : c4868693
  reg[13] <= 0000000000002008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  628
IF ------
     pc : 00000000000003e8
 is req : 1
 pc req : 00000000000003e4
ID ------
  00000000000003d0 : f00ff3b7
  itype : 010000
  imm   : fffffffff00ff000
EX -----
  00000000000003cc : 0046a703
  op1     : 0000000000002008
  op2     : 0000000000000004
  alu     : 000000000000200c
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002008/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
  00000000000003c8 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  629
IF ------
     pc : 00000000000003ec
 is req : 1
 pc req : 00000000000003e8
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003cc : 0046a703
	mem stall : 1
	mem rdata : 0000000000000213
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  630
IF ------
     pc : 00000000000003f0
 is req : 1
 pc req : 00000000000003ec
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003cc : 0046a703
	mem stall : 1
	mem rdata : 0000000000000213
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  631
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 00000000000003ec
ID ------
  00000000000003d4 : 00f3839b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000003d0 : f00ff3b7
  op1     : 00000000000003d0
  op2     : fffffffff00ff000
  alu     : fffffffff00ff3d0
  rs1/rs2 : 31/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003cc : 0046a703
	mem stall : 0
	mem rdata : fffffffff00ff00f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  632
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 00000000000003ec
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : fffffffff00ff00f
  op2     : 000000000000000f
  alu     : fffffffff00ff01e
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003d0 : f00ff3b7
	mem stall : 0
	mem rdata : c106869300002697
WB ----
  00000000000003cc : 0046a703
  reg[14] <= fffffffff00ff00f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  633
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 00000000000003ec
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : fffffffff00ff00f
  op2     : 000000000000000f
  alu     : fffffffff00ff01e
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003d0 : f00ff3b7
  reg[ 7] <= fffffffff00ff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  634
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 00000000000003ec
ID ------
  00000000000003d8 : 08771263
  itype : 001000
  imm   : 0000000000000084
EX -----
  00000000000003d4 : 00f3839b
  op1     : fffffffff00ff000
  op2     : 000000000000000f
  alu     : fffffffff00ff00f
  rs1/rs2 : 7/15
  reg1/reg2 : fffffffff00ff000/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  635
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 00000000000003ec
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003d4 : 00f3839b
	mem stall : 0
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  636
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff000
  alu     : ffffffffe01fe00f
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003d4 : 00f3839b
  reg[ 7] <= fffffffff00ff00f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  637
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 08771263
  op1     : fffffffff00ff00f
  op2     : fffffffff00ff00f
  alu     : ffffffffe01fe01e
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffff00ff00f/fffffffff00ff00f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  638
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003e0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003dc : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d8 : 08771263
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  4
compare = 1
check_start

#                  639
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003e4 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000003e0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003dc : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003d8 : 08771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  640
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003e0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000046
WB ----
  00000000000003dc : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  641
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000003e0 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  642
IF ------
     pc : 0000000000000408
 is req : 0
 pc req : 0000000000000404
ID ------
  00000000000003e8 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003e4 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  643
IF ------
     pc : 0000000000000408
 is req : 0
 pc req : 0000000000000404
ID ------
  00000000000003ec : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003e8 : 01100193
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e4 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000001863
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                  644
IF ------
     pc : 0000000000000408
 is req : 0
 pc req : 0000000000000404
ID ------
  00000000000003f0 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000003ec : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e8 : 01100193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  00000000000003e4 : fc521ee3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  645
IF ------
     pc : 0000000000000408
 is req : 0
 pc req : 0000000000000404
ID ------
  00000000000003f4 : c1068693
  itype : 000010
  imm   : fffffffffffffc10
EX -----
  00000000000003f0 : 00002697
  op1     : 00000000000003f0
  op2     : 0000000000002000
  alu     : 00000000000023f0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003ec : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000003e8 : 01100193
  reg[ 3] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  646
IF ------
     pc : 000000000000040c
 is req : 1
 pc req : 0000000000000408
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 0000000000002008
  op2     : fffffffffffffc10
  alu     : 0000000000001c18
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f0 : 00002697
	mem stall : 0
	mem rdata : fffffffff003839b
WB ----
  00000000000003ec : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  647
IF ------
     pc : 0000000000000410
 is req : 1
 pc req : 000000000000040c
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 0000000000002008
  op2     : fffffffffffffc10
  alu     : 0000000000001c18
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002008/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f0 : 00002697
  reg[13] <= 00000000000023f0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  648
IF ------
     pc : 0000000000000414
 is req : 1
 pc req : 0000000000000410
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 00000000000023f0
  op2     : fffffffffffffc10
  alu     : 0000000000002000
  rs1/rs2 : 13/16
  reg1/reg2 : 00000000000023f0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  649
IF ------
     pc : 0000000000000418
 is req : 1
 pc req : 0000000000000414
ID ------
  00000000000003fc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f4 : c1068693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                  650
IF ------
     pc : 000000000000041c
 is req : 1
 pc req : 0000000000000418
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f8 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
  00000000000003f4 : c1068693
  reg[13] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  651
IF ------
     pc : 0000000000000420
 is req : 1
 pc req : 000000000000041c
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f8 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  652
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  653
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  0000000000000404 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000400 : 0046a703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003fc : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  654
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000400 : 0046a703
	mem stall : 1
	mem rdata : ffffffffbe028293
WB ----
  00000000000003fc : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  655
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000400 : 0046a703
	mem stall : 1
	mem rdata : ffffffffbe028293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  656
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000400 : 0046a703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  657
IF ------
     pc : 0000000000000420
 is req : 0
 pc req : 000000000000041c
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : fffffffff00ff00f
  op2     : ffffffffffffff00
  alu     : fffffffff00fef0f
  rs1/rs2 : 7/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000404 : ff0103b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000400 : 0046a703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  658
IF ------
     pc : 0000000000000424
 is req : 1
 pc req : 0000000000000420
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : fffffffff00ff00f
  op2     : ffffffffffffff00
  alu     : fffffffff00fef0f
  rs1/rs2 : 7/0
  reg1/reg2 : fffffffff00ff00f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000404 : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  659
IF ------
     pc : 0000000000000428
 is req : 1
 pc req : 0000000000000424
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  660
IF ------
     pc : 000000000000042c
 is req : 1
 pc req : 0000000000000428
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000408 : f003839b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  661
IF ------
     pc : 0000000000000430
 is req : 1
 pc req : 000000000000042c
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000408 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  662
IF ------
     pc : 0000000000000430
 is req : 0
 pc req : 000000000000042c
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  663
IF ------
     pc : 0000000000000430
 is req : 0
 pc req : 000000000000042c
ID ------
  0000000000000414 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000410 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000040c : 04771863
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  4
compare = 0
check_start

#                  664
IF ------
     pc : 0000000000000430
 is req : 0
 pc req : 000000000000042c
ID ------
  0000000000000418 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  0000000000000414 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000410 : 00120213
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  000000000000040c : 04771863
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  665
IF ------
     pc : 0000000000000430
 is req : 0
 pc req : 000000000000042c
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000414 : 00200293
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
  0000000000000410 : 00120213
  reg[ 4] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  666
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000414 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  667
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  668
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000420 : 00002297
  itype : 010000
  imm   : 0000000000002000
EX -----
  000000000000041c : 01200193
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000418 : fc521ce3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000003f0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  669
IF ------
     pc : 00000000000003f0
 is req : 0
 pc req : 0000000000000438
ID ------
EX -----
MEM -----
WB ----
  0000000000000418 : fc521ce3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  670
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  671
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  672
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003f0 : 00002697
  itype : 010000
  imm   : 0000000000002000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  673
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003f4 : c1068693
  itype : 000010
  imm   : fffffffffffffc10
EX -----
  00000000000003f0 : 00002697
  op1     : 00000000000003f0
  op2     : 0000000000002000
  alu     : 00000000000023f0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  674
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 0000000000002000
  op2     : fffffffffffffc10
  alu     : 0000000000001c10
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f0 : 00002697
	mem stall : 0
	mem rdata : 000000000046a703
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  675
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 0000000000002000
  op2     : fffffffffffffc10
  alu     : 0000000000001c10
  rs1/rs2 : 13/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f0 : 00002697
  reg[13] <= 00000000000023f0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  676
IF ------
     pc : 000000000000040c
 is req : 1
 pc req : 0000000000000408
ID ------
  00000000000003f8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f4 : c1068693
  op1     : 00000000000023f0
  op2     : fffffffffffffc10
  alu     : 0000000000002000
  rs1/rs2 : 13/16
  reg1/reg2 : 00000000000023f0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 13
compare = 1
check_start

#                  677
IF ------
     pc : 0000000000000410
 is req : 1
 pc req : 000000000000040c
ID ------
  00000000000003fc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f4 : c1068693
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                  678
IF ------
     pc : 0000000000000414
 is req : 1
 pc req : 0000000000000410
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f8 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000003f4 : c1068693
  reg[13] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  679
IF ------
     pc : 0000000000000418
 is req : 1
 pc req : 0000000000000414
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f8 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  680
IF ------
     pc : 000000000000041c
 is req : 1
 pc req : 0000000000000418
ID ------
  0000000000000400 : 0046a703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003fc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  681
IF ------
     pc : 0000000000000420
 is req : 1
 pc req : 000000000000041c
ID ------
  0000000000000404 : ff0103b7
  itype : 010000
  imm   : ffffffffff010000
EX -----
  0000000000000400 : 0046a703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 13/4
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003fc : 00000013
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 13
compare = 0
check_start

#                  682
IF ------
     pc : 0000000000000424
 is req : 1
 pc req : 0000000000000420
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000400 : 0046a703
	mem stall : 1
	mem rdata : ffffffffbe028293
WB ----
  00000000000003fc : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  683
IF ------
     pc : 0000000000000428
 is req : 1
 pc req : 0000000000000424
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000400 : 0046a703
	mem stall : 1
	mem rdata : ffffffffbe028293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  684
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000408 : f003839b
  itype : 000010
  imm   : ffffffffffffff00
EX -----
  0000000000000404 : ff0103b7
  op1     : 0000000000000404
  op2     : ffffffffff010000
  alu     : ffffffffff010404
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000200c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000400 : 0046a703
	mem stall : 0
	mem rdata : ffffffffff00ff00
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  685
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : ffffffffff00ff00
  op2     : ffffffffffffff00
  alu     : ffffffffff00fe00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000404 : ff0103b7
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000400 : 0046a703
  reg[14] <= ffffffffff00ff00
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  686
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : ffffffffff00ff00
  op2     : ffffffffffffff00
  alu     : ffffffffff00fe00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff00ff00/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000404 : ff0103b7
  reg[ 7] <= ffffffffff010000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  687
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000408 : f003839b
  op1     : ffffffffff010000
  op2     : ffffffffffffff00
  alu     : ffffffffff00ff00
  rs1/rs2 : 7/0
  reg1/reg2 : ffffffffff010000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  688
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000408 : f003839b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  689
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff010000
  alu     : fffffffffe01ff00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff010000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000408 : f003839b
  reg[ 7] <= ffffffffff00ff00
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  690
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000410 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000040c : 04771863
  op1     : ffffffffff00ff00
  op2     : ffffffffff00ff00
  alu     : fffffffffe01fe00
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffff00ff00/ffffffffff00ff00
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  691
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000414 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000410 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000040c : 04771863
	mem stall : 0
	mem rdata : ffffffffffffa103
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  4
compare = 0
check_start

#                  692
IF ------
     pc : 000000000000042c
 is req : 1
 pc req : 0000000000000428
ID ------
  0000000000000418 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  0000000000000414 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000410 : 00120213
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000040c : 04771863
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  693
IF ------
     pc : 0000000000000430
 is req : 1
 pc req : 000000000000042c
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000414 : 00200293
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000410 : 00120213
  reg[ 4] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  694
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000414 : 00200293
  reg[ 5] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  695
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
  000000000000041c : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000418 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  696
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000420 : 00002297
  itype : 010000
  imm   : 0000000000002000
EX -----
  000000000000041c : 01200193
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000418 : fc521ce3
	mem stall : 0
	mem rdata : 0000000000002297
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                  697
IF ------
     pc : 0000000000000440
 is req : 1
 pc req : 000000000000043c
ID ------
  0000000000000424 : be028293
  itype : 000010
  imm   : fffffffffffffbe0
EX -----
  0000000000000420 : 00002297
  op1     : 0000000000000420
  op2     : 0000000000002000
  alu     : 0000000000002420
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000041c : 01200193
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
  0000000000000418 : fc521ce3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  698
IF ------
     pc : 0000000000000444
 is req : 1
 pc req : 0000000000000440
ID ------
  0000000000000428 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000424 : be028293
  op1     : 0000000000000002
  op2     : fffffffffffffbe0
  alu     : fffffffffffffbe2
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000002/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000420 : 00002297
	mem stall : 0
	mem rdata : ffffffffbc428293
WB ----
  000000000000041c : 01200193
  reg[ 3] <= 0000000000000012
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  699
IF ------
     pc : 0000000000000448
 is req : 1
 pc req : 0000000000000444
ID ------
  0000000000000428 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000424 : be028293
  op1     : 0000000000000002
  op2     : fffffffffffffbe0
  alu     : fffffffffffffbe2
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000002/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000420 : 00002297
  reg[ 5] <= 0000000000002420
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  700
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000428 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000424 : be028293
  op1     : 0000000000002420
  op2     : fffffffffffffbe0
  alu     : 0000000000002000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000002420/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  701
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  000000000000042c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000428 : 0002a103
  op1     : 0000000000002420
  op2     : 0000000000000000
  alu     : 0000000000002420
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000002420/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000424 : be028293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  702
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  000000000000042c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000428 : 0002a103
  op1     : 0000000000002420
  op2     : 0000000000000000
  alu     : 0000000000002420
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000002420/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000424 : be028293
  reg[ 5] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  703
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  000000000000042c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000428 : 0002a103
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  704
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000042c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000428 : 0002a103
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  705
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000042c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000428 : 0002a103
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  706
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000042c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000428 : 0002a103
	mem stall : 0
	mem rdata : 0000000000ff00ff
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  707
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000042c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/000000000000200c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000428 : 0002a103
  reg[ 2] <= 0000000000ff00ff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  708
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000042c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  709
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000434 : 02711463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000430 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000042c : 00200113
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  710
IF ------
     pc : 000000000000044c
 is req : 1
 pc req : 0000000000000448
ID ------
  0000000000000434 : 02711463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000430 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000042c : 00200113
  reg[ 2] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  711
IF ------
     pc : 0000000000000450
 is req : 1
 pc req : 000000000000044c
ID ------
  0000000000000434 : 02711463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000430 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  712
IF ------
     pc : 0000000000000454
 is req : 1
 pc req : 0000000000000450
ID ------
  0000000000000438 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000434 : 02711463
  op1     : 0000000000000002
  op2     : ffffffffff00ff00
  alu     : ffffffffff00ff02
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/ffffffffff00ff00
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000430 : 00200393
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  713
IF ------
     pc : 0000000000000458
 is req : 1
 pc req : 0000000000000454
ID ------
  0000000000000438 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000434 : 02711463
  op1     : 0000000000000002
  op2     : ffffffffff00ff00
  alu     : ffffffffff00ff02
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/ffffffffff00ff00
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000430 : 00200393
  reg[ 7] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  714
IF ------
     pc : 0000000000000458
 is req : 0
 pc req : 0000000000000454
ID ------
  0000000000000438 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000434 : 02711463
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  715
IF ------
     pc : 0000000000000458
 is req : 0
 pc req : 0000000000000454
ID ------
  000000000000043c : 00002297
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000438 : 01300193
  op1     : 0000000000000000
  op2     : 0000000000000013
  alu     : 0000000000000013
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000434 : 02711463
	mem stall : 0
	mem rdata : 000000000000000f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  716
IF ------
     pc : 0000000000000458
 is req : 0
 pc req : 0000000000000454
ID ------
  0000000000000440 : bc428293
  itype : 000010
  imm   : fffffffffffffbc4
EX -----
  000000000000043c : 00002297
  op1     : 000000000000043c
  op2     : 0000000000002000
  alu     : 000000000000243c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000438 : 01300193
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000434 : 02711463
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  717
IF ------
     pc : 0000000000000458
 is req : 0
 pc req : 0000000000000454
ID ------
  0000000000000444 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000440 : bc428293
  op1     : 0000000000002000
  op2     : fffffffffffffbc4
  alu     : 0000000000001bc4
  rs1/rs2 : 5/4
  reg1/reg2 : 0000000000002000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000043c : 00002297
	mem stall : 0
	mem rdata : 000000000ff0000f
WB ----
  0000000000000438 : 01300193
  reg[ 3] <= 0000000000000013
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  718
IF ------
     pc : 000000000000045c
 is req : 1
 pc req : 0000000000000458
ID ------
  0000000000000444 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000440 : bc428293
  op1     : 0000000000002000
  op2     : fffffffffffffbc4
  alu     : 0000000000001bc4
  rs1/rs2 : 5/4
  reg1/reg2 : 0000000000002000/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000043c : 00002297
  reg[ 5] <= 000000000000243c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  719
IF ------
     pc : 0000000000000460
 is req : 1
 pc req : 000000000000045c
ID ------
  0000000000000444 : 0002a103
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000440 : bc428293
  op1     : 000000000000243c
  op2     : fffffffffffffbc4
  alu     : 0000000000002000
  rs1/rs2 : 5/4
  reg1/reg2 : 000000000000243c/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  720
IF ------
     pc : 0000000000000464
 is req : 1
 pc req : 0000000000000460
ID ------
  0000000000000448 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000444 : 0002a103
  op1     : 000000000000243c
  op2     : 0000000000000000
  alu     : 000000000000243c
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000243c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000440 : bc428293
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  721
IF ------
     pc : 0000000000000468
 is req : 1
 pc req : 0000000000000464
ID ------
  0000000000000448 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000444 : 0002a103
  op1     : 000000000000243c
  op2     : 0000000000000000
  alu     : 000000000000243c
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000243c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000440 : bc428293
  reg[ 5] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  722
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  0000000000000448 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000444 : 0002a103
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  723
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  000000000000044c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000448 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000444 : 0002a103
	mem stall : 1
	mem rdata : 000000000011e193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  724
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  000000000000044c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000448 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000444 : 0002a103
	mem stall : 1
	mem rdata : 000000000011e193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  725
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  000000000000044c : 00200113
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000448 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000444 : 0002a103
	mem stall : 0
	mem rdata : 0000000000ff00ff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  726
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  0000000000000450 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000044c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000448 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000444 : 0002a103
  reg[ 2] <= 0000000000ff00ff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  727
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  0000000000000450 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000044c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000448 : 00000013
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  728
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  0000000000000450 : 00200393
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000044c : 00200113
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  729
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 0000000000000464
ID ------
  0000000000000454 : 00711463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000450 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000044c : 00200113
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  730
IF ------
     pc : 000000000000046c
 is req : 1
 pc req : 0000000000000468
ID ------
  0000000000000454 : 00711463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000450 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000ff00ff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000044c : 00200113
  reg[ 2] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  731
IF ------
     pc : 0000000000000470
 is req : 1
 pc req : 000000000000046c
ID ------
  0000000000000454 : 00711463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000450 : 00200393
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  732
IF ------
     pc : 0000000000000474
 is req : 1
 pc req : 0000000000000470
ID ------
  0000000000000458 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000454 : 00711463
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000450 : 00200393
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  733
IF ------
     pc : 0000000000000478
 is req : 1
 pc req : 0000000000000474
ID ------
  0000000000000458 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000454 : 00711463
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000450 : 00200393
  reg[ 7] <= 0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  734
IF ------
     pc : 0000000000000478
 is req : 0
 pc req : 0000000000000474
ID ------
  0000000000000458 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000454 : 00711463
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                  735
IF ------
     pc : 0000000000000478
 is req : 0
 pc req : 0000000000000474
ID ------
  000000000000045c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000458 : 02301063
  op1     : 0000000000000000
  op2     : 0000000000000013
  alu     : 0000000000000013
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000013
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
  0000000000000454 : 00711463
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  736
IF ------
     pc : 0000000000000478
 is req : 0
 pc req : 0000000000000474
ID ------
  0000000000000460 : 00018063
  itype : 001000
  imm   : 0000000000000000
EX -----
  000000000000045c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000458 : 02301063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000478
WB ----
  0000000000000454 : 00711463
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  737
IF ------
     pc : 0000000000000478
 is req : 0
 pc req : 0000000000000474
ID ------
EX -----
MEM -----
WB ----
  0000000000000458 : 02301063
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  738
IF ------
     pc : 000000000000047c
 is req : 1
 pc req : 0000000000000478
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  739
IF ------
     pc : 0000000000000480
 is req : 1
 pc req : 000000000000047c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  740
IF ------
     pc : 0000000000000484
 is req : 1
 pc req : 0000000000000480
ID ------
  0000000000000478 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  741
IF ------
     pc : 0000000000000488
 is req : 1
 pc req : 0000000000000484
ID ------
  000000000000047c : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  742
IF ------
     pc : 000000000000048c
 is req : 1
 pc req : 0000000000000488
ID ------
  0000000000000480 : 05d00893
  itype : 000010
  imm   : 000000000000005d
EX -----
  000000000000047c : 00100193
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000001ffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000478 : 0ff0000f
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  743
IF ------
     pc : 0000000000000490
 is req : 1
 pc req : 000000000000048c
ID ------
  0000000000000484 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000480 : 05d00893
  op1     : 0000000000000000
  op2     : 000000000000005d
  alu     : 000000000000005d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000047c : 00100193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000478 : 0ff0000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  744
IF ------
     pc : 0000000000000494
 is req : 1
 pc req : 0000000000000490
ID ------
  0000000000000488 : 00000073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000484 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000480 : 05d00893
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000047c : 00100193
  reg[ 3] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                  745
IF ------
     pc : 0000000000000498
 is req : 1
 pc req : 0000000000000494
ID ------
  000000000000048c : c0001073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000488 : 00000073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000484 : 00000513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000480 : 05d00893
  reg[17] <= 000000000000005d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  746
IF ------
     pc : 000000000000049c
 is req : 1
 pc req : 0000000000000498
ID ------
  0000000000000490 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000048c : c0001073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000488 : 00000073
	mem stall : 0
	mem rdata : 0000000000000013
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000004
WB ----
  0000000000000484 : 00000513
  reg[10] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  747
IF ------
     pc : 0000000000000004
 is req : 0
 pc req : 0000000000000498
ID ------
EX -----
MEM -----
WB ----
  0000000000000488 : 00000073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  748
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  749
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  750
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  751
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  752
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 03ff0863
  itype : 001000
  imm   : 0000000000000030
EX -----
  0000000000000008 : 00800f93
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000004 : 34202f73
	mem stall : 0
	mem rdata : 0000000000900f93
 csr rdata : 000000000000000b
 csr trap  : 0
 csr vec   : 0000000000000488
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                  753
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 30/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000008 : 00800f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000004 : 34202f73
  reg[30] <= 000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  754
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000000
  alu     : 000000000000000b
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000008 : 00800f93
  reg[31] <= 0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  755
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  756
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  0000000000000014 : 03ff0463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000010 : 00900f93
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 03ff0863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  757
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000010 : 00900f93
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000000c : 03ff0863
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  758
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000010 : 00900f93
  reg[31] <= 0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  759
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  760
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000001c : 03ff0063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000018 : 00b00f93
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 03ff0463
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  761
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000018 : 00b00f93
	mem stall : 0
	mem rdata : 0000000000000053
WB ----
  0000000000000014 : 03ff0463
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  762
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000018 : 00b00f93
  reg[31] <= 000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  763
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 000000000000000b
  alu     : 0000000000000016
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  764
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000024 : 000f0463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000020 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 03ff0063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000003c
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  765
IF ------
     pc : 000000000000003c
 is req : 0
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
  000000000000001c : 03ff0063
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  766
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  767
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  768
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  769
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : fc3f2223
  itype : 000100
  imm   : ffffffffffffffc4
EX -----
  000000000000003c : 00001f17
  op1     : 000000000000003c
  op2     : 0000000000001000
  alu     : 000000000000103c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  770
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000003c : 00001f17
	mem stall : 0
	mem rdata : fffffffffffff06f
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  771
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000003c : 00001f17
  reg[30] <= 000000000000103c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  772
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000103c
  op2     : ffffffffffffffc4
  alu     : 0000000000001000
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000103c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  773
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  774
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start
riscv-tests success!
- src/top.sv:59: Verilog $finish
