// Seed: 623559827
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  logic id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri0 id_2
    , id_19,
    input supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri1 id_11,
    input uwire id_12,
    output wire id_13,
    input wand id_14,
    output tri0 id_15,
    input tri id_16,
    output wor id_17
);
  assign id_19 = -1;
  wire id_20;
  wire id_21;
  wire id_22;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign id_8 = -1;
  xnor primCall (
      id_1, id_2, id_14, id_9, id_22, id_21, id_3, id_11, id_7, id_19, id_12, id_16, id_0, id_6
  );
endmodule
