// Seed: 1894641970
module module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wor id_2,
    output logic id_3,
    input wor id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9
    , id_15,
    input tri0 id_10,
    output wor id_11,
    output tri0 id_12,
    output uwire id_13
);
  initial id_3 <= 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3, id_4;
  wire id_5;
endmodule
