

================================================================
== Vitis HLS Report for 'sha256Digest_unroll2_256_s'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_590_1   |        ?|        ?|       140|          -|          -|     ?|        no|
        | + VITIS_LOOP_609_4  |      138|      138|       138|          -|          -|     1|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln653_318_loc = alloca i64 1"   --->   Operation 6 'alloca' 'add_ln653_318_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln653_219_loc = alloca i64 1"   --->   Operation 7 'alloca' 'add_ln653_219_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln653_120_loc = alloca i64 1"   --->   Operation 8 'alloca' 'add_ln653_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln65321_loc = alloca i64 1"   --->   Operation 9 'alloca' 'add_ln65321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln652_322_loc = alloca i64 1"   --->   Operation 10 'alloca' 'add_ln652_322_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln652_223_loc = alloca i64 1"   --->   Operation 11 'alloca' 'add_ln652_223_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln652_124_loc = alloca i64 1"   --->   Operation 12 'alloca' 'add_ln652_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln65225_loc = alloca i64 1"   --->   Operation 13 'alloca' 'add_ln65225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %msgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMsgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMsgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:3.72ns O:3.72ns )   --->   "%e = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:589]   --->   Operation 24 'read' 'e' <Predicate = true> <Delay = 3.72> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln590 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:590]   --->   Operation 25 'br' 'br_ln590' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%e_1 = phi i1 %e, void %entry, i1 %e_2, void %for.inc124.loopexit"   --->   Operation 26 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln590 = br i1 %e_1, void %VITIS_LOOP_609_4, void %while.end" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:590]   --->   Operation 27 'br' 'br_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln590 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:590]   --->   Operation 28 'specloopname' 'specloopname_ln590' <Predicate = (!e_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] ( I:3.72ns O:3.72ns )   --->   "%blk_num = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:593]   --->   Operation 29 'read' 'blk_num' <Predicate = (!e_1)> <Delay = 3.72> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln609 = br void %VITIS_LOOP_628_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 30 'br' 'br_ln609' <Predicate = (!e_1)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln683 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMsgHashStrm, i1 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:683]   --->   Operation 31 'write' 'write_ln683' <Predicate = (e_1)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln684 = ret" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:684]   --->   Operation 32 'ret' 'ret_ln684' <Predicate = (e_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%h = phi i32 1541459225, void %VITIS_LOOP_609_4, i32 %add_ln653_318_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 33 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%g = phi i32 528734635, void %VITIS_LOOP_609_4, i32 %add_ln653_219_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 34 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%f = phi i32 2600822924, void %VITIS_LOOP_609_4, i32 %add_ln653_120_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 35 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%e_s = phi i32 1359893119, void %VITIS_LOOP_609_4, i32 %add_ln65321_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 36 'phi' 'e_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%d = phi i32 2773480762, void %VITIS_LOOP_609_4, i32 %add_ln652_322_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 37 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c = phi i32 1013904242, void %VITIS_LOOP_609_4, i32 %add_ln652_223_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 38 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%b = phi i32 3144134277, void %VITIS_LOOP_609_4, i32 %add_ln652_124_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 39 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%a = phi i32 1779033703, void %VITIS_LOOP_609_4, i32 %add_ln65225_loc_load, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 40 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%n = phi i64 0, void %VITIS_LOOP_609_4, i64 %n_1, void %xcl_latency.VITIS_LOOP_628_8.0"   --->   Operation 41 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.52ns)   --->   "%icmp_ln609 = icmp_eq  i64 %n, i64 %blk_num" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 42 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (3.52ns)   --->   "%n_1 = add i64 %n, i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 43 'add' 'n_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln609 = br i1 %icmp_ln609, void %xcl_latency.VITIS_LOOP_628_8.0, void %for.inc124.loopexit" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 44 'br' 'br_ln609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.58ns)   --->   "%call_ln0 = call void @sha256Digest_unroll2<256>_Pipeline_VITIS_LOOP_636_10, i32 %h, i32 %g, i32 %f, i32 %e_s, i32 %a, i32 %b, i32 %c, i32 %d, i512 %blk_strm, i32 %add_ln65225_loc, i32 %add_ln652_124_loc, i32 %add_ln652_223_loc, i32 %add_ln652_322_loc, i32 %add_ln65321_loc, i32 %add_ln653_120_loc, i32 %add_ln653_219_loc, i32 %add_ln653_318_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = (!icmp_ln609)> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i32 %a"   --->   Operation 46 'trunc' 'empty' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 24, i32 31"   --->   Operation 47 'partselect' 'p_3' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 8, i32 15"   --->   Operation 48 'partselect' 'p_1' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a, i32 16, i32 23"   --->   Operation 49 'partselect' 'p_2' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %b"   --->   Operation 50 'trunc' 'empty_40' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 24, i32 31"   --->   Operation 51 'partselect' 'p_4' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 8, i32 15"   --->   Operation 52 'partselect' 'p_5' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b, i32 16, i32 23"   --->   Operation 53 'partselect' 'p_6' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %c"   --->   Operation 54 'trunc' 'empty_41' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 24, i32 31"   --->   Operation 55 'partselect' 'p_7' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 8, i32 15"   --->   Operation 56 'partselect' 'p_8' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %c, i32 16, i32 23"   --->   Operation 57 'partselect' 'p_9' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %d"   --->   Operation 58 'trunc' 'empty_42' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 24, i32 31"   --->   Operation 59 'partselect' 'p_s' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 8, i32 15"   --->   Operation 60 'partselect' 'p_10' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %d, i32 16, i32 23"   --->   Operation 61 'partselect' 'p_11' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %e_s"   --->   Operation 62 'trunc' 'empty_43' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e_s, i32 24, i32 31"   --->   Operation 63 'partselect' 'p_12' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e_s, i32 8, i32 15"   --->   Operation 64 'partselect' 'p_13' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %e_s, i32 16, i32 23"   --->   Operation 65 'partselect' 'p_14' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %f"   --->   Operation 66 'trunc' 'empty_44' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 24, i32 31"   --->   Operation 67 'partselect' 'p_15' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 8, i32 15"   --->   Operation 68 'partselect' 'p_16' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %f, i32 16, i32 23"   --->   Operation 69 'partselect' 'p_17' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %g"   --->   Operation 70 'trunc' 'empty_45' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 24, i32 31"   --->   Operation 71 'partselect' 'p_18' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 8, i32 15"   --->   Operation 72 'partselect' 'p_19' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %g, i32 16, i32 23"   --->   Operation 73 'partselect' 'p_20' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %h"   --->   Operation 74 'trunc' 'empty_46' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 24, i32 31"   --->   Operation 75 'partselect' 'p_21' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 8, i32 15"   --->   Operation 76 'partselect' 'p_22' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %h, i32 16, i32 23"   --->   Operation 77 'partselect' 'p_23' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%w256 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_46, i8 %p_22, i8 %p_23, i8 %p_21, i8 %empty_45, i8 %p_19, i8 %p_20, i8 %p_18, i8 %empty_44, i8 %p_16, i8 %p_17, i8 %p_15, i8 %empty_43, i8 %p_13, i8 %p_14, i8 %p_12, i8 %empty_42, i8 %p_10, i8 %p_11, i8 %p_s, i8 %empty_41, i8 %p_8, i8 %p_9, i8 %p_7, i8 %empty_40, i8 %p_5, i8 %p_6, i8 %p_4, i8 %empty, i8 %p_1, i8 %p_2, i8 %p_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:674]   --->   Operation 78 'bitconcatenate' 'w256' <Predicate = (icmp_ln609)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln676 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %msgHashStrm, i256 %w256" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:676]   --->   Operation 79 'write' 'write_ln676' <Predicate = (icmp_ln609)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 80 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln678 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMsgHashStrm, i1 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:678]   --->   Operation 80 'write' 'write_ln678' <Predicate = (icmp_ln609)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_3 : Operation 81 [1/1] ( I:3.72ns O:3.72ns )   --->   "%e_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:681]   --->   Operation 81 'read' 'e_2' <Predicate = (icmp_ln609)> <Delay = 3.72> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln590 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:590]   --->   Operation 82 'br' 'br_ln590' <Predicate = (icmp_ln609)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha256Digest_unroll2<256>_Pipeline_VITIS_LOOP_636_10, i32 %h, i32 %g, i32 %f, i32 %e_s, i32 %a, i32 %b, i32 %c, i32 %d, i512 %blk_strm, i32 %add_ln65225_loc, i32 %add_ln652_124_loc, i32 %add_ln652_223_loc, i32 %add_ln652_322_loc, i32 %add_ln65321_loc, i32 %add_ln653_120_loc, i32 %add_ln653_219_loc, i32 %add_ln653_318_loc"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln610 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:610]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln609 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 85 'specloopname' 'specloopname_ln609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 86 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%add_ln65225_loc_load = load i32 %add_ln65225_loc"   --->   Operation 87 'load' 'add_ln65225_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln652_124_loc_load = load i32 %add_ln652_124_loc"   --->   Operation 88 'load' 'add_ln652_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%add_ln652_223_loc_load = load i32 %add_ln652_223_loc"   --->   Operation 89 'load' 'add_ln652_223_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln652_322_loc_load = load i32 %add_ln652_322_loc"   --->   Operation 90 'load' 'add_ln652_322_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln65321_loc_load = load i32 %add_ln65321_loc"   --->   Operation 91 'load' 'add_ln65321_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%add_ln653_120_loc_load = load i32 %add_ln653_120_loc"   --->   Operation 92 'load' 'add_ln653_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%add_ln653_219_loc_load = load i32 %add_ln653_219_loc"   --->   Operation 93 'load' 'add_ln653_219_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%add_ln653_318_loc_load = load i32 %add_ln653_318_loc"   --->   Operation 94 'load' 'add_ln653_318_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%speclatency_ln611 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 64, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:611]   --->   Operation 95 'speclatency' 'speclatency_ln611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:654]   --->   Operation 96 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln609 = br void %VITIS_LOOP_628_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609]   --->   Operation 97 'br' 'br_ln609' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 3.726ns
The critical path consists of the following:
	fifo read operation ('e', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:589) on port 'end_nblk_strm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:589) [24]  (3.726 ns)

 <State 2>: 3.726ns
The critical path consists of the following:
	'phi' operation 1 bit ('e') with incoming values : ('e', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:589) ('e', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:681) [27]  (0.000 ns)
	fifo read operation ('blk_num', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:593) on port 'nblk_strm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:593) [31]  (3.726 ns)

 <State 3>: 7.246ns
The critical path consists of the following:
	'phi' operation 64 bit ('n') with incoming values : ('n', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609) [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln609', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:609) [43]  (3.520 ns)
	fifo write operation ('write_ln676', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:676) on port 'msgHashStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:676) [96]  (3.634 ns)
	blocking operation 0.092 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
