# RTL-Projects
A repository of RTL (Register Transfer Logic - Files) designs and simulations using verilog.
Current Projects on the Repo 
1. Full Adder
   - Designed using 2 Half adders and an OR Gate
   - scripted a custom testbench for the same
   - Attatched the Schematic and the output waveform
     
