# Size in bits (override on make command line):
BITS ?= 1024

# Verilog settings
VERILOG_DIR := verilog
TB_SRC := $(VERILOG_DIR)/one_max_tb.sv
SV_SRCS := $(VERILOG_DIR)/display.sv \
           $(VERILOG_DIR)/hill_climbing.sv \
           $(VERILOG_DIR)/one_max.sv

TOP := one_max_tb
BUILD := build
TB_BUILD := $(BUILD)/one_max_tb_$(BITS).sv
SIMV := $(BUILD)/$(TOP)_$(BITS).vvp
VCD := $(BUILD)/dump_$(BITS).vcd
IVERILOG ?= iverilog
VVP ?= vvp
GTKWAVE ?= gtkwave
IVERILOG_FLAGS ?= -g2012

# C++ settings
CXX ?= g++
CXXFLAGS ?= -O3 -std=c++17 -march=native -Wall -Wextra -pipe
CPP_SRC := cpp/main.cpp
CPP_BIN := $(BUILD)/onemax_$(BITS)

.PHONY: all verilog cpp sim wave run clean help
all: help

$(BUILD):
	@mkdir -p $(BUILD)

# Copia o testbench para o build (sed mantido para compatibilidade futura)
$(TB_BUILD): $(TB_SRC) | $(BUILD)
	@echo "[make] Generating testbench with N_BITS=$(BITS)"
	@cp $(TB_SRC) $@

$(SIMV): $(SV_SRCS) $(TB_BUILD) | $(BUILD)
	@echo "[make] Compiling SystemVerilog sources with $(IVERILOG) (N_BITS=$(BITS))"
	$(IVERILOG) $(IVERILOG_FLAGS) -o $@ $(SV_SRCS) $(TB_BUILD)

verilog: $(SIMV)
	@echo "[make] Running Verilog simulation (output/log in $(BUILD)/)"
	$(VVP) $(SIMV) | tee $(BUILD)/sim_$(BITS).out

# Build C++ binary with BITS as compile-time macro
$(CPP_BIN): $(CPP_SRC) | $(BUILD)
	@echo "[make] Compiling C++ solver with BITS=$(BITS)"
	$(CXX) $(CXXFLAGS) -DBITS=$(BITS) -o $@ $(CPP_SRC)

cpp: $(CPP_BIN)
	@echo "[make] Running C++ solver (BITS=$(BITS))"
	$(CPP_BIN) | tee $(BUILD)/cpp_sim_$(BITS).out

run: verilog

wave: $(SIMV)
	@echo "[make] Running simulation and attempting to open waveform"
	$(VVP) $(SIMV) | tee $(BUILD)/sim_$(BITS).out
	@# Move o arquivo gerado na raiz para a pasta build
	@if [ -f "one_max_waves.vcd" ]; then \
		mv one_max_waves.vcd $(VCD); \
	fi
	@if [ -f "$(VCD)" ]; then \
		if command -v $(GTKWAVE) >/dev/null 2>&1; then \
			$(GTKWAVE) $(VCD); \
		else \
			echo "[make] gtkwave not found â€” VCD available at $(VCD)"; \
		fi \
	else \
		echo "[make] No VCD found at $(VCD). Ensure your testbench writes to it."; \
	fi

clean:
	@echo "[make] Cleaning build artifacts"
	@rm -rf $(BUILD) one_max_waves.vcd

help:
	@echo "Makefile targets:"
	@echo "  make verilog BITS=<n>  : compile+run SystemVerilog testbench"
	@echo "  make cpp BITS=<n>      : compile+run C++ solver"
	@echo "  make wave BITS=<n>     : run verilog and open VCD with gtkwave"
	@echo "  make clean             : remove build directory"
