Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Oct  9 19:14:37 2024


Cell Usage:
GTP_DFF_C                    70 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                     1 use
GTP_DFF_PE                    8 uses
GTP_DLATCH                    6 uses
GTP_DRM18K_E1                 2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      4 uses
GTP_LUT2                     11 uses
GTP_LUT3                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                     27 uses
GTP_LUT6                     39 uses
GTP_LUT6CARRY                59 uses
GTP_LUT6D                    15 uses

I/O ports: 37
GTP_INBUF                   5 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 161 of 35800 (0.45%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 161
Total Registers: 95 of 71600 (0.13%)
Total Latches: 6

DRM36K/FIFO:
Total DRM = 1.0 of 85 (1.18%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 37 of 209 (17.70%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 71
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                71
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                24
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              6
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                  | 161     | 101     | 0                   | 0       | 1       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 37     | 0         | 0          | 59            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + ctrl               | 7       | 4       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + ss                 | 114     | 68      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + u_data_mem         | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + u_instr_mem        | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
| + u_key_d            | 28      | 29      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 19            | 0            | 0            | 0            | 0         | 0        | 0        | 0        | 0             | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 top|clk                  1000.000     {0 500}        Declared                99           0  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk                      1.000 MHz     372.578 MHz       1000.000          2.684        997.316
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    997.316       0.000              0            148
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.671       0.000              0            148
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.040       0.000              0             99
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[6]/CLK (GTP_DFF_C)
Endpoint    : u_key_d/counter[19]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/counter[6]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_key_d/counter[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         u_key_d/counter [6]
                                                                                   u_key_d/N44_5/I0 (GTP_LUT5)
                                   td                    0.167       4.187 r       u_key_d/N44_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.572         u_key_d/_N551    
                                                                                   u_key_d/N44_20/I3 (GTP_LUT6)
                                   td                    0.096       4.668 r       u_key_d/N44_20/Z (GTP_LUT6)
                                   net (fanout=22)       0.609       5.277         u_key_d/N44      
                                                                                   u_key_d/N18_1_1/I3 (GTP_LUT6CARRY)
                                   td                    0.159       5.436 f       u_key_d/N18_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.436         u_key_d/_N135    
                                                                                   u_key_d/N18_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.458 f       u_key_d/N18_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.458         u_key_d/_N136    
                                                                                   u_key_d/N18_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.480 f       u_key_d/N18_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.480         u_key_d/_N137    
                                                                                   u_key_d/N18_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.502 f       u_key_d/N18_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.502         u_key_d/_N138    
                                                                                   u_key_d/N18_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.524 f       u_key_d/N18_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.524         u_key_d/_N139    
                                                                                   u_key_d/N18_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.546 f       u_key_d/N18_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.546         u_key_d/_N140    
                                                                                   u_key_d/N18_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.568 f       u_key_d/N18_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.568         u_key_d/_N141    
                                                                                   u_key_d/N18_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.590 f       u_key_d/N18_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.590         u_key_d/_N142    
                                                                                   u_key_d/N18_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.612 f       u_key_d/N18_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.612         u_key_d/_N143    
                                                                                   u_key_d/N18_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.634 f       u_key_d/N18_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.634         u_key_d/_N144    
                                                                                   u_key_d/N18_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.656 f       u_key_d/N18_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.656         u_key_d/_N145    
                                                                                   u_key_d/N18_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.678 f       u_key_d/N18_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.678         u_key_d/_N146    
                                                                                   u_key_d/N18_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.700 f       u_key_d/N18_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.700         u_key_d/_N147    
                                                                                   u_key_d/N18_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.722 f       u_key_d/N18_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.722         u_key_d/_N148    
                                                                                   u_key_d/N18_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.744 f       u_key_d/N18_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.744         u_key_d/_N149    
                                                                                   u_key_d/N18_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.766 f       u_key_d/N18_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.766         u_key_d/_N150    
                                                                                   u_key_d/N18_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.788 f       u_key_d/N18_1_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.788         u_key_d/_N151    
                                                                                   u_key_d/N18_1_18/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.810 f       u_key_d/N18_1_18/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.810         u_key_d/_N152    
                                                                                   u_key_d/N18_1_19/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.878 r       u_key_d/N18_1_19/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.878         u_key_d/N49 [19] 
                                                                           r       u_key_d/counter[19]/D (GTP_DFF_C)

 Data arrival time                                                   5.878         Logic Levels: 21 
                                                                                   Logic: 1.067ns(42.714%), Route: 1.431ns(57.286%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420    1003.380         nt_clk           
                                                                           r       u_key_d/counter[19]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[6]/CLK (GTP_DFF_C)
Endpoint    : u_key_d/counter[18]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/counter[6]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_key_d/counter[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         u_key_d/counter [6]
                                                                                   u_key_d/N44_5/I0 (GTP_LUT5)
                                   td                    0.167       4.187 r       u_key_d/N44_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.572         u_key_d/_N551    
                                                                                   u_key_d/N44_20/I3 (GTP_LUT6)
                                   td                    0.096       4.668 r       u_key_d/N44_20/Z (GTP_LUT6)
                                   net (fanout=22)       0.609       5.277         u_key_d/N44      
                                                                                   u_key_d/N18_1_1/I3 (GTP_LUT6CARRY)
                                   td                    0.159       5.436 f       u_key_d/N18_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.436         u_key_d/_N135    
                                                                                   u_key_d/N18_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.458 f       u_key_d/N18_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.458         u_key_d/_N136    
                                                                                   u_key_d/N18_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.480 f       u_key_d/N18_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.480         u_key_d/_N137    
                                                                                   u_key_d/N18_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.502 f       u_key_d/N18_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.502         u_key_d/_N138    
                                                                                   u_key_d/N18_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.524 f       u_key_d/N18_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.524         u_key_d/_N139    
                                                                                   u_key_d/N18_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.546 f       u_key_d/N18_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.546         u_key_d/_N140    
                                                                                   u_key_d/N18_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.568 f       u_key_d/N18_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.568         u_key_d/_N141    
                                                                                   u_key_d/N18_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.590 f       u_key_d/N18_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.590         u_key_d/_N142    
                                                                                   u_key_d/N18_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.612 f       u_key_d/N18_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.612         u_key_d/_N143    
                                                                                   u_key_d/N18_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.634 f       u_key_d/N18_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.634         u_key_d/_N144    
                                                                                   u_key_d/N18_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.656 f       u_key_d/N18_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.656         u_key_d/_N145    
                                                                                   u_key_d/N18_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.678 f       u_key_d/N18_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.678         u_key_d/_N146    
                                                                                   u_key_d/N18_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.700 f       u_key_d/N18_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.700         u_key_d/_N147    
                                                                                   u_key_d/N18_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.722 f       u_key_d/N18_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.722         u_key_d/_N148    
                                                                                   u_key_d/N18_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.744 f       u_key_d/N18_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.744         u_key_d/_N149    
                                                                                   u_key_d/N18_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.766 f       u_key_d/N18_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.766         u_key_d/_N150    
                                                                                   u_key_d/N18_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.788 f       u_key_d/N18_1_17/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.788         u_key_d/_N151    
                                                                                   u_key_d/N18_1_18/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.856 r       u_key_d/N18_1_18/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.856         u_key_d/N49 [18] 
                                                                           r       u_key_d/counter[18]/D (GTP_DFF_C)

 Data arrival time                                                   5.856         Logic Levels: 20 
                                                                                   Logic: 1.045ns(42.205%), Route: 1.431ns(57.795%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420    1003.380         nt_clk           
                                                                           r       u_key_d/counter[18]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[6]/CLK (GTP_DFF_C)
Endpoint    : u_key_d/counter[17]/D (GTP_DFF_C)
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/counter[6]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_key_d/counter[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         u_key_d/counter [6]
                                                                                   u_key_d/N44_5/I0 (GTP_LUT5)
                                   td                    0.167       4.187 r       u_key_d/N44_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.572         u_key_d/_N551    
                                                                                   u_key_d/N44_20/I3 (GTP_LUT6)
                                   td                    0.096       4.668 r       u_key_d/N44_20/Z (GTP_LUT6)
                                   net (fanout=22)       0.609       5.277         u_key_d/N44      
                                                                                   u_key_d/N18_1_1/I3 (GTP_LUT6CARRY)
                                   td                    0.159       5.436 f       u_key_d/N18_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.436         u_key_d/_N135    
                                                                                   u_key_d/N18_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.458 f       u_key_d/N18_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.458         u_key_d/_N136    
                                                                                   u_key_d/N18_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.480 f       u_key_d/N18_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.480         u_key_d/_N137    
                                                                                   u_key_d/N18_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.502 f       u_key_d/N18_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.502         u_key_d/_N138    
                                                                                   u_key_d/N18_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.524 f       u_key_d/N18_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.524         u_key_d/_N139    
                                                                                   u_key_d/N18_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.546 f       u_key_d/N18_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.546         u_key_d/_N140    
                                                                                   u_key_d/N18_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.568 f       u_key_d/N18_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.568         u_key_d/_N141    
                                                                                   u_key_d/N18_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.590 f       u_key_d/N18_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.590         u_key_d/_N142    
                                                                                   u_key_d/N18_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.612 f       u_key_d/N18_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.612         u_key_d/_N143    
                                                                                   u_key_d/N18_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.634 f       u_key_d/N18_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.634         u_key_d/_N144    
                                                                                   u_key_d/N18_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.656 f       u_key_d/N18_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.656         u_key_d/_N145    
                                                                                   u_key_d/N18_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.678 f       u_key_d/N18_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.678         u_key_d/_N146    
                                                                                   u_key_d/N18_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.700 f       u_key_d/N18_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.700         u_key_d/_N147    
                                                                                   u_key_d/N18_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.722 f       u_key_d/N18_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.722         u_key_d/_N148    
                                                                                   u_key_d/N18_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.744 f       u_key_d/N18_1_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.744         u_key_d/_N149    
                                                                                   u_key_d/N18_1_16/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.766 f       u_key_d/N18_1_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.766         u_key_d/_N150    
                                                                                   u_key_d/N18_1_17/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.834 r       u_key_d/N18_1_17/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.834         u_key_d/N49 [17] 
                                                                           r       u_key_d/counter[17]/D (GTP_DFF_C)

 Data arrival time                                                   5.834         Logic Levels: 19 
                                                                                   Logic: 1.023ns(41.687%), Route: 1.431ns(58.313%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420    1003.380         nt_clk           
                                                                           r       u_key_d/counter[17]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_prev[0]/CLK (GTP_DFF_CE)
Endpoint    : u_key_d/key_status[0]/D (GTP_DFF_CE)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_prev[0]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       u_key_d/key_prev[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         u_key_d/key_prev [0]
                                                                           f       u_key_d/key_status[0]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_status[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_prev[1]/CLK (GTP_DFF_CE)
Endpoint    : u_key_d/key_status[1]/D (GTP_DFF_CE)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_prev[1]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       u_key_d/key_prev[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         u_key_d/key_prev [1]
                                                                           f       u_key_d/key_status[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_status[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_prev[2]/CLK (GTP_DFF_CE)
Endpoint    : u_key_d/key_status[2]/D (GTP_DFF_CE)
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_prev[2]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       u_key_d/key_prev[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         u_key_d/key_prev [2]
                                                                           f       u_key_d/key_status[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       u_key_d/key_status[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[13]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[13]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[0]
                                                                                   SevenSegCatHL_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[0] 
 SevenSegCatHL[0]                                                          r       SevenSegCatHL[0] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[6]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[6]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[1]
                                                                                   SevenSegCatHL_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[1] 
 SevenSegCatHL[1]                                                          r       SevenSegCatHL[1] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/CLK (GTP_DFF_PE)
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=99)       2.420       3.380         nt_clk           
                                                                           r       ss/anode_reg[3]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       ss/anode_reg[3]/Q (GTP_DFF_PE)
                                   net (fanout=8)        0.541       4.124         nt_anode[3]      
                                                                                   N0_4/I0 (GTP_LUT4)
                                   td                    0.185       4.309 r       N0_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.531       4.840         N0               
                                                                                   N6[9]/I0 (GTP_LUT6D)
                                   td                    0.212       5.052 r       N6[9]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       6.372         nt_SevenSegCatHL[2]
                                                                                   SevenSegCatHL_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       9.925 r       SevenSegCatHL_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.925         SevenSegCatHL[2] 
 SevenSegCatHL[2]                                                          r       SevenSegCatHL[2] (port)

 Data arrival time                                                   9.925         Logic Levels: 3  
                                                                                   Logic: 4.153ns(63.453%), Route: 2.392ns(36.547%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_data_mem/data_mem/RSTA (GTP_DRM18K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ctrl/N0/I (GTP_INV)
                                   td                    0.000       0.861 r       ctrl/N0/Z (GTP_INV)
                                   net (fanout=99)       1.349       2.210         ctrl/N0          
                                                                           r       u_data_mem/data_mem/RSTA (GTP_DRM18K_E1)

 Data arrival time                                                   2.210         Logic Levels: 2  
                                                                                   Logic: 0.861ns(38.959%), Route: 1.349ns(61.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_data_mem/data_mem/RSTB (GTP_DRM18K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ctrl/N0/I (GTP_INV)
                                   td                    0.000       0.861 r       ctrl/N0/Z (GTP_INV)
                                   net (fanout=99)       1.349       2.210         ctrl/N0          
                                                                           r       u_data_mem/data_mem/RSTB (GTP_DRM18K_E1)

 Data arrival time                                                   2.210         Logic Levels: 2  
                                                                                   Logic: 0.861ns(38.959%), Route: 1.349ns(61.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_instr_mem/instr_mem/RSTA (GTP_DRM18K_E1)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rst_n         
                                                                                   ctrl/N0/I (GTP_INV)
                                   td                    0.000       0.861 r       ctrl/N0/Z (GTP_INV)
                                   net (fanout=99)       1.349       2.210         ctrl/N0          
                                                                           r       u_instr_mem/instr_mem/RSTA (GTP_DRM18K_E1)

 Data arrival time                                                   2.210         Logic Levels: 2  
                                                                                   Logic: 0.861ns(38.959%), Route: 1.349ns(61.041%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width                          u_data_mem/data_mem/CLKA
 499.040     500.000         0.960           Low Pulse Width                           u_data_mem/data_mem/CLKA
 499.040     500.000         0.960           Low Pulse Width                           u_data_mem/data_mem/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab1/project/compile/top_comp.adf               
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc                            
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab1/project/synthesize/top_syn.adf             
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/synthesize/top_syn.vm              
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/synthesize/top_controlsets.txt     
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/synthesize/snr.db                  
|            | F:/SME_files/SME309/codes/SME209_codes/lab1/project/synthesize/top.snr                 
+------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {D:/Program Files/PDS/PDS_2022.1/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 284 MB
Total CPU  time to synthesize completion : 0h:0m:7s
Process Total CPU  time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:13s
