// Seed: 1113180880
module module_0 (
    output tri id_0,
    output uwire id_1
    , id_28,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    output supply0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output uwire id_14,
    input uwire id_15,
    input tri id_16,
    output wand id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    output supply1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    output tri id_26
);
  id_29(
      id_9
  );
  assign id_5 = 1'd0;
  wor id_30, id_31, id_32, id_33;
  assign id_4 = 1'b0;
  assign module_1.id_6 = 0;
  wire id_34;
  assign id_31 = 1'b0;
  assign id_4  = {id_18};
  assign id_4  = 1'b0;
  tri1 id_35 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_9,
      id_5,
      id_3,
      id_8,
      id_5,
      id_7,
      id_1,
      id_8,
      id_3,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_8,
      id_2,
      id_10,
      id_2,
      id_0,
      id_2,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
