{"Source Block": ["oh/elink/hdl/esaxi.v@205:239@HdlStmProcess", "\n   assign  last_wr_beat = s_axi_wready & s_axi_wvalid & s_axi_wlast;\n   \n   // axi_awready is asserted when there is no write transfer in progress\n\n   always @(posedge s_axi_aclk ) \n     begin\n      if(~s_axi_aresetn)  \n\tbegin\n           s_axi_awready <= 1'b0; //TODO: why not set default as 1?\n           write_active  <= 1'b0;           \n\tend \n      else \n\tbegin\n           // we're always ready for an address cycle if we're not doing something else\n           //  note: might make this faster by going ready on last beat instead of after,\n           //  but if we want the very best each channel should be fifo'd.\n           if( ~s_axi_awready & ~write_active & ~b_wait )\n             s_axi_awready <= 1'b1;\n           else if( s_axi_awvalid )\n             s_axi_awready <= 1'b0;\n\t   \n           // the write cycle is \"active\" as soon as we capture an address, it\n           // ends on the last beat.\n           if( s_axi_awready & s_axi_awvalid )\n             write_active <= 1'b1;\n           else if( last_wr_beat )\n             write_active <= 1'b0;         \n\tend // else: !if(~s_axi_aresetn)\n     end // always @ (posedge s_axi_aclk )\n   \n   // capture address & other aw info, update address during cycle\n   \n   always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn)  \n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@303:332", "   //#READ REQUEST CHANNEL\n   //###################################################  \n\n   assign  last_rd_beat = s_axi_rvalid & s_axi_rlast & s_axi_rready;\n\n   always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn) \n       begin\t  \n         s_axi_arready <= 1'b0;\n         read_active   <= 1'b0;         \n       end \n     else \n       begin    \n\t  //arready\n          if( ~s_axi_arready & ~read_active )\n            s_axi_arready <= 1'b1;\n          else if( s_axi_arvalid )\n            s_axi_arready <= 1'b0;\n\n\t  //read_active\n          if( s_axi_arready & s_axi_arvalid )\n            read_active <= 1'b1;\n          else if( last_rd_beat )\n            read_active <= 1'b0;         \n       end // else: !if( s_axi_aresetn == 1'b0 )\n   \n   //Read address channel state machine\n   always @( posedge s_axi_aclk ) \n      if (~s_axi_aresetn) \n\tbegin\n"]], "Diff Content": {"Delete": [[214, "           s_axi_awready <= 1'b0; //TODO: why not set default as 1?\n"]], "Add": [[214, "           s_axi_awready <= 1'b1; //TODO: why not set default as 1?\n"]]}}