<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_12 http://mcuxpresso.nxp.com/XSD/mex_configuration_12.xsd" uuid="3cfda004-fabc-4af5-ab05-36c90fcdec88" version="12" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_12" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>S32K396</processor>
      <package>S32K396_289bga</package>
      <mcu_data>PlatformSDK_S32K3</mcu_data>
      <cores selected="M7_0_0">
         <core name="Cortex-M7 (Core #0)" id="M7_0_0" description=""/>
         <core name="Cortex-M7 (Core #1)" id="M7_0_1" description=""/>
         <core name="Cortex-M7 (Core #2)" id="M7_0_2" description=""/>
      </cores>
      <description>Configuration imported from hld_396_M7_0_0</description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
      <generate_registers_defines>false</generate_registers_defines>
   </preferences>
   <tools>
      <pins name="Pins" version="12.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>0.0.0</processor_version>
            <pin_labels>
               <pin_label pin_num="D17" pin_signal="PTA2" label="Port_pin_InputForIcuChannel0" identifier="Port_pin_InputForIcuChannel0"/>
               <pin_label pin_num="E16" pin_signal="PTA3" label="Port_pin_InputForIcuChannel1" identifier="Port_pin_InputForIcuChannel1"/>
               <pin_label pin_num="M15" pin_signal="PTA6" label="Port_pin_InputForIcuChannel2" identifier="Port_pin_InputForIcuChannel2"/>
               <pin_label pin_num="M16" pin_signal="PTA7" label="Digital_Output_LED_D35" identifier="Digital_Output_LED_D35"/>
               <pin_label pin_num="A2" pin_signal="PTA8" label="Digital_Output_LED_D34" identifier="Digital_Output_LED_D34"/>
               <pin_label pin_num="B3" pin_signal="PTA9" label="Digital_Output_LED_D33" identifier="Digital_Output_LED_D33"/>
               <pin_label pin_num="A10" pin_signal="PTA14" label="Port_pin_InputForIcuChannel2" identifier="Port_pin_InputForIcuChannel2"/>
               <pin_label pin_num="N17" pin_signal="PTC30" label="Port_pin_InputForIcuChannel0" identifier="Port_pin_InputForIcuChannel0"/>
               <pin_label pin_num="F4" pin_signal="PTG8" label="Port_pin_InputForIcuChannel1" identifier="Port_pin_InputForIcuChannel1"/>
               <pin_label pin_num="D16" pin_signal="PTD24" label="Port_pin_InputForIcuChannel2" identifier="Port_pin_InputForIcuChannel2"/>
               <pin_label pin_num="K13" pin_signal="PTH7" label="Digital_Output_LED_D35" identifier="Digital_Output_LED_D35"/>
               <pin_label pin_num="L13" pin_signal="PTH8" label="Digital_Output_LED_D34" identifier="Digital_Output_LED_D34"/>
               <pin_label pin_num="M13" pin_signal="PTH9" label="Digital_Output_LED_D33" identifier="Digital_Output_LED_D33"/>
            </pin_labels>
         </pins_profile>
         <functions_list>
            <function name="BOARD_InitPins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>M7_0_0</coreID>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="SIUL2" signal="gpio, 94" pin_num="N17" pin_signal="PTC30">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 200" pin_num="F4" pin_signal="PTG8">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 120" pin_num="D16" pin_signal="PTD24">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 231" pin_num="K13" pin_signal="PTH7">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 232" pin_num="L13" pin_signal="PTH8">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 233" pin_num="M13" pin_signal="PTH9">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="eMIOS_0" signal="emios_0_ch_14_x" pin_num="L14" pin_signal="PTC31">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="eirq, 29" pin_num="G3" pin_signal="PTG13"/>
                  <pin peripheral="WKPU" signal="wkpu, 51" pin_num="A15" pin_signal="PTD27"/>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="10.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_VS_0_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>0.0.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="BOARD_BootClockRUN" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources/>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADCBIST_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CM7_CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_DSP16L_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DSPI_MSC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_AB_REGISTERS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_MIRROR_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_SDM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="IGF0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="6 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LFAST_REF_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART_MSC_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV7_Trigger" value="Common" locked="false"/>
                  <setting id="enableElem_fc0" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc3" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc6" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
            <clock_configuration name="McuClockSettingConfig_0_BOARD_InitPeripherals" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources/>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADCBIST_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CM7_CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_DSP16L_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DSPI_MSC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_AB_REGISTERS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_MIRROR_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_SDM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="IGF0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="6 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LFAST_REF_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART_MSC_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV7_Trigger" value="Common" locked="false"/>
                  <setting id="enableElem_fc0" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc3" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc6" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
               </clock_settings>
               <called_from_default_init>false</called_from_default_init>
            </clock_configuration>
            <clock_configuration name="McuClockSettingConfig_1_BOARD_InitPeripherals" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_1_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_1_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_1_BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal" configuration="M7_0_2">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources/>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADCBIST_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CM7_CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_DSP16L_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_D_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="COOLFLUX_I_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="DSPI_MSC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD10_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD11_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD12_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD13_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD14_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD15_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD16_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD17_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD18_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD19_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD20_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD21_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD22_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD23_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD24_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD25_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD26_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD27_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD28_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD29_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD30_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD31_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD6_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD7_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD8_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA1_TCD9_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EFLEX_PWM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_AB_REGISTERS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_CODE_RAM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_MIRROR_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ETPU_RAM_SDM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="IGF0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="6 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LFAST_REF_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART_MSC_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2A_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="MU2B_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_2XSFIF_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDADC3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SDA_AP_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIPI0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMC_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWG_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SWT2_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX1_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV7_Trigger" value="Common" locked="false"/>
                  <setting id="enableElem_fc0" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc3" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
                  <setting id="enableElem_fc6" value="NOT_UNDER_MCU_CONTROL" locked="false"/>
               </clock_settings>
               <called_from_default_init>false</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <components/>
      </ddr>
      <dcd name="DCD" version="1.0" enabled="true" update_project_code="true" isSelfTest="false">
         <generated_project_files>
            <file path="board/dcf_config.c" update_enabled="true"/>
         </generated_project_files>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations>
            <dcdx_configuration name="DCD Configuration">
               <description></description>
               <options/>
               <command_groups>
                  <command_group name="DCD Commands" enabled="true">
                     <commands/>
                  </command_group>
               </command_groups>
            </dcdx_configuration>
         </dcdx_configurations>
      </dcd>
      <ivt name="IVT" version="1.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/ivt_config.c" update_enabled="true"/>
         </generated_project_files>
         <ivt_profile>
            <processor_version>N/A</processor_version>
         </ivt_profile>
         <ivt_records>
            <ivt_pointers>
               <ivt_pointer id="" index="0" name="CM7_0 core" size="4" start_address="0x400100" file_path="N/A" locked="false" reserved="false" sign_image="false">
                  <custom_fields/>
               </ivt_pointer>
               <ivt_pointer id="" index="1" name="CM7_1 core" size="4" start_address="0x400180" file_path="N/A" locked="false" reserved="true" sign_image="false">
                  <custom_fields/>
               </ivt_pointer>
               <ivt_pointer id="" index="2" name="CM7_2 core" size="4" start_address="0x400200" file_path="N/A" locked="false" reserved="true" sign_image="false">
                  <custom_fields/>
               </ivt_pointer>
            </ivt_pointers>
            <ivt_image start_address="0x400000" locked="false" sign_image="false">
               <custom_fields/>
            </ivt_image>
            <automatic_align start_address="0x400000"/>
            <struct>
               <struct name="boot_config">
                  <setting>
                     <setting name="cm7_0" value="true"/>
                     <setting name="cm7_1" value="false"/>
                     <setting name="cm7_2" value="false"/>
                     <setting name="app_swt_init" value="false"/>
                     <setting name="secured_boot" value="false"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
               <struct name="interface_selection">
                  <setting>
                     <setting name="device_type" value="QuadSPI Serial Flash"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
               <struct name="life_cycle_config">
                  <setting>
                     <setting name="life_cycle" value="Keep existing configuration"/>
                     <setting name="life_cycle_address" value="0x400000"/>
                  </setting>
                  <arrays/>
                  <child_structs/>
               </struct>
            </struct>
            <ivt_flash image_path="" algorithm_name="" port=""/>
         </ivt_records>
      </ivt>
      <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <quadspi_profile>
            <processor_version>N/A</processor_version>
         </quadspi_profile>
      </quadspi>
      <efuse name="eFUSE" version="1.0" enabled="false" update_project_code="true">
         <efuse_profile>
            <processor_version>N/A</processor_version>
         </efuse_profile>
      </efuse>
      <periphs name="Peripherals" version="11.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="osif not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="Unsupported version of the osif in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="Dem not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="Unsupported version of the Dem in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dio" description="dio not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dio" description="Unsupported version of the dio in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.icu" description="Icu not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.icu" description="Unsupported version of the Icu in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="mcl not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcl" description="Unsupported version of the mcl in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Platform not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Unsupported version of the Platform in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="port not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="Unsupported version of the port in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Mcu not found in the toolchain/IDE project. Project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Unsupported version of the Mcu in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. Project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_Cfg.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/CDD_Mcl_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Cmp_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Cmp_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cmp_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Dem_IntErrId.h" update_enabled="true"/>
            <file path="generate/include/Dio_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_DeviceRegistersV3.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_Cfg_Devices.h" update_enabled="true"/>
            <file path="generate/include/Dma_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Icu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Icu_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Icu_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Emios_Mcl_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Flexio_Mcl_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Icu_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Icu_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Icu_Ipw_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Icu_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Features.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_Regs.h" update_enabled="true"/>
            <file path="generate/include/Lcu_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Ipw_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Mcu_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/OsIf_ArchCfg.h" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Platform_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Port_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Port_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Dio_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Icu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Icu_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Icu_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Trgmux_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Tspc_Port_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Wkpu_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Wkpu_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Wkpu_Ip_VS_0_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/modules.h" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_Cfg.c" update_enabled="true"/>
            <file path="generate/src/CDD_Mcl_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Cmp_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Dio_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Dma_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Icu_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Mcl_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Flexio_Mcl_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Icu_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Icu_DmaNotification.c" update_enabled="true"/>
            <file path="generate/src/Icu_Ipw_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Icu_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Igf_Port_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/IntCtrl_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Lcu_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mpu_M7_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/OsIf_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Ipw_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Port_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Port_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Siul2_Icu_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Siul2_Port_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Trgmux_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Tspc_Port_Ip_VS_0_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Wkpu_Ip_VS_0_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>0.0.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="VS_0" uuid="866afea5-cfa4-45db-b15f-12bcb3f1ec18" called_from_default_init="true" id_prefix="" core="M7_0_0">
               <description></description>
               <options/>
               <dependencies/>
               <instances>
                  <instance name="BaseNXP" uuid="8c53c97d-fbf7-4482-81c8-618a38d676ab" type="BaseNXP" type_id="Base" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="BaseNXP">
                        <setting name="Name" value="BaseNXP"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="OsIfGeneral">
                           <setting name="Name" value="OsIfGeneral"/>
                           <setting name="OsIfMulticoreSupport" value="false"/>
                           <setting name="OsIfEnableUserModeSupport" value="false"/>
                           <setting name="OsIfDevErrorDetect" value="true"/>
                           <setting name="OsIfUseSystemTimer" value="false"/>
                           <setting name="OsIfUseCustomTimer" value="false"/>
                           <setting name="OsIfInstanceId" value="0"/>
                           <struct name="OsIfOperatingSystemType">
                              <setting name="Name" value="OsIfOperatingSystemType"/>
                              <setting name="Choice" value="OsIfBaremetalType"/>
                              <struct name="OsIfBaremetalType">
                                 <setting name="Name" value="OsIfOperatingSystemType"/>
                              </struct>
                           </struct>
                           <array name="OsIfEcucPartitionRef"/>
                           <array name="OsIfCounterConfig"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Dem" uuid="1403241d-3c3f-4f2d-a5b8-9c3789000ae9" type="Dem" type_id="Dem" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Dem">
                        <setting name="Name" value="Dem"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="DemConfigSet">
                           <setting name="Name" value="DemConfigSet"/>
                           <array name="DemEventParameter">
                              <struct name="0">
                                 <setting name="Name" value="DemEventParameter_0"/>
                                 <setting name="DemEventAvailable" value="true"/>
                                 <setting name="DemEventFailureCycleCounterThreshold" value="0"/>
                                 <setting name="DemEventId" value="100"/>
                                 <setting name="DemEventKind" value="DEM_EVENT_KIND_BSW"/>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Dio" uuid="4d5cda20-90ea-4e69-b0bd-f3062e67b097" type="Dio" type_id="Dio" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Dio">
                        <setting name="Name" value="Dio"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="DioGeneral">
                           <setting name="Name" value="DioGeneral"/>
                           <setting name="DioDevErrorDetect" value="false"/>
                           <setting name="SIUL2DioIPDevErrorDetect" value="false"/>
                           <setting name="DioVersionInfoApi" value="false"/>
                           <setting name="DioReversePortBits" value="false"/>
                           <setting name="DioFlipChannelApi" value="true"/>
                           <setting name="DioReadZeroForUndefinedPortPins" value="false"/>
                           <setting name="DioMaskedWritePortApi" value="false"/>
                           <setting name="DioEnableUserModeSupport" value="false"/>
                           <setting name="DioMulticoreSupport" value="false"/>
                           <setting name="VirtWrapperSupport" value="false"/>
                           <array name="DioEcucPartitionRef"/>
                        </struct>
                        <struct name="DioConfig">
                           <setting name="Name" value="DioConfig"/>
                           <array name="DioPort">
                              <struct name="0">
                                 <setting name="Name" value="DioPort_0"/>
                                 <setting name="DioPortId" value="14"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="Digital_Output_LED_D35"/>
                                       <setting name="DioChannelId" value="7"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Digital_Output_LED_D34"/>
                                       <setting name="DioChannelId" value="8"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Digital_Output_LED_D33"/>
                                       <setting name="DioChannelId" value="9"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="DioPort_1"/>
                                 <setting name="DioPortId" value="5"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel0"/>
                                       <setting name="DioChannelId" value="14"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="DioPort_2"/>
                                 <setting name="DioPortId" value="7"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel2"/>
                                       <setting name="DioChannelId" value="8"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="DioPort_3"/>
                                 <setting name="DioPortId" value="12"/>
                                 <array name="DioChannel">
                                    <struct name="0">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel1"/>
                                       <setting name="DioChannelId" value="8"/>
                                       <setting name="PDACSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="DioChannelEcucPartitionRef"/>
                                    </struct>
                                 </array>
                                 <array name="DioChannelGroup"/>
                                 <array name="DioPortEcucPartitionRef"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="120"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="EcuC" uuid="8130aeaf-e70e-45a7-b2d7-c00f29cecb9f" type="EcuC" type_id="EcuC" mode="general" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="EcuC">
                        <setting name="Name" value="EcuC"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <array name="EcucPduCollection">
                           <struct name="0">
                              <setting name="Name" value="EcucPduCollection_0"/>
                              <array name="Pdu">
                                 <struct name="0">
                                    <setting name="Name" value="Pdu_0"/>
                                    <setting name="EcucPduId" value="0"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="EcucPartitionCollection">
                           <struct name="0">
                              <setting name="Name" value="EcucPartitionCollection_0"/>
                              <array name="EcucPartition">
                                 <struct name="0">
                                    <setting name="Name" value="EcucPartition_0"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="EcucPartition_One"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="EcucPartition_2"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="EcucPartition_3"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="EcucPartition_4"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="EcucPartition_Cinque"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="EcucPartition_6"/>
                                    <setting name="EcucPartitionBswModuleExecution" value="true"/>
                                    <setting name="EcucPartitionQmBswModuleExecution" value="true"/>
                                    <setting name="PartitionCanBeRestarted" value="true"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="EcucHardware">
                           <struct name="0">
                              <setting name="Name" value="EcucHardware_0"/>
                              <array name="EcucCoreDefinition">
                                 <struct name="0">
                                    <setting name="Name" value="EcucCoreDefinition_0"/>
                                    <setting name="EcucCoreId" value="0"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="EcucCoreDefinition_1"/>
                                    <setting name="EcucCoreId" value="1"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="EcucCoreDefinition_2"/>
                                    <setting name="EcucCoreId" value="2"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="EcucCoreDefinition_3"/>
                                    <setting name="EcucCoreId" value="3"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="EcucCoreDefinition_4"/>
                                    <setting name="EcucCoreId" value="4"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="EcucCoreDefinition_5"/>
                                    <setting name="EcucCoreId" value="5"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="EcucCoreDefinition_6"/>
                                    <setting name="EcucCoreId" value="6"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="EcucPostBuildVariants"/>
                     </config_set>
                  </instance>
                  <instance name="Icu" uuid="461fc0db-2acc-4603-bf70-cef0d6182ae4" type="Icu" type_id="Icu" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Icu">
                        <setting name="Name" value="Icu"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="IcuConfigSet">
                           <setting name="Name" value="IcuConfigSet"/>
                           <setting name="IcuMaxChannel" value="3"/>
                           <array name="IcuChannel">
                              <struct name="0">
                                 <setting name="Name" value="IcuChannel_0"/>
                                 <setting name="IcuChannelId" value="0"/>
                                 <array name="IcuChannelEcucPartitionRef"/>
                                 <setting name="IcuChannelRef" value="/Icu/Icu/IcuConfigSet/IcueMios_0/IcueMiosChannels_0"/>
                                 <setting name="IcuDMAChannelEnable" value="false"/>
                                 <array name="IcuDMAChannelRef"/>
                                 <setting name="IcuDefaultStartEdge" value="ICU_BOTH_EDGES"/>
                                 <setting name="IcuMeasurementMode" value="ICU_MODE_SIGNAL_EDGE_DETECT"/>
                                 <setting name="IcuOverflowNotification" value="NULL_PTR"/>
                                 <setting name="IcuWakeupCapability" value="false"/>
                                 <array name="IcuSignalEdgeDetection">
                                    <struct name="0">
                                       <setting name="Name" value="IcuSignalEdgeDetection"/>
                                       <array name="IcuSignalNotification">
                                          <setting name="0" value="User_EdgeDetect0"/>
                                       </array>
                                    </struct>
                                 </array>
                                 <array name="IcuSignalMeasurement"/>
                                 <array name="IcuTimestampMeasurement"/>
                                 <array name="IcuWakeup"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="IcuChannel_1"/>
                                 <setting name="IcuChannelId" value="1"/>
                                 <array name="IcuChannelEcucPartitionRef"/>
                                 <setting name="IcuChannelRef" value="/Icu/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0"/>
                                 <setting name="IcuDMAChannelEnable" value="false"/>
                                 <array name="IcuDMAChannelRef"/>
                                 <setting name="IcuDefaultStartEdge" value="ICU_RISING_EDGE"/>
                                 <setting name="IcuMeasurementMode" value="ICU_MODE_SIGNAL_EDGE_DETECT"/>
                                 <setting name="IcuOverflowNotification" value="NULL_PTR"/>
                                 <setting name="IcuWakeupCapability" value="false"/>
                                 <array name="IcuSignalEdgeDetection">
                                    <struct name="0">
                                       <setting name="Name" value="IcuSignalEdgeDetection"/>
                                       <array name="IcuSignalNotification">
                                          <setting name="0" value="User_EdgeDetect1"/>
                                       </array>
                                    </struct>
                                 </array>
                                 <array name="IcuSignalMeasurement"/>
                                 <array name="IcuTimestampMeasurement"/>
                                 <array name="IcuWakeup"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="IcuChannel_2"/>
                                 <setting name="IcuChannelId" value="2"/>
                                 <array name="IcuChannelEcucPartitionRef"/>
                                 <setting name="IcuChannelRef" value="/Icu/Icu/IcuConfigSet/IcuWkpu_0/IcuWkpuChannels_0"/>
                                 <setting name="IcuDMAChannelEnable" value="false"/>
                                 <array name="IcuDMAChannelRef"/>
                                 <setting name="IcuDefaultStartEdge" value="ICU_RISING_EDGE"/>
                                 <setting name="IcuMeasurementMode" value="ICU_MODE_SIGNAL_EDGE_DETECT"/>
                                 <setting name="IcuOverflowNotification" value="NULL_PTR"/>
                                 <setting name="IcuWakeupCapability" value="false"/>
                                 <array name="IcuSignalEdgeDetection">
                                    <struct name="0">
                                       <setting name="Name" value="IcuSignalEdgeDetection"/>
                                       <array name="IcuSignalNotification">
                                          <setting name="0" value="User_EdgeDetect2"/>
                                       </array>
                                    </struct>
                                 </array>
                                 <array name="IcuSignalMeasurement"/>
                                 <array name="IcuTimestampMeasurement"/>
                                 <array name="IcuWakeup"/>
                              </struct>
                           </array>
                           <array name="IcueMios">
                              <struct name="0">
                                 <setting name="Name" value="IcueMios_0"/>
                                 <setting name="IcueMiosModule" value="0"/>
                                 <array name="IcueMiosChannels">
                                    <struct name="0">
                                       <setting name="Name" value="IcueMiosChannels_0"/>
                                       <setting name="IcueMiosChannel" value="14"/>
                                       <setting name="IcuEmiosFreeze" value="false"/>
                                       <setting name="IcuEmiosPrescaler" value="EMIOS_PRESCALER_DIVIDE_1"/>
                                       <setting name="IcuEmiosPrescaler_Alternate" value="EMIOS_PRESCALER_DIVIDE_1"/>
                                       <setting name="IcuEmiosDigitalFilter" value="EMIOS_DIGITAL_FILTER_BYPASSED"/>
                                       <setting name="IcuEmiosBusSelect" value="EMIOS_ICU_BUS_A"/>
                                       <setting name="IcuEmiosBusRef" value="/Mcl/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0"/>
                                       <setting name="IcuSubModeforMeasurement" value="SAIC"/>
                                       <setting name="IcuSignalMeasureWithoutInterrupt" value="false"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="IcuSiul2">
                              <struct name="0">
                                 <setting name="Name" value="IcuSiul2_0"/>
                                 <setting name="IcuSiul2Instance" value="0"/>
                                 <setting name="IcuEXT_ISR_InterruptFilterClockPrescaler" value="0"/>
                                 <setting name="IcuEXT_ISR_AlternateInterruptFilterClockPrescaler" value="0"/>
                                 <array name="IcuSiul2Channels">
                                    <struct name="0">
                                       <setting name="Name" value="IcuSiul2Channels_0"/>
                                       <setting name="IcuSiul2Channel" value="29"/>
                                       <setting name="Icu_EXT_ISR_IFERDigitalFilter" value="false"/>
                                       <setting name="Icu_EXT_ISR_IFMCDigitalFilter" value="0"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="IcuWkpu">
                              <struct name="0">
                                 <setting name="Name" value="IcuWkpu_0"/>
                                 <array name="IcuWkpuChannels">
                                    <struct name="0">
                                       <setting name="Name" value="IcuWkpuChannels_0"/>
                                       <setting name="IcuWkpuChannel" value="55"/>
                                       <setting name="Icu_EXT_ISR_WIFERDigitalFilter" value="false"/>
                                       <setting name="IcuWKPU_ISR_WIPUER" value="false"/>
                                    </struct>
                                 </array>
                                 <array name="IcuWkpuNMIConfiguration"/>
                              </struct>
                           </array>
                           <array name="IcuLpCmp"/>
                           <array name="IcuHwInterruptConfigList">
                              <struct name="0">
                                 <setting name="Name" value="IcuHwInterruptConfigList_0"/>
                                 <setting name="IcuIsrHwId" value="EMIOS_0_CH_14"/>
                                 <setting name="IcuIsrEnable" value="true"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="IcuHwInterruptConfigList_1"/>
                                 <setting name="IcuIsrHwId" value="SIUL2_0_IRQ_CH_29"/>
                                 <setting name="IcuIsrEnable" value="true"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="IcuHwInterruptConfigList_2"/>
                                 <setting name="IcuIsrHwId" value="WKPU_CH_55"/>
                                 <setting name="IcuIsrEnable" value="true"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="IcuGeneral">
                           <setting name="Name" value="IcuGeneral"/>
                           <setting name="IcuDevErrorDetect" value="false"/>
                           <setting name="IcuReportWakeupSource" value="false"/>
                           <setting name="IcuEnableUserModeSupport" value="false"/>
                           <setting name="IcuMulticoreSupport" value="false"/>
                           <array name="IcuEcucPartitionRef"/>
                           <array name="IcuKernelEcucPartitionRef"/>
                        </struct>
                        <struct name="IcuAutosarExt">
                           <setting name="Name" value="IcuAutosarExt"/>
                           <setting name="IcuEnableDualClockMode" value="false"/>
                           <setting name="IcuOverflowNotificationApi" value="false"/>
                           <setting name="IcuGetInputLevelApi" value="false"/>
                           <setting name="IcuLptmrStandbyWakeupSupport" value="false"/>
                           <setting name="IcuGetCaptureRegisterValueApi" value="false"/>
                           <setting name="IcuSupportSAICModeApi" value="true"/>
                           <setting name="IcuWkpuStandbyWakeupSupport" value="false"/>
                           <setting name="IcuSetMaxCounterValue" value="false"/>
                           <setting name="IcuSetInitialCounterValue" value="false"/>
                        </struct>
                        <struct name="IcuOptionalApis">
                           <setting name="Name" value="IcuOptionalApis"/>
                           <setting name="IcuDeInitApi" value="true"/>
                           <setting name="IcuDisableWakeupApi" value="false"/>
                           <setting name="IcuEdgeCountApi" value="false"/>
                           <setting name="IcuEnableWakeupApi" value="false"/>
                           <setting name="IcuGetDutyCycleValuesApi" value="false"/>
                           <setting name="IcuGetInputStateApi" value="true"/>
                           <setting name="IcuGetTimeElapsedApi" value="false"/>
                           <setting name="IcuGetVersionInfoApi" value="false"/>
                           <setting name="IcuSetModeApi" value="false"/>
                           <setting name="IcuSignalMeasurementApi" value="false"/>
                           <setting name="IcuTimestampApi" value="false"/>
                           <setting name="IcuWakeupFunctionalityApi" value="false"/>
                           <setting name="IcuEdgeDetectApi" value="true"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="122"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcl" uuid="08518f3d-bc79-4475-9215-6e61d819bf97" type="Mcl" type_id="Mcl" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Mcl">
                        <setting name="Name" value="Mcl"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="MclGeneral">
                           <setting name="Name" value="MclGeneral"/>
                           <setting name="MclEnableDevErrorDetect" value="false"/>
                           <setting name="Mcl_VersionInfoApi" value="false"/>
                           <setting name="MclEnableUserModeSupport" value="false"/>
                           <setting name="MclEnableMulticoreSupport" value="false"/>
                           <setting name="MclEcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                           <setting name="MclEnableVirtualAddressMappingSupport" value="false"/>
                           <struct name="MclDma">
                              <setting name="Name" value="MclDma"/>
                              <setting name="MclEnableDma" value="false"/>
                           </struct>
                           <struct name="MclCache">
                              <setting name="Name" value="MclCache"/>
                              <setting name="MclEnableCache" value="false"/>
                           </struct>
                           <struct name="MclTrgMux">
                              <setting name="Name" value="MclTrgMux"/>
                              <setting name="MclEnableTrgMux" value="false"/>
                           </struct>
                           <struct name="MclEmiosCommon">
                              <setting name="Name" value="MclEmiosCommon"/>
                              <setting name="MclEnableEmiosCommon" value="true"/>
                           </struct>
                           <struct name="MclFlexioCommon">
                              <setting name="Name" value="MclFlexioCommon"/>
                              <setting name="MclEnableFlexioCommon" value="false"/>
                           </struct>
                           <struct name="MclLcuConfig">
                              <setting name="Name" value="MclLcuConfig"/>
                              <setting name="MclEnableLcu" value="false"/>
                              <setting name="MclEnableLcuSyncFunc" value="false"/>
                              <setting name="MclEnableLcuAsyncFunc" value="false"/>
                           </struct>
                        </struct>
                        <struct name="MclConfig">
                           <setting name="Name" value="MclConfig"/>
                           <array name="MclVirtualMemorySection"/>
                           <array name="dmaLogicInstance_ConfigType"/>
                           <array name="dmaLogicChannel_Type">
                              <struct name="0">
                                 <setting name="Name" value="dmaLogicChannel_Type_0"/>
                                 <setting name="dmaLogicChannel_LogicName" value="DMA_LOGIC_CH_0"/>
                                 <setting name="dmaLogicChannel_HwInstId" value="DMA_IP_HW_INST_0"/>
                                 <setting name="dmaLogicChannel_HwChId" value="DMA_IP_HW_CH_0"/>
                                 <setting name="dmaLogicChannel_InterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_ErrorInterruptCallback" value="NULL_PTR"/>
                                 <setting name="dmaLogicChannel_EcucPartitionRef" value="/EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0"/>
                                 <setting name="dmaLogicChannel_EnableGlobalConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableTransferConfig" value="false"/>
                                 <setting name="dmaLogicChannel_EnableScatterGather" value="false"/>
                                 <struct name="dmaLogicChannel_ConfigType">
                                    <setting name="Name" value="dmaLogicChannel_ConfigType"/>
                                    <struct name="dmaLogicChannel_GlobalConfigType">
                                       <setting name="Name" value="dmaLogicChannel_GlobalConfigType"/>
                                       <struct name="dmaLogicChannelConfig_GlobalControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalControlType"/>
                                          <setting name="dmaGlobalControl_enMasterIdReplication" value="false"/>
                                          <setting name="dmaGlobalControl_enBufferedWrites" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalRequestType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalRequestType"/>
                                          <setting name="dmaGlobalRequest_enDmaRequest" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalInterruptType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalInterruptType"/>
                                          <setting name="dmaGlobalInterrupt_enDmaErrorInterrupt" value="false"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_GlobalPriorityType">
                                          <setting name="Name" value="dmaLogicChannelConfig_GlobalPriorityType"/>
                                          <setting name="dmaGlobalPriority_GroupPriority" value="DMA_IP_GROUP_PRIO0"/>
                                          <setting name="dmaGlobalPriority_LevelPriority" value="DMA_IP_LEVEL_PRIO0"/>
                                          <setting name="dmaGlobalPriority_enPreemption" value="false"/>
                                          <setting name="dmaGlobalPriority_disPreempt" value="false"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_TransferConfigType">
                                       <setting name="Name" value="dmaLogicChannel_TransferConfigType"/>
                                       <struct name="dmaLogicChannelConfig_TransferControlType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferControlType"/>
                                          <setting name="dmaLogicChannelConfig_enDmaMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDmaHalfMajorInterrupt" value="false"/>
                                          <setting name="dmaLogicChannelConfig_disDmaAutoHwReq" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enEndOfPacketSignal" value="false"/>
                                          <setting name="dmaLogicChannelConfig_bandwidthControl" value="DMA_IP_BWC_ENGINE_NO_STALL"/>
                                          <setting name="dmaLogicChannelConfig_DestinationStoreAddressType" value=""/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferSourceType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferSourceType"/>
                                          <setting name="dmaLogicChannelConfig_SourceSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_SourceLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_SourceModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferDestinationType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferDestinationType"/>
                                          <setting name="dmaLogicChannelConfig_DestinationSignedOffsetType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_DestinationLastAddressAdjustmentType" value="0"/>
                                          <setting name="dmaTransferConfig_TransferSizeType" value="DMA_IP_TRANSFER_SIZE_1_BYTE"/>
                                          <setting name="dmaLogicChannelConfig_DestinationModuloType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMinorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMinorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enSourceOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_enDestinationOffset" value="false"/>
                                          <setting name="dmaLogicChannelConfig_OffsetValueType" value="0"/>
                                          <setting name="dmaLogicChannelConfig_enMinorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0"/>
                                          <setting name="dmaLogicChannelConfig_MinorLoopSizeType" value="0"/>
                                       </struct>
                                       <struct name="dmaLogicChannelConfig_TransferMajorLoopType">
                                          <setting name="Name" value="dmaLogicChannelConfig_TransferMajorLoopType"/>
                                          <setting name="dmaLogicChannelConfig_enMajorLoopLinkCh" value="false"/>
                                          <setting name="dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType" value="/Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0"/>
                                          <setting name="dmaLogicChannelConfig_MajorLoopCountType" value="0"/>
                                       </struct>
                                    </struct>
                                    <struct name="dmaLogicChannel_ScatterGatherConfigType">
                                       <setting name="Name" value="dmaLogicChannel_ScatterGatherConfigType"/>
                                       <array name="dmaLogicChannelConfig_ScatterGatherArrayType"/>
                                    </struct>
                                 </struct>
                              </struct>
                           </array>
                           <array name="trgmuxInstaceList">
                              <struct name="0">
                                 <setting name="Name" value="trgmuxInstaceList_0"/>
                                 <setting name="trgmuxHardwareInstance" value="TRGMUX_IP_HW_INST_0"/>
                              </struct>
                           </array>
                           <array name="trgmuxLogicGroup"/>
                           <array name="EmiosCommon">
                              <struct name="0">
                                 <setting name="Name" value="EmiosCommon_0"/>
                                 <setting name="EmiosMclInstances" value="EMIOS_0"/>
                                 <setting name="EmiosMclEnableFreezState" value="true"/>
                                 <setting name="EmiosMclEnableGlobalTimeBase" value="true"/>
                                 <setting name="EmiosMclClkDivVal" value="1"/>
                                 <array name="EmiosCommonEcucPartitionRef"/>
                                 <array name="EmiosMclMasterBus">
                                    <struct name="0">
                                       <setting name="Name" value="EmiosMclMasterBus_0"/>
                                       <setting name="EmiosMclMasterBusNumber" value="EMIOS_CH_23"/>
                                       <setting name="EmiosMclMasterBusModeType" value="MCB_UP_COUNTER"/>
                                       <setting name="EmiosMclDefaultPeriod" value="16777215"/>
                                       <setting name="EmiosMclFirstOffsetValue" value="0"/>
                                       <setting name="EmiosMclMasterBusPrescaler" value="DIV_1"/>
                                       <setting name="EmiosMclMasterBusAltPrescaler" value="DIV_1"/>
                                       <setting name="EmiosMclChannelAllowDebugMode" value="true"/>
                                       <setting name="EmiosMclPwmExclusiveAccess" value="false"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="FlexioCommon"/>
                           <array name="lcuConfiguration"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Platform" uuid="78e126de-da7c-44fc-814b-18c54d599e00" type="Platform" type_id="Platform" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Platform">
                        <setting name="Name" value="Platform"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="PlatformDevErrorDetect" value="true"/>
                           <setting name="PlatformIntmConfigurable" value="false"/>
                           <setting name="PlatformMcmConfigurable" value="false"/>
                           <setting name="PlatformMpuM7Configurable" value="false"/>
                           <setting name="PlatformIpAPIsAvailable" value="false"/>
                           <setting name="PlatformEnableUserModeSupport" value="false"/>
                           <setting name="PlatformMulticoreSupport" value="false"/>
                           <array name="PlatformEcucPartitionRef"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                        <array name="McmConfig"/>
                        <struct name="MPU_M7_Configuration">
                           <setting name="Name" value="MPU_M7_Configuration"/>
                           <array name="MPU_M7_ModuleConfig"/>
                        </struct>
                        <struct name="IntmConfig">
                           <setting name="Name" value="IntmConfig"/>
                           <array name="IntmGenericSettings"/>
                           <array name="IntmChannel">
                              <struct name="0">
                                 <setting name="Name" value="IntmChannel_0"/>
                                 <setting name="PlatformIntmChannelId" value="0"/>
                                 <setting name="InterruptMonitor" value="IntMonitor0"/>
                                 <setting name="MonitoredIrq" value="INT0_IRQn"/>
                                 <setting name="AcceptedLatency" value="0"/>
                                 <array name="PlatformIntmChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="IntmChannel_1"/>
                                 <setting name="PlatformIntmChannelId" value="1"/>
                                 <setting name="InterruptMonitor" value="IntMonitor1"/>
                                 <setting name="MonitoredIrq" value="INT1_IRQn"/>
                                 <setting name="AcceptedLatency" value="0"/>
                                 <array name="PlatformIntmChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="IntmChannel_2"/>
                                 <setting name="PlatformIntmChannelId" value="2"/>
                                 <setting name="InterruptMonitor" value="IntMonitor2"/>
                                 <setting name="MonitoredIrq" value="INT2_IRQn"/>
                                 <setting name="AcceptedLatency" value="0"/>
                                 <array name="PlatformIntmChannelEcucPartitionRef"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="IntmChannel_3"/>
                                 <setting name="PlatformIntmChannelId" value="3"/>
                                 <setting name="InterruptMonitor" value="IntMonitor3"/>
                                 <setting name="MonitoredIrq" value="INT3_IRQn"/>
                                 <setting name="AcceptedLatency" value="0"/>
                                 <array name="PlatformIntmChannelEcucPartitionRef"/>
                              </struct>
                           </array>
                        </struct>
                        <array name="IntCtrlConfig">
                           <struct name="0">
                              <setting name="Name" value="IntCtrlConfig"/>
                              <array name="PlatformIsrConfig">
                                 <struct name="0">
                                    <setting name="Name" value="PlatformIsrConfig_0"/>
                                    <setting name="IsrName" value="INT0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="PlatformIsrConfig_1"/>
                                    <setting name="IsrName" value="INT1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="2">
                                    <setting name="Name" value="PlatformIsrConfig_2"/>
                                    <setting name="IsrName" value="INT2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="3">
                                    <setting name="Name" value="PlatformIsrConfig_3"/>
                                    <setting name="IsrName" value="INT3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="4">
                                    <setting name="Name" value="PlatformIsrConfig_4"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH0_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="5">
                                    <setting name="Name" value="PlatformIsrConfig_5"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH2_CH3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="6">
                                    <setting name="Name" value="PlatformIsrConfig_6"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH4_CH5_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="7">
                                    <setting name="Name" value="PlatformIsrConfig_7"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH6_CH7_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="8">
                                    <setting name="Name" value="PlatformIsrConfig_8"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH8_CH9_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="9">
                                    <setting name="Name" value="PlatformIsrConfig_9"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH10_CH11_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="10">
                                    <setting name="Name" value="PlatformIsrConfig_10"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH12_CH13_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="11">
                                    <setting name="Name" value="PlatformIsrConfig_11"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH14_CH15_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="12">
                                    <setting name="Name" value="PlatformIsrConfig_12"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH16_CH17_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="13">
                                    <setting name="Name" value="PlatformIsrConfig_13"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH18_CH19_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="14">
                                    <setting name="Name" value="PlatformIsrConfig_14"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH20_CH21_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="15">
                                    <setting name="Name" value="PlatformIsrConfig_15"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH22_CH23_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="16">
                                    <setting name="Name" value="PlatformIsrConfig_16"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH24_CH25_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="17">
                                    <setting name="Name" value="PlatformIsrConfig_17"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH26_CH27_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="18">
                                    <setting name="Name" value="PlatformIsrConfig_18"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH28_CH29_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="19">
                                    <setting name="Name" value="PlatformIsrConfig_19"/>
                                    <setting name="IsrName" value="eDMA0_DMATCD_CH30_CH31_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="20">
                                    <setting name="Name" value="PlatformIsrConfig_20"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH0_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="21">
                                    <setting name="Name" value="PlatformIsrConfig_21"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH2_CH3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="22">
                                    <setting name="Name" value="PlatformIsrConfig_22"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH4_CH5_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="23">
                                    <setting name="Name" value="PlatformIsrConfig_23"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH6_CH7_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="24">
                                    <setting name="Name" value="PlatformIsrConfig_24"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH8_CH9_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="25">
                                    <setting name="Name" value="PlatformIsrConfig_25"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH10_CH11_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="26">
                                    <setting name="Name" value="PlatformIsrConfig_26"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH12_CH13_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="27">
                                    <setting name="Name" value="PlatformIsrConfig_27"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH14_CH15_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="28">
                                    <setting name="Name" value="PlatformIsrConfig_28"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH16_CH17_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="29">
                                    <setting name="Name" value="PlatformIsrConfig_29"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH18_CH19_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="30">
                                    <setting name="Name" value="PlatformIsrConfig_30"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH20_CH21_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="31">
                                    <setting name="Name" value="PlatformIsrConfig_31"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH22_CH23_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="32">
                                    <setting name="Name" value="PlatformIsrConfig_32"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH24_CH25_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="33">
                                    <setting name="Name" value="PlatformIsrConfig_33"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH26_CH27_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="34">
                                    <setting name="Name" value="PlatformIsrConfig_34"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH28_CH29_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="35">
                                    <setting name="Name" value="PlatformIsrConfig_35"/>
                                    <setting name="IsrName" value="eDMA1_DMATCD_CH30_CH31_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="36">
                                    <setting name="Name" value="PlatformIsrConfig_36"/>
                                    <setting name="IsrName" value="ERM_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="37">
                                    <setting name="Name" value="PlatformIsrConfig_37"/>
                                    <setting name="IsrName" value="ERM_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="38">
                                    <setting name="Name" value="PlatformIsrConfig_38"/>
                                    <setting name="IsrName" value="MCM_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="39">
                                    <setting name="Name" value="PlatformIsrConfig_39"/>
                                    <setting name="IsrName" value="STM0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="40">
                                    <setting name="Name" value="PlatformIsrConfig_40"/>
                                    <setting name="IsrName" value="STM1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="41">
                                    <setting name="Name" value="PlatformIsrConfig_41"/>
                                    <setting name="IsrName" value="SWT0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="42">
                                    <setting name="Name" value="PlatformIsrConfig_42"/>
                                    <setting name="IsrName" value="SWT1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="43">
                                    <setting name="Name" value="PlatformIsrConfig_43"/>
                                    <setting name="IsrName" value="SWT2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="44">
                                    <setting name="Name" value="PlatformIsrConfig_44"/>
                                    <setting name="IsrName" value="CTI0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="45">
                                    <setting name="Name" value="PlatformIsrConfig_45"/>
                                    <setting name="IsrName" value="CTI1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="46">
                                    <setting name="Name" value="PlatformIsrConfig_46"/>
                                    <setting name="IsrName" value="CTI2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="47">
                                    <setting name="Name" value="PlatformIsrConfig_47"/>
                                    <setting name="IsrName" value="FLASH_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="48">
                                    <setting name="Name" value="PlatformIsrConfig_48"/>
                                    <setting name="IsrName" value="FLASH_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="49">
                                    <setting name="Name" value="PlatformIsrConfig_49"/>
                                    <setting name="IsrName" value="FLASH_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="50">
                                    <setting name="Name" value="PlatformIsrConfig_50"/>
                                    <setting name="IsrName" value="RGM_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="51">
                                    <setting name="Name" value="PlatformIsrConfig_51"/>
                                    <setting name="IsrName" value="PMC_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="52">
                                    <setting name="Name" value="PlatformIsrConfig_52"/>
                                    <setting name="IsrName" value="SIUL_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="53">
                                    <setting name="Name" value="PlatformIsrConfig_53"/>
                                    <setting name="IsrName" value="SIUL_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="54">
                                    <setting name="Name" value="PlatformIsrConfig_54"/>
                                    <setting name="IsrName" value="SIUL_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="55">
                                    <setting name="Name" value="PlatformIsrConfig_55"/>
                                    <setting name="IsrName" value="SIUL_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="56">
                                    <setting name="Name" value="PlatformIsrConfig_56"/>
                                    <setting name="IsrName" value="eTPU_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="57">
                                    <setting name="Name" value="PlatformIsrConfig_57"/>
                                    <setting name="IsrName" value="eTPU_A_CH0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="58">
                                    <setting name="Name" value="PlatformIsrConfig_58"/>
                                    <setting name="IsrName" value="eTPU_A_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="59">
                                    <setting name="Name" value="PlatformIsrConfig_59"/>
                                    <setting name="IsrName" value="eTPU_A_CH2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="60">
                                    <setting name="Name" value="PlatformIsrConfig_60"/>
                                    <setting name="IsrName" value="EMIOS0_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="61">
                                    <setting name="Name" value="PlatformIsrConfig_61"/>
                                    <setting name="IsrName" value="EMIOS0_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="62">
                                    <setting name="Name" value="PlatformIsrConfig_62"/>
                                    <setting name="IsrName" value="EMIOS0_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="63">
                                    <setting name="Name" value="PlatformIsrConfig_63"/>
                                    <setting name="IsrName" value="EMIOS0_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="64">
                                    <setting name="Name" value="PlatformIsrConfig_64"/>
                                    <setting name="IsrName" value="EMIOS0_4_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="65">
                                    <setting name="Name" value="PlatformIsrConfig_65"/>
                                    <setting name="IsrName" value="EMIOS0_5_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="66">
                                    <setting name="Name" value="PlatformIsrConfig_66"/>
                                    <setting name="IsrName" value="SIPI1_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="67">
                                    <setting name="Name" value="PlatformIsrConfig_67"/>
                                    <setting name="IsrName" value="SIPI1_CH2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="68">
                                    <setting name="Name" value="PlatformIsrConfig_68"/>
                                    <setting name="IsrName" value="SIPI1_CH3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="69">
                                    <setting name="Name" value="PlatformIsrConfig_69"/>
                                    <setting name="IsrName" value="SIPI1_CH4_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="70">
                                    <setting name="Name" value="PlatformIsrConfig_70"/>
                                    <setting name="IsrName" value="SIPI1_Int1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="71">
                                    <setting name="Name" value="PlatformIsrConfig_71"/>
                                    <setting name="IsrName" value="SIPI1_Int2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="72">
                                    <setting name="Name" value="PlatformIsrConfig_72"/>
                                    <setting name="IsrName" value="SIPI1_Int3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="73">
                                    <setting name="Name" value="PlatformIsrConfig_73"/>
                                    <setting name="IsrName" value="DIGRF_Tx_int_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="74">
                                    <setting name="Name" value="PlatformIsrConfig_74"/>
                                    <setting name="IsrName" value="DIGRF_Tx_exc_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="75">
                                    <setting name="Name" value="PlatformIsrConfig_75"/>
                                    <setting name="IsrName" value="DIGRF_Rx_int_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="76">
                                    <setting name="Name" value="PlatformIsrConfig_76"/>
                                    <setting name="IsrName" value="DIGRF_Rx_exc_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="77">
                                    <setting name="Name" value="PlatformIsrConfig_77"/>
                                    <setting name="IsrName" value="DIGRF_ICLC_Rx_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="78">
                                    <setting name="Name" value="PlatformIsrConfig_78"/>
                                    <setting name="IsrName" value="eTPU_A_CH3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="79">
                                    <setting name="Name" value="PlatformIsrConfig_79"/>
                                    <setting name="IsrName" value="eTPU_A_CH4_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="80">
                                    <setting name="Name" value="PlatformIsrConfig_80"/>
                                    <setting name="IsrName" value="eTPU_A_CH5_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="81">
                                    <setting name="Name" value="PlatformIsrConfig_81"/>
                                    <setting name="IsrName" value="eTPU_A_CH6_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="82">
                                    <setting name="Name" value="PlatformIsrConfig_82"/>
                                    <setting name="IsrName" value="WKPU_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="83">
                                    <setting name="Name" value="PlatformIsrConfig_83"/>
                                    <setting name="IsrName" value="CMU0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="84">
                                    <setting name="Name" value="PlatformIsrConfig_84"/>
                                    <setting name="IsrName" value="CMU1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="85">
                                    <setting name="Name" value="PlatformIsrConfig_85"/>
                                    <setting name="IsrName" value="CMU2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="86">
                                    <setting name="Name" value="PlatformIsrConfig_86"/>
                                    <setting name="IsrName" value="BCTU0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="87">
                                    <setting name="Name" value="PlatformIsrConfig_87"/>
                                    <setting name="IsrName" value="BCTU1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="88">
                                    <setting name="Name" value="PlatformIsrConfig_88"/>
                                    <setting name="IsrName" value="eTPU_A_CH7_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="89">
                                    <setting name="Name" value="PlatformIsrConfig_89"/>
                                    <setting name="IsrName" value="eTPU_A_CH8_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="90">
                                    <setting name="Name" value="PlatformIsrConfig_90"/>
                                    <setting name="IsrName" value="eTPU_A_CH9_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="91">
                                    <setting name="Name" value="PlatformIsrConfig_91"/>
                                    <setting name="IsrName" value="LCU0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="92">
                                    <setting name="Name" value="PlatformIsrConfig_92"/>
                                    <setting name="IsrName" value="LCU1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="93">
                                    <setting name="Name" value="PlatformIsrConfig_93"/>
                                    <setting name="IsrName" value="eTPU_A_CH10_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="94">
                                    <setting name="Name" value="PlatformIsrConfig_94"/>
                                    <setting name="IsrName" value="eTPU_A_CH11_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="95">
                                    <setting name="Name" value="PlatformIsrConfig_95"/>
                                    <setting name="IsrName" value="PIT0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="96">
                                    <setting name="Name" value="PlatformIsrConfig_96"/>
                                    <setting name="IsrName" value="PIT1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="97">
                                    <setting name="Name" value="PlatformIsrConfig_97"/>
                                    <setting name="IsrName" value="PIT2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="98">
                                    <setting name="Name" value="PlatformIsrConfig_98"/>
                                    <setting name="IsrName" value="eTPU_A_CH12_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="99">
                                    <setting name="Name" value="PlatformIsrConfig_99"/>
                                    <setting name="IsrName" value="eTPU_A_CH13_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="100">
                                    <setting name="Name" value="PlatformIsrConfig_100"/>
                                    <setting name="IsrName" value="eTPU_A_CH14_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="101">
                                    <setting name="Name" value="PlatformIsrConfig_101"/>
                                    <setting name="IsrName" value="RTC_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="102">
                                    <setting name="Name" value="PlatformIsrConfig_102"/>
                                    <setting name="IsrName" value="eTPU_A_CH15_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="103">
                                    <setting name="Name" value="PlatformIsrConfig_103"/>
                                    <setting name="IsrName" value="eTPU_A_CH16_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="104">
                                    <setting name="Name" value="PlatformIsrConfig_104"/>
                                    <setting name="IsrName" value="EMAC_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="105">
                                    <setting name="Name" value="PlatformIsrConfig_105"/>
                                    <setting name="IsrName" value="EMAC_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="106">
                                    <setting name="Name" value="PlatformIsrConfig_106"/>
                                    <setting name="IsrName" value="EMAC_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="107">
                                    <setting name="Name" value="PlatformIsrConfig_107"/>
                                    <setting name="IsrName" value="EMAC_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="108">
                                    <setting name="Name" value="PlatformIsrConfig_108"/>
                                    <setting name="IsrName" value="FlexCAN0_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="109">
                                    <setting name="Name" value="PlatformIsrConfig_109"/>
                                    <setting name="IsrName" value="FlexCAN0_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="110">
                                    <setting name="Name" value="PlatformIsrConfig_110"/>
                                    <setting name="IsrName" value="FlexCAN0_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="111">
                                    <setting name="Name" value="PlatformIsrConfig_111"/>
                                    <setting name="IsrName" value="FlexCAN0_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="112">
                                    <setting name="Name" value="PlatformIsrConfig_112"/>
                                    <setting name="IsrName" value="FlexCAN1_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="113">
                                    <setting name="Name" value="PlatformIsrConfig_113"/>
                                    <setting name="IsrName" value="FlexCAN1_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="114">
                                    <setting name="Name" value="PlatformIsrConfig_114"/>
                                    <setting name="IsrName" value="FlexCAN1_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="115">
                                    <setting name="Name" value="PlatformIsrConfig_115"/>
                                    <setting name="IsrName" value="FlexCAN2_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="116">
                                    <setting name="Name" value="PlatformIsrConfig_116"/>
                                    <setting name="IsrName" value="FlexCAN2_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="117">
                                    <setting name="Name" value="PlatformIsrConfig_117"/>
                                    <setting name="IsrName" value="FlexCAN2_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="118">
                                    <setting name="Name" value="PlatformIsrConfig_118"/>
                                    <setting name="IsrName" value="FlexCAN3_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="119">
                                    <setting name="Name" value="PlatformIsrConfig_119"/>
                                    <setting name="IsrName" value="FlexCAN3_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="120">
                                    <setting name="Name" value="PlatformIsrConfig_120"/>
                                    <setting name="IsrName" value="FlexCAN4_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="121">
                                    <setting name="Name" value="PlatformIsrConfig_121"/>
                                    <setting name="IsrName" value="FlexCAN4_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="122">
                                    <setting name="Name" value="PlatformIsrConfig_122"/>
                                    <setting name="IsrName" value="FlexCAN5_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="123">
                                    <setting name="Name" value="PlatformIsrConfig_123"/>
                                    <setting name="IsrName" value="FlexCAN5_1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="124">
                                    <setting name="Name" value="PlatformIsrConfig_124"/>
                                    <setting name="IsrName" value="eTPU_A_CH17_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="125">
                                    <setting name="Name" value="PlatformIsrConfig_125"/>
                                    <setting name="IsrName" value="eTPU_A_CH18_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="126">
                                    <setting name="Name" value="PlatformIsrConfig_126"/>
                                    <setting name="IsrName" value="eTPU_A_CH19_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="127">
                                    <setting name="Name" value="PlatformIsrConfig_127"/>
                                    <setting name="IsrName" value="eTPU_A_CH20_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="128">
                                    <setting name="Name" value="PlatformIsrConfig_128"/>
                                    <setting name="IsrName" value="FlexCAN1_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="129">
                                    <setting name="Name" value="PlatformIsrConfig_129"/>
                                    <setting name="IsrName" value="FlexCAN2_3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="130">
                                    <setting name="Name" value="PlatformIsrConfig_130"/>
                                    <setting name="IsrName" value="FlexCAN3_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="131">
                                    <setting name="Name" value="PlatformIsrConfig_131"/>
                                    <setting name="IsrName" value="FlexCAN4_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="132">
                                    <setting name="Name" value="PlatformIsrConfig_132"/>
                                    <setting name="IsrName" value="FlexCAN5_2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="133">
                                    <setting name="Name" value="PlatformIsrConfig_133"/>
                                    <setting name="IsrName" value="eTPU_A_CH21_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="134">
                                    <setting name="Name" value="PlatformIsrConfig_134"/>
                                    <setting name="IsrName" value="eTPU_A_CH22_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="135">
                                    <setting name="Name" value="PlatformIsrConfig_135"/>
                                    <setting name="IsrName" value="eTPU_A_CH23_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="136">
                                    <setting name="Name" value="PlatformIsrConfig_136"/>
                                    <setting name="IsrName" value="SWG_0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="137">
                                    <setting name="Name" value="PlatformIsrConfig_137"/>
                                    <setting name="IsrName" value="eTPU_A_CH24_31_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="138">
                                    <setting name="Name" value="PlatformIsrConfig_138"/>
                                    <setting name="IsrName" value="FLEXIO_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="139">
                                    <setting name="Name" value="PlatformIsrConfig_139"/>
                                    <setting name="IsrName" value="LPUART0_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="140">
                                    <setting name="Name" value="PlatformIsrConfig_140"/>
                                    <setting name="IsrName" value="LPUART1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="141">
                                    <setting name="Name" value="PlatformIsrConfig_141"/>
                                    <setting name="IsrName" value="LPUART2_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="142">
                                    <setting name="Name" value="PlatformIsrConfig_142"/>
                                    <setting name="IsrName" value="LPUART3_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="143">
                                    <setting name="Name" value="PlatformIsrConfig_143"/>
                                    <setting name="IsrName" value="LPUART4_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="144">
                                    <setting name="Name" value="PlatformIsrConfig_144"/>
                                    <setting name="IsrName" value="LPUART5_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                                 <struct name="145">
                                    <setting name="Name" value="PlatformIsrConfig_145"/>
                                    <setting name="IsrName" value="eTPU_B_CH1_IRQn"/>
                                    <setting name="IsrEnabled" value="false"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="undefined_handler"/>
                                 </struct>
                              </array>
                              <array name="PlatformNvicEcucPartitionRef"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Port" uuid="88b885fa-19fc-4e85-bced-7324ffffbf67" type="Port" type_id="Port" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Port">
                        <setting name="Name" value="Port"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="true"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="PortGeneral">
                           <setting name="Name" value="PortGeneral"/>
                           <setting name="PortDevErrorDetect" value="true"/>
                           <setting name="SIUL2PortIPDevErrorDetect" value="false"/>
                           <setting name="PortSetPinDirectionApi" value="true"/>
                           <setting name="PortSetPinModeApi" value="true"/>
                           <setting name="PortVersionInfoApi" value="true"/>
                           <setting name="PortSetPinModeDoesNotTouchGpioLevel" value="false"/>
                           <setting name="PortSetAsUnusedPinApi" value="false"/>
                           <setting name="PortResetPinModeApi" value="false"/>
                           <setting name="PortEnableUserModeSupport" value="false"/>
                           <setting name="PortMulticoreSupport" value="false"/>
                           <setting name="PortTspcSupport" value="false"/>
                           <setting name="SignalInversionConfigEnable" value="false"/>
                           <setting name="VirtWrapperSupport" value="false"/>
                           <setting name="PortCodeSizeOptimization" value="false"/>
                           <array name="PortEcucPartitionRef"/>
                        </struct>
                        <struct name="PortConfigSet">
                           <setting name="Name" value="PortConfigSet"/>
                           <struct name="NotUsedPortPin">
                              <setting name="Name" value="NotUsedPortPin"/>
                              <setting name="PortPinPue" value="false"/>
                              <setting name="PortPinPus" value="false"/>
                              <setting name="PortPinDirection" value="PORT_PIN_IN"/>
                              <setting name="PortPinLevelValue" value="PORT_PIN_LEVEL_LOW"/>
                           </struct>
                           <array name="PortContainer">
                              <struct name="0">
                                 <setting name="Name" value="PortContainer_0"/>
                                 <array name="PortPin">
                                    <struct name="0">
                                       <setting name="Name" value="Digital_Output_LED_D35"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="1"/>
                                       <setting name="PortPinPcr" value="231"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Port_pin_For_EMIOS_0_CH_14"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="2"/>
                                       <setting name="PortPinPcr" value="95"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="3"/>
                                       <setting name="PortPinPcr" value="94"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Digital_Output_LED_D34"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="4"/>
                                       <setting name="PortPinPcr" value="232"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Port_pin_For_SIUL2_CH_29"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="5"/>
                                       <setting name="PortPinPcr" value="205"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel1"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="6"/>
                                       <setting name="PortPinPcr" value="200"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="Digital_Output_LED_D33"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="7"/>
                                       <setting name="PortPinPcr" value="233"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="Port_pin_For_WKPU_CH_51"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="8"/>
                                       <setting name="PortPinPcr" value="123"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="8">
                                       <setting name="Name" value="Port_pin_InputForIcuChannel2"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="9"/>
                                       <setting name="PortPinPcr" value="120"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <struct name="IGFSettings" quick_selection="Default">
                                          <setting name="Name" value="IGFSettings"/>
                                          <setting name="IGF_FGEN" value="false"/>
                                          <setting name="IGFChannel" value="PleaseSelect"/>
                                          <setting name="IGF_IMM" value="false"/>
                                          <setting name="IGF_PSSEL" value="PleaseSelect"/>
                                          <setting name="IGF_FPRE" value="0"/>
                                          <setting name="IGF_FFM" value="Bypass"/>
                                          <setting name="IGF_RFM" value="Bypass"/>
                                          <setting name="IGF_RTH" value="0"/>
                                          <setting name="IGF_FTH" value="0"/>
                                       </struct>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="UnTouchedPortPin">
                              <struct name="0">
                                 <setting name="Name" value="UnTouchedPortPin_0"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="4"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="UnTouchedPortPin_1"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="10"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="UnTouchedPortPin_2"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="68"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="UnTouchedPortPin_3"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="69"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="UnTouchedPortPin_4"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="5"/>
                              </struct>
                           </array>
                           <array name="UntouchedIMCR"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="124"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorApiInfix" value=""/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcu" uuid="9a2a8415-012a-4fe3-bdb4-815190d9a88c" type="Mcu" type_id="Mcu" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Mcu">
                        <setting name="Name" value="Mcu"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="McuGeneralConfiguration">
                           <setting name="Name" value="McuGeneralConfiguration"/>
                           <setting name="McuDevErrorDetect" value="false"/>
                           <setting name="McuVersionInfoApi" value="false"/>
                           <setting name="McuGetRamStateApi" value="false"/>
                           <setting name="McuInitClock" value="true"/>
                           <setting name="McuNoPll" value="false"/>
                           <setting name="McuEnterLowPowerMode" value="true"/>
                           <setting name="McuTimeout" value="50000"/>
                           <setting name="McuEnableUserModeSupport" value="false"/>
                           <setting name="McuPerformResetApi" value="false"/>
                           <setting name="McuCalloutBeforePerformReset" value="false"/>
                           <setting name="McuPerformResetCallout" value="NULL_PTR"/>
                           <array name="McuCmuNotification"/>
                           <setting name="McuAlternateResetIsrUsed" value="false"/>
                           <setting name="McuCmuErrorIsrUsed" value="false"/>
                           <setting name="McuVoltageErrorIsrUsed" value="false"/>
                           <array name="McuErrorIsrNotification"/>
                           <setting name="McuDisableRgmInit" value="false"/>
                           <setting name="McuDisablePmcInit" value="false"/>
                           <setting name="McuDisableRamWaitStatesConfig" value="false"/>
                           <setting name="McuDisableFlashWaitStatesConfig" value="false"/>
                           <array name="McuPrepareMemoryConfig"/>
                           <setting name="McuTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="McuRegisterValuesOptimization" value="DISABLED"/>
                           <array name="McuEcucPartitionRef"/>
                           <struct name="McuControlledClocksConfiguration">
                              <setting name="Name" value="McuControlledClocksConfiguration"/>
                              <setting name="McuFxoscUnderMcuControl" value="true"/>
                              <setting name="McuFircUnderMcuControl" value="true"/>
                              <setting name="McuSircUnderMcuControl" value="true"/>
                              <setting name="McuPll0UnderMcuControl" value="true"/>
                           </struct>
                        </struct>
                        <struct name="McuDebugConfiguration">
                           <setting name="Name" value="McuDebugConfiguration"/>
                           <setting name="McuDisableDemReportErrorStatus" value="true"/>
                           <setting name="McuGetSystemStateApi" value="false"/>
                           <setting name="McuGetPowerModeStateApi" value="false"/>
                           <setting name="McuGetPowerDomainApi" value="false"/>
                           <setting name="McuSscmGetMemConfigApi" value="false"/>
                           <setting name="McuSscmGetStatusApi" value="false"/>
                           <setting name="McuSscmGetUoptApi" value="false"/>
                           <setting name="McuGetMidrStructureApi" value="false"/>
                           <setting name="McuDisableCmuApi" value="true"/>
                           <setting name="McuEmiosConfigureGprenApi" value="false"/>
                           <setting name="McuGetClockFrequencyApi" value="false"/>
                        </struct>
                        <struct name="McuCoreControlConfiguration">
                           <setting name="Name" value="McuCoreControlConfiguration"/>
                           <setting name="McuCoreBootAddressControl" value="false"/>
                        </struct>
                        <struct name="McuPublishedInformation">
                           <setting name="Name" value="McuPublishedInformation"/>
                           <array name="McuResetReasonConf">
                              <struct name="0">
                                 <setting name="Name" value="MCU_POWER_ON_RESET"/>
                                 <setting name="McuResetReason" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="MCU_FCCU_FTR_RESET"/>
                                 <setting name="McuResetReason" value="1"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="MCU_STCU_URF_RESET"/>
                                 <setting name="McuResetReason" value="2"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="MCU_MC_RGM_FRE_RESET"/>
                                 <setting name="McuResetReason" value="3"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="MCU_FXOSC_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="4"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="MCU_PLL_LOL_RESET"/>
                                 <setting name="McuResetReason" value="5"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="MCU_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="6"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="MCU_AIPS_PLAT_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="7"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="MCU_HSE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="8"/>
                              </struct>
                              <struct name="9">
                                 <setting name="Name" value="MCU_SYS_DIV_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="9"/>
                              </struct>
                              <struct name="10">
                                 <setting name="Name" value="MCU_CM7_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="10"/>
                              </struct>
                              <struct name="11">
                                 <setting name="Name" value="MCU_HSE_TMPR_RST_RESET"/>
                                 <setting name="McuResetReason" value="11"/>
                              </struct>
                              <struct name="12">
                                 <setting name="Name" value="MCU_HSE_SNVS_RST_RESET"/>
                                 <setting name="McuResetReason" value="12"/>
                              </struct>
                              <struct name="13">
                                 <setting name="Name" value="MCU_SW_DEST_RESET"/>
                                 <setting name="McuResetReason" value="13"/>
                              </struct>
                              <struct name="14">
                                 <setting name="Name" value="MCU_DEBUG_DEST_RESET"/>
                                 <setting name="McuResetReason" value="14"/>
                              </struct>
                              <struct name="15">
                                 <setting name="Name" value="MCU_F_EXR_RESET"/>
                                 <setting name="McuResetReason" value="15"/>
                              </struct>
                              <struct name="16">
                                 <setting name="Name" value="MCU_FCCU_RST_RESET"/>
                                 <setting name="McuResetReason" value="16"/>
                              </struct>
                              <struct name="17">
                                 <setting name="Name" value="MCU_ST_DONE_RESET"/>
                                 <setting name="McuResetReason" value="17"/>
                              </struct>
                              <struct name="18">
                                 <setting name="Name" value="MCU_SWT0_RST_RESET"/>
                                 <setting name="McuResetReason" value="18"/>
                              </struct>
                              <struct name="19">
                                 <setting name="Name" value="MCU_SWT1_RST_RESET"/>
                                 <setting name="McuResetReason" value="19"/>
                              </struct>
                              <struct name="20">
                                 <setting name="Name" value="MCU_SWT2_RST_RESET"/>
                                 <setting name="McuResetReason" value="20"/>
                              </struct>
                              <struct name="21">
                                 <setting name="Name" value="MCU_JTAG_RST_RESET"/>
                                 <setting name="McuResetReason" value="21"/>
                              </struct>
                              <struct name="22">
                                 <setting name="Name" value="MCU_SWT3_RST_RESET"/>
                                 <setting name="McuResetReason" value="22"/>
                              </struct>
                              <struct name="23">
                                 <setting name="Name" value="MCU_PLL_AUX_RESET"/>
                                 <setting name="McuResetReason" value="23"/>
                              </struct>
                              <struct name="24">
                                 <setting name="Name" value="MCU_HSE_SWT_RST_RESET"/>
                                 <setting name="McuResetReason" value="24"/>
                              </struct>
                              <struct name="25">
                                 <setting name="Name" value="MCU_HSE_BOOT_RST_RESET"/>
                                 <setting name="McuResetReason" value="25"/>
                              </struct>
                              <struct name="26">
                                 <setting name="Name" value="MCU_SW_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="26"/>
                              </struct>
                              <struct name="27">
                                 <setting name="Name" value="MCU_DEBUG_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="27"/>
                              </struct>
                              <struct name="28">
                                 <setting name="Name" value="MCU_WAKEUP_REASON"/>
                                 <setting name="McuResetReason" value="28"/>
                              </struct>
                              <struct name="29">
                                 <setting name="Name" value="MCU_NO_RESET_REASON"/>
                                 <setting name="McuResetReason" value="29"/>
                              </struct>
                              <struct name="30">
                                 <setting name="Name" value="MCU_MULTIPLE_RESET_REASON"/>
                                 <setting name="McuResetReason" value="30"/>
                              </struct>
                              <struct name="31">
                                 <setting name="Name" value="MCU_RESET_UNDEFINED"/>
                                 <setting name="McuResetReason" value="31"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                        <struct name="McuModuleConfiguration">
                           <setting name="Name" value="McuModuleConfiguration"/>
                           <array name="McuResetSetting"/>
                           <setting name="McuClockSrcFailureNotification" value="DISABLED"/>
                           <array name="McuClockSettingConfig">
                              <struct name="0">
                                 <setting name="Name" value="McuClockSettingConfig_0"/>
                                 <setting name="Configuration" value="BOARD_BootClockRUN"/>
                                 <struct name="McuFIRC" quick_selection="Default">
                                    <setting name="Name" value="McuFIRC"/>
                                    <setting name="McuFircUnderMcuControl" value="true"/>
                                    <setting name="McuFircDivSel" value="Div_by_1"/>
                                    <setting name="McuFircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuSIRC" quick_selection="Default">
                                    <setting name="Name" value="McuSIRC"/>
                                    <setting name="McuSircUnderMcuControl" value="true"/>
                                    <setting name="McuSircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuFXOSC" quick_selection="Default">
                                    <setting name="Name" value="McuFXOSC"/>
                                    <setting name="McuFxoscUnderMcuControl" value="true"/>
                                    <setting name="McuFxoscPowerDownCtr" value="false"/>
                                    <setting name="McuFxoscBypass" value="false"/>
                                    <setting name="McuFxoscMainComparator" value="true"/>
                                 </struct>
                                 <struct name="McuCgm0SettingConfig">
                                    <setting name="Name" value="McuCgm0SettingConfig"/>
                                    <array name="McuCgm0PcsConfig">
                                       <struct name="0">
                                          <setting name="Name" value="McuCgm0PcsConfig_0"/>
                                          <setting name="McuClockPcfsUnderMcuControl" value="false"/>
                                          <setting name="McuPCS_Name" value="PCFS_8"/>
                                       </struct>
                                    </array>
                                    <struct name="McuCgm0ClockMux0">
                                       <setting name="Name" value="McuCgm0ClockMux0"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux0_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux0Div0_En" value="true"/>
                                       <setting name="McuClkMux0Div0Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div1_En" value="true"/>
                                       <setting name="McuClkMux0Div1Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div2_En" value="true"/>
                                       <setting name="McuClkMux0Div2Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div3_En" value="true"/>
                                       <setting name="McuClkMux0Div3Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div4_En" value="true"/>
                                       <setting name="McuClkMux0Div4Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div5_En" value="true"/>
                                       <setting name="McuClkMux0Div5Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div6_En" value="true"/>
                                       <setting name="McuClkMux0Div6Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div7_En" value="true"/>
                                       <setting name="McuClkMux0Div7Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux1" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux1"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux1_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux1Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux2" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux2"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux2_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux2Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux3" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux3"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux3_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux3Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux4" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux4"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux4_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux4Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux5" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux5"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux5_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux5Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux6" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux6"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux6_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux6Div0_En" value="false"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux7" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux7"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux7_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux7Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux8" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux8"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux8_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux8Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux9" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux9"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux9_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux9Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux10" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux10"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux10_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux10Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux11" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux11"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux11_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux11Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux13" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux13"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux13_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux13Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux15" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux15"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux15_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux15Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux16" quick_selection="Default">
                                       <setting name="Name" value="McuCgm0ClockMux16"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux16_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux16Div0_En" value="true"/>
                                    </struct>
                                 </struct>
                                 <struct name="McuRtcClockSelect" quick_selection="Default">
                                    <setting name="Name" value="McuRtcClockSelect"/>
                                    <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                    <setting name="McuRtc_Source" value="FIRC_CLK"/>
                                 </struct>
                                 <struct name="McuPll_0" quick_selection="Default">
                                    <setting name="Name" value="McuPll_0"/>
                                    <setting name="McuPLLUnderMcuControl" value="true"/>
                                    <setting name="McuPLLEnabled" value="false"/>
                                    <struct name="McuPll_Configuration" quick_selection="Default">
                                       <setting name="Name" value="McuPll_Configuration"/>
                                       <setting name="McuPllFmSscgbyp" value="true"/>
                                       <setting name="McuPllFmSpreadctl" value="Center_Spread"/>
                                       <setting name="McuPllFdSdmen" value="false"/>
                                       <setting name="McuPllFdSdm2" value="false"/>
                                       <setting name="McuPllFdSdm3" value="false"/>
                                       <setting name="McuPllOdiv0_En" value="false"/>
                                       <setting name="McuPllOdiv1_En" value="false"/>
                                    </struct>
                                    <struct name="McuPll_Parameter" quick_selection="Default">
                                       <setting name="Name" value="McuPll_Parameter"/>
                                    </struct>
                                 </struct>
                                 <array name="McuClkMonitor">
                                    <struct name="0">
                                       <setting name="Name" value="McuClkMonitor_0"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="false"/>
                                       <setting name="McuCmuName" value="CMU_FC_0_FXOSC_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="McuClkMonitor_1"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="false"/>
                                       <setting name="McuCmuName" value="CMU_FC_3_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="McuClkMonitor_2"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_4_AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="McuClkMonitor_3"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_5_HSE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="McuClkMonitor_4"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="false"/>
                                       <setting name="McuCmuName" value="CMU_FC_6_CM7_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                 </array>
                                 <array name="McuClockReferencePoint">
                                    <struct name="0">
                                       <setting name="Name" value="McuClockReferencePoint_0"/>
                                       <setting name="McuClockFrequencySelect" value="CORE_CLK"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="McuDemEventParameterRefs"/>
                           <array name="McuModeSettingConf">
                              <struct name="0">
                                 <setting name="Name" value="McuModeSettingConf_0"/>
                                 <setting name="McuMode" value="0"/>
                                 <setting name="McuPowerMode" value="RUN"/>
                                 <setting name="McuMainCoreSelect" value="CM7_0"/>
                                 <setting name="McuCoreLockStepEnable" value="false"/>
                                 <setting name="McuEnableSleepOnExit" value="false"/>
                                 <struct name="McuPartitionConfiguration">
                                    <setting name="Name" value="McuPartitionConfiguration"/>
                                    <struct name="McuPartition0Config">
                                       <setting name="Name" value="McuPartition0Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="false"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                       <struct name="McuCore0Configuration">
                                          <setting name="Name" value="McuCore0Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                       <struct name="McuCore1Configuration">
                                          <setting name="Name" value="McuCore1Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                       <struct name="McuCore4Configuration">
                                          <setting name="Name" value="McuCore4Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                    </struct>
                                    <struct name="McuPartition1Config">
                                       <setting name="Name" value="McuPartition1Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb3UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition2Config">
                                       <setting name="Name" value="McuPartition2Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition3Config">
                                       <setting name="Name" value="McuPartition3Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <array name="McuPeripheral">
                                       <struct name="0">
                                          <setting name="Name" value="McuPeripheral_0"/>
                                          <setting name="McuPeripheralName" value="ERM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="1">
                                          <setting name="Name" value="McuPeripheral_1"/>
                                          <setting name="McuPeripheralName" value="eDMA_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="2">
                                          <setting name="Name" value="McuPeripheral_2"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="3">
                                          <setting name="Name" value="McuPeripheral_3"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="4">
                                          <setting name="Name" value="McuPeripheral_4"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="5">
                                          <setting name="Name" value="McuPeripheral_5"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="6">
                                          <setting name="Name" value="McuPeripheral_6"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="7">
                                          <setting name="Name" value="McuPeripheral_7"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="8">
                                          <setting name="Name" value="McuPeripheral_8"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="9">
                                          <setting name="Name" value="McuPeripheral_9"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="10">
                                          <setting name="Name" value="McuPeripheral_10"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="11">
                                          <setting name="Name" value="McuPeripheral_11"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="12">
                                          <setting name="Name" value="McuPeripheral_12"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="13">
                                          <setting name="Name" value="McuPeripheral_13"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="14">
                                          <setting name="Name" value="McuPeripheral_14"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="15">
                                          <setting name="Name" value="McuPeripheral_15"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="16">
                                          <setting name="Name" value="McuPeripheral_16"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="17">
                                          <setting name="Name" value="McuPeripheral_17"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="18">
                                          <setting name="Name" value="McuPeripheral_18"/>
                                          <setting name="McuPeripheralName" value="TRGMUX"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="19">
                                          <setting name="Name" value="McuPeripheral_19"/>
                                          <setting name="McuPeripheralName" value="BCTU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="20">
                                          <setting name="Name" value="McuPeripheral_20"/>
                                          <setting name="McuPeripheralName" value="eMIOS0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="21">
                                          <setting name="Name" value="McuPeripheral_21"/>
                                          <setting name="McuPeripheralName" value="LCU0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="22">
                                          <setting name="Name" value="McuPeripheral_22"/>
                                          <setting name="McuPeripheralName" value="LCU1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="23">
                                          <setting name="Name" value="McuPeripheral_23"/>
                                          <setting name="McuPeripheralName" value="ADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="24">
                                          <setting name="Name" value="McuPeripheral_24"/>
                                          <setting name="McuPeripheralName" value="ADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="25">
                                          <setting name="Name" value="McuPeripheral_25"/>
                                          <setting name="McuPeripheralName" value="ADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="26">
                                          <setting name="Name" value="McuPeripheral_26"/>
                                          <setting name="McuPeripheralName" value="ADC_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ43"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="27">
                                          <setting name="Name" value="McuPeripheral_27"/>
                                          <setting name="McuPeripheralName" value="PIT0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="28">
                                          <setting name="Name" value="McuPeripheral_28"/>
                                          <setting name="McuPeripheralName" value="PIT1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="29">
                                          <setting name="Name" value="McuPeripheral_29"/>
                                          <setting name="McuPeripheralName" value="MUA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ46"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="30">
                                          <setting name="Name" value="McuPeripheral_30"/>
                                          <setting name="McuPeripheralName" value="MUB"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="31">
                                          <setting name="Name" value="McuPeripheral_31"/>
                                          <setting name="McuPeripheralName" value="eDMA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="32">
                                          <setting name="Name" value="McuPeripheral_32"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="33">
                                          <setting name="Name" value="McuPeripheral_33"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="34">
                                          <setting name="Name" value="McuPeripheral_34"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="35">
                                          <setting name="Name" value="McuPeripheral_35"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="36">
                                          <setting name="Name" value="McuPeripheral_36"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="37">
                                          <setting name="Name" value="McuPeripheral_37"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="38">
                                          <setting name="Name" value="McuPeripheral_38"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="39">
                                          <setting name="Name" value="McuPeripheral_39"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="40">
                                          <setting name="Name" value="McuPeripheral_40"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="41">
                                          <setting name="Name" value="McuPeripheral_41"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="42">
                                          <setting name="Name" value="McuPeripheral_42"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="43">
                                          <setting name="Name" value="McuPeripheral_43"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="44">
                                          <setting name="Name" value="McuPeripheral_44"/>
                                          <setting name="McuPeripheralName" value="SDA_AP"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="45">
                                          <setting name="Name" value="McuPeripheral_45"/>
                                          <setting name="McuPeripheralName" value="ERM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="46">
                                          <setting name="Name" value="McuPeripheral_46"/>
                                          <setting name="McuPeripheralName" value="MSCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="47">
                                          <setting name="Name" value="McuPeripheral_47"/>
                                          <setting name="McuPeripheralName" value="SWT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="48">
                                          <setting name="Name" value="McuPeripheral_48"/>
                                          <setting name="McuPeripheralName" value="STM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="49">
                                          <setting name="Name" value="McuPeripheral_49"/>
                                          <setting name="McuPeripheralName" value="INTM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ31"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="50">
                                          <setting name="Name" value="McuPeripheral_50"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="51">
                                          <setting name="Name" value="McuPeripheral_51"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="52">
                                          <setting name="Name" value="McuPeripheral_52"/>
                                          <setting name="McuPeripheralName" value="RTC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="53">
                                          <setting name="Name" value="McuPeripheral_53"/>
                                          <setting name="McuPeripheralName" value="SIUL_VIRTWRAPPER_PDAC3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="54">
                                          <setting name="Name" value="McuPeripheral_54"/>
                                          <setting name="McuPeripheralName" value="WKPU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="55">
                                          <setting name="Name" value="McuPeripheral_55"/>
                                          <setting name="McuPeripheralName" value="CMUs"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="56">
                                          <setting name="Name" value="McuPeripheral_56"/>
                                          <setting name="McuPeripheralName" value="FXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="57">
                                          <setting name="Name" value="McuPeripheral_57"/>
                                          <setting name="McuPeripheralName" value="PLL"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="58">
                                          <setting name="Name" value="McuPeripheral_58"/>
                                          <setting name="McuPeripheralName" value="PIT2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="59">
                                          <setting name="Name" value="McuPeripheral_59"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="60">
                                          <setting name="Name" value="McuPeripheral_60"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="61">
                                          <setting name="Name" value="McuPeripheral_61"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="62">
                                          <setting name="Name" value="McuPeripheral_62"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="63">
                                          <setting name="Name" value="McuPeripheral_63"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="64">
                                          <setting name="Name" value="McuPeripheral_64"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ70"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="65">
                                          <setting name="Name" value="McuPeripheral_65"/>
                                          <setting name="McuPeripheralName" value="FlexIO"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ73"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="66">
                                          <setting name="Name" value="McuPeripheral_66"/>
                                          <setting name="McuPeripheralName" value="LPUART_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ74"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="67">
                                          <setting name="Name" value="McuPeripheral_67"/>
                                          <setting name="McuPeripheralName" value="LPUART_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ75"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="68">
                                          <setting name="Name" value="McuPeripheral_68"/>
                                          <setting name="McuPeripheralName" value="LPUART_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ76"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="69">
                                          <setting name="Name" value="McuPeripheral_69"/>
                                          <setting name="McuPeripheralName" value="LPUART_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ77"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="70">
                                          <setting name="Name" value="McuPeripheral_70"/>
                                          <setting name="McuPeripheralName" value="LPI2C_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ84"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="71">
                                          <setting name="Name" value="McuPeripheral_71"/>
                                          <setting name="McuPeripheralName" value="LPI2C_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ85"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="72">
                                          <setting name="Name" value="McuPeripheral_72"/>
                                          <setting name="McuPeripheralName" value="LPSPI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ86"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="73">
                                          <setting name="Name" value="McuPeripheral_73"/>
                                          <setting name="McuPeripheralName" value="LPSPI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ87"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="74">
                                          <setting name="Name" value="McuPeripheral_74"/>
                                          <setting name="McuPeripheralName" value="LPSPI_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ88"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="75">
                                          <setting name="Name" value="McuPeripheral_75"/>
                                          <setting name="McuPeripheralName" value="LPSPI_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ89"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="76">
                                          <setting name="Name" value="McuPeripheral_76"/>
                                          <setting name="McuPeripheralName" value="LPCMP_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ92"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="77">
                                          <setting name="Name" value="McuPeripheral_77"/>
                                          <setting name="McuPeripheralName" value="LPCMP_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ93"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="78">
                                          <setting name="Name" value="McuPeripheral_78"/>
                                          <setting name="McuPeripheralName" value="TMU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ95"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="79">
                                          <setting name="Name" value="McuPeripheral_79"/>
                                          <setting name="McuPeripheralName" value="CRC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ96"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="80">
                                          <setting name="Name" value="McuPeripheral_80"/>
                                          <setting name="McuPeripheralName" value="STCU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ104"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="81">
                                          <setting name="Name" value="McuPeripheral_81"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="82">
                                          <setting name="Name" value="McuPeripheral_82"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="83">
                                          <setting name="Name" value="McuPeripheral_83"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="84">
                                          <setting name="Name" value="McuPeripheral_84"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="85">
                                          <setting name="Name" value="McuPeripheral_85"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="86">
                                          <setting name="Name" value="McuPeripheral_86"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="87">
                                          <setting name="Name" value="McuPeripheral_87"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="88">
                                          <setting name="Name" value="McuPeripheral_88"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="89">
                                          <setting name="Name" value="McuPeripheral_89"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="90">
                                          <setting name="Name" value="McuPeripheral_90"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="91">
                                          <setting name="Name" value="McuPeripheral_91"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="92">
                                          <setting name="Name" value="McuPeripheral_92"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="93">
                                          <setting name="Name" value="McuPeripheral_93"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="94">
                                          <setting name="Name" value="McuPeripheral_94"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="95">
                                          <setting name="Name" value="McuPeripheral_95"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="96">
                                          <setting name="Name" value="McuPeripheral_96"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="97">
                                          <setting name="Name" value="McuPeripheral_97"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="98">
                                          <setting name="Name" value="McuPeripheral_98"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="99">
                                          <setting name="Name" value="McuPeripheral_99"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ22"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="100">
                                          <setting name="Name" value="McuPeripheral_100"/>
                                          <setting name="McuPeripheralName" value="eDMA_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="101">
                                          <setting name="Name" value="McuPeripheral_101"/>
                                          <setting name="McuPeripheralName" value="SEMA42"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="102">
                                          <setting name="Name" value="McuPeripheral_102"/>
                                          <setting name="McuPeripheralName" value="SWT_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ27"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="103">
                                          <setting name="Name" value="McuPeripheral_103"/>
                                          <setting name="McuPeripheralName" value="SWT_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="104">
                                          <setting name="Name" value="McuPeripheral_104"/>
                                          <setting name="McuPeripheralName" value="STM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="105">
                                          <setting name="Name" value="McuPeripheral_105"/>
                                          <setting name="McuPeripheralName" value="STM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ30"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="106">
                                          <setting name="Name" value="McuPeripheral_106"/>
                                          <setting name="McuPeripheralName" value="EMAC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="107">
                                          <setting name="Name" value="McuPeripheral_107"/>
                                          <setting name="McuPeripheralName" value="LPSPI_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="108">
                                          <setting name="Name" value="McuPeripheral_108"/>
                                          <setting name="McuPeripheralName" value="LPSPI_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="109">
                                          <setting name="Name" value="McuPeripheral_109"/>
                                          <setting name="McuPeripheralName" value="QuadSPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="110">
                                          <setting name="Name" value="McuPeripheral_110"/>
                                          <setting name="McuPeripheralName" value="SIPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ60"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="111">
                                          <setting name="Name" value="McuPeripheral_111"/>
                                          <setting name="McuPeripheralName" value="LFAST"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ61"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="112">
                                          <setting name="Name" value="McuPeripheral_112"/>
                                          <setting name="McuPeripheralName" value="LPUART_MSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="113">
                                          <setting name="Name" value="McuPeripheral_113"/>
                                          <setting name="McuPeripheralName" value="DSPI_MSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="114">
                                          <setting name="Name" value="McuPeripheral_114"/>
                                          <setting name="McuPeripheralName" value="EIM0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="115">
                                          <setting name="Name" value="McuPeripheral_115"/>
                                          <setting name="McuPeripheralName" value="EIM1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="116">
                                          <setting name="Name" value="McuPeripheral_116"/>
                                          <setting name="McuPeripheralName" value="EIM2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="117">
                                          <setting name="Name" value="McuPeripheral_117"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ0"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="118">
                                          <setting name="Name" value="McuPeripheral_118"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ1"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="119">
                                          <setting name="Name" value="McuPeripheral_119"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ2"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="120">
                                          <setting name="Name" value="McuPeripheral_120"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="121">
                                          <setting name="Name" value="McuPeripheral_121"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="122">
                                          <setting name="Name" value="McuPeripheral_122"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="123">
                                          <setting name="Name" value="McuPeripheral_123"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="124">
                                          <setting name="Name" value="McuPeripheral_124"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="125">
                                          <setting name="Name" value="McuPeripheral_125"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="126">
                                          <setting name="Name" value="McuPeripheral_126"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="127">
                                          <setting name="Name" value="McuPeripheral_127"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="128">
                                          <setting name="Name" value="McuPeripheral_128"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="129">
                                          <setting name="Name" value="McuPeripheral_129"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="130">
                                          <setting name="Name" value="McuPeripheral_130"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="131">
                                          <setting name="Name" value="McuPeripheral_131"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="132">
                                          <setting name="Name" value="McuPeripheral_132"/>
                                          <setting name="McuPeripheralName" value="eDMA_1_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="133">
                                          <setting name="Name" value="McuPeripheral_133"/>
                                          <setting name="McuPeripheralName" value="eTPU_AB_Registers"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="134">
                                          <setting name="Name" value="McuPeripheral_134"/>
                                          <setting name="McuPeripheralName" value="eTPU_RAM_SDM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="135">
                                          <setting name="Name" value="McuPeripheral_135"/>
                                          <setting name="McuPeripheralName" value="eTPU_RAM_Mirror"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="136">
                                          <setting name="Name" value="McuPeripheral_136"/>
                                          <setting name="McuPeripheralName" value="eTPU_Code_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="137">
                                          <setting name="Name" value="McuPeripheral_137"/>
                                          <setting name="McuPeripheralName" value="eTPU_Code_RAM_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ37"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="138">
                                          <setting name="Name" value="McuPeripheral_138"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="139">
                                          <setting name="Name" value="McuPeripheral_139"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="140">
                                          <setting name="Name" value="McuPeripheral_140"/>
                                          <setting name="McuPeripheralName" value="Input_Glitch_Filter_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="141">
                                          <setting name="Name" value="McuPeripheral_141"/>
                                          <setting name="McuPeripheralName" value="Enhanced_FlexPWM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ46"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="142">
                                          <setting name="Name" value="McuPeripheral_142"/>
                                          <setting name="McuPeripheralName" value="Enhanced_FlexPWM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="143">
                                          <setting name="Name" value="McuPeripheral_143"/>
                                          <setting name="McuPeripheralName" value="TRGMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="144">
                                          <setting name="Name" value="McuPeripheral_144"/>
                                          <setting name="McuPeripheralName" value="BCTU_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ49"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="145">
                                          <setting name="Name" value="McuPeripheral_145"/>
                                          <setting name="McuPeripheralName" value="SWG_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ50"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="146">
                                          <setting name="Name" value="McuPeripheral_146"/>
                                          <setting name="McuPeripheralName" value="SWG_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="147">
                                          <setting name="Name" value="McuPeripheral_147"/>
                                          <setting name="McuPeripheralName" value="ADC_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ52"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="148">
                                          <setting name="Name" value="McuPeripheral_148"/>
                                          <setting name="McuPeripheralName" value="ADC_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="149">
                                          <setting name="Name" value="McuPeripheral_149"/>
                                          <setting name="McuPeripheralName" value="ADC_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ54"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="150">
                                          <setting name="Name" value="McuPeripheral_150"/>
                                          <setting name="McuPeripheralName" value="Coolflux_DSP16L"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ55"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="151">
                                          <setting name="Name" value="McuPeripheral_151"/>
                                          <setting name="McuPeripheralName" value="Coolflux_I_RAM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="152">
                                          <setting name="Name" value="McuPeripheral_152"/>
                                          <setting name="McuPeripheralName" value="Coolflux_I_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ57"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="153">
                                          <setting name="Name" value="McuPeripheral_153"/>
                                          <setting name="McuPeripheralName" value="Coolflux_D_RAM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ58"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="154">
                                          <setting name="Name" value="McuPeripheral_154"/>
                                          <setting name="McuPeripheralName" value="Coolflux_D_RAM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ59"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="155">
                                          <setting name="Name" value="McuPeripheral_155"/>
                                          <setting name="McuPeripheralName" value="SDADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ61"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="156">
                                          <setting name="Name" value="McuPeripheral_156"/>
                                          <setting name="McuPeripheralName" value="SDADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ62"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="157">
                                          <setting name="Name" value="McuPeripheral_157"/>
                                          <setting name="McuPeripheralName" value="SDADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="158">
                                          <setting name="Name" value="McuPeripheral_158"/>
                                          <setting name="McuPeripheralName" value="SDADC_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB2_REQ64"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="159">
                                          <setting name="Name" value="McuPeripheral_159"/>
                                          <setting name="McuPeripheralName" value="adc_bist"/>
                                          <setting name="McuModeEntrySlot" value="PRTN3_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="McuDcmGprConfiguration">
                                    <setting name="Name" value="McuDcmGprConfiguration"/>
                                    <setting name="McuDcmGprUnderMcuControl" value="false"/>
                                    <setting name="McuBootBaseAddress" value="0"/>
                                    <setting name="McuSIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuFIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuDCM_SCAN_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuGlobalPadkeepingEnable" value="false"/>
                                 </struct>
                              </struct>
                           </array>
                           <array name="McuRamSectorSettingConf"/>
                           <struct name="McuResetConfig">
                              <setting name="Name" value="McuResetConfig"/>
                              <setting name="McuResetType" value="FunctionalReset"/>
                              <setting name="McuFuncResetEscThreshold" value="15"/>
                              <setting name="McuDestResetEscThreshold" value="0"/>
                              <struct name="McuResetSourcesConfig">
                                 <setting name="Name" value="McuResetSourcesConfig"/>
                                 <struct name="McuFCCU_RST_ResetSource">
                                    <setting name="Name" value="McuFCCU_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT0_RST_ResetSource">
                                    <setting name="Name" value="McuSWT0_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT1_RST_ResetSource">
                                    <setting name="Name" value="McuSWT1_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT2_RST_ResetSource">
                                    <setting name="Name" value="McuSWT2_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuJTAG_RST_ResetSource">
                                    <setting name="Name" value="McuJTAG_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuDEBUG_FUNC_ResetSource">
                                    <setting name="Name" value="McuDEBUG_FUNC_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                              </struct>
                           </struct>
                           <struct name="McuPowerControl">
                              <setting name="Name" value="McuPowerControl"/>
                              <struct name="McuPMC_Config">
                                 <setting name="Name" value="McuPMC_Config"/>
                                 <setting name="McuLVDIEEnable" value="false"/>
                                 <setting name="McuHVDIEEnable" value="false"/>
                                 <setting name="McuLMSMPSENEnable" value="true"/>
                                 <setting name="McuLVRBLPENEnable" value="false"/>
                                 <setting name="McuLPM25ENEnable" value="false"/>
                                 <setting name="McuSMPSConfSelect" value="0"/>
                                 <setting name="McuSMPSPeriod" value="0"/>
                                 <setting name="McuSMPSOnTime3V" value="0"/>
                                 <setting name="McuSMPSOnTime5V" value="0"/>
                                 <setting name="McuSMPSLPM15EN" value="false"/>
                                 <setting name="McuSMPSDitherEn" value="false"/>
                                 <setting name="McuSMPSDitherConf" value="0"/>
                              </struct>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="8025165c-ff34-4391-a4cf-79e0b0033579" type_id="system">
               <config_set_global name="SystemModel">
                  <setting name="Name" value="SystemModel"/>
                  <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
                  <setting name="EcvdOutputPath" value=""/>
                  <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
                  <setting name="SyncFunctionalGroups" value="true"/>
                  <setting name="IgnoreComponentSuffix" value="true"/>
                  <setting name="ComponentGenerationMethod" value="FunctionalGroups"/>
                  <setting name="DefaultFunctionalGroup" value="VS_0"/>
                  <struct name="PostBuildSelectable" quick_selection="Default">
                     <setting name="Name" value="PostBuildSelectable"/>
                     <array name="PredefinedVariants">
                        <struct name="0">
                           <setting name="Name" value="BOARD_InitPeripherals"/>
                           <setting name="Path" value="/system/SystemModel/PostBuildSelectable/BOARD_InitPeripherals"/>
                           <array name="PostBuildVariantCriterionValues"/>
                        </struct>
                     </array>
                  </struct>
                  <struct name="Criterions" quick_selection="Default">
                     <setting name="Name" value="Criterions"/>
                     <array name="PostBuildVariantCriterions"/>
                  </struct>
               </config_set_global>
            </component>
         </components>
      </periphs>
   </tools>
</configuration>