//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_89
.address_size 64

	// .globl	triton__0d1d2d3d45de
.extern .shared .align 1 .b8 global_smem[];

.visible .entry triton__0d1d2d3d45de(
	.param .u64 triton__0d1d2d3d45de_param_0,
	.param .u64 triton__0d1d2d3d45de_param_1,
	.param .u64 triton__0d1d2d3d45de_param_2,
	.param .u64 triton__0d1d2d3d45de_param_3,
	.param .u32 triton__0d1d2d3d45de_param_4,
	.param .u32 triton__0d1d2d3d45de_param_5
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<65>;
	.reg .b32 	%r<144>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<26>;
	.loc	1 20 0
$L__func_begin0:
	.loc	1 20 0

	ld.param.u64 	%rd12, [triton__0d1d2d3d45de_param_0];
	ld.param.u64 	%rd13, [triton__0d1d2d3d45de_param_1];
$L__tmp0:
	.loc	1 24 44
	mov.u32 	%r16, %tid.x;
	and.b32  	%r17, %r16, 31;
	ld.param.u64 	%rd14, [triton__0d1d2d3d45de_param_2];
	ld.param.u64 	%rd15, [triton__0d1d2d3d45de_param_3];
	bfe.u32 	%r18, %r16, 5, 2;
	bfe.u32 	%r19, %r16, 2, 3;
	shl.b32 	%r20, %r18, 3;
	or.b32  	%r21, %r20, %r19;
	.loc	1 27 44
	shl.b32 	%r22, %r16, 3;
	and.b32  	%r23, %r22, 24;
	.loc	1 23 28
	mov.u32 %r1, %ctaid.y;
	.loc	1 23 48
	mov.u32 %r2, %ctaid.z;
	.loc	1 23 53
	add.s32 	%r24, %r2, 1;
	.loc	1 23 58
	mul.lo.s32 	%r25, %r1, %r24;
	shl.b32 	%r26, %r25, 5;
	.loc	1 24 23
	or.b32  	%r27, %r26, %r21;
	or.b32  	%r28, %r26, %r18;
	or.b32  	%r29, %r28, 4;
	or.b32  	%r30, %r28, 8;
	or.b32  	%r31, %r28, 12;
	or.b32  	%r32, %r28, 16;
	or.b32  	%r33, %r28, 20;
	or.b32  	%r34, %r28, 24;
	or.b32  	%r35, %r28, 28;
	.loc	1 25 21
	setp.lt.s32 	%p12, %r27, 14850;
	setp.lt.s32 	%p13, %r28, 14850;
	setp.lt.s32 	%p14, %r29, 14850;
	setp.lt.s32 	%p15, %r30, 14850;
	setp.lt.s32 	%p16, %r31, 14850;
	setp.lt.s32 	%p17, %r32, 14850;
	setp.lt.s32 	%p18, %r33, 14850;
	setp.lt.s32 	%p19, %r34, 14850;
	setp.lt.s32 	%p20, %r35, 14850;
	.loc	1 26 28
	mov.u32 %r3, %ctaid.x;
	.loc	1 26 33
	shl.b32 	%r36, %r3, 5;
	.loc	1 27 23
	or.b32  	%r37, %r36, %r23;
	or.b32  	%r38, %r36, %r17;
	.loc	1 28 21
	setp.lt.s32 	%p2, %r37, 320;
	setp.lt.s32 	%p21, %r38, 320;
	.loc	1 32 20
	mul.hi.s32 	%r40, %r28, -1037155065;
	mad.lo.s32 	%r41, %r28, 1, %r40;
	shr.u32 	%r42, %r41, 31;
	shr.s32 	%r43, %r41, 9;
	add.s32 	%r44, %r43, %r42;
	mul.lo.s32 	%r45, %r44, 675;
	sub.s32 	%r46, %r28, %r45;
	mul.hi.s32 	%r48, %r29, -1037155065;
	mad.lo.s32 	%r49, %r29, 1, %r48;
	shr.u32 	%r50, %r49, 31;
	shr.s32 	%r51, %r49, 9;
	add.s32 	%r52, %r51, %r50;
	mul.lo.s32 	%r53, %r52, 675;
	sub.s32 	%r54, %r29, %r53;
	mul.hi.s32 	%r56, %r30, -1037155065;
	mad.lo.s32 	%r57, %r30, 1, %r56;
	shr.u32 	%r58, %r57, 31;
	shr.s32 	%r59, %r57, 9;
	add.s32 	%r60, %r59, %r58;
	mul.lo.s32 	%r61, %r60, 675;
	sub.s32 	%r62, %r30, %r61;
	mul.hi.s32 	%r64, %r31, -1037155065;
	mad.lo.s32 	%r65, %r31, 1, %r64;
	shr.u32 	%r66, %r65, 31;
	shr.s32 	%r67, %r65, 9;
	add.s32 	%r68, %r67, %r66;
	mul.lo.s32 	%r69, %r68, 675;
	sub.s32 	%r70, %r31, %r69;
	mul.hi.s32 	%r72, %r32, -1037155065;
	mad.lo.s32 	%r73, %r32, 1, %r72;
	shr.u32 	%r74, %r73, 31;
	shr.s32 	%r75, %r73, 9;
	add.s32 	%r76, %r75, %r74;
	mul.lo.s32 	%r77, %r76, 675;
	sub.s32 	%r78, %r32, %r77;
	mul.hi.s32 	%r80, %r33, -1037155065;
	mad.lo.s32 	%r81, %r33, 1, %r80;
	shr.u32 	%r82, %r81, 31;
	shr.s32 	%r83, %r81, 9;
	add.s32 	%r84, %r83, %r82;
	mul.lo.s32 	%r85, %r84, 675;
	sub.s32 	%r86, %r33, %r85;
	mul.hi.s32 	%r88, %r34, -1037155065;
	mad.lo.s32 	%r89, %r34, 1, %r88;
	shr.u32 	%r90, %r89, 31;
	shr.s32 	%r91, %r89, 9;
	add.s32 	%r92, %r91, %r90;
	mul.lo.s32 	%r93, %r92, 675;
	sub.s32 	%r94, %r34, %r93;
	mul.hi.s32 	%r96, %r35, -1037155065;
	mad.lo.s32 	%r97, %r35, 1, %r96;
	shr.u32 	%r98, %r97, 31;
	shr.s32 	%r99, %r97, 9;
	add.s32 	%r100, %r99, %r98;
	mul.lo.s32 	%r101, %r100, 675;
	sub.s32 	%r102, %r35, %r101;
	.loc	1 33 36
	mad.lo.s32 	%r103, %r27, 320, %r37;
	.loc	1 33 30
	mul.wide.s32 	%rd16, %r103, 2;
	add.s64 	%rd1, %rd12, %rd16;
	.loc	1 33 54
	and.pred  	%p1, %p2, %p12;
	and.pred  	%p4, %p21, %p13;
	and.pred  	%p5, %p21, %p14;
	and.pred  	%p6, %p21, %p15;
	and.pred  	%p7, %p21, %p16;
	and.pred  	%p8, %p21, %p17;
	and.pred  	%p9, %p21, %p18;
	and.pred  	%p10, %p21, %p19;
	and.pred  	%p11, %p21, %p20;
	.loc	1 33 46
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r4, %r5, %r6, %r7 }, [ %rd1 + 0 ];
	.loc	1 34 30
	mul.wide.s32 	%rd17, %r37, 2;
	add.s64 	%rd2, %rd13, %rd17;
	.loc	1 34 35
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r8, %r9, %r10, %r11 }, [ %rd2 + 0 ];
	{ .reg .b16 tmp; mov.b32 {tmp, %rs9}, %r8; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs11}, %r9; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs13}, %r10; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs15}, %r11; }
	.loc	1 33 46
	cvt.u16.u32 	%rs17, %r4;
	cvt.u16.u32 	%rs18, %r8;
	mov.b32 	%r104, {%rs17, %rs18};
	.loc	1 33 94
	mov.b32 	{%rs19, %rs20}, %r104;
	cvt.f32.f16 	%f1, %rs19;
	cvt.f32.f16 	%f2, %rs20;
	.loc	1 34 75
	cvt.f32.f16 	%f3, %rs9;
	.loc	1 33 46
	cvt.u16.u32 	%rs21, %r5;
	cvt.u16.u32 	%rs22, %r9;
	mov.b32 	%r106, {%rs21, %rs22};
	.loc	1 33 94
	mov.b32 	{%rs23, %rs24}, %r106;
	cvt.f32.f16 	%f4, %rs23;
	cvt.f32.f16 	%f5, %rs24;
	.loc	1 34 75
	cvt.f32.f16 	%f6, %rs11;
	.loc	1 33 46
	cvt.u16.u32 	%rs25, %r6;
	cvt.u16.u32 	%rs26, %r10;
	mov.b32 	%r108, {%rs25, %rs26};
	.loc	1 33 94
	mov.b32 	{%rs27, %rs28}, %r108;
	cvt.f32.f16 	%f7, %rs27;
	cvt.f32.f16 	%f8, %rs28;
	.loc	1 34 75
	cvt.f32.f16 	%f9, %rs13;
	.loc	1 33 46
	cvt.u16.u32 	%rs29, %r7;
	cvt.u16.u32 	%rs30, %r11;
	mov.b32 	%r110, {%rs29, %rs30};
	.loc	1 33 94
	mov.b32 	{%rs31, %rs32}, %r110;
	cvt.f32.f16 	%f10, %rs31;
	cvt.f32.f16 	%f11, %rs32;
	.loc	1 34 75
	cvt.f32.f16 	%f12, %rs15;
	.loc	1 35 30
	add.s64 	%rd3, %rd14, %rd16;
	.loc	1 35 46
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r12, %r13, %r14, %r15 }, [ %rd3 + 0 ];
	cvt.u16.u32 	%rs33, %r12;
	cvt.u16.u32 	%rs35, %r13;
	cvt.u16.u32 	%rs37, %r14;
	cvt.u16.u32 	%rs39, %r15;
	.loc	1 35 94
	cvt.f32.f16 	%f13, %rs33;
	cvt.f32.f16 	%f14, %rs35;
	cvt.f32.f16 	%f15, %rs37;
	cvt.f32.f16 	%f16, %rs39;
	.loc	1 36 18
	add.f32 	%f17, %f2, %f1;
	add.f32 	%f18, %f5, %f4;
	add.f32 	%f19, %f8, %f7;
	add.f32 	%f20, %f11, %f10;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs41}, %r4; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs42}, %r12; }
	mov.b32 	%r112, {%rs41, %rs42};
	.loc	1 33 94
	mov.b32 	{%rs43, %rs44}, %r112;
	cvt.f32.f16 	%f21, %rs44;
	cvt.f32.f16 	%f22, %rs43;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs45}, %r5; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs46}, %r13; }
	mov.b32 	%r114, {%rs45, %rs46};
	.loc	1 33 94
	mov.b32 	{%rs47, %rs48}, %r114;
	cvt.f32.f16 	%f23, %rs48;
	cvt.f32.f16 	%f24, %rs47;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs49}, %r6; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs50}, %r14; }
	mov.b32 	%r116, {%rs49, %rs50};
	.loc	1 33 94
	mov.b32 	{%rs51, %rs52}, %r116;
	cvt.f32.f16 	%f25, %rs52;
	cvt.f32.f16 	%f26, %rs51;
	.loc	1 33 46
	{ .reg .b16 tmp; mov.b32 {tmp, %rs53}, %r7; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs54}, %r15; }
	mov.b32 	%r118, {%rs53, %rs54};
	.loc	1 33 94
	mov.b32 	{%rs55, %rs56}, %r118;
	cvt.f32.f16 	%f27, %rs56;
	cvt.f32.f16 	%f28, %rs55;
	.loc	1 39 18
	fma.rn.f32 	%f29, %f13, 0f3E000000, %f17;
	add.f32 	%f30, %f22, %f3;
	fma.rn.f32 	%f31, %f21, 0f3E000000, %f30;
	fma.rn.f32 	%f32, %f14, 0f3E000000, %f18;
	add.f32 	%f33, %f24, %f6;
	fma.rn.f32 	%f34, %f23, 0f3E000000, %f33;
	fma.rn.f32 	%f35, %f15, 0f3E000000, %f19;
	add.f32 	%f36, %f26, %f9;
	fma.rn.f32 	%f37, %f25, 0f3E000000, %f36;
	fma.rn.f32 	%f38, %f16, 0f3E000000, %f20;
	add.f32 	%f39, %f28, %f12;
	fma.rn.f32 	%f40, %f27, 0f3E000000, %f39;
	.loc	1 40 35
	mul.lo.s32 	%r120, %r38, 675;
	.loc	1 40 31
	add.s32 	%r121, %r46, %r120;
	add.s32 	%r122, %r54, %r120;
	add.s32 	%r123, %r62, %r120;
	add.s32 	%r124, %r70, %r120;
	add.s32 	%r125, %r78, %r120;
	add.s32 	%r126, %r86, %r120;
	add.s32 	%r127, %r94, %r120;
	add.s32 	%r128, %r102, %r120;
	.loc	1 40 42
	mad.lo.s32 	%r129, %r44, 216000, %r121;
	mad.lo.s32 	%r130, %r52, 216000, %r122;
	mad.lo.s32 	%r131, %r60, 216000, %r123;
	mad.lo.s32 	%r132, %r68, 216000, %r124;
	mad.lo.s32 	%r133, %r76, 216000, %r125;
	mad.lo.s32 	%r134, %r84, 216000, %r126;
	mad.lo.s32 	%r135, %r92, 216000, %r127;
	mad.lo.s32 	%r136, %r100, 216000, %r128;
	.loc	1 40 25
	mul.wide.s32 	%rd18, %r129, 2;
	add.s64 	%rd4, %rd15, %rd18;
	mul.wide.s32 	%rd19, %r130, 2;
	add.s64 	%rd5, %rd15, %rd19;
	mul.wide.s32 	%rd20, %r131, 2;
	add.s64 	%rd6, %rd15, %rd20;
	mul.wide.s32 	%rd21, %r132, 2;
	add.s64 	%rd7, %rd15, %rd21;
	mul.wide.s32 	%rd22, %r133, 2;
	add.s64 	%rd8, %rd15, %rd22;
	mul.wide.s32 	%rd23, %r134, 2;
	add.s64 	%rd9, %rd15, %rd23;
	mul.wide.s32 	%rd24, %r135, 2;
	add.s64 	%rd10, %rd15, %rd24;
	mul.wide.s32 	%rd25, %r136, 2;
	add.s64 	%rd11, %rd15, %rd25;
	.loc	1 40 61
	cvt.rn.f16.f32 	%rs57, %f29;
	cvt.rn.f16.f32 	%rs58, %f31;
	cvt.rn.f16.f32 	%rs59, %f32;
	cvt.rn.f16.f32 	%rs60, %f34;
	cvt.rn.f16.f32 	%rs61, %f35;
	cvt.rn.f16.f32 	%rs62, %f37;
	cvt.rn.f16.f32 	%rs63, %f38;
	cvt.rn.f16.f32 	%rs64, %f40;
	mad.lo.s32 	%r137, %r21, 33, %r23;
	shl.b32 	%r138, %r137, 1;
	mov.u32 	%r139, global_smem;
	add.s32 	%r140, %r139, %r138;
	st.shared.b16 	[%r140], %rs57;
	st.shared.b16 	[%r140+2], %rs58;
	st.shared.b16 	[%r140+4], %rs59;
	st.shared.b16 	[%r140+6], %rs60;
	st.shared.b16 	[%r140+8], %rs61;
	st.shared.b16 	[%r140+10], %rs62;
	st.shared.b16 	[%r140+12], %rs63;
	st.shared.b16 	[%r140+14], %rs64;
	bar.sync 	0;
	mad.lo.s32 	%r141, %r18, 33, %r17;
	shl.b32 	%r142, %r141, 1;
	add.s32 	%r143, %r139, %r142;
	ld.shared.u16 	%rs1, [%r143];
	ld.shared.u16 	%rs2, [%r143+264];
	ld.shared.u16 	%rs3, [%r143+528];
	ld.shared.u16 	%rs4, [%r143+792];
	ld.shared.u16 	%rs5, [%r143+1056];
	ld.shared.u16 	%rs6, [%r143+1320];
	ld.shared.u16 	%rs7, [%r143+1584];
	ld.shared.u16 	%rs8, [%r143+1848];
	@%p4 st.global.b16 [ %rd4 + 0 ], { %rs1 };
	@%p5 st.global.b16 [ %rd5 + 0 ], { %rs2 };
	@%p6 st.global.b16 [ %rd6 + 0 ], { %rs3 };
	@%p7 st.global.b16 [ %rd7 + 0 ], { %rs4 };
	@%p8 st.global.b16 [ %rd8 + 0 ], { %rs5 };
	@%p9 st.global.b16 [ %rd9 + 0 ], { %rs6 };
	@%p10 st.global.b16 [ %rd10 + 0 ], { %rs7 };
	@%p11 st.global.b16 [ %rd11 + 0 ], { %rs8 };
	.loc	1 40 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/workspace/caption-remover-main/src/stages/inpaint/../../../.torch_compile_cache/fl/cflmorxwram7b53hs73bzvriztaxm7ly3y2s7goaejppuevdgnlk.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 180
.b8 66
.b8 12
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135
.b8 64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 63
.b8 12
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 243
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 102
.b8 108
.b8 109
.b8 111
.b8 114
.b8 120
.b8 119
.b8 114
.b8 97
.b8 109
.b8 55
.b8 98
.b8 53
.b8 51
.b8 104
.b8 115
.b8 55
.b8 51
.b8 98
.b8 122
.b8 118
.b8 114
.b8 105
.b8 122
.b8 116
.b8 97
.b8 120
.b8 109
.b8 55
.b8 108
.b8 121
.b8 51
.b8 121
.b8 50
.b8 115
.b8 55
.b8 103
.b8 111
.b8 97
.b8 101
.b8 106
.b8 112
.b8 112
.b8 117
.b8 101
.b8 118
.b8 100
.b8 103
.b8 110
.b8 108
.b8 107
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 119
.b8 111
.b8 114
.b8 107
.b8 115
.b8 112
.b8 97
.b8 99
.b8 101
.b8 47
.b8 99
.b8 97
.b8 112
.b8 116
.b8 105
.b8 111
.b8 110
.b8 45
.b8 114
.b8 101
.b8 109
.b8 111
.b8 118
.b8 101
.b8 114
.b8 45
.b8 109
.b8 97
.b8 105
.b8 110
.b8 47
.b8 115
.b8 114
.b8 99
.b8 47
.b8 115
.b8 116
.b8 97
.b8 103
.b8 101
.b8 115
.b8 47
.b8 105
.b8 110
.b8 112
.b8 97
.b8 105
.b8 110
.b8 116
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 99
.b8 111
.b8 109
.b8 112
.b8 105
.b8 108
.b8 101
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 108
.b8 0
.b8 1
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b8 1
.b8 20
.b8 1
.b8 0
	}
	.section	.debug_pubnames
	{
.b32 $L__pubNames_end0-$L__pubNames_start0
$L__pubNames_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 247
.b32 182
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 53
.b8 100
.b8 101
.b8 0
.b32 0
$L__pubNames_end0:
	}
	.section	.debug_pubtypes
	{
.b32 $L__pubTypes_end0-$L__pubTypes_start0
$L__pubTypes_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 247
.b32 0
$L__pubTypes_end0:
	}
	.section	.debug_loc	{	}
