Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 716
Warning (10268): Verilog HDL information at dietemp.v(65): always construct contains both blocking and non-blocking assignments File: C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 4/dietemp.v Line: 65
