{
  "Top": "FC_CIF_0_1",
  "RtlTop": "FC_CIF_0_1",
  "RtlPrefix": "",
  "RtlSubPrefix": "FC_CIF_0_1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream_a": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<AXI_VAL, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream_a",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<AXI_VAL, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -output=D:\/Downloads\/vivado2014.4\/PYNQ_acc\/HW\/Graphic\/fc_CIF_0_1\/ip_fc_1",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -flow=syn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FC_CIF_0_1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FC_CIF_0_1",
    "Version": "1.0",
    "DisplayName": "Fc_cif_0_1",
    "Revision": "2113797605",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FC_CIF_0_1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fully_connected_1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3.vhd",
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.vhd",
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6.vhd",
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7.vhd",
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FC_CIF_0_1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/FC_CIF_0_1_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/FC_CIF_0_1_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/FC_CIF_0_1_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/FC_CIF_0_1_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/FC_CIF_0_1_regslice_both.vhd",
      "impl\/vhdl\/FC_CIF_0_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3.v",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.v",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6.v",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7.v",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FC_CIF_0_1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FC_CIF_0_1_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/FC_CIF_0_1_hls_deadlock_idx3_monitor.v",
      "impl\/verilog\/FC_CIF_0_1_hls_deadlock_idx4_monitor.v",
      "impl\/verilog\/FC_CIF_0_1_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/FC_CIF_0_1_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/FC_CIF_0_1_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/FC_CIF_0_1_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/FC_CIF_0_1_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/FC_CIF_0_1_regslice_both.v",
      "impl\/verilog\/FC_CIF_0_1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FC_CIF_0_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream_a:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream_a": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "in_stream_a_",
      "ports": [
        "in_stream_a_TDATA",
        "in_stream_a_TREADY",
        "in_stream_a_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream_a"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TREADY",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_a_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_stream_a_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_a_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FC_CIF_0_1",
      "Instances": [
        {
          "ModuleName": "FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6",
          "InstanceName": "grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236"
        },
        {
          "ModuleName": "FC_CIF_0_1_Pipeline_L2_L3",
          "InstanceName": "grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307"
        },
        {
          "ModuleName": "FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2",
          "InstanceName": "grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444"
        },
        {
          "ModuleName": "FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7",
          "InstanceName": "grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520"
        }
      ]
    },
    "Info": {
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FC_CIF_0_1_Pipeline_L2_L3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FC_CIF_0_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.462"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_140_6",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1063",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FC_CIF_0_1_Pipeline_L2_L3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.780"
        },
        "Loops": [{
            "Name": "L2_L3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "1745",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1202",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2": {
        "Latency": {
          "LatencyBest": "65538",
          "LatencyAvg": "65538",
          "LatencyWorst": "65538",
          "PipelineII": "65538",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.371"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_1_VITIS_LOOP_105_2",
            "TripCount": "65536",
            "Latency": "65536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "148",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "865",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_187_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "99",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FC_CIF_0_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.592"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_3_VITIS_LOOP_136_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "42",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "19",
          "FF": "3878",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "10084",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-28 10:05:50 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
