
*** Running vivado
    with args -log receiver_FIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source receiver_FIFO.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source receiver_FIFO.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 296.121 ; gain = 86.738
INFO: [Synth 8-638] synthesizing module 'receiver_FIFO' [c:/Users/Valerio/Desktop/TESI_DIGITALE/test_Ax3/test_Ax3.srcs/sources_1/ip/receiver_FIFO/synth/receiver_FIFO.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'receiver_FIFO' (26#1) [c:/Users/Valerio/Desktop/TESI_DIGITALE/test_Ax3/test_Ax3.srcs/sources_1/ip/receiver_FIFO/synth/receiver_FIFO.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 507.508 ; gain = 298.125
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 507.508 ; gain = 298.125
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 624.648 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:14 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    32|
|3     |LUT3     |     9|
|4     |LUT4     |    34|
|5     |LUT5     |    11|
|6     |LUT6     |    11|
|7     |MUXCY    |    25|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   135|
|10    |FDPE     |    25|
|11    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 624.648 ; gain = 415.266
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 1059.633 ; gain = 844.012
