
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



`timescale 1ns/1ps

// module reg_ocd_data : reg_ocd_data
module reg_ocd_data
  // synopsys translate_off
  #(parameter reg_log = 1'b1,
    parameter reg_log_name = "ocd_data"
  )
  // synopsys translate_on
  ( input                    clock,
    input                    ohe_selector_E1,
    input                    __ocd_ld_DME1_r_in, // bool
    input                    __ocd_st_DME1_r_in, // bool
    input                    en_ocd_data_pdcw_in, // std_logic
    input      signed [15:0] dm_read_dp_in, // word
    input      signed [15:0] ocd_data_pdcw_in, // word
    input      signed [15:0] wbus_in, // word
    output reg signed [15:0] dm_write_out, // word
    output reg signed [15:0] ocd_data_pdcr_out, // word
    output reg signed [15:0] wbus_out // word
  );


  reg signed [15:0] reg_val;

  reg signed [15:0] reg_val_next;

  reg  reg_write_enab;


  // synopsys translate_off

  reg reg_write_log;
  reg old_reg_write_log;
  initial reg_write_log     = 1'b0;
  initial old_reg_write_log = 1'b0;

  always @ (negedge clock)
  begin : p_reg_ocd_data_log


    if (reg_log)
    begin
      if (reg_write_log !=old_reg_write_log)
      begin
        $fdisplay(tmicro.inst_reg_PC.log_file, "%s = %0d", reg_log_name, $signed(reg_val));
      end
      old_reg_write_log <= reg_write_log;
    end
  end
  // synopsys translate_on

  always @ (*)
  begin : p_read_reg_ocd_data

    dm_write_out = 0;
    // ocd_data_pdcr_out = 0;
    // wbus_out = 0;

    // (wbus_rd_ocd_data_E1)
    // [move.n:106]
    wbus_out = reg_val;

    // (dm_write_rd_ocd_data___ocd_st_DME1_r_E1_alw, ocd_data_pdcr_rd_ocd_data)
    if (__ocd_st_DME1_r_in)
    begin
      // [ocd_if.n:34]
      dm_write_out = reg_val;
    end
    ocd_data_pdcr_out = reg_val;

  end

  always @ (*)
  begin : p_write_combin_reg_ocd_data

    reg_write_enab = 0;
    reg_val_next = 0;


    // (ocd_data_wr_dm_read___ocd_ld_DME1_r_E1_alw, ocd_data_wr_ocd_data_pdcw)
    if (__ocd_ld_DME1_r_in)
    begin
      // [ocd_if.n:28](ocd_if.n:27)
      reg_write_enab = 1'b1;
      reg_val_next = dm_read_dp_in;
    end
    if (en_ocd_data_pdcw_in)
    begin
      reg_write_enab = 1'b1;
      reg_val_next = ocd_data_pdcw_in;
    end

    if (ohe_selector_E1) // (ocd_data_wr_wbus_E1)
    begin
      // [move.n:96]
      reg_write_enab = 1'b1;
      reg_val_next = wbus_in;
    end

  end

  always @ (posedge clock)
  begin : p_write_reg_ocd_data

    if (reg_write_enab)
    begin
      reg_val <= reg_val_next;
      // synopsys translate_off
      reg_write_log <= ~reg_write_log;
      // synopsys translate_on
    end
  end

endmodule
