Source Block: hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@57:67@HdlIdDef
  output [14*NUM_LANES-1:0] lane_latency,
  output [NUM_LANES-1:0] lane_latency_ready
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;
localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;

reg [BEAT_CNT_WIDTH-1:0] beat_counter;

reg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];
reg [NUM_LANES-1:0] lane_captured = 'h00;

Diff Content:
- 62 localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;
+ 62   localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;
+ 62   localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@56:66

  output [14*NUM_LANES-1:0] lane_latency,
  output [NUM_LANES-1:0] lane_latency_ready
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;
localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;

reg [BEAT_CNT_WIDTH-1:0] beat_counter;

reg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@61:71
localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;
localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;

reg [BEAT_CNT_WIDTH-1:0] beat_counter;

reg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];
reg [NUM_LANES-1:0] lane_captured = 'h00;

always @(posedge clk) begin
  if (reset == 1'b1) begin
    beat_counter <= 'h0;

