library IEEE; 
use IEEE.STD_LOGIC_1164.all; 
use IEEE.NUMERIC_STD.all; 
 

entity bin2BCD is 
    port(Bin_in: in   std_logic_vector(3 downto 0); 
         BCD_L : out  std_logic_vector(3 downto 0); 
         BCD_H : out  std_logic_vector(3 downto 0)); 
end bin2BCD; 
 

architecture Behavioral of bin2BCD is 
  
begin  
  process(Bin_in) 
  begin 
    if unsigned(Bin_in) > 9 then  
BCD_H <= "0001"; 
BCD_L <= std_logic_vector(unsigned(Bin_in) rem 10); 
    else 
BCD_H <= "0000"; 
BCD_L <= Bin_in; 
    end if; 
  end process;  
 

end Behavioral;