Analysis & Synthesis report for simple_processor
Thu May 19 15:04:12 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated
 13. Parameter Settings for User Entity Instance: datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "datapath:dp|alu:alu_inst|sixteenBit_FA:adder_circuit"
 16. Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs|binary_to_reg_sig:get_ry_in"
 17. Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs"
 18. Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|next_state:inst_next_state"
 19. Port Connectivity Checks: "datapath:dp|RAM_Port1:ram"
 20. Port Connectivity Checks: "datapath:dp"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 19 15:04:12 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; simple_processor                            ;
; Top-level Entity Name           ; board_instatiate                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; board_instatiate   ; simple_processor   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; seven_seg_controller.v           ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v ;         ;
; binary_to_7Seg.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v       ;         ;
; program_counter.v                ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v      ;         ;
; sixteen_bit_xor.v                ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v      ;         ;
; sixteenBit_FA.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v        ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v             ;         ;
; buff.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v                 ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v                  ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v         ;         ;
; sixteen_bit_reg.v                ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v      ;         ;
; next_state.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v           ;         ;
; four_bit_reg.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v         ;         ;
; control_output.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v       ;         ;
; binary_to_reg_sig.v              ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v    ;         ;
; RAM_Port1.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v            ;         ;
; board_instatiate.v               ; yes             ; User Verilog HDL File                  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_b5p1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf ;         ;
; memory_init.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/memory_init.mif        ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_dla.tdf      ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_61a.tdf      ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/mux_chb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 43    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; SW[0] ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 43    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; |board_instatiate          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 43   ; 0            ; |board_instatiate   ; board_instatiate ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |board_instatiate|datapath:dp|RAM_Port1:ram ; RAM_Port1.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                ; Reason for Removal ;
+--------------------------------------------------------------------------------------------------------------+--------------------+
; datapath:dp|sixteen_bit_reg:r8|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r6|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r5|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r4|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r3|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r2|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:r1|Q[0..15]                                                                      ; Lost fanout        ;
; datapath:dp|alu:alu_inst|sixteen_bit_reg:accumulator|Q[0..15]                                                ; Lost fanout        ;
; datapath:dp|alu:alu_inst|sixteen_bit_reg:a_register|Q[0..15]                                                 ; Lost fanout        ;
; datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg|Q[0..3]                                    ; Lost fanout        ;
; datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[0..2] ; Lost fanout        ;
; datapath:dp|program_counter:pc|out[0..15]                                                                    ; Lost fanout        ;
; datapath:dp|sixteen_bit_reg:instruction_register|Q[0..15]                                                    ; Lost fanout        ;
; Total Number of Removed Registers = 183                                                                      ;                    ;
+--------------------------------------------------------------------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal ; Registers Removed due to This Register                                  ;
+-----------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------+
; datapath:dp|sixteen_bit_reg:r8|Q[0]                                                                       ; Lost Fanouts       ; datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg|Q[0], ;
;                                                                                                           ;                    ; datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg|Q[3], ;
;                                                                                                           ;                    ; datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg|Q[2], ;
;                                                                                                           ;                    ; datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg|Q[1], ;
;                                                                                                           ;                    ; datapath:dp|sixteen_bit_reg:instruction_register|Q[11],                 ;
;                                                                                                           ;                    ; datapath:dp|sixteen_bit_reg:instruction_register|Q[10],                 ;
;                                                                                                           ;                    ; datapath:dp|sixteen_bit_reg:instruction_register|Q[9],                  ;
;                                                                                                           ;                    ; datapath:dp|sixteen_bit_reg:instruction_register|Q[8]                   ;
; datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[2] ; Lost Fanouts       ; datapath:dp|program_counter:pc|out[15]                                  ;
; datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[1] ; Lost Fanouts       ; datapath:dp|program_counter:pc|out[14]                                  ;
; datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[0] ; Lost Fanouts       ; datapath:dp|program_counter:pc|out[13]                                  ;
+-----------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; memory_init.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_b5p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                        ;
;     -- NUMWORDS_A                         ; 65536                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|alu:alu_inst|sixteenBit_FA:adder_circuit" ;
+------+--------+----------+-------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                               ;
+------+--------+----------+-------------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                                ;
+------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs|binary_to_reg_sig:get_ry_in" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                           ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at GND                                                                                      ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs"                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_addr_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|control_unit:control_unit_inst|next_state:inst_next_state"                                                                ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; next_state ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "next_state[15..4]" have no fanouts ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|RAM_Port1:ram" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; wren ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; seg0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 43                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 19 15:04:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file ram_port1_inst.v
Info (12021): Found 0 design units, including 0 entities, in source file ram_port1_bb.v
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_controller_tb.v
    Info (12023): Found entity 1: seven_seg_controller_TB File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_controller.v
    Info (12023): Found entity 1: seven_seg_controller File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_7seg.v
    Info (12023): Found entity 1: binary_to_7Seg File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter_tb.v
    Info (12023): Found entity 1: program_counter_tb File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_tb.v
    Info (12023): Found entity 1: xor_TB File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/xor_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sixteen_bit_xor.v
    Info (12023): Found entity 1: sixteen_bit_xor File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sixteenbit_fa.v
    Info (12023): Found entity 1: FA File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v Line: 1
    Info (12023): Found entity 2: sixteenBit_FA File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file register_block.v
    Info (12023): Found entity 1: register_block File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/register_block.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ram.v
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buff.v
    Info (12023): Found entity 1: buff File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sixteen_bit_reg.v
    Info (12023): Found entity 1: sixteen_bit_reg File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_state.v
    Info (12023): Found entity 1: next_state File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file four_bit_reg.v
    Info (12023): Found entity 1: four_bit_reg File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_output.v
    Info (12023): Found entity 1: control_output File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_reg_sig.v
    Info (12023): Found entity 1: binary_to_reg_sig File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.v
    Info (12023): Found entity 1: control_unit_TB File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_port1.v
    Info (12023): Found entity 1: RAM_Port1 File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_TB File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file board_instatiate.v
    Info (12023): Found entity 1: board_instatiate File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at control_unit.v(28): created implicit net for "ramm_addr_sel" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 28
Info (12127): Elaborating entity "board_instatiate" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 7
Info (12128): Elaborating entity "sixteen_bit_reg" for hierarchy "datapath:dp|sixteen_bit_reg:instruction_register" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 30
Info (12128): Elaborating entity "program_counter" for hierarchy "datapath:dp|program_counter:pc" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 34
Info (12128): Elaborating entity "buff" for hierarchy "datapath:dp|buff:pc_out_buff" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 35
Info (12128): Elaborating entity "RAM_Port1" for hierarchy "datapath:dp|RAM_Port1:ram" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v Line: 86
Info (12133): Instantiated megafunction "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b5p1.tdf
    Info (12023): Found entity 1: altsyncram_b5p1 File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_b5p1" for hierarchy "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|decode_dla:decode3" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|decode_61a:rden_decode" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|mux_chb:mux2" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 46
Info (12128): Elaborating entity "control_unit" for hierarchy "datapath:dp|control_unit:control_unit_inst" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 63
Warning (10034): Output port "ram_addr_sel" at control_unit.v(13) has no driver File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 13
Info (12128): Elaborating entity "four_bit_reg" for hierarchy "datapath:dp|control_unit:control_unit_inst|four_bit_reg:state_reg" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 22
Info (12128): Elaborating entity "next_state" for hierarchy "datapath:dp|control_unit:control_unit_inst|next_state:inst_next_state" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 24
Info (12128): Elaborating entity "control_output" for hierarchy "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 29
Info (12128): Elaborating entity "binary_to_reg_sig" for hierarchy "datapath:dp|control_unit:control_unit_inst|control_output:get_outputs|binary_to_reg_sig:get_rx_in" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v Line: 86
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|alu:alu_inst" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 72
Info (12128): Elaborating entity "sixteenBit_FA" for hierarchy "datapath:dp|alu:alu_inst|sixteenBit_FA:adder_circuit" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v Line: 25
Info (12128): Elaborating entity "FA" for hierarchy "datapath:dp|alu:alu_inst|sixteenBit_FA:adder_circuit|FA:fa1" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v Line: 21
Info (12128): Elaborating entity "sixteen_bit_xor" for hierarchy "datapath:dp|alu:alu_inst|sixteen_bit_xor:xor_circuit" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v Line: 26
Info (12128): Elaborating entity "seven_seg_controller" for hierarchy "datapath:dp|seven_seg_controller:display_driver" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at seven_seg_controller.v(22): variable "r7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v Line: 22
Info (12128): Elaborating entity "binary_to_7Seg" for hierarchy "datapath:dp|seven_seg_controller:display_driver|binary_to_7Seg:bin2seg_inst0" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a0" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 47
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a1" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 71
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a2" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 95
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a3" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 119
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a4" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 143
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a5" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 167
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a6" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 191
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a7" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 215
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a8" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 239
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a9" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 263
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a10" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 287
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a11" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 311
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a12" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 335
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a13" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 359
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a14" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 383
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a15" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 407
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a16" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 431
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a17" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 455
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a18" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 479
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a19" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 503
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a20" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 527
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a21" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 551
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a22" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 575
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a23" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 599
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a24" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 623
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a25" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 647
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a26" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 671
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a27" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 695
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a28" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 719
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a29" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 743
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a30" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 767
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a31" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 791
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a32" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 815
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a33" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 839
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a34" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 863
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a35" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 887
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a36" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 911
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a37" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 935
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a38" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 959
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a39" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 983
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a40" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1007
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a41" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1031
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a42" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1055
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a43" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1079
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a44" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1103
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a45" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1127
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a46" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1151
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a47" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1175
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a48" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1199
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a49" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1223
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a50" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1247
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a51" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1271
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a52" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1295
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a53" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1319
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a54" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1343
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a55" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1367
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a56" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1391
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a57" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1415
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a58" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1439
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a59" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1463
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a60" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1487
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a61" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1511
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a62" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1535
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a63" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1559
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a64" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1583
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a65" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1607
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a66" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1631
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a67" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1655
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a68" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1679
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a69" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1703
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a70" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1727
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a71" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1751
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a72" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1775
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a73" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1799
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a74" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1823
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a75" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1847
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a76" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1871
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a77" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1895
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a78" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1919
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a79" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1943
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a80" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1967
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a81" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 1991
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a82" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2015
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a83" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2039
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a84" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2063
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a85" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2087
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a86" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2111
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a87" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2135
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a88" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2159
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a89" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2183
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a90" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2207
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a91" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2231
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a92" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2255
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a93" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2279
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a94" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2303
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a95" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2327
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a96" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2351
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a97" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2375
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a98" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2399
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a99" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2423
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a100" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2447
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a101" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2471
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a102" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2495
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a103" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2519
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a104" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2543
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a105" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2567
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a106" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2591
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a107" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2615
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a108" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2639
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a109" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2663
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a110" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2687
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a111" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2711
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a112" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2735
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a113" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2759
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a114" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2783
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a115" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2807
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a116" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2831
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a117" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2855
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a118" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2879
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a119" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2903
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a120" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2927
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a121" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2951
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a122" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2975
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a123" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 2999
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a124" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 3023
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a125" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 3047
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a126" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 3071
        Warning (14320): Synthesized away node "datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a127" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf Line: 3095
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 183 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 3
    Warning (15610): No output dependent on input pin "HEX0[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[4]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[5]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX0[6]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[4]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[5]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX1[6]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[4]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[5]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX2[6]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[4]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[5]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "HEX3[6]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 4
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v Line: 5
Info (21057): Implemented 43 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Thu May 19 15:04:12 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg.


