$date
	Sun Oct 23 03:29:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#735370
b10 &
b10 %
1$
b10 !
1"
#735371
0"
#735374
b1 &
1#
b1 %
#735378
b0 &
b0 %
0#
0$
#1768719
b1110 !
1"
#1768722
b1110 &
b1110 %
1$
#1768723
0"
#1768726
b111 &
b111 %
#1768730
b10110 &
b10110 %
#1768734
b1011 &
b1011 %
#1768738
b100010 &
b100010 %
#1768742
b10001 &
b10001 %
#1768746
b110100 &
b110100 %
#1768750
b11010 &
b11010 %
#1768754
b1101 &
b1101 %
#1768758
b101000 &
b101000 %
#1768762
b10100 &
b10100 %
#1768766
b1010 &
b1010 %
#1768770
b101 &
b101 %
#1768774
b10000 &
b10000 %
#1768778
b1000 &
b1000 %
#1768782
b100 &
b100 %
#1768786
b10 &
b10 %
#1768790
b1 &
1#
b1 %
#1768794
b0 &
b0 %
0#
0$
#2789215
b10111 !
1"
#2789218
b10111 &
b10111 %
1$
#2789219
0"
#2789222
b1000110 &
b1000110 %
#2789226
b100011 &
b100011 %
#2789230
b1101010 &
b1101010 %
#2789234
b110101 &
b110101 %
#2789238
b10100000 &
b10100000 %
#2789242
b1010000 &
b1010000 %
#2789246
b101000 &
b101000 %
#2789250
b10100 &
b10100 %
#2789254
b1010 &
b1010 %
#2789258
b101 &
b101 %
#2789262
b10000 &
b10000 %
#2789266
b1000 &
b1000 %
#2789270
b100 &
b100 %
#2789274
b10 &
b10 %
#2789278
b1 &
1#
b1 %
#2789282
b0 &
b0 %
0#
0$
#4500012
