
radar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010824  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08010a08  08010a08  00020a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ecc  08010ecc  00032a28  2**0
                  CONTENTS
  4 .ARM          00000000  08010ecc  08010ecc  00032a28  2**0
                  CONTENTS
  5 .preinit_array 00000000  08010ecc  08010ecc  00032a28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ecc  08010ecc  00020ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010ed0  08010ed0  00020ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00002a28  20000000  08010ed4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce0  20002a28  080138fc  00032a28  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004708  080138fc  00034708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032a28  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029504  00000000  00000000  00032a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000484a  00000000  00000000  0005bf5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002400  00000000  00000000  000607a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000021f8  00000000  00000000  00062ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b0a  00000000  00000000  00064da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023fdd  00000000  00000000  0008c8aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9f4a  00000000  00000000  000b0887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001aa7d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abdc  00000000  00000000  001aa824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20002a28 	.word	0x20002a28
 80001fc:	00000000 	.word	0x00000000
 8000200:	080109ec 	.word	0x080109ec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20002a2c 	.word	0x20002a2c
 800021c:	080109ec 	.word	0x080109ec

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <lsm6dsl_read_reg>:
  *
  */
int32_t __weak lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b087      	sub	sp, #28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	461a      	mov	r2, r3
 8000c04:	460b      	mov	r3, r1
 8000c06:	72fb      	strb	r3, [r7, #11]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	685c      	ldr	r4, [r3, #4]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	68d8      	ldr	r0, [r3, #12]
 8000c14:	893b      	ldrh	r3, [r7, #8]
 8000c16:	7af9      	ldrb	r1, [r7, #11]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	47a0      	blx	r4
 8000c1c:	6178      	str	r0, [r7, #20]

  return ret;
 8000c1e:	697b      	ldr	r3, [r7, #20]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	371c      	adds	r7, #28
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd90      	pop	{r4, r7, pc}

08000c28 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8000c32:	2301      	movs	r3, #1
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	210f      	movs	r1, #15
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff ffdd 	bl	8000bf8 <lsm6dsl_read_reg>
 8000c3e:	60f8      	str	r0, [r7, #12]

  return ret;
 8000c40:	68fb      	ldr	r3, [r7, #12]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b5b0      	push	{r4, r5, r7, lr}
 8000c4e:	b08e      	sub	sp, #56	; 0x38
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
input_received_flag = 0;
 8000c52:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <main+0xd4>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
uint8_t message2[] ="message in";
 8000c58:	4a32      	ldr	r2, [pc, #200]	; (8000d24 <main+0xd8>)
 8000c5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c60:	c303      	stmia	r3!, {r0, r1}
 8000c62:	801a      	strh	r2, [r3, #0]
 8000c64:	3302      	adds	r3, #2
 8000c66:	0c12      	lsrs	r2, r2, #16
 8000c68:	701a      	strb	r2, [r3, #0]
uint8_t lsm6dslError[] ="LSM6DSL whoAmI error";
 8000c6a:	4b2f      	ldr	r3, [pc, #188]	; (8000d28 <main+0xdc>)
 8000c6c:	f107 0414 	add.w	r4, r7, #20
 8000c70:	461d      	mov	r5, r3
 8000c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c7a:	6020      	str	r0, [r4, #0]
 8000c7c:	3404      	adds	r4, #4
 8000c7e:	7021      	strb	r1, [r4, #0]


// initialize command struct
control user_input;
user_input.mode_instructed = 'r'; // r:range, s:speed
 8000c80:	2372      	movs	r3, #114	; 0x72
 8000c82:	74bb      	strb	r3, [r7, #18]
user_input.mode_running = 'x'; // x:none
 8000c84:	2378      	movs	r3, #120	; 0x78
 8000c86:	74fb      	strb	r3, [r7, #19]
user_input.run_time_sec=0; // length of time in seconds to operate
 8000c88:	2300      	movs	r3, #0
 8000c8a:	823b      	strh	r3, [r7, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c8c:	f001 f84f 	bl	8001d2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c90:	f000 f85c 	bl	8000d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c94:	f000 fade 	bl	8001254 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c98:	f000 fa9e 	bl	80011d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000c9c:	f000 f8a0 	bl	8000de0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000ca0:	f000 f924 	bl	8000eec <MX_DAC1_Init>
  MX_TIM2_Init();
 8000ca4:	f000 fa4a 	bl	800113c <MX_TIM2_Init>
  MX_SPI1_Init();
 8000ca8:	f000 f95a 	bl	8000f60 <MX_SPI1_Init>
  MX_USB_Device_Init();
 8000cac:	f00c fbb8 	bl	800d420 <MX_USB_Device_Init>
  MX_TIM1_Init();
 8000cb0:	f000 f994 	bl	8000fdc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  set_VCO_input_DAC(&user_input); // starts timer and sets dac output used for VCO
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f000 fcbb 	bl	8001634 <set_VCO_input_DAC>
  HAL_TIM_Base_Start(&htim1); // start timer 1 for adc1 conversion for radar mixer o/p
 8000cbe:	481b      	ldr	r0, [pc, #108]	; (8000d2c <main+0xe0>)
 8000cc0:	f007 fb0e 	bl	80082e0 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3); // sets output compare for timer1, sets PA10 to toggle on timer1 register reload (40kHz)
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	4819      	ldr	r0, [pc, #100]	; (8000d2c <main+0xe0>)
 8000cc8:	f007 fc02 	bl	80084d0 <HAL_TIM_OC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_dma_buf_mixer_out, DMA_BUF_LEN); // start the adc with dma
 8000ccc:	2240      	movs	r2, #64	; 0x40
 8000cce:	4918      	ldr	r1, [pc, #96]	; (8000d30 <main+0xe4>)
 8000cd0:	4818      	ldr	r0, [pc, #96]	; (8000d34 <main+0xe8>)
 8000cd2:	f001 fca3 	bl	800261c <HAL_ADC_Start_DMA>

  /* initialize accelerometer/gyroscope on lsm6dsl */
  stmdev_ctx_t dev_ctx;
  dev_ctx.write_reg = platform_write;
 8000cd6:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <main+0xec>)
 8000cd8:	603b      	str	r3, [r7, #0]
  dev_ctx.read_reg = platform_read;
 8000cda:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <main+0xf0>)
 8000cdc:	607b      	str	r3, [r7, #4]
  dev_ctx.handle = &hspi1;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <main+0xf4>)
 8000ce0:	60fb      	str	r3, [r7, #12]
  /* Check device ID */
    whoamI = 0;
 8000ce2:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <main+0xf8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
    lsm6dsl_device_id_get(&dev_ctx, &whoamI);
 8000ce8:	463b      	mov	r3, r7
 8000cea:	4916      	ldr	r1, [pc, #88]	; (8000d44 <main+0xf8>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ff9b 	bl	8000c28 <lsm6dsl_device_id_get>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (input_received_flag)
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <main+0xd4>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00e      	beq.n	8000d18 <main+0xcc>
	  {
	 	    	process_input(&UserRxBufferFS,&user_input);
 8000cfa:	f107 0310 	add.w	r3, r7, #16
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4811      	ldr	r0, [pc, #68]	; (8000d48 <main+0xfc>)
 8000d02:	f000 fc05 	bl	8001510 <process_input>
	 	    	set_VCO_input_DAC(&user_input);
 8000d06:	f107 0310 	add.w	r3, r7, #16
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fc92 	bl	8001634 <set_VCO_input_DAC>
	 	    	//perform_trial(&user_input);
	 	        input_received_flag=0;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <main+0xd4>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	e7ec      	b.n	8000cf2 <main+0xa6>
	  }
	  else
	  {
	 	    	HAL_Delay(250);
 8000d18:	20fa      	movs	r0, #250	; 0xfa
 8000d1a:	f001 f879 	bl	8001e10 <HAL_Delay>
	  if (input_received_flag)
 8000d1e:	e7e8      	b.n	8000cf2 <main+0xa6>
 8000d20:	20003fe0 	.word	0x20003fe0
 8000d24:	08010a08 	.word	0x08010a08
 8000d28:	08010a14 	.word	0x08010a14
 8000d2c:	20002be8 	.word	0x20002be8
 8000d30:	20002c80 	.word	0x20002c80
 8000d34:	20002a44 	.word	0x20002a44
 8000d38:	0800139d 	.word	0x0800139d
 8000d3c:	080013f9 	.word	0x080013f9
 8000d40:	20002b84 	.word	0x20002b84
 8000d44:	20002d00 	.word	0x20002d00
 8000d48:	20002fe0 	.word	0x20002fe0

08000d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b094      	sub	sp, #80	; 0x50
 8000d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d52:	f107 0318 	add.w	r3, r7, #24
 8000d56:	2238      	movs	r2, #56	; 0x38
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f00d f8be 	bl	800dedc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
 8000d6c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d6e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d72:	f005 faeb 	bl	800634c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d76:	2301      	movs	r3, #1
 8000d78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d80:	2302      	movs	r3, #2
 8000d82:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d84:	2303      	movs	r3, #3
 8000d86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000d8c:	230c      	movs	r3, #12
 8000d8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV12;
 8000d90:	230c      	movs	r3, #12
 8000d92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000d94:	2304      	movs	r3, #4
 8000d96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9c:	f107 0318 	add.w	r3, r7, #24
 8000da0:	4618      	mov	r0, r3
 8000da2:	f005 fb77 	bl	8006494 <HAL_RCC_OscConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000dac:	f000 fc8e 	bl	80016cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db0:	230f      	movs	r3, #15
 8000db2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db4:	2303      	movs	r3, #3
 8000db6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	2103      	movs	r1, #3
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f005 fe7b 	bl	8006ac4 <HAL_RCC_ClockConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000dd4:	f000 fc7a 	bl	80016cc <Error_Handler>
  }
}
 8000dd8:	bf00      	nop
 8000dda:	3750      	adds	r7, #80	; 0x50
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08c      	sub	sp, #48	; 0x30
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000de6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2220      	movs	r2, #32
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f00d f86f 	bl	800dedc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dfe:	4b39      	ldr	r3, [pc, #228]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e00:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e06:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e08:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e0e:	4b35      	ldr	r3, [pc, #212]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e14:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e1a:	4b32      	ldr	r3, [pc, #200]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e20:	4b30      	ldr	r3, [pc, #192]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e26:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e28:	2204      	movs	r2, #4
 8000e2a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e32:	4b2c      	ldr	r3, [pc, #176]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000e38:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e3e:	4b29      	ldr	r3, [pc, #164]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000e46:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e48:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e4e:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e54:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e56:	4b23      	ldr	r3, [pc, #140]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8000e64:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e6e:	220c      	movs	r2, #12
 8000e70:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8000e72:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000e78:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000e7e:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e84:	4817      	ldr	r0, [pc, #92]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000e86:	f001 fa07 	bl	8002298 <HAL_ADC_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000e90:	f000 fc1c 	bl	80016cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e94:	2300      	movs	r3, #0
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4811      	ldr	r0, [pc, #68]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000ea0:	f002 f9f6 	bl	8003290 <HAL_ADCEx_MultiModeConfigChannel>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000eaa:	f000 fc0f 	bl	80016cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <MX_ADC1_Init+0x108>)
 8000eb0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb2:	2306      	movs	r3, #6
 8000eb4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eba:	237f      	movs	r3, #127	; 0x7f
 8000ebc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <MX_ADC1_Init+0x104>)
 8000ecc:	f001 fc84 	bl	80027d8 <HAL_ADC_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000ed6:	f000 fbf9 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	3730      	adds	r7, #48	; 0x30
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20002a44 	.word	0x20002a44
 8000ee8:	04300002 	.word	0x04300002

08000eec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	; 0x30
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	2230      	movs	r2, #48	; 0x30
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f00c ffef 	bl	800dedc <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f00:	4a16      	ldr	r2, [pc, #88]	; (8000f5c <MX_DAC1_Init+0x70>)
 8000f02:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f04:	4814      	ldr	r0, [pc, #80]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f06:	f002 fbda 	bl	80036be <HAL_DAC_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000f10:	f000 fbdc 	bl	80016cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f14:	2302      	movs	r3, #2
 8000f16:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000f24:	2312      	movs	r3, #18
 8000f26:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f38:	463b      	mov	r3, r7
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4806      	ldr	r0, [pc, #24]	; (8000f58 <MX_DAC1_Init+0x6c>)
 8000f40:	f002 fdb0 	bl	8003aa4 <HAL_DAC_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000f4a:	f000 fbbf 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	3730      	adds	r7, #48	; 0x30
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20002b10 	.word	0x20002b10
 8000f5c:	50000800 	.word	0x50000800

08000f60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f66:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <MX_SPI1_Init+0x78>)
 8000f68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f7a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f96:	2220      	movs	r2, #32
 8000f98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fae:	2207      	movs	r2, #7
 8000fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fc0:	f006 f9ba 	bl	8007338 <HAL_SPI_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fca:	f000 fb7f 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20002b84 	.word	0x20002b84
 8000fd8:	40013000 	.word	0x40013000

08000fdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b09c      	sub	sp, #112	; 0x70
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fe2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ffc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
 800100c:	615a      	str	r2, [r3, #20]
 800100e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2234      	movs	r2, #52	; 0x34
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f00c ff60 	bl	800dedc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800101c:	4b45      	ldr	r3, [pc, #276]	; (8001134 <MX_TIM1_Init+0x158>)
 800101e:	4a46      	ldr	r2, [pc, #280]	; (8001138 <MX_TIM1_Init+0x15c>)
 8001020:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001022:	4b44      	ldr	r3, [pc, #272]	; (8001134 <MX_TIM1_Init+0x158>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b42      	ldr	r3, [pc, #264]	; (8001134 <MX_TIM1_Init+0x158>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1199;
 800102e:	4b41      	ldr	r3, [pc, #260]	; (8001134 <MX_TIM1_Init+0x158>)
 8001030:	f240 42af 	movw	r2, #1199	; 0x4af
 8001034:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001036:	4b3f      	ldr	r3, [pc, #252]	; (8001134 <MX_TIM1_Init+0x158>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800103c:	4b3d      	ldr	r3, [pc, #244]	; (8001134 <MX_TIM1_Init+0x158>)
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001042:	4b3c      	ldr	r3, [pc, #240]	; (8001134 <MX_TIM1_Init+0x158>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001048:	483a      	ldr	r0, [pc, #232]	; (8001134 <MX_TIM1_Init+0x158>)
 800104a:	f007 f8f1 	bl	8008230 <HAL_TIM_Base_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001054:	f000 fb3a 	bl	80016cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001058:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800105c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800105e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001062:	4619      	mov	r1, r3
 8001064:	4833      	ldr	r0, [pc, #204]	; (8001134 <MX_TIM1_Init+0x158>)
 8001066:	f007 fbbf 	bl	80087e8 <HAL_TIM_ConfigClockSource>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001070:	f000 fb2c 	bl	80016cc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001074:	482f      	ldr	r0, [pc, #188]	; (8001134 <MX_TIM1_Init+0x158>)
 8001076:	f007 f9ca 	bl	800840e <HAL_TIM_OC_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001080:	f000 fb24 	bl	80016cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001084:	2320      	movs	r3, #32
 8001086:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108c:	2300      	movs	r3, #0
 800108e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001090:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001094:	4619      	mov	r1, r3
 8001096:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_TIM1_Init+0x158>)
 8001098:	f008 f946 	bl	8009328 <HAL_TIMEx_MasterConfigSynchronization>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010a2:	f000 fb13 	bl	80016cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80010a6:	2330      	movs	r3, #48	; 0x30
 80010a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ae:	2300      	movs	r3, #0
 80010b0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010b2:	2300      	movs	r3, #0
 80010b4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010c6:	2208      	movs	r2, #8
 80010c8:	4619      	mov	r1, r3
 80010ca:	481a      	ldr	r0, [pc, #104]	; (8001134 <MX_TIM1_Init+0x158>)
 80010cc:	f007 fb12 	bl	80086f4 <HAL_TIM_OC_ConfigChannel>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80010d6:	f000 faf9 	bl	80016cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010ea:	2300      	movs	r3, #0
 80010ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001100:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800110a:	2300      	movs	r3, #0
 800110c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4807      	ldr	r0, [pc, #28]	; (8001134 <MX_TIM1_Init+0x158>)
 8001118:	f008 f99c 	bl	8009454 <HAL_TIMEx_ConfigBreakDeadTime>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001122:	f000 fad3 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001126:	4803      	ldr	r0, [pc, #12]	; (8001134 <MX_TIM1_Init+0x158>)
 8001128:	f000 fc68 	bl	80019fc <HAL_TIM_MspPostInit>

}
 800112c:	bf00      	nop
 800112e:	3770      	adds	r7, #112	; 0x70
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20002be8 	.word	0x20002be8
 8001138:	40012c00 	.word	0x40012c00

0800113c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001142:	f107 0310 	add.w	r3, r7, #16
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800115a:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <MX_TIM2_Init+0x98>)
 800115c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001160:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <MX_TIM2_Init+0x98>)
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001168:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_TIM2_Init+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1543;
 800116e:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <MX_TIM2_Init+0x98>)
 8001170:	f240 6207 	movw	r2, #1543	; 0x607
 8001174:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <MX_TIM2_Init+0x98>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_TIM2_Init+0x98>)
 800117e:	2200      	movs	r2, #0
 8001180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001182:	4814      	ldr	r0, [pc, #80]	; (80011d4 <MX_TIM2_Init+0x98>)
 8001184:	f007 f854 	bl	8008230 <HAL_TIM_Base_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800118e:	f000 fa9d 	bl	80016cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001192:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001196:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4619      	mov	r1, r3
 800119e:	480d      	ldr	r0, [pc, #52]	; (80011d4 <MX_TIM2_Init+0x98>)
 80011a0:	f007 fb22 	bl	80087e8 <HAL_TIM_ConfigClockSource>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80011aa:	f000 fa8f 	bl	80016cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011ae:	2320      	movs	r3, #32
 80011b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	4619      	mov	r1, r3
 80011ba:	4806      	ldr	r0, [pc, #24]	; (80011d4 <MX_TIM2_Init+0x98>)
 80011bc:	f008 f8b4 	bl	8009328 <HAL_TIMEx_MasterConfigSynchronization>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80011c6:	f000 fa81 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	3720      	adds	r7, #32
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20002c34 	.word	0x20002c34

080011d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011de:	4b1c      	ldr	r3, [pc, #112]	; (8001250 <MX_DMA_Init+0x78>)
 80011e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011e2:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <MX_DMA_Init+0x78>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6493      	str	r3, [r2, #72]	; 0x48
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <MX_DMA_Init+0x78>)
 80011ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <MX_DMA_Init+0x78>)
 80011f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011fa:	4a15      	ldr	r2, [pc, #84]	; (8001250 <MX_DMA_Init+0x78>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6493      	str	r3, [r2, #72]	; 0x48
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <MX_DMA_Init+0x78>)
 8001204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <MX_DMA_Init+0x78>)
 8001210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <MX_DMA_Init+0x78>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6493      	str	r3, [r2, #72]	; 0x48
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <MX_DMA_Init+0x78>)
 800121c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2100      	movs	r1, #0
 800122a:	200b      	movs	r0, #11
 800122c:	f002 fa13 	bl	8003656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001230:	200b      	movs	r0, #11
 8001232:	f002 fa2a 	bl	800368a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2100      	movs	r1, #0
 800123a:	2038      	movs	r0, #56	; 0x38
 800123c:	f002 fa0b 	bl	8003656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001240:	2038      	movs	r0, #56	; 0x38
 8001242:	f002 fa22 	bl	800368a <HAL_NVIC_EnableIRQ>

}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800126a:	4b4a      	ldr	r3, [pc, #296]	; (8001394 <MX_GPIO_Init+0x140>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	4a49      	ldr	r2, [pc, #292]	; (8001394 <MX_GPIO_Init+0x140>)
 8001270:	f043 0320 	orr.w	r3, r3, #32
 8001274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <MX_GPIO_Init+0x140>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	f003 0320 	and.w	r3, r3, #32
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001282:	4b44      	ldr	r3, [pc, #272]	; (8001394 <MX_GPIO_Init+0x140>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a43      	ldr	r2, [pc, #268]	; (8001394 <MX_GPIO_Init+0x140>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b41      	ldr	r3, [pc, #260]	; (8001394 <MX_GPIO_Init+0x140>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129a:	4b3e      	ldr	r3, [pc, #248]	; (8001394 <MX_GPIO_Init+0x140>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129e:	4a3d      	ldr	r2, [pc, #244]	; (8001394 <MX_GPIO_Init+0x140>)
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a6:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <MX_GPIO_Init+0x140>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	603b      	str	r3, [r7, #0]
 80012b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80012b2:	2201      	movs	r2, #1
 80012b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012b8:	4837      	ldr	r0, [pc, #220]	; (8001398 <MX_GPIO_Init+0x144>)
 80012ba:	f003 fad9 	bl	8004870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c8:	f003 fad2 	bl	8004870 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012cc:	2303      	movs	r3, #3
 80012ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	4619      	mov	r1, r3
 80012e0:	482d      	ldr	r0, [pc, #180]	; (8001398 <MX_GPIO_Init+0x144>)
 80012e2:	f003 f943 	bl	800456c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4619      	mov	r1, r3
 80012fe:	4826      	ldr	r0, [pc, #152]	; (8001398 <MX_GPIO_Init+0x144>)
 8001300:	f003 f934 	bl	800456c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001304:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800130a:	2312      	movs	r3, #18
 800130c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8001316:	2302      	movs	r3, #2
 8001318:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	4619      	mov	r1, r3
 8001320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001324:	f003 f922 	bl	800456c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001328:	f44f 7300 	mov.w	r3, #512	; 0x200
 800132c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800132e:	2312      	movs	r3, #18
 8001330:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800133a:	2304      	movs	r3, #4
 800133c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	4619      	mov	r1, r3
 8001344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001348:	f003 f910 	bl	800456c <HAL_GPIO_Init>

  /*Configure GPIO pin : LSM6DSL_ncs_Pin */
  GPIO_InitStruct.Pin = LSM6DSL_ncs_Pin;
 800134c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001350:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LSM6DSL_ncs_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	4619      	mov	r1, r3
 8001364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001368:	f003 f900 	bl	800456c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2100      	movs	r1, #0
 8001370:	2006      	movs	r0, #6
 8001372:	f002 f970 	bl	8003656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001376:	2006      	movs	r0, #6
 8001378:	f002 f987 	bl	800368a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	2007      	movs	r0, #7
 8001382:	f002 f968 	bl	8003656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001386:	2007      	movs	r0, #7
 8001388:	f002 f97f 	bl	800368a <HAL_NVIC_EnableIRQ>

}
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000
 8001398:	48000400 	.word	0x48000400

0800139c <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	461a      	mov	r2, r3
 80013a8:	460b      	mov	r3, r1
 80013aa:	72fb      	strb	r3, [r7, #11]
 80013ac:	4613      	mov	r3, r2
 80013ae:	813b      	strh	r3, [r7, #8]
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ba:	f003 fa59 	bl	8004870 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &reg, 1, 2);
 80013be:	f107 010b 	add.w	r1, r7, #11
 80013c2:	2302      	movs	r3, #2
 80013c4:	2201      	movs	r2, #1
 80013c6:	480b      	ldr	r0, [pc, #44]	; (80013f4 <platform_write+0x58>)
 80013c8:	f006 f861 	bl	800748e <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, (uint8_t*) bufp, len, 1000);
 80013cc:	893a      	ldrh	r2, [r7, #8]
 80013ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d2:	6879      	ldr	r1, [r7, #4]
 80013d4:	4807      	ldr	r0, [pc, #28]	; (80013f4 <platform_write+0x58>)
 80013d6:	f006 f85a 	bl	800748e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e4:	f003 fa44 	bl	8004870 <HAL_GPIO_WritePin>
  return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20002b84 	.word	0x20002b84

080013f8 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	461a      	mov	r2, r3
 8001404:	460b      	mov	r3, r1
 8001406:	72fb      	strb	r3, [r7, #11]
 8001408:	4613      	mov	r3, r2
 800140a:	813b      	strh	r3, [r7, #8]
	uint8_t tx_data[2];
	tx_data[0] = 0x80 | reg;
 800140c:	7afb      	ldrb	r3, [r7, #11]
 800140e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001412:	b2db      	uxtb	r3, r3
 8001414:	753b      	strb	r3, [r7, #20]
	tx_data[1] = 0x00;
 8001416:	2300      	movs	r3, #0
 8001418:	757b      	strb	r3, [r7, #21]
	// get spi state
	HAL_SPI_StateTypeDef tmp_state;
	tmp_state = HAL_SPI_GetState(handle);
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f006 fc50 	bl	8007cc0 <HAL_SPI_GetState>
 8001420:	4603      	mov	r3, r0
 8001422:	75fb      	strb	r3, [r7, #23]

	// Start the SPI transfer
	HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800142a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800142e:	f003 fa1f 	bl	8004870 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(handle, &tx_data, bufp, len + 1);
 8001432:	893b      	ldrh	r3, [r7, #8]
 8001434:	3301      	adds	r3, #1
 8001436:	b29b      	uxth	r3, r3
 8001438:	f107 0114 	add.w	r1, r7, #20
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f006 f994 	bl	800776c <HAL_SPI_TransmitReceive_DMA>
//	  {
//	    /* Transfer error in transmission process */
//	    Error_Handler();
//	  }
	// Wait for the transfer to complete
    while(HAL_SPI_GetState(handle) != tmp_state);
 8001444:	bf00      	nop
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f006 fc3a 	bl	8007cc0 <HAL_SPI_GetState>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	7dfb      	ldrb	r3, [r7, #23]
 8001452:	4293      	cmp	r3, r2
 8001454:	d1f7      	bne.n	8001446 <platform_read+0x4e>

	HAL_GPIO_WritePin(LSM6DSL_ncs_GPIO_Port, LSM6DSL_ncs_Pin, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800145c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001460:	f003 fa06 	bl	8004870 <HAL_GPIO_WritePin>
  return 0;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  spi_complete_flag = 1;
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <HAL_SPI_RxCpltCallback+0x1c>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	20002d01 	.word	0x20002d01

08001490 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  spi_complete_flag = 1;
 8001498:	4b04      	ldr	r3, [pc, #16]	; (80014ac <HAL_SPI_TxRxCpltCallback+0x1c>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20002d01 	.word	0x20002d01

080014b0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	uint8_t len = DMA_BUF_LEN/2;
 80014b8:	2320      	movs	r3, #32
 80014ba:	73fb      	strb	r3, [r7, #15]
	uint8_t halfIndex = len-1;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	3b01      	subs	r3, #1
 80014c0:	73bb      	strb	r3, [r7, #14]
//	memcpy(tx_buffer[halfIndex],adc1_dma_buf_mixer_out[halfIndex],len);
	CDC_Transmit_FS(&adc1_dma_buf_mixer_out[len], len);
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4a06      	ldr	r2, [pc, #24]	; (80014e0 <HAL_ADC_ConvCpltCallback+0x30>)
 80014c8:	4413      	add	r3, r2
 80014ca:	7bfa      	ldrb	r2, [r7, #15]
 80014cc:	b292      	uxth	r2, r2
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f00c f87d 	bl	800d5d0 <CDC_Transmit_FS>
}
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20002c80 	.word	0x20002c80

080014e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	uint8_t len = DMA_BUF_LEN/2;
 80014ec:	2320      	movs	r3, #32
 80014ee:	73fb      	strb	r3, [r7, #15]
	uint8_t halfIndex = len-1;
 80014f0:	7bfb      	ldrb	r3, [r7, #15]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	73bb      	strb	r3, [r7, #14]
//	memcpy(tx_buffer[0],adc1_dma_buf_mixer_out[0],len);
	CDC_Transmit_FS(&adc1_dma_buf_mixer_out[0], len);
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	4619      	mov	r1, r3
 80014fc:	4803      	ldr	r0, [pc, #12]	; (800150c <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80014fe:	f00c f867 	bl	800d5d0 <CDC_Transmit_FS>
}
 8001502:	bf00      	nop
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20002c80 	.word	0x20002c80

08001510 <process_input>:
 * process the input received over usb to extract the operating mode and the time of operation
 *
 * @param arr    user input array
 * @param pCommand command struct to return mode and time
*/
void process_input(const uint8_t *arr, control *pControl) {
 8001510:	b4b0      	push	{r4, r5, r7}
 8001512:	b093      	sub	sp, #76	; 0x4c
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
	uint8_t messageIn[] ="processing input";
 800151a:	4b42      	ldr	r3, [pc, #264]	; (8001624 <process_input+0x114>)
 800151c:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001520:	461d      	mov	r5, r3
 8001522:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001526:	682b      	ldr	r3, [r5, #0]
 8001528:	7023      	strb	r3, [r4, #0]
	uint8_t messageComplete[] ="processing complete";
 800152a:	4b3f      	ldr	r3, [pc, #252]	; (8001628 <process_input+0x118>)
 800152c:	f107 0418 	add.w	r4, r7, #24
 8001530:	461d      	mov	r5, r3
 8001532:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001534:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001536:	682b      	ldr	r3, [r5, #0]
 8001538:	6023      	str	r3, [r4, #0]
//	CDC_Transmit_FS(messageIn,sizeof(messageIn));
	uint8_t mode[]={'m','o','d','e',':'};
 800153a:	4a3c      	ldr	r2, [pc, #240]	; (800162c <process_input+0x11c>)
 800153c:	f107 0310 	add.w	r3, r7, #16
 8001540:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001544:	6018      	str	r0, [r3, #0]
 8001546:	3304      	adds	r3, #4
 8001548:	7019      	strb	r1, [r3, #0]
    uint8_t time[] = {'t','i','m','e',':'};
 800154a:	4a39      	ldr	r2, [pc, #228]	; (8001630 <process_input+0x120>)
 800154c:	f107 0308 	add.w	r3, r7, #8
 8001550:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001554:	6018      	str	r0, [r3, #0]
 8001556:	3304      	adds	r3, #4
 8001558:	7019      	strb	r1, [r3, #0]
    int i = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	647b      	str	r3, [r7, #68]	; 0x44
    int j = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	643b      	str	r3, [r7, #64]	; 0x40
    // check input to ensure "mode:" is received
    while (arr[i]==mode[i]) {
 8001562:	e002      	b.n	800156a <process_input+0x5a>
        i++;
 8001564:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001566:	3301      	adds	r3, #1
 8001568:	647b      	str	r3, [r7, #68]	; 0x44
    while (arr[i]==mode[i]) {
 800156a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	4413      	add	r3, r2
 8001570:	781a      	ldrb	r2, [r3, #0]
 8001572:	f107 0110 	add.w	r1, r7, #16
 8001576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001578:	440b      	add	r3, r1
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d0f1      	beq.n	8001564 <process_input+0x54>
    }
    // set mode in command
    pControl->mode_instructed=arr[i];
 8001580:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	709a      	strb	r2, [r3, #2]
    // move index past command for mode and '\n'
    while (arr[i]!='t') {
 800158c:	e002      	b.n	8001594 <process_input+0x84>
        i++;
 800158e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001590:	3301      	adds	r3, #1
 8001592:	647b      	str	r3, [r7, #68]	; 0x44
    while (arr[i]!='t') {
 8001594:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b74      	cmp	r3, #116	; 0x74
 800159e:	d1f6      	bne.n	800158e <process_input+0x7e>
    }
    // check input to ensure "time:" is received
    while (arr[i]==time[j]) {
 80015a0:	e005      	b.n	80015ae <process_input+0x9e>
        i++;
 80015a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015a4:	3301      	adds	r3, #1
 80015a6:	647b      	str	r3, [r7, #68]	; 0x44
        j++;
 80015a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015aa:	3301      	adds	r3, #1
 80015ac:	643b      	str	r3, [r7, #64]	; 0x40
    while (arr[i]==time[j]) {
 80015ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	4413      	add	r3, r2
 80015b4:	781a      	ldrb	r2, [r3, #0]
 80015b6:	f107 0108 	add.w	r1, r7, #8
 80015ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015bc:	440b      	add	r3, r1
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d0ee      	beq.n	80015a2 <process_input+0x92>
    }
    // set j to index one past first digit of command for time
    j=i+1;
 80015c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015c6:	3301      	adds	r3, #1
 80015c8:	643b      	str	r3, [r7, #64]	; 0x40
    // get index of last digit
    while (arr[j]!='\n') {
 80015ca:	e002      	b.n	80015d2 <process_input+0xc2>
        j++;
 80015cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015ce:	3301      	adds	r3, #1
 80015d0:	643b      	str	r3, [r7, #64]	; 0x40
    while (arr[j]!='\n') {
 80015d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	4413      	add	r3, r2
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b0a      	cmp	r3, #10
 80015dc:	d1f6      	bne.n	80015cc <process_input+0xbc>
    }
    // set run time to zero
    pControl->run_time_sec=0;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	2200      	movs	r2, #0
 80015e2:	801a      	strh	r2, [r3, #0]
    // add each digits value,
    // *10 to shift current value left one digit for adding next digit
    // -48 converts from ascii to int
    while (i < j) {
 80015e4:	e014      	b.n	8001610 <process_input+0x100>
        pControl->run_time_sec=(pControl->run_time_sec*10)+arr[i]-48;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	4413      	add	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	440b      	add	r3, r1
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	4413      	add	r3, r2
 8001600:	b29b      	uxth	r3, r3
 8001602:	3b30      	subs	r3, #48	; 0x30
 8001604:	b29a      	uxth	r2, r3
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	801a      	strh	r2, [r3, #0]
        i++;
 800160a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800160c:	3301      	adds	r3, #1
 800160e:	647b      	str	r3, [r7, #68]	; 0x44
    while (i < j) {
 8001610:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001614:	429a      	cmp	r2, r3
 8001616:	dbe6      	blt.n	80015e6 <process_input+0xd6>
    }
//	CDC_Transmit_FS(messageComplete,sizeof(messageComplete));
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	374c      	adds	r7, #76	; 0x4c
 800161e:	46bd      	mov	sp, r7
 8001620:	bcb0      	pop	{r4, r5, r7}
 8001622:	4770      	bx	lr
 8001624:	08010a2c 	.word	0x08010a2c
 8001628:	08010a40 	.word	0x08010a40
 800162c:	08010a54 	.word	0x08010a54
 8001630:	08010a5c 	.word	0x08010a5c

08001634 <set_VCO_input_DAC>:

void set_VCO_input_DAC(control *ctrl_ptr) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af02      	add	r7, sp, #8
 800163a:	6078      	str	r0, [r7, #4]
	// if currently running is as instructed, return
	if (ctrl_ptr->mode_running==ctrl_ptr->mode_instructed) {
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	78da      	ldrb	r2, [r3, #3]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	789b      	ldrb	r3, [r3, #2]
 8001644:	429a      	cmp	r2, r3
 8001646:	d035      	beq.n	80016b4 <set_VCO_input_DAC+0x80>
		return;
	}

	  /* Set DAC_CH_1 to CTune or VTune based on user input for mode, defaults to range(r)*/
	if (ctrl_ptr->mode_instructed=='r')
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	789b      	ldrb	r3, [r3, #2]
 800164c:	2b72      	cmp	r3, #114	; 0x72
 800164e:	d117      	bne.n	8001680 <set_VCO_input_DAC+0x4c>
	{
		// if currently running in other mode, turn it off
		if (ctrl_ptr->mode_running=='s') {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	78db      	ldrb	r3, [r3, #3]
 8001654:	2b73      	cmp	r3, #115	; 0x73
 8001656:	d103      	bne.n	8001660 <set_VCO_input_DAC+0x2c>
			HAL_DAC_Stop(&hdac1, DAC_CHANNEL_1);
 8001658:	2100      	movs	r1, #0
 800165a:	4818      	ldr	r0, [pc, #96]	; (80016bc <set_VCO_input_DAC+0x88>)
 800165c:	f002 f8a4 	bl	80037a8 <HAL_DAC_Stop>
		}
		// turn on dac using dma and timer 2
		HAL_DAC_Start_DMA(&hdac1,DAC_CHANNEL_1,(uint32_t*)VTune,2484,DAC_ALIGN_12B_R);
 8001660:	2300      	movs	r3, #0
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001668:	4a15      	ldr	r2, [pc, #84]	; (80016c0 <set_VCO_input_DAC+0x8c>)
 800166a:	2100      	movs	r1, #0
 800166c:	4813      	ldr	r0, [pc, #76]	; (80016bc <set_VCO_input_DAC+0x88>)
 800166e:	f002 f8b9 	bl	80037e4 <HAL_DAC_Start_DMA>
		HAL_TIM_Base_Start(&htim2);
 8001672:	4814      	ldr	r0, [pc, #80]	; (80016c4 <set_VCO_input_DAC+0x90>)
 8001674:	f006 fe34 	bl	80082e0 <HAL_TIM_Base_Start>
		ctrl_ptr->mode_running='r';
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2272      	movs	r2, #114	; 0x72
 800167c:	70da      	strb	r2, [r3, #3]
 800167e:	e01a      	b.n	80016b6 <set_VCO_input_DAC+0x82>
	}
	else
	{
		if (ctrl_ptr->mode_running=='r') {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	78db      	ldrb	r3, [r3, #3]
 8001684:	2b72      	cmp	r3, #114	; 0x72
 8001686:	d106      	bne.n	8001696 <set_VCO_input_DAC+0x62>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001688:	2100      	movs	r1, #0
 800168a:	480c      	ldr	r0, [pc, #48]	; (80016bc <set_VCO_input_DAC+0x88>)
 800168c:	f002 f978 	bl	8003980 <HAL_DAC_Stop_DMA>
			HAL_TIM_Base_Stop(&htim2);
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <set_VCO_input_DAC+0x90>)
 8001692:	f006 fe95 	bl	80083c0 <HAL_TIM_Base_Stop>

		}
		HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001696:	2100      	movs	r1, #0
 8001698:	4808      	ldr	r0, [pc, #32]	; (80016bc <set_VCO_input_DAC+0x88>)
 800169a:	f002 f832 	bl	8003702 <HAL_DAC_Start>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, CTune);
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <set_VCO_input_DAC+0x94>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	4805      	ldr	r0, [pc, #20]	; (80016bc <set_VCO_input_DAC+0x88>)
 80016a8:	f002 f9b5 	bl	8003a16 <HAL_DAC_SetValue>
		ctrl_ptr->mode_running='s';
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2273      	movs	r2, #115	; 0x73
 80016b0:	70da      	strb	r2, [r3, #3]
 80016b2:	e000      	b.n	80016b6 <set_VCO_input_DAC+0x82>
		return;
 80016b4:	bf00      	nop
	}
}
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20002b10 	.word	0x20002b10
 80016c0:	20000004 	.word	0x20000004
 80016c4:	20002c34 	.word	0x20002c34
 80016c8:	20000000 	.word	0x20000000

080016cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d0:	b672      	cpsid	i
}
 80016d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <Error_Handler+0x8>
	...

080016d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	4b0f      	ldr	r3, [pc, #60]	; (800171c <HAL_MspInit+0x44>)
 80016e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e2:	4a0e      	ldr	r2, [pc, #56]	; (800171c <HAL_MspInit+0x44>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6613      	str	r3, [r2, #96]	; 0x60
 80016ea:	4b0c      	ldr	r3, [pc, #48]	; (800171c <HAL_MspInit+0x44>)
 80016ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b09      	ldr	r3, [pc, #36]	; (800171c <HAL_MspInit+0x44>)
 80016f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016fa:	4a08      	ldr	r2, [pc, #32]	; (800171c <HAL_MspInit+0x44>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	6593      	str	r3, [r2, #88]	; 0x58
 8001702:	4b06      	ldr	r3, [pc, #24]	; (800171c <HAL_MspInit+0x44>)
 8001704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09e      	sub	sp, #120	; 0x78
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	2254      	movs	r2, #84	; 0x54
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f00c fbcb 	bl	800dedc <memset>
  if(hadc->Instance==ADC1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800174e:	d160      	bne.n	8001812 <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001754:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001756:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800175a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	4618      	mov	r0, r3
 8001762:	f005 fb9b 	bl	8006e9c <HAL_RCCEx_PeriphCLKConfig>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800176c:	f7ff ffae 	bl	80016cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001770:	4b2a      	ldr	r3, [pc, #168]	; (800181c <HAL_ADC_MspInit+0xfc>)
 8001772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001774:	4a29      	ldr	r2, [pc, #164]	; (800181c <HAL_ADC_MspInit+0xfc>)
 8001776:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800177a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177c:	4b27      	ldr	r3, [pc, #156]	; (800181c <HAL_ADC_MspInit+0xfc>)
 800177e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	4b24      	ldr	r3, [pc, #144]	; (800181c <HAL_ADC_MspInit+0xfc>)
 800178a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178c:	4a23      	ldr	r2, [pc, #140]	; (800181c <HAL_ADC_MspInit+0xfc>)
 800178e:	f043 0301 	orr.w	r3, r3, #1
 8001792:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001794:	4b21      	ldr	r3, [pc, #132]	; (800181c <HAL_ADC_MspInit+0xfc>)
 8001796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = mixer_op_filtered_Pin;
 80017a0:	2301      	movs	r3, #1
 80017a2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017a4:	2303      	movs	r3, #3
 80017a6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(mixer_op_filtered_GPIO_Port, &GPIO_InitStruct);
 80017ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80017b0:	4619      	mov	r1, r3
 80017b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b6:	f002 fed9 	bl	800456c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel1;
 80017ba:	4b19      	ldr	r3, [pc, #100]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017bc:	4a19      	ldr	r2, [pc, #100]	; (8001824 <HAL_ADC_MspInit+0x104>)
 80017be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017c0:	4b17      	ldr	r3, [pc, #92]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017c2:	2205      	movs	r2, #5
 80017c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017c6:	4b16      	ldr	r3, [pc, #88]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017d2:	4b13      	ldr	r3, [pc, #76]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017d4:	2280      	movs	r2, #128	; 0x80
 80017d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017e6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017ea:	2220      	movs	r2, #32
 80017ec:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017f6:	480a      	ldr	r0, [pc, #40]	; (8001820 <HAL_ADC_MspInit+0x100>)
 80017f8:	f002 fb86 	bl	8003f08 <HAL_DMA_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 8001802:	f7ff ff63 	bl	80016cc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a05      	ldr	r2, [pc, #20]	; (8001820 <HAL_ADC_MspInit+0x100>)
 800180a:	655a      	str	r2, [r3, #84]	; 0x54
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <HAL_ADC_MspInit+0x100>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001812:	bf00      	nop
 8001814:	3778      	adds	r7, #120	; 0x78
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	20002ab0 	.word	0x20002ab0
 8001824:	40020408 	.word	0x40020408

08001828 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a2b      	ldr	r2, [pc, #172]	; (80018f4 <HAL_DAC_MspInit+0xcc>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d150      	bne.n	80018ec <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800184a:	4b2b      	ldr	r3, [pc, #172]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184e:	4a2a      	ldr	r2, [pc, #168]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 8001850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001854:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001856:	4b28      	ldr	r3, [pc, #160]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001862:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	4a24      	ldr	r2, [pc, #144]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800186e:	4b22      	ldr	r3, [pc, #136]	; (80018f8 <HAL_DAC_MspInit+0xd0>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800187a:	2310      	movs	r3, #16
 800187c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800187e:	2303      	movs	r3, #3
 8001880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001890:	f002 fe6c 	bl	800456c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 8001896:	4a1a      	ldr	r2, [pc, #104]	; (8001900 <HAL_DAC_MspInit+0xd8>)
 8001898:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800189a:	4b18      	ldr	r3, [pc, #96]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 800189c:	2206      	movs	r2, #6
 800189e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018a2:	2210      	movs	r2, #16
 80018a4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a6:	4b15      	ldr	r3, [pc, #84]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80018ac:	4b13      	ldr	r3, [pc, #76]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018ae:	2280      	movs	r2, #128	; 0x80
 80018b0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018b2:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018b8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018c0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80018c2:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018c4:	2220      	movs	r2, #32
 80018c6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018ca:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80018ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80018d0:	480a      	ldr	r0, [pc, #40]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018d2:	f002 fb19 	bl	8003f08 <HAL_DMA_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 80018dc:	f7ff fef6 	bl	80016cc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a06      	ldr	r2, [pc, #24]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	4a05      	ldr	r2, [pc, #20]	; (80018fc <HAL_DAC_MspInit+0xd4>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80018ec:	bf00      	nop
 80018ee:	3728      	adds	r7, #40	; 0x28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	50000800 	.word	0x50000800
 80018f8:	40021000 	.word	0x40021000
 80018fc:	20002b24 	.word	0x20002b24
 8001900:	40020008 	.word	0x40020008

08001904 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a1b      	ldr	r2, [pc, #108]	; (8001990 <HAL_SPI_MspInit+0x8c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d130      	bne.n	8001988 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001926:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <HAL_SPI_MspInit+0x90>)
 8001928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800192a:	4a1a      	ldr	r2, [pc, #104]	; (8001994 <HAL_SPI_MspInit+0x90>)
 800192c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001930:	6613      	str	r3, [r2, #96]	; 0x60
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <HAL_SPI_MspInit+0x90>)
 8001934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001936:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <HAL_SPI_MspInit+0x90>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	4a14      	ldr	r2, [pc, #80]	; (8001994 <HAL_SPI_MspInit+0x90>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_SPI_MspInit+0x90>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001956:	23e0      	movs	r3, #224	; 0xe0
 8001958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001966:	2305      	movs	r3, #5
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001974:	f002 fdfa 	bl	800456c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001978:	2200      	movs	r2, #0
 800197a:	2100      	movs	r1, #0
 800197c:	2023      	movs	r0, #35	; 0x23
 800197e:	f001 fe6a 	bl	8003656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001982:	2023      	movs	r0, #35	; 0x23
 8001984:	f001 fe81 	bl	800368a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001988:	bf00      	nop
 800198a:	3728      	adds	r7, #40	; 0x28
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40013000 	.word	0x40013000
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a13      	ldr	r2, [pc, #76]	; (80019f4 <HAL_TIM_Base_MspInit+0x5c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10c      	bne.n	80019c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ae:	4a12      	ldr	r2, [pc, #72]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019b4:	6613      	str	r3, [r2, #96]	; 0x60
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019c2:	e010      	b.n	80019e6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019cc:	d10b      	bne.n	80019e6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019ce:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d2:	4a09      	ldr	r2, [pc, #36]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6593      	str	r3, [r2, #88]	; 0x58
 80019da:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <HAL_TIM_Base_MspInit+0x60>)
 80019dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
}
 80019e6:	bf00      	nop
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40012c00 	.word	0x40012c00
 80019f8:	40021000 	.word	0x40021000

080019fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <HAL_TIM_MspPostInit+0x68>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d11d      	bne.n	8001a5a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a22:	4a11      	ldr	r2, [pc, #68]	; (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <HAL_TIM_MspPostInit+0x6c>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001a48:	2306      	movs	r3, #6
 8001a4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	4619      	mov	r1, r3
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a56:	f002 fd89 	bl	800456c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3720      	adds	r7, #32
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40012c00 	.word	0x40012c00
 8001a68:	40021000 	.word	0x40021000

08001a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <NMI_Handler+0x4>

08001a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <HardFault_Handler+0x4>

08001a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <MemManage_Handler+0x4>

08001a7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <BusFault_Handler+0x4>

08001a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <UsageFault_Handler+0x4>

08001a8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab8:	f000 f98c 	bl	8001dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f002 feeb 	bl	80048a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}

08001ace <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001ad2:	2002      	movs	r0, #2
 8001ad4:	f002 fee4 	bl	80048a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}

08001adc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001ae0:	4802      	ldr	r0, [pc, #8]	; (8001aec <DMA1_Channel1_IRQHandler+0x10>)
 8001ae2:	f002 fbf4 	bl	80042ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20002b24 	.word	0x20002b24

08001af0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <USB_LP_IRQHandler+0x10>)
 8001af6:	f002 fffd 	bl	8004af4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200041e4 	.word	0x200041e4

08001b04 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <SPI1_IRQHandler+0x10>)
 8001b0a:	f005 ffbb 	bl	8007a84 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20002b84 	.word	0x20002b84

08001b18 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <DMA2_Channel1_IRQHandler+0x10>)
 8001b1e:	f002 fbd6 	bl	80042ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20002ab0 	.word	0x20002ab0

08001b2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
	return 1;
 8001b30:	2301      	movs	r3, #1
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_kill>:

int _kill(int pid, int sig)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b46:	f00c f991 	bl	800de6c <__errno>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2216      	movs	r2, #22
 8001b4e:	601a      	str	r2, [r3, #0]
	return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_exit>:

void _exit (int status)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ffe7 	bl	8001b3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b6e:	e7fe      	b.n	8001b6e <_exit+0x12>

08001b70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	e00a      	b.n	8001b98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b82:	f3af 8000 	nop.w
 8001b86:	4601      	mov	r1, r0
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	60ba      	str	r2, [r7, #8]
 8001b8e:	b2ca      	uxtb	r2, r1
 8001b90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	3301      	adds	r3, #1
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	dbf0      	blt.n	8001b82 <_read+0x12>
	}

return len;
 8001ba0:	687b      	ldr	r3, [r7, #4]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e009      	b.n	8001bd0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	60ba      	str	r2, [r7, #8]
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dbf1      	blt.n	8001bbc <_write+0x12>
	}
	return len;
 8001bd8:	687b      	ldr	r3, [r7, #4]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <_close>:

int _close(int file)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
	return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c0a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <_isatty>:

int _isatty(int file)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
	return 1;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <_sbrk+0x5c>)
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <_sbrk+0x60>)
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d102      	bne.n	8001c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <_sbrk+0x64>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <_sbrk+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d207      	bcs.n	8001c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c7c:	f00c f8f6 	bl	800de6c <__errno>
 8001c80:	4603      	mov	r3, r0
 8001c82:	220c      	movs	r2, #12
 8001c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	e009      	b.n	8001ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a05      	ldr	r2, [pc, #20]	; (8001cb0 <_sbrk+0x64>)
 8001c9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20020000 	.word	0x20020000
 8001cac:	00000400 	.word	0x00000400
 8001cb0:	20002d04 	.word	0x20002d04
 8001cb4:	20004708 	.word	0x20004708

08001cb8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <SystemInit+0x20>)
 8001cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cc2:	4a05      	ldr	r2, [pc, #20]	; (8001cd8 <SystemInit+0x20>)
 8001cc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cdc:	480d      	ldr	r0, [pc, #52]	; (8001d14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cde:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce0:	480d      	ldr	r0, [pc, #52]	; (8001d18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ce2:	490e      	ldr	r1, [pc, #56]	; (8001d1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce4:	4a0e      	ldr	r2, [pc, #56]	; (8001d20 <LoopForever+0xe>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ce8:	e002      	b.n	8001cf0 <LoopCopyDataInit>

08001cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cee:	3304      	adds	r3, #4

08001cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf4:	d3f9      	bcc.n	8001cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf6:	4a0b      	ldr	r2, [pc, #44]	; (8001d24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cf8:	4c0b      	ldr	r4, [pc, #44]	; (8001d28 <LoopForever+0x16>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cfc:	e001      	b.n	8001d02 <LoopFillZerobss>

08001cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d00:	3204      	adds	r2, #4

08001d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d04:	d3fb      	bcc.n	8001cfe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d06:	f7ff ffd7 	bl	8001cb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f00c f8b5 	bl	800de78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0e:	f7fe ff9d 	bl	8000c4c <main>

08001d12 <LoopForever>:

LoopForever:
    b LoopForever
 8001d12:	e7fe      	b.n	8001d12 <LoopForever>
  ldr   r0, =_estack
 8001d14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	20002a28 	.word	0x20002a28
  ldr r2, =_sidata
 8001d20:	08010ed4 	.word	0x08010ed4
  ldr r2, =_sbss
 8001d24:	20002a28 	.word	0x20002a28
  ldr r4, =_ebss
 8001d28:	20004708 	.word	0x20004708

08001d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>

08001d2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f001 fc81 	bl	8003640 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f000 f80e 	bl	8001d60 <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	e001      	b.n	8001d54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d50:	f7ff fcc2 	bl	80016d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d54:	79fb      	ldrb	r3, [r7, #7]

}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d6c:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <HAL_InitTick+0x68>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d022      	beq.n	8001dba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d74:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <HAL_InitTick+0x6c>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <HAL_InitTick+0x68>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f001 fc8c 	bl	80036a6 <HAL_SYSTICK_Config>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10f      	bne.n	8001db4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b0f      	cmp	r3, #15
 8001d98:	d809      	bhi.n	8001dae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	6879      	ldr	r1, [r7, #4]
 8001d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001da2:	f001 fc58 	bl	8003656 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da6:	4a0a      	ldr	r2, [pc, #40]	; (8001dd0 <HAL_InitTick+0x70>)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	e007      	b.n	8001dbe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	73fb      	strb	r3, [r7, #15]
 8001db2:	e004      	b.n	8001dbe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	73fb      	strb	r3, [r7, #15]
 8001db8:	e001      	b.n	8001dbe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200026dc 	.word	0x200026dc
 8001dcc:	200026d4 	.word	0x200026d4
 8001dd0:	200026d8 	.word	0x200026d8

08001dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <HAL_IncTick+0x1c>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <HAL_IncTick+0x20>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4413      	add	r3, r2
 8001de2:	4a03      	ldr	r2, [pc, #12]	; (8001df0 <HAL_IncTick+0x1c>)
 8001de4:	6013      	str	r3, [r2, #0]
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	20002d08 	.word	0x20002d08
 8001df4:	200026dc 	.word	0x200026dc

08001df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <HAL_GetTick+0x14>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	20002d08 	.word	0x20002d08

08001e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff ffee 	bl	8001df8 <HAL_GetTick>
 8001e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e28:	d004      	beq.n	8001e34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_Delay+0x40>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4413      	add	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e34:	bf00      	nop
 8001e36:	f7ff ffdf 	bl	8001df8 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d8f7      	bhi.n	8001e36 <HAL_Delay+0x26>
  {
  }
}
 8001e46:	bf00      	nop
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200026dc 	.word	0x200026dc

08001e54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	609a      	str	r2, [r3, #8]
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	609a      	str	r2, [r3, #8]
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3360      	adds	r3, #96	; 0x60
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <LL_ADC_SetOffset+0x44>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	4313      	orrs	r3, r2
 8001eec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ef4:	bf00      	nop
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	03fff000 	.word	0x03fff000

08001f04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3360      	adds	r3, #96	; 0x60
 8001f12:	461a      	mov	r2, r3
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b087      	sub	sp, #28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3360      	adds	r3, #96	; 0x60
 8001f40:	461a      	mov	r2, r3
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f5a:	bf00      	nop
 8001f5c:	371c      	adds	r7, #28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b087      	sub	sp, #28
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3360      	adds	r3, #96	; 0x60
 8001f76:	461a      	mov	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001f90:	bf00      	nop
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3360      	adds	r3, #96	; 0x60
 8001fac:	461a      	mov	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	615a      	str	r2, [r3, #20]
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800200c:	2301      	movs	r3, #1
 800200e:	e000      	b.n	8002012 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800201e:	b480      	push	{r7}
 8002020:	b087      	sub	sp, #28
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	3330      	adds	r3, #48	; 0x30
 800202e:	461a      	mov	r2, r3
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	0a1b      	lsrs	r3, r3, #8
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	4413      	add	r3, r2
 800203c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	f003 031f 	and.w	r3, r3, #31
 8002048:	211f      	movs	r1, #31
 800204a:	fa01 f303 	lsl.w	r3, r1, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	401a      	ands	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	0e9b      	lsrs	r3, r3, #26
 8002056:	f003 011f 	and.w	r1, r3, #31
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	f003 031f 	and.w	r3, r3, #31
 8002060:	fa01 f303 	lsl.w	r3, r1, r3
 8002064:	431a      	orrs	r2, r3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800206a:	bf00      	nop
 800206c:	371c      	adds	r7, #28
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002076:	b480      	push	{r7}
 8002078:	b087      	sub	sp, #28
 800207a:	af00      	add	r7, sp, #0
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	3314      	adds	r3, #20
 8002086:	461a      	mov	r2, r3
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	0e5b      	lsrs	r3, r3, #25
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	4413      	add	r3, r2
 8002094:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	0d1b      	lsrs	r3, r3, #20
 800209e:	f003 031f 	and.w	r3, r3, #31
 80020a2:	2107      	movs	r1, #7
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	401a      	ands	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	0d1b      	lsrs	r3, r3, #20
 80020b0:	f003 031f 	and.w	r3, r3, #31
 80020b4:	6879      	ldr	r1, [r7, #4]
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	431a      	orrs	r2, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80020c0:	bf00      	nop
 80020c2:	371c      	adds	r7, #28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a0f      	ldr	r2, [pc, #60]	; (8002118 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d10a      	bne.n	80020f6 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ec:	431a      	orrs	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80020f4:	e00a      	b.n	800210c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002102:	43db      	mvns	r3, r3
 8002104:	401a      	ands	r2, r3
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800210c:	bf00      	nop
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	407f0000 	.word	0x407f0000

0800211c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 031f 	and.w	r3, r3, #31
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002148:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	6093      	str	r3, [r2, #8]
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800216c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002170:	d101      	bne.n	8002176 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002198:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021c0:	d101      	bne.n	80021c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021e8:	f043 0201 	orr.w	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b01      	cmp	r3, #1
 800220e:	d101      	bne.n	8002214 <LL_ADC_IsEnabled+0x18>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <LL_ADC_IsEnabled+0x1a>
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002222:	b480      	push	{r7}
 8002224:	b083      	sub	sp, #12
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002232:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002236:	f043 0204 	orr.w	r2, r3, #4
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 0304 	and.w	r3, r3, #4
 800225a:	2b04      	cmp	r3, #4
 800225c:	d101      	bne.n	8002262 <LL_ADC_REG_IsConversionOngoing+0x18>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b08      	cmp	r3, #8
 8002282:	d101      	bne.n	8002288 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002298:	b590      	push	{r4, r7, lr}
 800229a:	b089      	sub	sp, #36	; 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022a0:	2300      	movs	r3, #0
 80022a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e1af      	b.n	8002612 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d109      	bne.n	80022d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff fa2d 	bl	8001720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff ff3f 	bl	800215c <LL_ADC_IsDeepPowerDownEnabled>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d004      	beq.n	80022ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff25 	bl	8002138 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff ff5a 	bl	80021ac <LL_ADC_IsInternalRegulatorEnabled>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d115      	bne.n	800232a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff ff3e 	bl	8002184 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002308:	4b9f      	ldr	r3, [pc, #636]	; (8002588 <HAL_ADC_Init+0x2f0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	099b      	lsrs	r3, r3, #6
 800230e:	4a9f      	ldr	r2, [pc, #636]	; (800258c <HAL_ADC_Init+0x2f4>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	099b      	lsrs	r3, r3, #6
 8002316:	3301      	adds	r3, #1
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800231c:	e002      	b.n	8002324 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f9      	bne.n	800231e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff ff3c 	bl	80021ac <LL_ADC_IsInternalRegulatorEnabled>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10d      	bne.n	8002356 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233e:	f043 0210 	orr.w	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff ff75 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 8002360:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002366:	f003 0310 	and.w	r3, r3, #16
 800236a:	2b00      	cmp	r3, #0
 800236c:	f040 8148 	bne.w	8002600 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	2b00      	cmp	r3, #0
 8002374:	f040 8144 	bne.w	8002600 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800237c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002380:	f043 0202 	orr.w	r2, r3, #2
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff35 	bl	80021fc <LL_ADC_IsEnabled>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d141      	bne.n	800241c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023a0:	d004      	beq.n	80023ac <HAL_ADC_Init+0x114>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a7a      	ldr	r2, [pc, #488]	; (8002590 <HAL_ADC_Init+0x2f8>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d10f      	bne.n	80023cc <HAL_ADC_Init+0x134>
 80023ac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80023b0:	f7ff ff24 	bl	80021fc <LL_ADC_IsEnabled>
 80023b4:	4604      	mov	r4, r0
 80023b6:	4876      	ldr	r0, [pc, #472]	; (8002590 <HAL_ADC_Init+0x2f8>)
 80023b8:	f7ff ff20 	bl	80021fc <LL_ADC_IsEnabled>
 80023bc:	4603      	mov	r3, r0
 80023be:	4323      	orrs	r3, r4
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bf0c      	ite	eq
 80023c4:	2301      	moveq	r3, #1
 80023c6:	2300      	movne	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	e012      	b.n	80023f2 <HAL_ADC_Init+0x15a>
 80023cc:	4871      	ldr	r0, [pc, #452]	; (8002594 <HAL_ADC_Init+0x2fc>)
 80023ce:	f7ff ff15 	bl	80021fc <LL_ADC_IsEnabled>
 80023d2:	4604      	mov	r4, r0
 80023d4:	4870      	ldr	r0, [pc, #448]	; (8002598 <HAL_ADC_Init+0x300>)
 80023d6:	f7ff ff11 	bl	80021fc <LL_ADC_IsEnabled>
 80023da:	4603      	mov	r3, r0
 80023dc:	431c      	orrs	r4, r3
 80023de:	486f      	ldr	r0, [pc, #444]	; (800259c <HAL_ADC_Init+0x304>)
 80023e0:	f7ff ff0c 	bl	80021fc <LL_ADC_IsEnabled>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4323      	orrs	r3, r4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	bf0c      	ite	eq
 80023ec:	2301      	moveq	r3, #1
 80023ee:	2300      	movne	r3, #0
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d012      	beq.n	800241c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023fe:	d004      	beq.n	800240a <HAL_ADC_Init+0x172>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a62      	ldr	r2, [pc, #392]	; (8002590 <HAL_ADC_Init+0x2f8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d101      	bne.n	800240e <HAL_ADC_Init+0x176>
 800240a:	4a65      	ldr	r2, [pc, #404]	; (80025a0 <HAL_ADC_Init+0x308>)
 800240c:	e000      	b.n	8002410 <HAL_ADC_Init+0x178>
 800240e:	4a65      	ldr	r2, [pc, #404]	; (80025a4 <HAL_ADC_Init+0x30c>)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4619      	mov	r1, r3
 8002416:	4610      	mov	r0, r2
 8002418:	f7ff fd1c 	bl	8001e54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7f5b      	ldrb	r3, [r3, #29]
 8002420:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002426:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800242c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002432:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800243a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002446:	2b01      	cmp	r3, #1
 8002448:	d106      	bne.n	8002458 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	3b01      	subs	r3, #1
 8002450:	045b      	lsls	r3, r3, #17
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245c:	2b00      	cmp	r3, #0
 800245e:	d009      	beq.n	8002474 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002464:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	4b4b      	ldr	r3, [pc, #300]	; (80025a8 <HAL_ADC_Init+0x310>)
 800247c:	4013      	ands	r3, r2
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	69b9      	ldr	r1, [r7, #24]
 8002484:	430b      	orrs	r3, r1
 8002486:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fed1 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 80024a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fede 	bl	8002270 <LL_ADC_INJ_IsConversionOngoing>
 80024b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d17f      	bne.n	80025bc <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d17c      	bne.n	80025bc <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024c6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024ce:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024de:	f023 0302 	bic.w	r3, r3, #2
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	69b9      	ldr	r1, [r7, #24]
 80024e8:	430b      	orrs	r3, r1
 80024ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d017      	beq.n	8002524 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691a      	ldr	r2, [r3, #16]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002502:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800250c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002510:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6911      	ldr	r1, [r2, #16]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	430b      	orrs	r3, r1
 800251e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002522:	e013      	b.n	800254c <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002532:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002544:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002548:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002552:	2b01      	cmp	r3, #1
 8002554:	d12a      	bne.n	80025ac <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002560:	f023 0304 	bic.w	r3, r3, #4
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800256c:	4311      	orrs	r1, r2
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002572:	4311      	orrs	r1, r2
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002578:	430a      	orrs	r2, r1
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0201 	orr.w	r2, r2, #1
 8002584:	611a      	str	r2, [r3, #16]
 8002586:	e019      	b.n	80025bc <HAL_ADC_Init+0x324>
 8002588:	200026d4 	.word	0x200026d4
 800258c:	053e2d63 	.word	0x053e2d63
 8002590:	50000100 	.word	0x50000100
 8002594:	50000400 	.word	0x50000400
 8002598:	50000500 	.word	0x50000500
 800259c:	50000600 	.word	0x50000600
 80025a0:	50000300 	.word	0x50000300
 80025a4:	50000700 	.word	0x50000700
 80025a8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0201 	bic.w	r2, r2, #1
 80025ba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d10c      	bne.n	80025de <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	f023 010f 	bic.w	r1, r3, #15
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	1e5a      	subs	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	631a      	str	r2, [r3, #48]	; 0x30
 80025dc:	e007      	b.n	80025ee <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 020f 	bic.w	r2, r2, #15
 80025ec:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	f023 0303 	bic.w	r3, r3, #3
 80025f6:	f043 0201 	orr.w	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80025fe:	e007      	b.n	8002610 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002604:	f043 0210 	orr.w	r2, r3, #16
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002610:	7ffb      	ldrb	r3, [r7, #31]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3724      	adds	r7, #36	; 0x24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}
 800261a:	bf00      	nop

0800261c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002630:	d004      	beq.n	800263c <HAL_ADC_Start_DMA+0x20>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a5a      	ldr	r2, [pc, #360]	; (80027a0 <HAL_ADC_Start_DMA+0x184>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d101      	bne.n	8002640 <HAL_ADC_Start_DMA+0x24>
 800263c:	4b59      	ldr	r3, [pc, #356]	; (80027a4 <HAL_ADC_Start_DMA+0x188>)
 800263e:	e000      	b.n	8002642 <HAL_ADC_Start_DMA+0x26>
 8002640:	4b59      	ldr	r3, [pc, #356]	; (80027a8 <HAL_ADC_Start_DMA+0x18c>)
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fd6a 	bl	800211c <LL_ADC_GetMultimode>
 8002648:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fdfb 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	f040 809b 	bne.w	8002792 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002662:	2b01      	cmp	r3, #1
 8002664:	d101      	bne.n	800266a <HAL_ADC_Start_DMA+0x4e>
 8002666:	2302      	movs	r3, #2
 8002668:	e096      	b.n	8002798 <HAL_ADC_Start_DMA+0x17c>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a4d      	ldr	r2, [pc, #308]	; (80027ac <HAL_ADC_Start_DMA+0x190>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d008      	beq.n	800268e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d005      	beq.n	800268e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	2b05      	cmp	r3, #5
 8002686:	d002      	beq.n	800268e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b09      	cmp	r3, #9
 800268c:	d17a      	bne.n	8002784 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 fce2 	bl	8003058 <ADC_Enable>
 8002694:	4603      	mov	r3, r0
 8002696:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002698:	7dfb      	ldrb	r3, [r7, #23]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d16d      	bne.n	800277a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026a6:	f023 0301 	bic.w	r3, r3, #1
 80026aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a3a      	ldr	r2, [pc, #232]	; (80027a0 <HAL_ADC_Start_DMA+0x184>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d009      	beq.n	80026d0 <HAL_ADC_Start_DMA+0xb4>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a3b      	ldr	r2, [pc, #236]	; (80027b0 <HAL_ADC_Start_DMA+0x194>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d002      	beq.n	80026cc <HAL_ADC_Start_DMA+0xb0>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	e003      	b.n	80026d4 <HAL_ADC_Start_DMA+0xb8>
 80026cc:	4b39      	ldr	r3, [pc, #228]	; (80027b4 <HAL_ADC_Start_DMA+0x198>)
 80026ce:	e001      	b.n	80026d4 <HAL_ADC_Start_DMA+0xb8>
 80026d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	4293      	cmp	r3, r2
 80026da:	d002      	beq.n	80026e2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d105      	bne.n	80026ee <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d006      	beq.n	8002708 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026fe:	f023 0206 	bic.w	r2, r3, #6
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	661a      	str	r2, [r3, #96]	; 0x60
 8002706:	e002      	b.n	800270e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	4a29      	ldr	r2, [pc, #164]	; (80027b8 <HAL_ADC_Start_DMA+0x19c>)
 8002714:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271a:	4a28      	ldr	r2, [pc, #160]	; (80027bc <HAL_ADC_Start_DMA+0x1a0>)
 800271c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002722:	4a27      	ldr	r2, [pc, #156]	; (80027c0 <HAL_ADC_Start_DMA+0x1a4>)
 8002724:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	221c      	movs	r2, #28
 800272c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0210 	orr.w	r2, r2, #16
 8002744:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68da      	ldr	r2, [r3, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0201 	orr.w	r2, r2, #1
 8002754:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	3340      	adds	r3, #64	; 0x40
 8002760:	4619      	mov	r1, r3
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f001 fc77 	bl	8004058 <HAL_DMA_Start_IT>
 800276a:	4603      	mov	r3, r0
 800276c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fd55 	bl	8002222 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002778:	e00d      	b.n	8002796 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002782:	e008      	b.n	8002796 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002790:	e001      	b.n	8002796 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002792:	2302      	movs	r3, #2
 8002794:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002796:	7dfb      	ldrb	r3, [r7, #23]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	50000100 	.word	0x50000100
 80027a4:	50000300 	.word	0x50000300
 80027a8:	50000700 	.word	0x50000700
 80027ac:	50000600 	.word	0x50000600
 80027b0:	50000500 	.word	0x50000500
 80027b4:	50000400 	.word	0x50000400
 80027b8:	0800311d 	.word	0x0800311d
 80027bc:	080031f5 	.word	0x080031f5
 80027c0:	08003211 	.word	0x08003211

080027c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b0b6      	sub	sp, #216	; 0xd8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d102      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x24>
 80027f6:	2302      	movs	r3, #2
 80027f8:	f000 bc13 	b.w	8003022 <HAL_ADC_ConfigChannel+0x84a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff fd1e 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	f040 83f3 	bne.w	8002ffc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6818      	ldr	r0, [r3, #0]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	6859      	ldr	r1, [r3, #4]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	f7ff fbfb 	bl	800201e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fd0c 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 8002832:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fd18 	bl	8002270 <LL_ADC_INJ_IsConversionOngoing>
 8002840:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002844:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002848:	2b00      	cmp	r3, #0
 800284a:	f040 81d9 	bne.w	8002c00 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800284e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002852:	2b00      	cmp	r3, #0
 8002854:	f040 81d4 	bne.w	8002c00 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002860:	d10f      	bne.n	8002882 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6818      	ldr	r0, [r3, #0]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2200      	movs	r2, #0
 800286c:	4619      	mov	r1, r3
 800286e:	f7ff fc02 	bl	8002076 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fba9 	bl	8001fd2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002880:	e00e      	b.n	80028a0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	6819      	ldr	r1, [r3, #0]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	461a      	mov	r2, r3
 8002890:	f7ff fbf1 	bl	8002076 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2100      	movs	r1, #0
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff fb99 	bl	8001fd2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	695a      	ldr	r2, [r3, #20]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	08db      	lsrs	r3, r3, #3
 80028ac:	f003 0303 	and.w	r3, r3, #3
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b04      	cmp	r3, #4
 80028c0:	d022      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6919      	ldr	r1, [r3, #16]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028d2:	f7ff faf3 	bl	8001ebc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6919      	ldr	r1, [r3, #16]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f7ff fb3f 	bl	8001f66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6818      	ldr	r0, [r3, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6919      	ldr	r1, [r3, #16]
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	7f1b      	ldrb	r3, [r3, #28]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d102      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x126>
 80028f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028fc:	e000      	b.n	8002900 <HAL_ADC_ConfigChannel+0x128>
 80028fe:	2300      	movs	r3, #0
 8002900:	461a      	mov	r2, r3
 8002902:	f7ff fb4b 	bl	8001f9c <LL_ADC_SetOffsetSaturation>
 8002906:	e17b      	b.n	8002c00 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2100      	movs	r1, #0
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff faf8 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002914:	4603      	mov	r3, r0
 8002916:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10a      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x15c>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2100      	movs	r1, #0
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff faed 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 800292a:	4603      	mov	r3, r0
 800292c:	0e9b      	lsrs	r3, r3, #26
 800292e:	f003 021f 	and.w	r2, r3, #31
 8002932:	e01e      	b.n	8002972 <HAL_ADC_ConfigChannel+0x19a>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fae2 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002946:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800294a:	fa93 f3a3 	rbit	r3, r3
 800294e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002952:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002956:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800295a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002962:	2320      	movs	r3, #32
 8002964:	e004      	b.n	8002970 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002966:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800296a:	fab3 f383 	clz	r3, r3
 800296e:	b2db      	uxtb	r3, r3
 8002970:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297a:	2b00      	cmp	r3, #0
 800297c:	d105      	bne.n	800298a <HAL_ADC_ConfigChannel+0x1b2>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	0e9b      	lsrs	r3, r3, #26
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	e018      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1e4>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002996:	fa93 f3a3 	rbit	r3, r3
 800299a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800299e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80029ae:	2320      	movs	r3, #32
 80029b0:	e004      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80029b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029b6:	fab3 f383 	clz	r3, r3
 80029ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029bc:	429a      	cmp	r2, r3
 80029be:	d106      	bne.n	80029ce <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2200      	movs	r2, #0
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff fab1 	bl	8001f30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2101      	movs	r1, #1
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff fa95 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80029da:	4603      	mov	r3, r0
 80029dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10a      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x222>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2101      	movs	r1, #1
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fa8a 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80029f0:	4603      	mov	r3, r0
 80029f2:	0e9b      	lsrs	r3, r3, #26
 80029f4:	f003 021f 	and.w	r2, r3, #31
 80029f8:	e01e      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x260>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff fa7f 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002a06:	4603      	mov	r3, r0
 8002a08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a10:	fa93 f3a3 	rbit	r3, r3
 8002a14:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002a28:	2320      	movs	r3, #32
 8002a2a:	e004      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002a2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d105      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x278>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	0e9b      	lsrs	r3, r3, #26
 8002a4a:	f003 031f 	and.w	r3, r3, #31
 8002a4e:	e018      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x2aa>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a5c:	fa93 f3a3 	rbit	r3, r3
 8002a60:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a64:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002a74:	2320      	movs	r3, #32
 8002a76:	e004      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002a78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a7c:	fab3 f383 	clz	r3, r3
 8002a80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d106      	bne.n	8002a94 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fa4e 	bl	8001f30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2102      	movs	r1, #2
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fa32 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10a      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x2e8>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2102      	movs	r1, #2
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff fa27 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	0e9b      	lsrs	r3, r3, #26
 8002aba:	f003 021f 	and.w	r2, r3, #31
 8002abe:	e01e      	b.n	8002afe <HAL_ADC_ConfigChannel+0x326>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff fa1c 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ad6:	fa93 f3a3 	rbit	r3, r3
 8002ada:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002ade:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ae2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002ae6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002aee:	2320      	movs	r3, #32
 8002af0:	e004      	b.n	8002afc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002af2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002af6:	fab3 f383 	clz	r3, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d105      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x33e>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0e9b      	lsrs	r3, r3, #26
 8002b10:	f003 031f 	and.w	r3, r3, #31
 8002b14:	e016      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x36c>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002b36:	2320      	movs	r3, #32
 8002b38:	e004      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002b3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b3e:	fab3 f383 	clz	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d106      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	2102      	movs	r1, #2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff f9ed 	bl	8001f30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2103      	movs	r1, #3
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff f9d1 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10a      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x3aa>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2103      	movs	r1, #3
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f9c6 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	0e9b      	lsrs	r3, r3, #26
 8002b7c:	f003 021f 	and.w	r2, r3, #31
 8002b80:	e017      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x3da>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2103      	movs	r1, #3
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff f9bb 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b94:	fa93 f3a3 	rbit	r3, r3
 8002b98:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b9c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002ba4:	2320      	movs	r3, #32
 8002ba6:	e003      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002baa:	fab3 f383 	clz	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d105      	bne.n	8002bca <HAL_ADC_ConfigChannel+0x3f2>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	0e9b      	lsrs	r3, r3, #26
 8002bc4:	f003 031f 	and.w	r3, r3, #31
 8002bc8:	e011      	b.n	8002bee <HAL_ADC_ConfigChannel+0x416>
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bd2:	fa93 f3a3 	rbit	r3, r3
 8002bd6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002bd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bda:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002bdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002be2:	2320      	movs	r3, #32
 8002be4:	e003      	b.n	8002bee <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be8:	fab3 f383 	clz	r3, r3
 8002bec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d106      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2103      	movs	r1, #3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff f998 	bl	8001f30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff faf9 	bl	80021fc <LL_ADC_IsEnabled>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f040 813d 	bne.w	8002e8c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6818      	ldr	r0, [r3, #0]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	6819      	ldr	r1, [r3, #0]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	f7ff fa54 	bl	80020cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	4aa2      	ldr	r2, [pc, #648]	; (8002eb4 <HAL_ADC_ConfigChannel+0x6dc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	f040 812e 	bne.w	8002e8c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10b      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x480>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	0e9b      	lsrs	r3, r3, #26
 8002c46:	3301      	adds	r3, #1
 8002c48:	f003 031f 	and.w	r3, r3, #31
 8002c4c:	2b09      	cmp	r3, #9
 8002c4e:	bf94      	ite	ls
 8002c50:	2301      	movls	r3, #1
 8002c52:	2300      	movhi	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	e019      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x4b4>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c60:	fa93 f3a3 	rbit	r3, r3
 8002c64:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c68:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002c70:	2320      	movs	r3, #32
 8002c72:	e003      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002c74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c76:	fab3 f383 	clz	r3, r3
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	2b09      	cmp	r3, #9
 8002c84:	bf94      	ite	ls
 8002c86:	2301      	movls	r3, #1
 8002c88:	2300      	movhi	r3, #0
 8002c8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d079      	beq.n	8002d84 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d107      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x4d4>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	069b      	lsls	r3, r3, #26
 8002ca6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002caa:	e015      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x500>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cb4:	fa93 f3a3 	rbit	r3, r3
 8002cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002cba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cbc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002cc4:	2320      	movs	r3, #32
 8002cc6:	e003      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002cc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cca:	fab3 f383 	clz	r3, r3
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	069b      	lsls	r3, r3, #26
 8002cd4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d109      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x520>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	0e9b      	lsrs	r3, r3, #26
 8002cea:	3301      	adds	r3, #1
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf6:	e017      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x550>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d00:	fa93 f3a3 	rbit	r3, r3
 8002d04:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d08:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002d10:	2320      	movs	r3, #32
 8002d12:	e003      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002d14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f003 031f 	and.w	r3, r3, #31
 8002d22:	2101      	movs	r1, #1
 8002d24:	fa01 f303 	lsl.w	r3, r1, r3
 8002d28:	ea42 0103 	orr.w	r1, r2, r3
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10a      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x576>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	0e9b      	lsrs	r3, r3, #26
 8002d3e:	3301      	adds	r3, #1
 8002d40:	f003 021f 	and.w	r2, r3, #31
 8002d44:	4613      	mov	r3, r2
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	4413      	add	r3, r2
 8002d4a:	051b      	lsls	r3, r3, #20
 8002d4c:	e018      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x5a8>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d56:	fa93 f3a3 	rbit	r3, r3
 8002d5a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002d66:	2320      	movs	r3, #32
 8002d68:	e003      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d6c:	fab3 f383 	clz	r3, r3
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	3301      	adds	r3, #1
 8002d74:	f003 021f 	and.w	r2, r3, #31
 8002d78:	4613      	mov	r3, r2
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4413      	add	r3, r2
 8002d7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d80:	430b      	orrs	r3, r1
 8002d82:	e07e      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d107      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x5c8>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	0e9b      	lsrs	r3, r3, #26
 8002d96:	3301      	adds	r3, #1
 8002d98:	069b      	lsls	r3, r3, #26
 8002d9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d9e:	e015      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x5f4>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da8:	fa93 f3a3 	rbit	r3, r3
 8002dac:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002db8:	2320      	movs	r3, #32
 8002dba:	e003      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	069b      	lsls	r3, r3, #26
 8002dc8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d109      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x614>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	0e9b      	lsrs	r3, r3, #26
 8002dde:	3301      	adds	r3, #1
 8002de0:	f003 031f 	and.w	r3, r3, #31
 8002de4:	2101      	movs	r1, #1
 8002de6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dea:	e017      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x644>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	fa93 f3a3 	rbit	r3, r3
 8002df8:	61fb      	str	r3, [r7, #28]
  return result;
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002e04:	2320      	movs	r3, #32
 8002e06:	e003      	b.n	8002e10 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	fab3 f383 	clz	r3, r3
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	3301      	adds	r3, #1
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	2101      	movs	r1, #1
 8002e18:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1c:	ea42 0103 	orr.w	r1, r2, r3
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10d      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x670>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	0e9b      	lsrs	r3, r3, #26
 8002e32:	3301      	adds	r3, #1
 8002e34:	f003 021f 	and.w	r2, r3, #31
 8002e38:	4613      	mov	r3, r2
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3b1e      	subs	r3, #30
 8002e40:	051b      	lsls	r3, r3, #20
 8002e42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e46:	e01b      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x6a8>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	613b      	str	r3, [r7, #16]
  return result;
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002e60:	2320      	movs	r3, #32
 8002e62:	e003      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	f003 021f 	and.w	r2, r3, #31
 8002e72:	4613      	mov	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	3b1e      	subs	r3, #30
 8002e7a:	051b      	lsls	r3, r3, #20
 8002e7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e80:	430b      	orrs	r3, r1
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	6892      	ldr	r2, [r2, #8]
 8002e86:	4619      	mov	r1, r3
 8002e88:	f7ff f8f5 	bl	8002076 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b09      	ldr	r3, [pc, #36]	; (8002eb8 <HAL_ADC_ConfigChannel+0x6e0>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80be 	beq.w	8003016 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ea2:	d004      	beq.n	8002eae <HAL_ADC_ConfigChannel+0x6d6>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a04      	ldr	r2, [pc, #16]	; (8002ebc <HAL_ADC_ConfigChannel+0x6e4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d10a      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x6ec>
 8002eae:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <HAL_ADC_ConfigChannel+0x6e8>)
 8002eb0:	e009      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x6ee>
 8002eb2:	bf00      	nop
 8002eb4:	407f0000 	.word	0x407f0000
 8002eb8:	80080000 	.word	0x80080000
 8002ebc:	50000100 	.word	0x50000100
 8002ec0:	50000300 	.word	0x50000300
 8002ec4:	4b59      	ldr	r3, [pc, #356]	; (800302c <HAL_ADC_ConfigChannel+0x854>)
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe ffea 	bl	8001ea0 <LL_ADC_GetCommonPathInternalCh>
 8002ecc:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a56      	ldr	r2, [pc, #344]	; (8003030 <HAL_ADC_ConfigChannel+0x858>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d004      	beq.n	8002ee4 <HAL_ADC_ConfigChannel+0x70c>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a55      	ldr	r2, [pc, #340]	; (8003034 <HAL_ADC_ConfigChannel+0x85c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d13a      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ee8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d134      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ef8:	d005      	beq.n	8002f06 <HAL_ADC_ConfigChannel+0x72e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a4e      	ldr	r2, [pc, #312]	; (8003038 <HAL_ADC_ConfigChannel+0x860>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	f040 8085 	bne.w	8003010 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f0e:	d004      	beq.n	8002f1a <HAL_ADC_ConfigChannel+0x742>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a49      	ldr	r2, [pc, #292]	; (800303c <HAL_ADC_ConfigChannel+0x864>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d101      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x746>
 8002f1a:	4a49      	ldr	r2, [pc, #292]	; (8003040 <HAL_ADC_ConfigChannel+0x868>)
 8002f1c:	e000      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x748>
 8002f1e:	4a43      	ldr	r2, [pc, #268]	; (800302c <HAL_ADC_ConfigChannel+0x854>)
 8002f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	f7fe ffa5 	bl	8001e7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f30:	4b44      	ldr	r3, [pc, #272]	; (8003044 <HAL_ADC_ConfigChannel+0x86c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	099b      	lsrs	r3, r3, #6
 8002f36:	4a44      	ldr	r2, [pc, #272]	; (8003048 <HAL_ADC_ConfigChannel+0x870>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	4613      	mov	r3, r2
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f4a:	e002      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1f9      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f58:	e05a      	b.n	8003010 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a3b      	ldr	r2, [pc, #236]	; (800304c <HAL_ADC_ConfigChannel+0x874>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d125      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x7d8>
 8002f64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d11f      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a31      	ldr	r2, [pc, #196]	; (800303c <HAL_ADC_ConfigChannel+0x864>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d104      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x7ac>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a34      	ldr	r2, [pc, #208]	; (8003050 <HAL_ADC_ConfigChannel+0x878>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d047      	beq.n	8003014 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f8c:	d004      	beq.n	8002f98 <HAL_ADC_ConfigChannel+0x7c0>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a2a      	ldr	r2, [pc, #168]	; (800303c <HAL_ADC_ConfigChannel+0x864>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d101      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x7c4>
 8002f98:	4a29      	ldr	r2, [pc, #164]	; (8003040 <HAL_ADC_ConfigChannel+0x868>)
 8002f9a:	e000      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x7c6>
 8002f9c:	4a23      	ldr	r2, [pc, #140]	; (800302c <HAL_ADC_ConfigChannel+0x854>)
 8002f9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4610      	mov	r0, r2
 8002faa:	f7fe ff66 	bl	8001e7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fae:	e031      	b.n	8003014 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a27      	ldr	r2, [pc, #156]	; (8003054 <HAL_ADC_ConfigChannel+0x87c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d12d      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d127      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a1c      	ldr	r2, [pc, #112]	; (800303c <HAL_ADC_ConfigChannel+0x864>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d022      	beq.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fd8:	d004      	beq.n	8002fe4 <HAL_ADC_ConfigChannel+0x80c>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a17      	ldr	r2, [pc, #92]	; (800303c <HAL_ADC_ConfigChannel+0x864>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d101      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x810>
 8002fe4:	4a16      	ldr	r2, [pc, #88]	; (8003040 <HAL_ADC_ConfigChannel+0x868>)
 8002fe6:	e000      	b.n	8002fea <HAL_ADC_ConfigChannel+0x812>
 8002fe8:	4a10      	ldr	r2, [pc, #64]	; (800302c <HAL_ADC_ConfigChannel+0x854>)
 8002fea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4610      	mov	r0, r2
 8002ff6:	f7fe ff40 	bl	8001e7a <LL_ADC_SetCommonPathInternalCh>
 8002ffa:	e00c      	b.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003000:	f043 0220 	orr.w	r2, r3, #32
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800300e:	e002      	b.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003010:	bf00      	nop
 8003012:	e000      	b.n	8003016 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003014:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800301e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003022:	4618      	mov	r0, r3
 8003024:	37d8      	adds	r7, #216	; 0xd8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	50000700 	.word	0x50000700
 8003030:	c3210000 	.word	0xc3210000
 8003034:	90c00010 	.word	0x90c00010
 8003038:	50000600 	.word	0x50000600
 800303c:	50000100 	.word	0x50000100
 8003040:	50000300 	.word	0x50000300
 8003044:	200026d4 	.word	0x200026d4
 8003048:	053e2d63 	.word	0x053e2d63
 800304c:	c7520000 	.word	0xc7520000
 8003050:	50000500 	.word	0x50000500
 8003054:	cb840000 	.word	0xcb840000

08003058 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff f8c9 	bl	80021fc <LL_ADC_IsEnabled>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d14d      	bne.n	800310c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	4b28      	ldr	r3, [pc, #160]	; (8003118 <ADC_Enable+0xc0>)
 8003078:	4013      	ands	r3, r2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00d      	beq.n	800309a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003082:	f043 0210 	orr.w	r2, r3, #16
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308e:	f043 0201 	orr.w	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e039      	b.n	800310e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff f898 	bl	80021d4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80030a4:	f7fe fea8 	bl	8001df8 <HAL_GetTick>
 80030a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030aa:	e028      	b.n	80030fe <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff f8a3 	bl	80021fc <LL_ADC_IsEnabled>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d104      	bne.n	80030c6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff f887 	bl	80021d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030c6:	f7fe fe97 	bl	8001df8 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d914      	bls.n	80030fe <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d00d      	beq.n	80030fe <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e6:	f043 0210 	orr.w	r2, r3, #16
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f2:	f043 0201 	orr.w	r2, r3, #1
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e007      	b.n	800310e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d1cf      	bne.n	80030ac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	8000003f 	.word	0x8000003f

0800311c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003128:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003132:	2b00      	cmp	r3, #0
 8003134:	d14b      	bne.n	80031ce <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0308 	and.w	r3, r3, #8
 800314c:	2b00      	cmp	r3, #0
 800314e:	d021      	beq.n	8003194 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f7fe ff4f 	bl	8001ff8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d032      	beq.n	80031c6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d12b      	bne.n	80031c6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003172:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d11f      	bne.n	80031c6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318a:	f043 0201 	orr.w	r2, r3, #1
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	65da      	str	r2, [r3, #92]	; 0x5c
 8003192:	e018      	b.n	80031c6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d111      	bne.n	80031c6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d105      	bne.n	80031c6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031be:	f043 0201 	orr.w	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f7fe f972 	bl	80014b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031cc:	e00e      	b.n	80031ec <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d2:	f003 0310 	and.w	r3, r3, #16
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f7ff faf2 	bl	80027c4 <HAL_ADC_ErrorCallback>
}
 80031e0:	e004      	b.n	80031ec <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	4798      	blx	r3
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003200:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f7fe f96e 	bl	80014e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003208:	bf00      	nop
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003222:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800322e:	f043 0204 	orr.w	r2, r3, #4
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f7ff fac4 	bl	80027c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800323c:	bf00      	nop
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <LL_ADC_IsEnabled>:
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b01      	cmp	r3, #1
 8003256:	d101      	bne.n	800325c <LL_ADC_IsEnabled+0x18>
 8003258:	2301      	movs	r3, #1
 800325a:	e000      	b.n	800325e <LL_ADC_IsEnabled+0x1a>
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <LL_ADC_REG_IsConversionOngoing>:
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b04      	cmp	r3, #4
 800327c:	d101      	bne.n	8003282 <LL_ADC_REG_IsConversionOngoing+0x18>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003290:	b590      	push	{r4, r7, lr}
 8003292:	b0a1      	sub	sp, #132	; 0x84
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032aa:	2302      	movs	r3, #2
 80032ac:	e0e7      	b.n	800347e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032b6:	2300      	movs	r3, #0
 80032b8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80032ba:	2300      	movs	r3, #0
 80032bc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032c6:	d102      	bne.n	80032ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032c8:	4b6f      	ldr	r3, [pc, #444]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	e009      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a6e      	ldr	r2, [pc, #440]	; (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d102      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80032d8:	4b6d      	ldr	r3, [pc, #436]	; (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	e001      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e0be      	b.n	800347e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ffb1 	bl	800326a <LL_ADC_REG_IsConversionOngoing>
 8003308:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ffab 	bl	800326a <LL_ADC_REG_IsConversionOngoing>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	f040 80a0 	bne.w	800345c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800331c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800331e:	2b00      	cmp	r3, #0
 8003320:	f040 809c 	bne.w	800345c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800332c:	d004      	beq.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a55      	ldr	r2, [pc, #340]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d101      	bne.n	800333c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003338:	4b56      	ldr	r3, [pc, #344]	; (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800333a:	e000      	b.n	800333e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800333c:	4b56      	ldr	r3, [pc, #344]	; (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800333e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d04b      	beq.n	80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003348:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	6859      	ldr	r1, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800335a:	035b      	lsls	r3, r3, #13
 800335c:	430b      	orrs	r3, r1
 800335e:	431a      	orrs	r2, r3
 8003360:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003362:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800336c:	d004      	beq.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a45      	ldr	r2, [pc, #276]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d10f      	bne.n	8003398 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003378:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800337c:	f7ff ff62 	bl	8003244 <LL_ADC_IsEnabled>
 8003380:	4604      	mov	r4, r0
 8003382:	4841      	ldr	r0, [pc, #260]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003384:	f7ff ff5e 	bl	8003244 <LL_ADC_IsEnabled>
 8003388:	4603      	mov	r3, r0
 800338a:	4323      	orrs	r3, r4
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	e012      	b.n	80033be <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003398:	483c      	ldr	r0, [pc, #240]	; (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800339a:	f7ff ff53 	bl	8003244 <LL_ADC_IsEnabled>
 800339e:	4604      	mov	r4, r0
 80033a0:	483b      	ldr	r0, [pc, #236]	; (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80033a2:	f7ff ff4f 	bl	8003244 <LL_ADC_IsEnabled>
 80033a6:	4603      	mov	r3, r0
 80033a8:	431c      	orrs	r4, r3
 80033aa:	483c      	ldr	r0, [pc, #240]	; (800349c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80033ac:	f7ff ff4a 	bl	8003244 <LL_ADC_IsEnabled>
 80033b0:	4603      	mov	r3, r0
 80033b2:	4323      	orrs	r3, r4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf0c      	ite	eq
 80033b8:	2301      	moveq	r3, #1
 80033ba:	2300      	movne	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d056      	beq.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033ca:	f023 030f 	bic.w	r3, r3, #15
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	6811      	ldr	r1, [r2, #0]
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	6892      	ldr	r2, [r2, #8]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	431a      	orrs	r2, r3
 80033da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033dc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033de:	e047      	b.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033ea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033f4:	d004      	beq.n	8003400 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a23      	ldr	r2, [pc, #140]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d10f      	bne.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003400:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003404:	f7ff ff1e 	bl	8003244 <LL_ADC_IsEnabled>
 8003408:	4604      	mov	r4, r0
 800340a:	481f      	ldr	r0, [pc, #124]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800340c:	f7ff ff1a 	bl	8003244 <LL_ADC_IsEnabled>
 8003410:	4603      	mov	r3, r0
 8003412:	4323      	orrs	r3, r4
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	e012      	b.n	8003446 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003420:	481a      	ldr	r0, [pc, #104]	; (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003422:	f7ff ff0f 	bl	8003244 <LL_ADC_IsEnabled>
 8003426:	4604      	mov	r4, r0
 8003428:	4819      	ldr	r0, [pc, #100]	; (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800342a:	f7ff ff0b 	bl	8003244 <LL_ADC_IsEnabled>
 800342e:	4603      	mov	r3, r0
 8003430:	431c      	orrs	r4, r3
 8003432:	481a      	ldr	r0, [pc, #104]	; (800349c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003434:	f7ff ff06 	bl	8003244 <LL_ADC_IsEnabled>
 8003438:	4603      	mov	r3, r0
 800343a:	4323      	orrs	r3, r4
 800343c:	2b00      	cmp	r3, #0
 800343e:	bf0c      	ite	eq
 8003440:	2301      	moveq	r3, #1
 8003442:	2300      	movne	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d012      	beq.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800344a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003452:	f023 030f 	bic.w	r3, r3, #15
 8003456:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003458:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800345a:	e009      	b.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800346e:	e000      	b.n	8003472 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003470:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800347a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800347e:	4618      	mov	r0, r3
 8003480:	3784      	adds	r7, #132	; 0x84
 8003482:	46bd      	mov	sp, r7
 8003484:	bd90      	pop	{r4, r7, pc}
 8003486:	bf00      	nop
 8003488:	50000100 	.word	0x50000100
 800348c:	50000400 	.word	0x50000400
 8003490:	50000500 	.word	0x50000500
 8003494:	50000300 	.word	0x50000300
 8003498:	50000700 	.word	0x50000700
 800349c:	50000600 	.word	0x50000600

080034a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034b0:	4b0c      	ldr	r3, [pc, #48]	; (80034e4 <__NVIC_SetPriorityGrouping+0x44>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034bc:	4013      	ands	r3, r2
 80034be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034d2:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <__NVIC_SetPriorityGrouping+0x44>)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	60d3      	str	r3, [r2, #12]
}
 80034d8:	bf00      	nop
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	e000ed00 	.word	0xe000ed00

080034e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034ec:	4b04      	ldr	r3, [pc, #16]	; (8003500 <__NVIC_GetPriorityGrouping+0x18>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	0a1b      	lsrs	r3, r3, #8
 80034f2:	f003 0307 	and.w	r3, r3, #7
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	4603      	mov	r3, r0
 800350c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800350e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003512:	2b00      	cmp	r3, #0
 8003514:	db0b      	blt.n	800352e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	f003 021f 	and.w	r2, r3, #31
 800351c:	4907      	ldr	r1, [pc, #28]	; (800353c <__NVIC_EnableIRQ+0x38>)
 800351e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003522:	095b      	lsrs	r3, r3, #5
 8003524:	2001      	movs	r0, #1
 8003526:	fa00 f202 	lsl.w	r2, r0, r2
 800352a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	e000e100 	.word	0xe000e100

08003540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	6039      	str	r1, [r7, #0]
 800354a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003550:	2b00      	cmp	r3, #0
 8003552:	db0a      	blt.n	800356a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	b2da      	uxtb	r2, r3
 8003558:	490c      	ldr	r1, [pc, #48]	; (800358c <__NVIC_SetPriority+0x4c>)
 800355a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355e:	0112      	lsls	r2, r2, #4
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	440b      	add	r3, r1
 8003564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003568:	e00a      	b.n	8003580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	b2da      	uxtb	r2, r3
 800356e:	4908      	ldr	r1, [pc, #32]	; (8003590 <__NVIC_SetPriority+0x50>)
 8003570:	79fb      	ldrb	r3, [r7, #7]
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	3b04      	subs	r3, #4
 8003578:	0112      	lsls	r2, r2, #4
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	440b      	add	r3, r1
 800357e:	761a      	strb	r2, [r3, #24]
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	e000e100 	.word	0xe000e100
 8003590:	e000ed00 	.word	0xe000ed00

08003594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003594:	b480      	push	{r7}
 8003596:	b089      	sub	sp, #36	; 0x24
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	f1c3 0307 	rsb	r3, r3, #7
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	bf28      	it	cs
 80035b2:	2304      	movcs	r3, #4
 80035b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	3304      	adds	r3, #4
 80035ba:	2b06      	cmp	r3, #6
 80035bc:	d902      	bls.n	80035c4 <NVIC_EncodePriority+0x30>
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	3b03      	subs	r3, #3
 80035c2:	e000      	b.n	80035c6 <NVIC_EncodePriority+0x32>
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c8:	f04f 32ff 	mov.w	r2, #4294967295
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43da      	mvns	r2, r3
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	401a      	ands	r2, r3
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035dc:	f04f 31ff 	mov.w	r1, #4294967295
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	fa01 f303 	lsl.w	r3, r1, r3
 80035e6:	43d9      	mvns	r1, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ec:	4313      	orrs	r3, r2
         );
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3724      	adds	r7, #36	; 0x24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3b01      	subs	r3, #1
 8003608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800360c:	d301      	bcc.n	8003612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800360e:	2301      	movs	r3, #1
 8003610:	e00f      	b.n	8003632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003612:	4a0a      	ldr	r2, [pc, #40]	; (800363c <SysTick_Config+0x40>)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	3b01      	subs	r3, #1
 8003618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800361a:	210f      	movs	r1, #15
 800361c:	f04f 30ff 	mov.w	r0, #4294967295
 8003620:	f7ff ff8e 	bl	8003540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003624:	4b05      	ldr	r3, [pc, #20]	; (800363c <SysTick_Config+0x40>)
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800362a:	4b04      	ldr	r3, [pc, #16]	; (800363c <SysTick_Config+0x40>)
 800362c:	2207      	movs	r2, #7
 800362e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	e000e010 	.word	0xe000e010

08003640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7ff ff29 	bl	80034a0 <__NVIC_SetPriorityGrouping>
}
 800364e:	bf00      	nop
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b086      	sub	sp, #24
 800365a:	af00      	add	r7, sp, #0
 800365c:	4603      	mov	r3, r0
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	607a      	str	r2, [r7, #4]
 8003662:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003664:	f7ff ff40 	bl	80034e8 <__NVIC_GetPriorityGrouping>
 8003668:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	68b9      	ldr	r1, [r7, #8]
 800366e:	6978      	ldr	r0, [r7, #20]
 8003670:	f7ff ff90 	bl	8003594 <NVIC_EncodePriority>
 8003674:	4602      	mov	r2, r0
 8003676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800367a:	4611      	mov	r1, r2
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff5f 	bl	8003540 <__NVIC_SetPriority>
}
 8003682:	bf00      	nop
 8003684:	3718      	adds	r7, #24
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	4603      	mov	r3, r0
 8003692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff ff33 	bl	8003504 <__NVIC_EnableIRQ>
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff ffa4 	bl	80035fc <SysTick_Config>
 80036b4:	4603      	mov	r3, r0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e014      	b.n	80036fa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	791b      	ldrb	r3, [r3, #4]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d105      	bne.n	80036e6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7fe f8a1 	bl	8001828 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2202      	movs	r2, #2
 80036ea:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	795b      	ldrb	r3, [r3, #5]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_DAC_Start+0x16>
 8003714:	2302      	movs	r3, #2
 8003716:	e043      	b.n	80037a0 <HAL_DAC_Start+0x9e>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2202      	movs	r2, #2
 8003722:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2201      	movs	r2, #1
 8003732:	409a      	lsls	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800373c:	2001      	movs	r0, #1
 800373e:	f7fe fb67 	bl	8001e10 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10f      	bne.n	8003768 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8003752:	2b02      	cmp	r3, #2
 8003754:	d11d      	bne.n	8003792 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f042 0201 	orr.w	r2, r2, #1
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	e014      	b.n	8003792 <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	f003 0310 	and.w	r3, r3, #16
 8003778:	2102      	movs	r1, #2
 800377a:	fa01 f303 	lsl.w	r3, r1, r3
 800377e:	429a      	cmp	r2, r3
 8003780:	d107      	bne.n	8003792 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 0202 	orr.w	r2, r2, #2
 8003790:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_DAC_Stop>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6819      	ldr	r1, [r3, #0]
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2201      	movs	r2, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43da      	mvns	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	400a      	ands	r2, r1
 80037cc:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 80037ce:	2001      	movs	r0, #1
 80037d0:	f7fe fb1e 	bl	8001e10 <HAL_Delay>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80037f2:	2300      	movs	r3, #0
 80037f4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	795b      	ldrb	r3, [r3, #5]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_DAC_Start_DMA+0x1e>
 80037fe:	2302      	movs	r3, #2
 8003800:	e0ae      	b.n	8003960 <HAL_DAC_Start_DMA+0x17c>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2202      	movs	r2, #2
 800380c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d12f      	bne.n	8003874 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	4a53      	ldr	r2, [pc, #332]	; (8003968 <HAL_DAC_Start_DMA+0x184>)
 800381a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	4a52      	ldr	r2, [pc, #328]	; (800396c <HAL_DAC_Start_DMA+0x188>)
 8003822:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	4a51      	ldr	r2, [pc, #324]	; (8003970 <HAL_DAC_Start_DMA+0x18c>)
 800382a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800383a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	2b08      	cmp	r3, #8
 8003840:	d013      	beq.n	800386a <HAL_DAC_Start_DMA+0x86>
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	2b08      	cmp	r3, #8
 8003846:	d845      	bhi.n	80038d4 <HAL_DAC_Start_DMA+0xf0>
 8003848:	6a3b      	ldr	r3, [r7, #32]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d003      	beq.n	8003856 <HAL_DAC_Start_DMA+0x72>
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d005      	beq.n	8003860 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003854:	e03e      	b.n	80038d4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	3308      	adds	r3, #8
 800385c:	613b      	str	r3, [r7, #16]
        break;
 800385e:	e03c      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	330c      	adds	r3, #12
 8003866:	613b      	str	r3, [r7, #16]
        break;
 8003868:	e037      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	3310      	adds	r3, #16
 8003870:	613b      	str	r3, [r7, #16]
        break;
 8003872:	e032      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4a3e      	ldr	r2, [pc, #248]	; (8003974 <HAL_DAC_Start_DMA+0x190>)
 800387a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a3d      	ldr	r2, [pc, #244]	; (8003978 <HAL_DAC_Start_DMA+0x194>)
 8003882:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	4a3c      	ldr	r2, [pc, #240]	; (800397c <HAL_DAC_Start_DMA+0x198>)
 800388a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800389a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800389c:	6a3b      	ldr	r3, [r7, #32]
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d013      	beq.n	80038ca <HAL_DAC_Start_DMA+0xe6>
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d817      	bhi.n	80038d8 <HAL_DAC_Start_DMA+0xf4>
 80038a8:	6a3b      	ldr	r3, [r7, #32]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_DAC_Start_DMA+0xd2>
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d005      	beq.n	80038c0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80038b4:	e010      	b.n	80038d8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	3314      	adds	r3, #20
 80038bc:	613b      	str	r3, [r7, #16]
        break;
 80038be:	e00c      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3318      	adds	r3, #24
 80038c6:	613b      	str	r3, [r7, #16]
        break;
 80038c8:	e007      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	331c      	adds	r3, #28
 80038d0:	613b      	str	r3, [r7, #16]
        break;
 80038d2:	e002      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        break;
 80038d4:	bf00      	nop
 80038d6:	e000      	b.n	80038da <HAL_DAC_Start_DMA+0xf6>
        break;
 80038d8:	bf00      	nop
    }
  }


  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d111      	bne.n	8003904 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038ee:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6898      	ldr	r0, [r3, #8]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	f000 fbad 	bl	8004058 <HAL_DMA_Start_IT>
 80038fe:	4603      	mov	r3, r0
 8003900:	75fb      	strb	r3, [r7, #23]
 8003902:	e010      	b.n	8003926 <HAL_DAC_Start_DMA+0x142>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003912:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	68d8      	ldr	r0, [r3, #12]
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	f000 fb9b 	bl	8004058 <HAL_DMA_Start_IT>
 8003922:	4603      	mov	r3, r0
 8003924:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800392c:	7dfb      	ldrb	r3, [r7, #23]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10f      	bne.n	8003952 <HAL_DAC_Start_DMA+0x16e>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6819      	ldr	r1, [r3, #0]
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	f003 0310 	and.w	r3, r3, #16
 800393e:	2201      	movs	r2, #1
 8003940:	409a      	lsls	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800394a:	2001      	movs	r0, #1
 800394c:	f7fe fa60 	bl	8001e10 <HAL_Delay>
 8003950:	e005      	b.n	800395e <HAL_DAC_Start_DMA+0x17a>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f043 0204 	orr.w	r2, r3, #4
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800395e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	08003df5 	.word	0x08003df5
 800396c:	08003e17 	.word	0x08003e17
 8003970:	08003e33 	.word	0x08003e33
 8003974:	08003e9d 	.word	0x08003e9d
 8003978:	08003ebf 	.word	0x08003ebf
 800397c:	08003edb 	.word	0x08003edb

08003980 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6819      	ldr	r1, [r3, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	f003 0310 	and.w	r3, r3, #16
 8003996:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43da      	mvns	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	400a      	ands	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6819      	ldr	r1, [r3, #0]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2201      	movs	r2, #1
 80039b6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ba:	43da      	mvns	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	400a      	ands	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 80039c4:	2001      	movs	r0, #1
 80039c6:	f7fe fa23 	bl	8001e10 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10d      	bne.n	80039ec <HAL_DAC_Stop_DMA+0x6c>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fbba 	bl	800414e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e00c      	b.n	8003a06 <HAL_DAC_Stop_DMA+0x86>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 fbac 	bl	800414e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003a04:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a16:	b480      	push	{r7}
 8003a18:	b087      	sub	sp, #28
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	60f8      	str	r0, [r7, #12]
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d105      	bne.n	8003a46 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4413      	add	r3, r2
 8003a40:	3308      	adds	r3, #8
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e004      	b.n	8003a50 <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	3314      	adds	r3, #20
 8003a4e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	461a      	mov	r2, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	371c      	adds	r7, #28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr

08003a8e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b083      	sub	sp, #12
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	; 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	795b      	ldrb	r3, [r3, #5]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d101      	bne.n	8003abc <HAL_DAC_ConfigChannel+0x18>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e192      	b.n	8003de2 <HAL_DAC_ConfigChannel+0x33e>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d174      	bne.n	8003bba <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003ad0:	f7fe f992 	bl	8001df8 <HAL_GetTick>
 8003ad4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d134      	bne.n	8003b46 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003adc:	e011      	b.n	8003b02 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003ade:	f7fe f98b 	bl	8001df8 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d90a      	bls.n	8003b02 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	f043 0208 	orr.w	r2, r3, #8
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2203      	movs	r2, #3
 8003afc:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e16f      	b.n	8003de2 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1e6      	bne.n	8003ade <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8003b10:	2001      	movs	r0, #1
 8003b12:	f7fe f97d 	bl	8001e10 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b1e:	641a      	str	r2, [r3, #64]	; 0x40
 8003b20:	e01e      	b.n	8003b60 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b22:	f7fe f969 	bl	8001df8 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d90a      	bls.n	8003b46 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f043 0208 	orr.w	r2, r3, #8
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2203      	movs	r2, #3
 8003b40:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e14d      	b.n	8003de2 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	dbe8      	blt.n	8003b22 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8003b50:	2001      	movs	r0, #1
 8003b52:	f7fe f95d 	bl	8001e10 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b5e:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f003 0310 	and.w	r3, r3, #16
 8003b6c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003b70:	fa01 f303 	lsl.w	r3, r1, r3
 8003b74:	43db      	mvns	r3, r3
 8003b76:	ea02 0103 	and.w	r1, r2, r3
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f003 0310 	and.w	r3, r3, #16
 8003b84:	409a      	lsls	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	21ff      	movs	r1, #255	; 0xff
 8003b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	ea02 0103 	and.w	r1, r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	409a      	lsls	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d11d      	bne.n	8003bfe <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	221f      	movs	r2, #31
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bda:	4013      	ands	r3, r2
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f003 0310 	and.w	r3, r3, #16
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bfc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2207      	movs	r2, #7
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43db      	mvns	r3, r3
 8003c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c16:	4013      	ands	r3, r2
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d102      	bne.n	8003c28 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
 8003c26:	e00f      	b.n	8003c48 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d102      	bne.n	8003c36 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003c30:	2301      	movs	r3, #1
 8003c32:	623b      	str	r3, [r7, #32]
 8003c34:	e008      	b.n	8003c48 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d102      	bne.n	8003c44 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	623b      	str	r3, [r7, #32]
 8003c42:	e001      	b.n	8003c48 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	6a3a      	ldr	r2, [r7, #32]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f003 0310 	and.w	r3, r3, #16
 8003c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43db      	mvns	r3, r3
 8003c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	791b      	ldrb	r3, [r3, #4]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d102      	bne.n	8003c7c <HAL_DAC_ConfigChannel+0x1d8>
 8003c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c7a:	e000      	b.n	8003c7e <HAL_DAC_ConfigChannel+0x1da>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f003 0310 	and.w	r3, r3, #16
 8003c8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	43db      	mvns	r3, r3
 8003c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c96:	4013      	ands	r3, r2
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	795b      	ldrb	r3, [r3, #5]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d102      	bne.n	8003ca8 <HAL_DAC_ConfigChannel+0x204>
 8003ca2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca6:	e000      	b.n	8003caa <HAL_DAC_ConfigChannel+0x206>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003cb6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d114      	bne.n	8003cea <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003cc0:	f003 f89c 	bl	8006dfc <HAL_RCC_GetHCLKFreq>
 8003cc4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	4a48      	ldr	r2, [pc, #288]	; (8003dec <HAL_DAC_ConfigChannel+0x348>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d904      	bls.n	8003cd8 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003cd6:	e00f      	b.n	8003cf8 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	4a45      	ldr	r2, [pc, #276]	; (8003df0 <HAL_DAC_ConfigChannel+0x34c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d90a      	bls.n	8003cf6 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ce8:	e006      	b.n	8003cf8 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8003cf4:	e000      	b.n	8003cf8 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003cf6:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f003 0310 	and.w	r3, r3, #16
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d06:	4313      	orrs	r3, r2
 8003d08:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6819      	ldr	r1, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	43da      	mvns	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	400a      	ands	r2, r1
 8003d2e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003d42:	fa02 f303 	lsl.w	r3, r2, r3
 8003d46:	43db      	mvns	r3, r3
 8003d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0310 	and.w	r3, r3, #16
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d62:	4313      	orrs	r3, r2
 8003d64:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d6c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6819      	ldr	r1, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f003 0310 	and.w	r3, r3, #16
 8003d7a:	22c0      	movs	r2, #192	; 0xc0
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43da      	mvns	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	400a      	ands	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	089b      	lsrs	r3, r3, #2
 8003d90:	f003 030f 	and.w	r3, r3, #15
 8003d94:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	089b      	lsrs	r3, r3, #2
 8003d9c:	021b      	lsls	r3, r3, #8
 8003d9e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f003 0310 	and.w	r3, r3, #16
 8003db4:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003db8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	ea02 0103 	and.w	r1, r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3728      	adds	r7, #40	; 0x28
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	09896800 	.word	0x09896800
 8003df0:	04c4b400 	.word	0x04c4b400

08003df4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f7ff fe2f 	bl	8003a66 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	711a      	strb	r2, [r3, #4]
}
 8003e0e:	bf00      	nop
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b084      	sub	sp, #16
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e22:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f7ff fe28 	bl	8003a7a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003e2a:	bf00      	nop
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f043 0204 	orr.w	r2, r3, #4
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f7ff fe1e 	bl	8003a8e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2201      	movs	r2, #1
 8003e56:	711a      	strb	r2, [r3, #4]
}
 8003e58:	bf00      	nop
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f7ff ffd8 	bl	8003e60 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	711a      	strb	r2, [r3, #4]
}
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b084      	sub	sp, #16
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eca:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f7ff ffd1 	bl	8003e74 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003ed2:	bf00      	nop
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b084      	sub	sp, #16
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	f043 0204 	orr.w	r2, r3, #4
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff ffc7 	bl	8003e88 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	711a      	strb	r2, [r3, #4]
}
 8003f00:	bf00      	nop
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e08d      	b.n	8004036 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	4b47      	ldr	r3, [pc, #284]	; (8004040 <HAL_DMA_Init+0x138>)
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d80f      	bhi.n	8003f46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	4b45      	ldr	r3, [pc, #276]	; (8004044 <HAL_DMA_Init+0x13c>)
 8003f2e:	4413      	add	r3, r2
 8003f30:	4a45      	ldr	r2, [pc, #276]	; (8004048 <HAL_DMA_Init+0x140>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	091b      	lsrs	r3, r3, #4
 8003f38:	009a      	lsls	r2, r3, #2
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a42      	ldr	r2, [pc, #264]	; (800404c <HAL_DMA_Init+0x144>)
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
 8003f44:	e00e      	b.n	8003f64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	4b40      	ldr	r3, [pc, #256]	; (8004050 <HAL_DMA_Init+0x148>)
 8003f4e:	4413      	add	r3, r2
 8003f50:	4a3d      	ldr	r2, [pc, #244]	; (8004048 <HAL_DMA_Init+0x140>)
 8003f52:	fba2 2303 	umull	r2, r3, r2, r3
 8003f56:	091b      	lsrs	r3, r3, #4
 8003f58:	009a      	lsls	r2, r3, #2
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a3c      	ldr	r2, [pc, #240]	; (8004054 <HAL_DMA_Init+0x14c>)
 8003f62:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fa76 	bl	80044a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc4:	d102      	bne.n	8003fcc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003fe0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d010      	beq.n	800400c <HAL_DMA_Init+0x104>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d80c      	bhi.n	800400c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fa96 	bl	8004524 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004008:	605a      	str	r2, [r3, #4]
 800400a:	e008      	b.n	800401e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40020407 	.word	0x40020407
 8004044:	bffdfff8 	.word	0xbffdfff8
 8004048:	cccccccd 	.word	0xcccccccd
 800404c:	40020000 	.word	0x40020000
 8004050:	bffdfbf8 	.word	0xbffdfbf8
 8004054:	40020400 	.word	0x40020400

08004058 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
 8004064:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_DMA_Start_IT+0x20>
 8004074:	2302      	movs	r3, #2
 8004076:	e066      	b.n	8004146 <HAL_DMA_Start_IT+0xee>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b01      	cmp	r3, #1
 800408a:	d155      	bne.n	8004138 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f9bb 	bl	800442c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d008      	beq.n	80040d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 020e 	orr.w	r2, r2, #14
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e00f      	b.n	80040f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0204 	bic.w	r2, r2, #4
 80040de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 020a 	orr.w	r2, r2, #10
 80040ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004108:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800410c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004124:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f042 0201 	orr.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	e005      	b.n	8004144 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004140:	2302      	movs	r3, #2
 8004142:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004144:	7dfb      	ldrb	r3, [r7, #23]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800414e:	b480      	push	{r7}
 8004150:	b085      	sub	sp, #20
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d005      	beq.n	8004172 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2204      	movs	r2, #4
 800416a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
 8004170:	e037      	b.n	80041e2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 020e 	bic.w	r2, r2, #14
 8004180:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004190:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0201 	bic.w	r2, r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a6:	f003 021f 	and.w	r2, r3, #31
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ae:	2101      	movs	r1, #1
 80041b0:	fa01 f202 	lsl.w	r2, r1, r2
 80041b4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80041be:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00c      	beq.n	80041e2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041d6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041e0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004208:	2300      	movs	r3, #0
 800420a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d00d      	beq.n	8004234 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2204      	movs	r2, #4
 800421c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	73fb      	strb	r3, [r7, #15]
 8004232:	e047      	b.n	80042c4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 020e 	bic.w	r2, r2, #14
 8004242:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0201 	bic.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800425e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004262:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004268:	f003 021f 	and.w	r2, r3, #31
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	2101      	movs	r1, #1
 8004272:	fa01 f202 	lsl.w	r2, r1, r2
 8004276:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004280:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00c      	beq.n	80042a4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004298:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042a2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
    }
  }
  return status;
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b084      	sub	sp, #16
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	f003 031f 	and.w	r3, r3, #31
 80042ee:	2204      	movs	r2, #4
 80042f0:	409a      	lsls	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	4013      	ands	r3, r2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d026      	beq.n	8004348 <HAL_DMA_IRQHandler+0x7a>
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d021      	beq.n	8004348 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0320 	and.w	r3, r3, #32
 800430e:	2b00      	cmp	r3, #0
 8004310:	d107      	bne.n	8004322 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0204 	bic.w	r2, r2, #4
 8004320:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	f003 021f 	and.w	r2, r3, #31
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	2104      	movs	r1, #4
 8004330:	fa01 f202 	lsl.w	r2, r1, r2
 8004334:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433a:	2b00      	cmp	r3, #0
 800433c:	d071      	beq.n	8004422 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004346:	e06c      	b.n	8004422 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434c:	f003 031f 	and.w	r3, r3, #31
 8004350:	2202      	movs	r2, #2
 8004352:	409a      	lsls	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4013      	ands	r3, r2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d02e      	beq.n	80043ba <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d029      	beq.n	80043ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0320 	and.w	r3, r3, #32
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10b      	bne.n	800438c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 020a 	bic.w	r2, r2, #10
 8004382:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004390:	f003 021f 	and.w	r2, r3, #31
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	2102      	movs	r1, #2
 800439a:	fa01 f202 	lsl.w	r2, r1, r2
 800439e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d038      	beq.n	8004422 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80043b8:	e033      	b.n	8004422 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	f003 031f 	and.w	r3, r3, #31
 80043c2:	2208      	movs	r2, #8
 80043c4:	409a      	lsls	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	4013      	ands	r3, r2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d02a      	beq.n	8004424 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d025      	beq.n	8004424 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 020e 	bic.w	r2, r2, #14
 80043e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	f003 021f 	and.w	r2, r3, #31
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	2101      	movs	r1, #1
 80043f6:	fa01 f202 	lsl.w	r2, r1, r2
 80043fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004422:	bf00      	nop
 8004424:	bf00      	nop
}
 8004426:	3710      	adds	r7, #16
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 8004438:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004442:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004448:	2b00      	cmp	r3, #0
 800444a:	d004      	beq.n	8004456 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004454:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445a:	f003 021f 	and.w	r2, r3, #31
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	2101      	movs	r1, #1
 8004464:	fa01 f202 	lsl.w	r2, r1, r2
 8004468:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2b10      	cmp	r3, #16
 8004478:	d108      	bne.n	800448c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800448a:	e007      	b.n	800449c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	60da      	str	r2, [r3, #12]
}
 800449c:	bf00      	nop
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	461a      	mov	r2, r3
 80044b6:	4b16      	ldr	r3, [pc, #88]	; (8004510 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d802      	bhi.n	80044c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80044bc:	4b15      	ldr	r3, [pc, #84]	; (8004514 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	e001      	b.n	80044c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80044c2:	4b15      	ldr	r3, [pc, #84]	; (8004518 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80044c4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	3b08      	subs	r3, #8
 80044d2:	4a12      	ldr	r2, [pc, #72]	; (800451c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80044d4:	fba2 2303 	umull	r2, r3, r2, r3
 80044d8:	091b      	lsrs	r3, r3, #4
 80044da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e0:	089b      	lsrs	r3, r3, #2
 80044e2:	009a      	lsls	r2, r3, #2
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	4413      	add	r3, r2
 80044e8:	461a      	mov	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a0b      	ldr	r2, [pc, #44]	; (8004520 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80044f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 031f 	and.w	r3, r3, #31
 80044fa:	2201      	movs	r2, #1
 80044fc:	409a      	lsls	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	40020407 	.word	0x40020407
 8004514:	40020800 	.word	0x40020800
 8004518:	40020820 	.word	0x40020820
 800451c:	cccccccd 	.word	0xcccccccd
 8004520:	40020880 	.word	0x40020880

08004524 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004538:	4413      	add	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	461a      	mov	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a08      	ldr	r2, [pc, #32]	; (8004568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004546:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3b01      	subs	r3, #1
 800454c:	f003 031f 	and.w	r3, r3, #31
 8004550:	2201      	movs	r2, #1
 8004552:	409a      	lsls	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	1000823f 	.word	0x1000823f
 8004568:	40020940 	.word	0x40020940

0800456c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800456c:	b480      	push	{r7}
 800456e:	b087      	sub	sp, #28
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004576:	2300      	movs	r3, #0
 8004578:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800457a:	e15a      	b.n	8004832 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	2101      	movs	r1, #1
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	fa01 f303 	lsl.w	r3, r1, r3
 8004588:	4013      	ands	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 814c 	beq.w	800482c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d005      	beq.n	80045ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d130      	bne.n	800460e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	2203      	movs	r2, #3
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	43db      	mvns	r3, r3
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4013      	ands	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	68da      	ldr	r2, [r3, #12]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045e2:	2201      	movs	r2, #1
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	43db      	mvns	r3, r3
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4013      	ands	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	091b      	lsrs	r3, r3, #4
 80045f8:	f003 0201 	and.w	r2, r3, #1
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	2b03      	cmp	r3, #3
 8004618:	d017      	beq.n	800464a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	2203      	movs	r2, #3
 8004626:	fa02 f303 	lsl.w	r3, r2, r3
 800462a:	43db      	mvns	r3, r3
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4013      	ands	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	fa02 f303 	lsl.w	r3, r2, r3
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	4313      	orrs	r3, r2
 8004642:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d123      	bne.n	800469e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	08da      	lsrs	r2, r3, #3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3208      	adds	r2, #8
 800465e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004662:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	220f      	movs	r2, #15
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4013      	ands	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	691a      	ldr	r2, [r3, #16]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	08da      	lsrs	r2, r3, #3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3208      	adds	r2, #8
 8004698:	6939      	ldr	r1, [r7, #16]
 800469a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	2203      	movs	r2, #3
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43db      	mvns	r3, r3
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4013      	ands	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f003 0203 	and.w	r2, r3, #3
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80a6 	beq.w	800482c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e0:	4b5b      	ldr	r3, [pc, #364]	; (8004850 <HAL_GPIO_Init+0x2e4>)
 80046e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e4:	4a5a      	ldr	r2, [pc, #360]	; (8004850 <HAL_GPIO_Init+0x2e4>)
 80046e6:	f043 0301 	orr.w	r3, r3, #1
 80046ea:	6613      	str	r3, [r2, #96]	; 0x60
 80046ec:	4b58      	ldr	r3, [pc, #352]	; (8004850 <HAL_GPIO_Init+0x2e4>)
 80046ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f0:	f003 0301 	and.w	r3, r3, #1
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046f8:	4a56      	ldr	r2, [pc, #344]	; (8004854 <HAL_GPIO_Init+0x2e8>)
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	089b      	lsrs	r3, r3, #2
 80046fe:	3302      	adds	r3, #2
 8004700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004704:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f003 0303 	and.w	r3, r3, #3
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	220f      	movs	r2, #15
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	43db      	mvns	r3, r3
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004722:	d01f      	beq.n	8004764 <HAL_GPIO_Init+0x1f8>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a4c      	ldr	r2, [pc, #304]	; (8004858 <HAL_GPIO_Init+0x2ec>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d019      	beq.n	8004760 <HAL_GPIO_Init+0x1f4>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a4b      	ldr	r2, [pc, #300]	; (800485c <HAL_GPIO_Init+0x2f0>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d013      	beq.n	800475c <HAL_GPIO_Init+0x1f0>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a4a      	ldr	r2, [pc, #296]	; (8004860 <HAL_GPIO_Init+0x2f4>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00d      	beq.n	8004758 <HAL_GPIO_Init+0x1ec>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a49      	ldr	r2, [pc, #292]	; (8004864 <HAL_GPIO_Init+0x2f8>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d007      	beq.n	8004754 <HAL_GPIO_Init+0x1e8>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a48      	ldr	r2, [pc, #288]	; (8004868 <HAL_GPIO_Init+0x2fc>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d101      	bne.n	8004750 <HAL_GPIO_Init+0x1e4>
 800474c:	2305      	movs	r3, #5
 800474e:	e00a      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 8004750:	2306      	movs	r3, #6
 8004752:	e008      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 8004754:	2304      	movs	r3, #4
 8004756:	e006      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 8004758:	2303      	movs	r3, #3
 800475a:	e004      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 800475c:	2302      	movs	r3, #2
 800475e:	e002      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 8004760:	2301      	movs	r3, #1
 8004762:	e000      	b.n	8004766 <HAL_GPIO_Init+0x1fa>
 8004764:	2300      	movs	r3, #0
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	f002 0203 	and.w	r2, r2, #3
 800476c:	0092      	lsls	r2, r2, #2
 800476e:	4093      	lsls	r3, r2
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004776:	4937      	ldr	r1, [pc, #220]	; (8004854 <HAL_GPIO_Init+0x2e8>)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	089b      	lsrs	r3, r3, #2
 800477c:	3302      	adds	r3, #2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004784:	4b39      	ldr	r3, [pc, #228]	; (800486c <HAL_GPIO_Init+0x300>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	43db      	mvns	r3, r3
 800478e:	693a      	ldr	r2, [r7, #16]
 8004790:	4013      	ands	r3, r2
 8004792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80047a8:	4a30      	ldr	r2, [pc, #192]	; (800486c <HAL_GPIO_Init+0x300>)
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80047ae:	4b2f      	ldr	r3, [pc, #188]	; (800486c <HAL_GPIO_Init+0x300>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	43db      	mvns	r3, r3
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047d2:	4a26      	ldr	r2, [pc, #152]	; (800486c <HAL_GPIO_Init+0x300>)
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80047d8:	4b24      	ldr	r3, [pc, #144]	; (800486c <HAL_GPIO_Init+0x300>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4013      	ands	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80047fc:	4a1b      	ldr	r2, [pc, #108]	; (800486c <HAL_GPIO_Init+0x300>)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004802:	4b1a      	ldr	r3, [pc, #104]	; (800486c <HAL_GPIO_Init+0x300>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	43db      	mvns	r3, r3
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4013      	ands	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004826:	4a11      	ldr	r2, [pc, #68]	; (800486c <HAL_GPIO_Init+0x300>)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	3301      	adds	r3, #1
 8004830:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	fa22 f303 	lsr.w	r3, r2, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	f47f ae9d 	bne.w	800457c <HAL_GPIO_Init+0x10>
  }
}
 8004842:	bf00      	nop
 8004844:	bf00      	nop
 8004846:	371c      	adds	r7, #28
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	40021000 	.word	0x40021000
 8004854:	40010000 	.word	0x40010000
 8004858:	48000400 	.word	0x48000400
 800485c:	48000800 	.word	0x48000800
 8004860:	48000c00 	.word	0x48000c00
 8004864:	48001000 	.word	0x48001000
 8004868:	48001400 	.word	0x48001400
 800486c:	40010400 	.word	0x40010400

08004870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	460b      	mov	r3, r1
 800487a:	807b      	strh	r3, [r7, #2]
 800487c:	4613      	mov	r3, r2
 800487e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004880:	787b      	ldrb	r3, [r7, #1]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004886:	887a      	ldrh	r2, [r7, #2]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800488c:	e002      	b.n	8004894 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800488e:	887a      	ldrh	r2, [r7, #2]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048aa:	4b08      	ldr	r3, [pc, #32]	; (80048cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048ac:	695a      	ldr	r2, [r3, #20]
 80048ae:	88fb      	ldrh	r3, [r7, #6]
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d006      	beq.n	80048c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048b6:	4a05      	ldr	r2, [pc, #20]	; (80048cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048b8:	88fb      	ldrh	r3, [r7, #6]
 80048ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048bc:	88fb      	ldrh	r3, [r7, #6]
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f806 	bl	80048d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80048c4:	bf00      	nop
 80048c6:	3708      	adds	r7, #8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40010400 	.word	0x40010400

080048d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80048da:	bf00      	nop
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80048e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048e8:	b08b      	sub	sp, #44	; 0x2c
 80048ea:	af06      	add	r7, sp, #24
 80048ec:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e0d7      	b.n	8004aa8 <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	d106      	bne.n	8004912 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f008 ffa7 	bl	800d860 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2203      	movs	r2, #3
 8004916:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f004 fe61 	bl	80095e6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]
 8004928:	e04c      	b.n	80049c4 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	6879      	ldr	r1, [r7, #4]
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	4613      	mov	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	440b      	add	r3, r1
 800493a:	3301      	adds	r3, #1
 800493c:	2201      	movs	r2, #1
 800493e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004940:	7bfb      	ldrb	r3, [r7, #15]
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	4613      	mov	r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4413      	add	r3, r2
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	440b      	add	r3, r1
 8004950:	7bfa      	ldrb	r2, [r7, #15]
 8004952:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004954:	7bfa      	ldrb	r2, [r7, #15]
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	b298      	uxth	r0, r3
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	440b      	add	r3, r1
 8004966:	3336      	adds	r3, #54	; 0x36
 8004968:	4602      	mov	r2, r0
 800496a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	4613      	mov	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4413      	add	r3, r2
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	440b      	add	r3, r1
 800497c:	3303      	adds	r3, #3
 800497e:	2200      	movs	r2, #0
 8004980:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004982:	7bfa      	ldrb	r2, [r7, #15]
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	4413      	add	r3, r2
 800498c:	00db      	lsls	r3, r3, #3
 800498e:	440b      	add	r3, r1
 8004990:	3338      	adds	r3, #56	; 0x38
 8004992:	2200      	movs	r2, #0
 8004994:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004996:	7bfa      	ldrb	r2, [r7, #15]
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	440b      	add	r3, r1
 80049a4:	333c      	adds	r3, #60	; 0x3c
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80049aa:	7bfa      	ldrb	r2, [r7, #15]
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	4613      	mov	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	4413      	add	r3, r2
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	440b      	add	r3, r1
 80049b8:	3340      	adds	r3, #64	; 0x40
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049be:	7bfb      	ldrb	r3, [r7, #15]
 80049c0:	3301      	adds	r3, #1
 80049c2:	73fb      	strb	r3, [r7, #15]
 80049c4:	7bfa      	ldrb	r2, [r7, #15]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d3ad      	bcc.n	800492a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]
 80049d2:	e044      	b.n	8004a5e <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80049d4:	7bfa      	ldrb	r2, [r7, #15]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	440b      	add	r3, r1
 80049e2:	f203 1369 	addw	r3, r3, #361	; 0x169
 80049e6:	2200      	movs	r2, #0
 80049e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80049ea:	7bfa      	ldrb	r2, [r7, #15]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	4413      	add	r3, r2
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	440b      	add	r3, r1
 80049f8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80049fc:	7bfa      	ldrb	r2, [r7, #15]
 80049fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a00:	7bfa      	ldrb	r2, [r7, #15]
 8004a02:	6879      	ldr	r1, [r7, #4]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004a12:	2200      	movs	r2, #0
 8004a14:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004a16:	7bfa      	ldrb	r2, [r7, #15]
 8004a18:	6879      	ldr	r1, [r7, #4]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	440b      	add	r3, r1
 8004a24:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a2c:	7bfa      	ldrb	r2, [r7, #15]
 8004a2e:	6879      	ldr	r1, [r7, #4]
 8004a30:	4613      	mov	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4413      	add	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	440b      	add	r3, r1
 8004a3a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004a42:	7bfa      	ldrb	r2, [r7, #15]
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	440b      	add	r3, r1
 8004a50:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a58:	7bfb      	ldrb	r3, [r7, #15]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	73fb      	strb	r3, [r7, #15]
 8004a5e:	7bfa      	ldrb	r2, [r7, #15]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d3b5      	bcc.n	80049d4 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	603b      	str	r3, [r7, #0]
 8004a6e:	687e      	ldr	r6, [r7, #4]
 8004a70:	466d      	mov	r5, sp
 8004a72:	f106 0410 	add.w	r4, r6, #16
 8004a76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	602b      	str	r3, [r5, #0]
 8004a7e:	1d33      	adds	r3, r6, #4
 8004a80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a82:	6838      	ldr	r0, [r7, #0]
 8004a84:	f004 fdca 	bl	800961c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d102      	bne.n	8004aa6 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f001 fc29 	bl	80062f8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ab0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d101      	bne.n	8004ac6 <HAL_PCD_Start+0x16>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	e012      	b.n	8004aec <HAL_PCD_Start+0x3c>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f004 fd70 	bl	80095b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4618      	mov	r0, r3
 8004ade:	f006 ff89 	bl	800b9f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3708      	adds	r7, #8
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f006 ff8e 	bl	800ba22 <USB_ReadInterrupts>
 8004b06:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 fb26 	bl	8005164 <PCD_EP_ISR_Handler>

    return;
 8004b18:	e110      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d013      	beq.n	8004b4c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b36:	b292      	uxth	r2, r2
 8004b38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f008 ff20 	bl	800d982 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004b42:	2100      	movs	r1, #0
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f8fc 	bl	8004d42 <HAL_PCD_SetAddress>

    return;
 8004b4a:	e0f7      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00c      	beq.n	8004b70 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b68:	b292      	uxth	r2, r2
 8004b6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004b6e:	e0e5      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b8c:	b292      	uxth	r2, r2
 8004b8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004b92:	e0d3      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d034      	beq.n	8004c08 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0204 	bic.w	r2, r2, #4
 8004bb0:	b292      	uxth	r2, r2
 8004bb2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 0208 	bic.w	r2, r2, #8
 8004bc8:	b292      	uxth	r2, r2
 8004bca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d107      	bne.n	8004be8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004be0:	2100      	movs	r1, #0
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f009 f8c2 	bl	800dd6c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f008 ff03 	bl	800d9f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c00:	b292      	uxth	r2, r2
 8004c02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004c06:	e099      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d027      	beq.n	8004c62 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0208 	orr.w	r2, r2, #8
 8004c24:	b292      	uxth	r2, r2
 8004c26:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c3c:	b292      	uxth	r2, r2
 8004c3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0204 	orr.w	r2, r2, #4
 8004c54:	b292      	uxth	r2, r2
 8004c56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f008 feb0 	bl	800d9c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004c60:	e06c      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d040      	beq.n	8004cee <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c7e:	b292      	uxth	r2, r2
 8004c80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d12b      	bne.n	8004ce6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f042 0204 	orr.w	r2, r2, #4
 8004ca0:	b292      	uxth	r2, r2
 8004ca2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f042 0208 	orr.w	r2, r2, #8
 8004cb8:	b292      	uxth	r2, r2
 8004cba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	089b      	lsrs	r3, r3, #2
 8004cd2:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004cdc:	2101      	movs	r1, #1
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f009 f844 	bl	800dd6c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8004ce4:	e02a      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f008 fe6a 	bl	800d9c0 <HAL_PCD_SuspendCallback>
    return;
 8004cec:	e026      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00f      	beq.n	8004d18 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004d0a:	b292      	uxth	r2, r2
 8004d0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f008 fe28 	bl	800d966 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004d16:	e011      	b.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00c      	beq.n	8004d3c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d34:	b292      	uxth	r2, r2
 8004d36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004d3a:	bf00      	nop
  }
}
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b082      	sub	sp, #8
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d101      	bne.n	8004d5c <HAL_PCD_SetAddress+0x1a>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e013      	b.n	8004d84 <HAL_PCD_SetAddress+0x42>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	78fa      	ldrb	r2, [r7, #3]
 8004d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	78fa      	ldrb	r2, [r7, #3]
 8004d72:	4611      	mov	r1, r2
 8004d74:	4618      	mov	r0, r3
 8004d76:	f006 fe29 	bl	800b9cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	4608      	mov	r0, r1
 8004d96:	4611      	mov	r1, r2
 8004d98:	461a      	mov	r2, r3
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	70fb      	strb	r3, [r7, #3]
 8004d9e:	460b      	mov	r3, r1
 8004da0:	803b      	strh	r3, [r7, #0]
 8004da2:	4613      	mov	r3, r2
 8004da4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004da6:	2300      	movs	r3, #0
 8004da8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004daa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	da0e      	bge.n	8004dd0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	f003 0307 	and.w	r3, r3, #7
 8004db8:	1c5a      	adds	r2, r3, #1
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	00db      	lsls	r3, r3, #3
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	705a      	strb	r2, [r3, #1]
 8004dce:	e00e      	b.n	8004dee <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	f003 0207 	and.w	r2, r3, #7
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	4413      	add	r3, r2
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	4413      	add	r3, r2
 8004de6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004dee:	78fb      	ldrb	r3, [r7, #3]
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004dfa:	883a      	ldrh	r2, [r7, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	78ba      	ldrb	r2, [r7, #2]
 8004e04:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	785b      	ldrb	r3, [r3, #1]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d004      	beq.n	8004e18 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e18:	78bb      	ldrb	r3, [r7, #2]
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d102      	bne.n	8004e24 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d101      	bne.n	8004e32 <HAL_PCD_EP_Open+0xa6>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	e00e      	b.n	8004e50 <HAL_PCD_EP_Open+0xc4>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68f9      	ldr	r1, [r7, #12]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f004 fc0d 	bl	8009660 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004e4e:	7afb      	ldrb	r3, [r7, #11]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	da0e      	bge.n	8004e8a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	4613      	mov	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	4413      	add	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2201      	movs	r2, #1
 8004e86:	705a      	strb	r2, [r3, #1]
 8004e88:	e00e      	b.n	8004ea8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	f003 0207 	and.w	r2, r3, #7
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004ea8:	78fb      	ldrb	r3, [r7, #3]
 8004eaa:	f003 0307 	and.w	r3, r3, #7
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d101      	bne.n	8004ec2 <HAL_PCD_EP_Close+0x6a>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	e00e      	b.n	8004ee0 <HAL_PCD_EP_Close+0x88>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68f9      	ldr	r1, [r7, #12]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f004 ff59 	bl	8009d88 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	607a      	str	r2, [r7, #4]
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ef8:	7afb      	ldrb	r3, [r7, #11]
 8004efa:	f003 0207 	and.w	r2, r3, #7
 8004efe:	4613      	mov	r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	2200      	movs	r2, #0
 8004f26:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f28:	7afb      	ldrb	r3, [r7, #11]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f34:	7afb      	ldrb	r3, [r7, #11]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6979      	ldr	r1, [r7, #20]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f005 f90c 	bl	800a162 <USB_EPStartXfer>
 8004f4a:	e005      	b.n	8004f58 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6979      	ldr	r1, [r7, #20]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f005 f905 	bl	800a162 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f62:	b480      	push	{r7}
 8004f64:	b083      	sub	sp, #12
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 0207 	and.w	r2, r3, #7
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	440b      	add	r3, r1
 8004f80:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004f84:	681b      	ldr	r3, [r3, #0]
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b086      	sub	sp, #24
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	60f8      	str	r0, [r7, #12]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fa2:	7afb      	ldrb	r3, [r7, #11]
 8004fa4:	f003 0307 	and.w	r3, r3, #7
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	4613      	mov	r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	4413      	add	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	683a      	ldr	r2, [r7, #0]
 8004fd0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fde:	7afb      	ldrb	r3, [r7, #11]
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fea:	7afb      	ldrb	r3, [r7, #11]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d106      	bne.n	8005002 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6979      	ldr	r1, [r7, #20]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f005 f8b1 	bl	800a162 <USB_EPStartXfer>
 8005000:	e005      	b.n	800500e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	6979      	ldr	r1, [r7, #20]
 8005008:	4618      	mov	r0, r3
 800500a:	f005 f8aa 	bl	800a162 <USB_EPStartXfer>
  }

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3718      	adds	r7, #24
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	f003 0207 	and.w	r2, r3, #7
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	429a      	cmp	r2, r3
 8005030:	d901      	bls.n	8005036 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e03e      	b.n	80050b4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005036:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800503a:	2b00      	cmp	r3, #0
 800503c:	da0e      	bge.n	800505c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	1c5a      	adds	r2, r3, #1
 8005046:	4613      	mov	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4413      	add	r3, r2
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4413      	add	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	705a      	strb	r2, [r3, #1]
 800505a:	e00c      	b.n	8005076 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800505c:	78fa      	ldrb	r2, [r7, #3]
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	4413      	add	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800507c:	78fb      	ldrb	r3, [r7, #3]
 800507e:	f003 0307 	and.w	r3, r3, #7
 8005082:	b2da      	uxtb	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800508e:	2b01      	cmp	r3, #1
 8005090:	d101      	bne.n	8005096 <HAL_PCD_EP_SetStall+0x7e>
 8005092:	2302      	movs	r3, #2
 8005094:	e00e      	b.n	80050b4 <HAL_PCD_EP_SetStall+0x9c>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68f9      	ldr	r1, [r7, #12]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f006 fb92 	bl	800b7ce <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	460b      	mov	r3, r1
 80050c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	f003 020f 	and.w	r2, r3, #15
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d901      	bls.n	80050da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e040      	b.n	800515c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	da0e      	bge.n	8005100 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	4413      	add	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2201      	movs	r2, #1
 80050fc:	705a      	strb	r2, [r3, #1]
 80050fe:	e00e      	b.n	800511e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	f003 0207 	and.w	r2, r3, #7
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	00db      	lsls	r3, r3, #3
 800510e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	4413      	add	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005124:	78fb      	ldrb	r3, [r7, #3]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	b2da      	uxtb	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005136:	2b01      	cmp	r3, #1
 8005138:	d101      	bne.n	800513e <HAL_PCD_EP_ClrStall+0x82>
 800513a:	2302      	movs	r3, #2
 800513c:	e00e      	b.n	800515c <HAL_PCD_EP_ClrStall+0xa0>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68f9      	ldr	r1, [r7, #12]
 800514c:	4618      	mov	r0, r3
 800514e:	f006 fb8f 	bl	800b870 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b096      	sub	sp, #88	; 0x58
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  uint16_t wEPVal;
  uint16_t TxPctSize;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800516c:	e39c      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
  {
    wIstr = hpcd->Instance->ISTR;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005176:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800517a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800517e:	b2db      	uxtb	r3, r3
 8005180:	f003 030f 	and.w	r3, r3, #15
 8005184:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 8005188:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800518c:	2b00      	cmp	r3, #0
 800518e:	f040 815e 	bne.w	800544e <PCD_EP_ISR_Handler+0x2ea>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005192:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005196:	f003 0310 	and.w	r3, r3, #16
 800519a:	2b00      	cmp	r3, #0
 800519c:	d150      	bne.n	8005240 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	881b      	ldrh	r3, [r3, #0]
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80051aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ae:	81fb      	strh	r3, [r7, #14]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	89fb      	ldrh	r3, [r7, #14]
 80051b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051be:	b29b      	uxth	r3, r3
 80051c0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	3328      	adds	r3, #40	; 0x28
 80051c6:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	461a      	mov	r2, r3
 80051d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4413      	add	r3, r2
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	4413      	add	r3, r2
 80051e2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80051e6:	881b      	ldrh	r3, [r3, #0]
 80051e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80051ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051ee:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80051f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f2:	695a      	ldr	r2, [r3, #20]
 80051f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f6:	69db      	ldr	r3, [r3, #28]
 80051f8:	441a      	add	r2, r3
 80051fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051fc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80051fe:	2100      	movs	r1, #0
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f008 fb96 	bl	800d932 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 834a 	beq.w	80058a8 <PCD_EP_ISR_Handler+0x744>
 8005214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	f040 8345 	bne.w	80058a8 <PCD_EP_ISR_Handler+0x744>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005224:	b2db      	uxtb	r3, r3
 8005226:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800522a:	b2da      	uxtb	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	b292      	uxth	r2, r2
 8005232:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800523e:	e333      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005246:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	881b      	ldrh	r3, [r3, #0]
 800524e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005252:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005256:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800525a:	2b00      	cmp	r3, #0
 800525c:	d032      	beq.n	80052c4 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005266:	b29b      	uxth	r3, r3
 8005268:	461a      	mov	r2, r3
 800526a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	00db      	lsls	r3, r3, #3
 8005270:	4413      	add	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6812      	ldr	r2, [r2, #0]
 8005276:	4413      	add	r3, r2
 8005278:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800527c:	881b      	ldrh	r3, [r3, #0]
 800527e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005282:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005284:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8005290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005292:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005294:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005296:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005298:	b29b      	uxth	r3, r3
 800529a:	f006 fc14 	bl	800bac6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	881b      	ldrh	r3, [r3, #0]
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80052aa:	4013      	ands	r3, r2
 80052ac:	823b      	strh	r3, [r7, #16]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	8a3a      	ldrh	r2, [r7, #16]
 80052b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052b8:	b292      	uxth	r2, r2
 80052ba:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f008 fb0b 	bl	800d8d8 <HAL_PCD_SetupStageCallback>
 80052c2:	e2f1      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80052c4:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f280 82ed 	bge.w	80058a8 <PCD_EP_ISR_Handler+0x744>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	881b      	ldrh	r3, [r3, #0]
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80052da:	4013      	ands	r3, r2
 80052dc:	83fb      	strh	r3, [r7, #30]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	8bfa      	ldrh	r2, [r7, #30]
 80052e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052e8:	b292      	uxth	r2, r2
 80052ea:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	461a      	mov	r2, r3
 80052f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	4413      	add	r3, r2
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	4413      	add	r3, r2
 8005306:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005310:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005312:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005316:	69db      	ldr	r3, [r3, #28]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d019      	beq.n	8005350 <PCD_EP_ISR_Handler+0x1ec>
 800531c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d015      	beq.n	8005350 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532a:	6959      	ldr	r1, [r3, #20]
 800532c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005330:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005332:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005334:	b29b      	uxth	r3, r3
 8005336:	f006 fbc6 	bl	800bac6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800533a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800533c:	695a      	ldr	r2, [r3, #20]
 800533e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	441a      	add	r2, r3
 8005344:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005346:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005348:	2100      	movs	r1, #0
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f008 fad6 	bl	800d8fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	b29b      	uxth	r3, r3
 8005358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800535c:	2b00      	cmp	r3, #0
 800535e:	f040 82a3 	bne.w	80058a8 <PCD_EP_ISR_Handler+0x744>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	61bb      	str	r3, [r7, #24]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005370:	b29b      	uxth	r3, r3
 8005372:	461a      	mov	r2, r3
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	4413      	add	r3, r2
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b3e      	cmp	r3, #62	; 0x3e
 8005388:	d918      	bls.n	80053bc <PCD_EP_ISR_Handler+0x258>
 800538a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	095b      	lsrs	r3, r3, #5
 8005390:	647b      	str	r3, [r7, #68]	; 0x44
 8005392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 031f 	and.w	r3, r3, #31
 800539a:	2b00      	cmp	r3, #0
 800539c:	d102      	bne.n	80053a4 <PCD_EP_ISR_Handler+0x240>
 800539e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053a0:	3b01      	subs	r3, #1
 80053a2:	647b      	str	r3, [r7, #68]	; 0x44
 80053a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	029b      	lsls	r3, r3, #10
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	801a      	strh	r2, [r3, #0]
 80053ba:	e029      	b.n	8005410 <PCD_EP_ISR_Handler+0x2ac>
 80053bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d112      	bne.n	80053ea <PCD_EP_ISR_Handler+0x286>
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	801a      	strh	r2, [r3, #0]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	801a      	strh	r2, [r3, #0]
 80053e8:	e012      	b.n	8005410 <PCD_EP_ISR_Handler+0x2ac>
 80053ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	085b      	lsrs	r3, r3, #1
 80053f0:	647b      	str	r3, [r7, #68]	; 0x44
 80053f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <PCD_EP_ISR_Handler+0x2a0>
 80053fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005400:	3301      	adds	r3, #1
 8005402:	647b      	str	r3, [r7, #68]	; 0x44
 8005404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005406:	b29b      	uxth	r3, r3
 8005408:	029b      	lsls	r3, r3, #10
 800540a:	b29a      	uxth	r2, r3
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	b29b      	uxth	r3, r3
 8005418:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800541c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005420:	827b      	strh	r3, [r7, #18]
 8005422:	8a7b      	ldrh	r3, [r7, #18]
 8005424:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005428:	827b      	strh	r3, [r7, #18]
 800542a:	8a7b      	ldrh	r3, [r7, #18]
 800542c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005430:	827b      	strh	r3, [r7, #18]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	8a7b      	ldrh	r3, [r7, #18]
 8005438:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800543c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005440:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005448:	b29b      	uxth	r3, r3
 800544a:	8013      	strh	r3, [r2, #0]
 800544c:	e22c      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	461a      	mov	r2, r3
 8005454:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	881b      	ldrh	r3, [r3, #0]
 800545e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005462:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8005466:	2b00      	cmp	r3, #0
 8005468:	f280 80f6 	bge.w	8005658 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	461a      	mov	r2, r3
 8005472:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	881b      	ldrh	r3, [r3, #0]
 800547c:	b29a      	uxth	r2, r3
 800547e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005482:	4013      	ands	r3, r2
 8005484:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	461a      	mov	r2, r3
 800548e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800549a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800549e:	b292      	uxth	r2, r2
 80054a0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80054a2:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	00db      	lsls	r3, r3, #3
 80054ae:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	4413      	add	r3, r2
 80054b6:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80054b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ba:	7b1b      	ldrb	r3, [r3, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d123      	bne.n	8005508 <PCD_EP_ISR_Handler+0x3a4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	461a      	mov	r2, r3
 80054cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	4413      	add	r3, r2
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6812      	ldr	r2, [r2, #0]
 80054d8:	4413      	add	r3, r2
 80054da:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054e4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 80054e8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 808e 	beq.w	800560e <PCD_EP_ISR_Handler+0x4aa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6818      	ldr	r0, [r3, #0]
 80054f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054f8:	6959      	ldr	r1, [r3, #20]
 80054fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054fc:	88da      	ldrh	r2, [r3, #6]
 80054fe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005502:	f006 fae0 	bl	800bac6 <USB_ReadPMA>
 8005506:	e082      	b.n	800560e <PCD_EP_ISR_Handler+0x4aa>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005508:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800550a:	78db      	ldrb	r3, [r3, #3]
 800550c:	2b02      	cmp	r3, #2
 800550e:	d10a      	bne.n	8005526 <PCD_EP_ISR_Handler+0x3c2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005510:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005514:	461a      	mov	r2, r3
 8005516:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f9d3 	bl	80058c4 <HAL_PCD_EP_DB_Receive>
 800551e:	4603      	mov	r3, r0
 8005520:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005524:	e073      	b.n	800560e <PCD_EP_ISR_Handler+0x4aa>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	881b      	ldrh	r3, [r3, #0]
 8005536:	b29b      	uxth	r3, r3
 8005538:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800553c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005540:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	441a      	add	r2, r3
 8005552:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005556:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800555a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800555e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005562:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005566:	b29b      	uxth	r3, r3
 8005568:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	b29b      	uxth	r3, r3
 800557c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d022      	beq.n	80055ca <PCD_EP_ISR_Handler+0x466>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800558c:	b29b      	uxth	r3, r3
 800558e:	461a      	mov	r2, r3
 8005590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	4413      	add	r3, r2
 800559e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80055a2:	881b      	ldrh	r3, [r3, #0]
 80055a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055a8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 80055ac:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d02c      	beq.n	800560e <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6818      	ldr	r0, [r3, #0]
 80055b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055ba:	6959      	ldr	r1, [r3, #20]
 80055bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055be:	891a      	ldrh	r2, [r3, #8]
 80055c0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055c4:	f006 fa7f 	bl	800bac6 <USB_ReadPMA>
 80055c8:	e021      	b.n	800560e <PCD_EP_ISR_Handler+0x4aa>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	4413      	add	r3, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	4413      	add	r3, r2
 80055e4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80055e8:	881b      	ldrh	r3, [r3, #0]
 80055ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055ee:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 80055f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d009      	beq.n	800560e <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6818      	ldr	r0, [r3, #0]
 80055fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005600:	6959      	ldr	r1, [r3, #20]
 8005602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005604:	895a      	ldrh	r2, [r3, #10]
 8005606:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800560a:	f006 fa5c 	bl	800bac6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800560e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005610:	69da      	ldr	r2, [r3, #28]
 8005612:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005616:	441a      	add	r2, r3
 8005618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800561a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800561c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800561e:	695a      	ldr	r2, [r3, #20]
 8005620:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005624:	441a      	add	r2, r3
 8005626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005628:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800562a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <PCD_EP_ISR_Handler+0x4da>
 8005632:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8005636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	429a      	cmp	r2, r3
 800563c:	d206      	bcs.n	800564c <PCD_EP_ISR_Handler+0x4e8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800563e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f008 f959 	bl	800d8fc <HAL_PCD_DataOutStageCallback>
 800564a:	e005      	b.n	8005658 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005652:	4618      	mov	r0, r3
 8005654:	f004 fd85 	bl	800a162 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005658:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800565c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 8121 	beq.w	80058a8 <PCD_EP_ISR_Handler+0x744>
      {
        ep = &hpcd->IN_ep[epindex];
 8005666:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	4613      	mov	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	4413      	add	r3, r2
 8005678:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	461a      	mov	r2, r3
 8005680:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	b29b      	uxth	r3, r3
 800568c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005694:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	461a      	mov	r2, r3
 800569e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	441a      	add	r2, r3
 80056a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80056aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 80056b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056b8:	78db      	ldrb	r3, [r3, #3]
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	f000 80a2 	beq.w	8005804 <PCD_EP_ISR_Handler+0x6a0>
        {
          ep->xfer_len = 0U;
 80056c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056c2:	2200      	movs	r2, #0
 80056c4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80056c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056c8:	7b1b      	ldrb	r3, [r3, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 8093 	beq.w	80057f6 <PCD_EP_ISR_Handler+0x692>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80056d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80056d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d046      	beq.n	800576a <PCD_EP_ISR_Handler+0x606>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80056dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056de:	785b      	ldrb	r3, [r3, #1]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d126      	bne.n	8005732 <PCD_EP_ISR_Handler+0x5ce>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	627b      	str	r3, [r7, #36]	; 0x24
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	461a      	mov	r2, r3
 80056f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f8:	4413      	add	r3, r2
 80056fa:	627b      	str	r3, [r7, #36]	; 0x24
 80056fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	00da      	lsls	r2, r3, #3
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	4413      	add	r3, r2
 8005706:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800570a:	623b      	str	r3, [r7, #32]
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	881b      	ldrh	r3, [r3, #0]
 8005710:	b29b      	uxth	r3, r3
 8005712:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005716:	b29a      	uxth	r2, r3
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	801a      	strh	r2, [r3, #0]
 800571c:	6a3b      	ldr	r3, [r7, #32]
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	b29b      	uxth	r3, r3
 8005722:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005726:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800572a:	b29a      	uxth	r2, r3
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	801a      	strh	r2, [r3, #0]
 8005730:	e061      	b.n	80057f6 <PCD_EP_ISR_Handler+0x692>
 8005732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005734:	785b      	ldrb	r3, [r3, #1]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d15d      	bne.n	80057f6 <PCD_EP_ISR_Handler+0x692>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005748:	b29b      	uxth	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574e:	4413      	add	r3, r2
 8005750:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	00da      	lsls	r2, r3, #3
 8005758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800575a:	4413      	add	r3, r2
 800575c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005760:	62bb      	str	r3, [r7, #40]	; 0x28
 8005762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005764:	2200      	movs	r2, #0
 8005766:	801a      	strh	r2, [r3, #0]
 8005768:	e045      	b.n	80057f6 <PCD_EP_ISR_Handler+0x692>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005772:	785b      	ldrb	r3, [r3, #1]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d126      	bne.n	80057c6 <PCD_EP_ISR_Handler+0x662>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	637b      	str	r3, [r7, #52]	; 0x34
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005786:	b29b      	uxth	r3, r3
 8005788:	461a      	mov	r2, r3
 800578a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800578c:	4413      	add	r3, r2
 800578e:	637b      	str	r3, [r7, #52]	; 0x34
 8005790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	00da      	lsls	r2, r3, #3
 8005796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005798:	4413      	add	r3, r2
 800579a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800579e:	633b      	str	r3, [r7, #48]	; 0x30
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	881b      	ldrh	r3, [r3, #0]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ae:	801a      	strh	r2, [r3, #0]
 80057b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057be:	b29a      	uxth	r2, r3
 80057c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c2:	801a      	strh	r2, [r3, #0]
 80057c4:	e017      	b.n	80057f6 <PCD_EP_ISR_Handler+0x692>
 80057c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057c8:	785b      	ldrb	r3, [r3, #1]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d113      	bne.n	80057f6 <PCD_EP_ISR_Handler+0x692>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	461a      	mov	r2, r3
 80057da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057dc:	4413      	add	r3, r2
 80057de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	00da      	lsls	r2, r3, #3
 80057e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057e8:	4413      	add	r3, r2
 80057ea:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80057ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80057f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f2:	2200      	movs	r2, #0
 80057f4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80057f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	4619      	mov	r1, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f008 f898 	bl	800d932 <HAL_PCD_DataInStageCallback>
 8005802:	e051      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Bulk Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005804:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580c:	2b00      	cmp	r3, #0
 800580e:	d144      	bne.n	800589a <PCD_EP_ISR_Handler+0x736>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005818:	b29b      	uxth	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	4413      	add	r3, r2
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	6812      	ldr	r2, [r2, #0]
 8005828:	4413      	add	r3, r2
 800582a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005834:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8005838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800583a:	699a      	ldr	r2, [r3, #24]
 800583c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005840:	429a      	cmp	r2, r3
 8005842:	d907      	bls.n	8005854 <PCD_EP_ISR_Handler+0x6f0>
            {
              ep->xfer_len -= TxPctSize;
 8005844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005846:	699a      	ldr	r2, [r3, #24]
 8005848:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800584c:	1ad2      	subs	r2, r2, r3
 800584e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005850:	619a      	str	r2, [r3, #24]
 8005852:	e002      	b.n	800585a <PCD_EP_ISR_Handler+0x6f6>
            }
            else
            {
              ep->xfer_len = 0U;
 8005854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005856:	2200      	movs	r2, #0
 8005858:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800585a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d106      	bne.n	8005870 <PCD_EP_ISR_Handler+0x70c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	4619      	mov	r1, r3
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f008 f862 	bl	800d932 <HAL_PCD_DataInStageCallback>
 800586e:	e01b      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8005870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005872:	695a      	ldr	r2, [r3, #20]
 8005874:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005878:	441a      	add	r2, r3
 800587a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800587c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800587e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005880:	69da      	ldr	r2, [r3, #28]
 8005882:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005886:	441a      	add	r2, r3
 8005888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800588a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005892:	4618      	mov	r0, r3
 8005894:	f004 fc65 	bl	800a162 <USB_EPStartXfer>
 8005898:	e006      	b.n	80058a8 <PCD_EP_ISR_Handler+0x744>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800589a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800589e:	461a      	mov	r2, r3
 80058a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f917 	bl	8005ad6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	b21b      	sxth	r3, r3
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f6ff ac5a 	blt.w	800516e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3758      	adds	r7, #88	; 0x58
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	4613      	mov	r3, r2
 80058d0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d07c      	beq.n	80059d6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	461a      	mov	r2, r3
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	00db      	lsls	r3, r3, #3
 80058ee:	4413      	add	r3, r2
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	6812      	ldr	r2, [r2, #0]
 80058f4:	4413      	add	r3, r2
 80058f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80058fa:	881b      	ldrh	r3, [r3, #0]
 80058fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005900:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	699a      	ldr	r2, [r3, #24]
 8005906:	8b7b      	ldrh	r3, [r7, #26]
 8005908:	429a      	cmp	r2, r3
 800590a:	d306      	bcc.n	800591a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	699a      	ldr	r2, [r3, #24]
 8005910:	8b7b      	ldrh	r3, [r7, #26]
 8005912:	1ad2      	subs	r2, r2, r3
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	619a      	str	r2, [r3, #24]
 8005918:	e002      	b.n	8005920 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	2200      	movs	r2, #0
 800591e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d123      	bne.n	8005970 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	881b      	ldrh	r3, [r3, #0]
 8005938:	b29b      	uxth	r3, r3
 800593a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800593e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005942:	833b      	strh	r3, [r7, #24]
 8005944:	8b3b      	ldrh	r3, [r7, #24]
 8005946:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800594a:	833b      	strh	r3, [r7, #24]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	461a      	mov	r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	441a      	add	r2, r3
 800595a:	8b3b      	ldrh	r3, [r7, #24]
 800595c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005960:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800596c:	b29b      	uxth	r3, r3
 800596e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005970:	88fb      	ldrh	r3, [r7, #6]
 8005972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d01f      	beq.n	80059ba <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	b29b      	uxth	r3, r3
 800598c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005990:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005994:	82fb      	strh	r3, [r7, #22]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	441a      	add	r2, r3
 80059a4:	8afb      	ldrh	r3, [r7, #22]
 80059a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80059ba:	8b7b      	ldrh	r3, [r7, #26]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 8085 	beq.w	8005acc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6818      	ldr	r0, [r3, #0]
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	6959      	ldr	r1, [r3, #20]
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	891a      	ldrh	r2, [r3, #8]
 80059ce:	8b7b      	ldrh	r3, [r7, #26]
 80059d0:	f006 f879 	bl	800bac6 <USB_ReadPMA>
 80059d4:	e07a      	b.n	8005acc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059de:	b29b      	uxth	r3, r3
 80059e0:	461a      	mov	r2, r3
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	4413      	add	r3, r2
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	4413      	add	r3, r2
 80059f0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059fa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	699a      	ldr	r2, [r3, #24]
 8005a00:	8b7b      	ldrh	r3, [r7, #26]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d306      	bcc.n	8005a14 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	699a      	ldr	r2, [r3, #24]
 8005a0a:	8b7b      	ldrh	r3, [r7, #26]
 8005a0c:	1ad2      	subs	r2, r2, r3
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	619a      	str	r2, [r3, #24]
 8005a12:	e002      	b.n	8005a1a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2200      	movs	r2, #0
 8005a18:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d123      	bne.n	8005a6a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	461a      	mov	r2, r3
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4413      	add	r3, r2
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a3c:	83fb      	strh	r3, [r7, #30]
 8005a3e:	8bfb      	ldrh	r3, [r7, #30]
 8005a40:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005a44:	83fb      	strh	r3, [r7, #30]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	441a      	add	r2, r3
 8005a54:	8bfb      	ldrh	r3, [r7, #30]
 8005a56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005a6a:	88fb      	ldrh	r3, [r7, #6]
 8005a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d11f      	bne.n	8005ab4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	881b      	ldrh	r3, [r3, #0]
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8e:	83bb      	strh	r3, [r7, #28]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	461a      	mov	r2, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	441a      	add	r2, r3
 8005a9e:	8bbb      	ldrh	r3, [r7, #28]
 8005aa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005aa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005aa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005ab4:	8b7b      	ldrh	r3, [r7, #26]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d008      	beq.n	8005acc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6818      	ldr	r0, [r3, #0]
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	6959      	ldr	r1, [r3, #20]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	895a      	ldrh	r2, [r3, #10]
 8005ac6:	8b7b      	ldrh	r3, [r7, #26]
 8005ac8:	f005 fffd 	bl	800bac6 <USB_ReadPMA>
    }
  }

  return count;
 8005acc:	8b7b      	ldrh	r3, [r7, #26]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3720      	adds	r7, #32
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b0a2      	sub	sp, #136	; 0x88
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	60f8      	str	r0, [r7, #12]
 8005ade:	60b9      	str	r1, [r7, #8]
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005ae4:	88fb      	ldrh	r3, [r7, #6]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 81c5 	beq.w	8005e7a <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	461a      	mov	r2, r3
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	00db      	lsls	r3, r3, #3
 8005b02:	4413      	add	r3, r2
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	6812      	ldr	r2, [r2, #0]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005b0e:	881b      	ldrh	r3, [r3, #0]
 8005b10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b14:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	699a      	ldr	r2, [r3, #24]
 8005b1c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d907      	bls.n	8005b34 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	699a      	ldr	r2, [r3, #24]
 8005b28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b2c:	1ad2      	subs	r2, r2, r3
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	619a      	str	r2, [r3, #24]
 8005b32:	e002      	b.n	8005b3a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2200      	movs	r2, #0
 8005b38:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f040 80b9 	bne.w	8005cb6 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	785b      	ldrb	r3, [r3, #1]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d126      	bne.n	8005b9a <HAL_PCD_EP_DB_Transmit+0xc4>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	4413      	add	r3, r2
 8005b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	00da      	lsls	r2, r3, #3
 8005b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b82:	801a      	strh	r2, [r3, #0]
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	881b      	ldrh	r3, [r3, #0]
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	801a      	strh	r2, [r3, #0]
 8005b98:	e01a      	b.n	8005bd0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	785b      	ldrb	r3, [r3, #1]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d116      	bne.n	8005bd0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	633b      	str	r3, [r7, #48]	; 0x30
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb6:	4413      	add	r3, r2
 8005bb8:	633b      	str	r3, [r7, #48]	; 0x30
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	00da      	lsls	r2, r3, #3
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bcc:	2200      	movs	r2, #0
 8005bce:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	623b      	str	r3, [r7, #32]
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	785b      	ldrb	r3, [r3, #1]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d126      	bne.n	8005c2c <HAL_PCD_EP_DB_Transmit+0x156>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	61bb      	str	r3, [r7, #24]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	461a      	mov	r2, r3
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	00da      	lsls	r2, r3, #3
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c04:	617b      	str	r3, [r7, #20]
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	881b      	ldrh	r3, [r3, #0]
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	801a      	strh	r2, [r3, #0]
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	801a      	strh	r2, [r3, #0]
 8005c2a:	e017      	b.n	8005c5c <HAL_PCD_EP_DB_Transmit+0x186>
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	785b      	ldrb	r3, [r3, #1]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d113      	bne.n	8005c5c <HAL_PCD_EP_DB_Transmit+0x186>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	4413      	add	r3, r2
 8005c44:	623b      	str	r3, [r7, #32]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	781b      	ldrb	r3, [r3, #0]
 8005c4a:	00da      	lsls	r2, r3, #3
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	4413      	add	r3, r2
 8005c50:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c54:	61fb      	str	r3, [r7, #28]
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	4619      	mov	r1, r3
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f007 fe65 	bl	800d932 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005c68:	88fb      	ldrh	r3, [r7, #6]
 8005c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 82d2 	beq.w	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4413      	add	r3, r2
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c8e:	827b      	strh	r3, [r7, #18]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	461a      	mov	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	441a      	add	r2, r3
 8005c9e:	8a7b      	ldrh	r3, [r7, #18]
 8005ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ca8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	8013      	strh	r3, [r2, #0]
 8005cb4:	e2b0      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d021      	beq.n	8005d04 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	4413      	add	r3, r2
 8005cce:	881b      	ldrh	r3, [r3, #0]
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cda:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	441a      	add	r2, r3
 8005cec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005cf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	f040 8284 	bne.w	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	695a      	ldr	r2, [r3, #20]
 8005d14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d18:	441a      	add	r2, r3
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	69da      	ldr	r2, [r3, #28]
 8005d22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d26:	441a      	add	r2, r3
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	6a1a      	ldr	r2, [r3, #32]
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d309      	bcc.n	8005d4c <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6a1a      	ldr	r2, [r3, #32]
 8005d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d44:	1ad2      	subs	r2, r2, r3
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	621a      	str	r2, [r3, #32]
 8005d4a:	e015      	b.n	8005d78 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d107      	bne.n	8005d64 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8005d54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d58:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005d62:	e009      	b.n	8005d78 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2200      	movs	r2, #0
 8005d76:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	785b      	ldrb	r3, [r3, #1]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d155      	bne.n	8005e2c <HAL_PCD_EP_DB_Transmit+0x356>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	461a      	mov	r2, r3
 8005d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d94:	4413      	add	r3, r2
 8005d96:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	00da      	lsls	r2, r3, #3
 8005d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da0:	4413      	add	r3, r2
 8005da2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005da6:	637b      	str	r3, [r7, #52]	; 0x34
 8005da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005daa:	2b3e      	cmp	r3, #62	; 0x3e
 8005dac:	d916      	bls.n	8005ddc <HAL_PCD_EP_DB_Transmit+0x306>
 8005dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005db0:	095b      	lsrs	r3, r3, #5
 8005db2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005db4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005db6:	f003 031f 	and.w	r3, r3, #31
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d102      	bne.n	8005dc4 <HAL_PCD_EP_DB_Transmit+0x2ee>
 8005dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	029b      	lsls	r3, r3, #10
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dd8:	801a      	strh	r2, [r3, #0]
 8005dda:	e043      	b.n	8005e64 <HAL_PCD_EP_DB_Transmit+0x38e>
 8005ddc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d112      	bne.n	8005e08 <HAL_PCD_EP_DB_Transmit+0x332>
 8005de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df0:	801a      	strh	r2, [r3, #0]
 8005df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e04:	801a      	strh	r2, [r3, #0]
 8005e06:	e02d      	b.n	8005e64 <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e0a:	085b      	lsrs	r3, r3, #1
 8005e0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <HAL_PCD_EP_DB_Transmit+0x348>
 8005e18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	029b      	lsls	r3, r3, #10
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e28:	801a      	strh	r2, [r3, #0]
 8005e2a:	e01b      	b.n	8005e64 <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	785b      	ldrb	r3, [r3, #1]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d117      	bne.n	8005e64 <HAL_PCD_EP_DB_Transmit+0x38e>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	643b      	str	r3, [r7, #64]	; 0x40
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	461a      	mov	r2, r3
 8005e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e48:	4413      	add	r3, r2
 8005e4a:	643b      	str	r3, [r7, #64]	; 0x40
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	00da      	lsls	r2, r3, #3
 8005e52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e54:	4413      	add	r3, r2
 8005e56:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e62:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	6959      	ldr	r1, [r3, #20]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	891a      	ldrh	r2, [r3, #8]
 8005e70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	f005 fde5 	bl	800ba42 <USB_WritePMA>
 8005e78:	e1ce      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	461a      	mov	r2, r3
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	00db      	lsls	r3, r3, #3
 8005e8c:	4413      	add	r3, r2
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	6812      	ldr	r2, [r2, #0]
 8005e92:	4413      	add	r3, r2
 8005e94:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005e98:	881b      	ldrh	r3, [r3, #0]
 8005e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	699a      	ldr	r2, [r3, #24]
 8005ea6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d307      	bcc.n	8005ebe <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	699a      	ldr	r2, [r3, #24]
 8005eb2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	619a      	str	r2, [r3, #24]
 8005ebc:	e002      	b.n	8005ec4 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f040 80c4 	bne.w	8006056 <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	785b      	ldrb	r3, [r3, #1]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d126      	bne.n	8005f24 <HAL_PCD_EP_DB_Transmit+0x44e>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	66bb      	str	r3, [r7, #104]	; 0x68
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005eea:	4413      	add	r3, r2
 8005eec:	66bb      	str	r3, [r7, #104]	; 0x68
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	00da      	lsls	r2, r3, #3
 8005ef4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005efc:	667b      	str	r3, [r7, #100]	; 0x64
 8005efe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f00:	881b      	ldrh	r3, [r3, #0]
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f0c:	801a      	strh	r2, [r3, #0]
 8005f0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f10:	881b      	ldrh	r3, [r3, #0]
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f20:	801a      	strh	r2, [r3, #0]
 8005f22:	e01a      	b.n	8005f5a <HAL_PCD_EP_DB_Transmit+0x484>
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	785b      	ldrb	r3, [r3, #1]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d116      	bne.n	8005f5a <HAL_PCD_EP_DB_Transmit+0x484>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	673b      	str	r3, [r7, #112]	; 0x70
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f40:	4413      	add	r3, r2
 8005f42:	673b      	str	r3, [r7, #112]	; 0x70
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	00da      	lsls	r2, r3, #3
 8005f4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f4c:	4413      	add	r3, r2
 8005f4e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f56:	2200      	movs	r2, #0
 8005f58:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	785b      	ldrb	r3, [r3, #1]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d12f      	bne.n	8005fc8 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005f80:	4413      	add	r3, r2
 8005f82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	00da      	lsls	r2, r3, #3
 8005f8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005f90:	4413      	add	r3, r2
 8005f92:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005f96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f9e:	881b      	ldrh	r3, [r3, #0]
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fac:	801a      	strh	r2, [r3, #0]
 8005fae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fb2:	881b      	ldrh	r3, [r3, #0]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fc4:	801a      	strh	r2, [r3, #0]
 8005fc6:	e017      	b.n	8005ff8 <HAL_PCD_EP_DB_Transmit+0x522>
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	785b      	ldrb	r3, [r3, #1]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d113      	bne.n	8005ff8 <HAL_PCD_EP_DB_Transmit+0x522>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	461a      	mov	r2, r3
 8005fdc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005fde:	4413      	add	r3, r2
 8005fe0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	00da      	lsls	r2, r3, #3
 8005fe8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005fea:	4413      	add	r3, r2
 8005fec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005ff0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ff2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f007 fc97 	bl	800d932 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006004:	88fb      	ldrh	r3, [r7, #6]
 8006006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 8104 	bne.w	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	461a      	mov	r2, r3
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	4413      	add	r3, r2
 800601e:	881b      	ldrh	r3, [r3, #0]
 8006020:	b29b      	uxth	r3, r3
 8006022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800602a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	441a      	add	r2, r3
 800603c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006040:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006044:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006048:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800604c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006050:	b29b      	uxth	r3, r3
 8006052:	8013      	strh	r3, [r2, #0]
 8006054:	e0e0      	b.n	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d121      	bne.n	80060a4 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	881b      	ldrh	r3, [r3, #0]
 8006070:	b29b      	uxth	r3, r3
 8006072:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	441a      	add	r2, r3
 800608c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006090:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006094:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006098:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800609c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	f040 80b4 	bne.w	8006218 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	695a      	ldr	r2, [r3, #20]
 80060b4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80060b8:	441a      	add	r2, r3
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	69da      	ldr	r2, [r3, #28]
 80060c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80060c6:	441a      	add	r2, r3
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	6a1a      	ldr	r2, [r3, #32]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d309      	bcc.n	80060ec <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	6a1a      	ldr	r2, [r3, #32]
 80060e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e4:	1ad2      	subs	r2, r2, r3
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	621a      	str	r2, [r3, #32]
 80060ea:	e015      	b.n	8006118 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d107      	bne.n	8006104 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 80060f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80060f8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006102:	e009      	b.n	8006118 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	2200      	movs	r2, #0
 800610e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	663b      	str	r3, [r7, #96]	; 0x60
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	785b      	ldrb	r3, [r3, #1]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d155      	bne.n	80061d2 <HAL_PCD_EP_DB_Transmit+0x6fc>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	65bb      	str	r3, [r7, #88]	; 0x58
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006134:	b29b      	uxth	r3, r3
 8006136:	461a      	mov	r2, r3
 8006138:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800613a:	4413      	add	r3, r2
 800613c:	65bb      	str	r3, [r7, #88]	; 0x58
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	00da      	lsls	r2, r3, #3
 8006144:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006146:	4413      	add	r3, r2
 8006148:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800614c:	657b      	str	r3, [r7, #84]	; 0x54
 800614e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006150:	2b3e      	cmp	r3, #62	; 0x3e
 8006152:	d916      	bls.n	8006182 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8006154:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006156:	095b      	lsrs	r3, r3, #5
 8006158:	677b      	str	r3, [r7, #116]	; 0x74
 800615a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800615c:	f003 031f 	and.w	r3, r3, #31
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <HAL_PCD_EP_DB_Transmit+0x694>
 8006164:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006166:	3b01      	subs	r3, #1
 8006168:	677b      	str	r3, [r7, #116]	; 0x74
 800616a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800616c:	b29b      	uxth	r3, r3
 800616e:	029b      	lsls	r3, r3, #10
 8006170:	b29b      	uxth	r3, r3
 8006172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800617a:	b29a      	uxth	r2, r3
 800617c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800617e:	801a      	strh	r2, [r3, #0]
 8006180:	e040      	b.n	8006204 <HAL_PCD_EP_DB_Transmit+0x72e>
 8006182:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006184:	2b00      	cmp	r3, #0
 8006186:	d112      	bne.n	80061ae <HAL_PCD_EP_DB_Transmit+0x6d8>
 8006188:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29b      	uxth	r3, r3
 800618e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006192:	b29a      	uxth	r2, r3
 8006194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006196:	801a      	strh	r2, [r3, #0]
 8006198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800619a:	881b      	ldrh	r3, [r3, #0]
 800619c:	b29b      	uxth	r3, r3
 800619e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061aa:	801a      	strh	r2, [r3, #0]
 80061ac:	e02a      	b.n	8006204 <HAL_PCD_EP_DB_Transmit+0x72e>
 80061ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061b0:	085b      	lsrs	r3, r3, #1
 80061b2:	677b      	str	r3, [r7, #116]	; 0x74
 80061b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <HAL_PCD_EP_DB_Transmit+0x6ee>
 80061be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c0:	3301      	adds	r3, #1
 80061c2:	677b      	str	r3, [r7, #116]	; 0x74
 80061c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	029b      	lsls	r3, r3, #10
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061ce:	801a      	strh	r2, [r3, #0]
 80061d0:	e018      	b.n	8006204 <HAL_PCD_EP_DB_Transmit+0x72e>
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	785b      	ldrb	r3, [r3, #1]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d114      	bne.n	8006204 <HAL_PCD_EP_DB_Transmit+0x72e>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	461a      	mov	r2, r3
 80061e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061e8:	4413      	add	r3, r2
 80061ea:	663b      	str	r3, [r7, #96]	; 0x60
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	00da      	lsls	r2, r3, #3
 80061f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061f4:	4413      	add	r3, r2
 80061f6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80061fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061fe:	b29a      	uxth	r2, r3
 8006200:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006202:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6818      	ldr	r0, [r3, #0]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	6959      	ldr	r1, [r3, #20]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	895a      	ldrh	r2, [r3, #10]
 8006210:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006212:	b29b      	uxth	r3, r3
 8006214:	f005 fc15 	bl	800ba42 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	461a      	mov	r2, r3
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	b29b      	uxth	r3, r3
 800622a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800622e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006232:	823b      	strh	r3, [r7, #16]
 8006234:	8a3b      	ldrh	r3, [r7, #16]
 8006236:	f083 0310 	eor.w	r3, r3, #16
 800623a:	823b      	strh	r3, [r7, #16]
 800623c:	8a3b      	ldrh	r3, [r7, #16]
 800623e:	f083 0320 	eor.w	r3, r3, #32
 8006242:	823b      	strh	r3, [r7, #16]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	461a      	mov	r2, r3
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	441a      	add	r2, r3
 8006252:	8a3b      	ldrh	r3, [r7, #16]
 8006254:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006258:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800625c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006264:	b29b      	uxth	r3, r3
 8006266:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3788      	adds	r7, #136	; 0x88
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006272:	b480      	push	{r7}
 8006274:	b087      	sub	sp, #28
 8006276:	af00      	add	r7, sp, #0
 8006278:	60f8      	str	r0, [r7, #12]
 800627a:	607b      	str	r3, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	817b      	strh	r3, [r7, #10]
 8006280:	4613      	mov	r3, r2
 8006282:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006284:	897b      	ldrh	r3, [r7, #10]
 8006286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00b      	beq.n	80062a8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006290:	897b      	ldrh	r3, [r7, #10]
 8006292:	f003 0307 	and.w	r3, r3, #7
 8006296:	1c5a      	adds	r2, r3, #1
 8006298:	4613      	mov	r3, r2
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	4413      	add	r3, r2
 800629e:	00db      	lsls	r3, r3, #3
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4413      	add	r3, r2
 80062a4:	617b      	str	r3, [r7, #20]
 80062a6:	e009      	b.n	80062bc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062a8:	897a      	ldrh	r2, [r7, #10]
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	4413      	add	r3, r2
 80062ba:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80062bc:	893b      	ldrh	r3, [r7, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d107      	bne.n	80062d2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	2200      	movs	r2, #0
 80062c6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	80da      	strh	r2, [r3, #6]
 80062d0:	e00b      	b.n	80062ea <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2201      	movs	r2, #1
 80062d6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	b29a      	uxth	r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	0c1b      	lsrs	r3, r3, #16
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	371c      	adds	r7, #28
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800631c:	b29b      	uxth	r3, r3
 800631e:	f043 0301 	orr.w	r3, r3, #1
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006330:	b29b      	uxth	r3, r3
 8006332:	f043 0302 	orr.w	r3, r3, #2
 8006336:	b29a      	uxth	r2, r3
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d141      	bne.n	80063de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800635a:	4b4b      	ldr	r3, [pc, #300]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006366:	d131      	bne.n	80063cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006368:	4b47      	ldr	r3, [pc, #284]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800636a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800636e:	4a46      	ldr	r2, [pc, #280]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006374:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006378:	4b43      	ldr	r3, [pc, #268]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006380:	4a41      	ldr	r2, [pc, #260]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006386:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006388:	4b40      	ldr	r3, [pc, #256]	; (800648c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2232      	movs	r2, #50	; 0x32
 800638e:	fb02 f303 	mul.w	r3, r2, r3
 8006392:	4a3f      	ldr	r2, [pc, #252]	; (8006490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006394:	fba2 2303 	umull	r2, r3, r2, r3
 8006398:	0c9b      	lsrs	r3, r3, #18
 800639a:	3301      	adds	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800639e:	e002      	b.n	80063a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063a6:	4b38      	ldr	r3, [pc, #224]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063b2:	d102      	bne.n	80063ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1f2      	bne.n	80063a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063ba:	4b33      	ldr	r3, [pc, #204]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063c6:	d158      	bne.n	800647a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e057      	b.n	800647c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063cc:	4b2e      	ldr	r3, [pc, #184]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063d2:	4a2d      	ldr	r2, [pc, #180]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80063dc:	e04d      	b.n	800647a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063e4:	d141      	bne.n	800646a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80063e6:	4b28      	ldr	r3, [pc, #160]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80063ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063f2:	d131      	bne.n	8006458 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063f4:	4b24      	ldr	r3, [pc, #144]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063fa:	4a23      	ldr	r2, [pc, #140]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006400:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006404:	4b20      	ldr	r3, [pc, #128]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800640c:	4a1e      	ldr	r2, [pc, #120]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800640e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006412:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006414:	4b1d      	ldr	r3, [pc, #116]	; (800648c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2232      	movs	r2, #50	; 0x32
 800641a:	fb02 f303 	mul.w	r3, r2, r3
 800641e:	4a1c      	ldr	r2, [pc, #112]	; (8006490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006420:	fba2 2303 	umull	r2, r3, r2, r3
 8006424:	0c9b      	lsrs	r3, r3, #18
 8006426:	3301      	adds	r3, #1
 8006428:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800642a:	e002      	b.n	8006432 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3b01      	subs	r3, #1
 8006430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006432:	4b15      	ldr	r3, [pc, #84]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800643a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800643e:	d102      	bne.n	8006446 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d1f2      	bne.n	800642c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006446:	4b10      	ldr	r3, [pc, #64]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800644e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006452:	d112      	bne.n	800647a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e011      	b.n	800647c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006458:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800645a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800645e:	4a0a      	ldr	r2, [pc, #40]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006464:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006468:	e007      	b.n	800647a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800646a:	4b07      	ldr	r3, [pc, #28]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006472:	4a05      	ldr	r2, [pc, #20]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006474:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006478:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	40007000 	.word	0x40007000
 800648c:	200026d4 	.word	0x200026d4
 8006490:	431bde83 	.word	0x431bde83

08006494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b088      	sub	sp, #32
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e306      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d075      	beq.n	800659e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064b2:	4b97      	ldr	r3, [pc, #604]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 030c 	and.w	r3, r3, #12
 80064ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064bc:	4b94      	ldr	r3, [pc, #592]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f003 0303 	and.w	r3, r3, #3
 80064c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b0c      	cmp	r3, #12
 80064ca:	d102      	bne.n	80064d2 <HAL_RCC_OscConfig+0x3e>
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	d002      	beq.n	80064d8 <HAL_RCC_OscConfig+0x44>
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	2b08      	cmp	r3, #8
 80064d6:	d10b      	bne.n	80064f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064d8:	4b8d      	ldr	r3, [pc, #564]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d05b      	beq.n	800659c <HAL_RCC_OscConfig+0x108>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d157      	bne.n	800659c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e2e1      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064f8:	d106      	bne.n	8006508 <HAL_RCC_OscConfig+0x74>
 80064fa:	4b85      	ldr	r3, [pc, #532]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a84      	ldr	r2, [pc, #528]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	e01d      	b.n	8006544 <HAL_RCC_OscConfig+0xb0>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006510:	d10c      	bne.n	800652c <HAL_RCC_OscConfig+0x98>
 8006512:	4b7f      	ldr	r3, [pc, #508]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a7e      	ldr	r2, [pc, #504]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006518:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	4b7c      	ldr	r3, [pc, #496]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a7b      	ldr	r2, [pc, #492]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	e00b      	b.n	8006544 <HAL_RCC_OscConfig+0xb0>
 800652c:	4b78      	ldr	r3, [pc, #480]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a77      	ldr	r2, [pc, #476]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	4b75      	ldr	r3, [pc, #468]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a74      	ldr	r2, [pc, #464]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800653e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006542:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d013      	beq.n	8006574 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654c:	f7fb fc54 	bl	8001df8 <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006552:	e008      	b.n	8006566 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006554:	f7fb fc50 	bl	8001df8 <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b64      	cmp	r3, #100	; 0x64
 8006560:	d901      	bls.n	8006566 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e2a6      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006566:	4b6a      	ldr	r3, [pc, #424]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d0f0      	beq.n	8006554 <HAL_RCC_OscConfig+0xc0>
 8006572:	e014      	b.n	800659e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006574:	f7fb fc40 	bl	8001df8 <HAL_GetTick>
 8006578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800657a:	e008      	b.n	800658e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800657c:	f7fb fc3c 	bl	8001df8 <HAL_GetTick>
 8006580:	4602      	mov	r2, r0
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	2b64      	cmp	r3, #100	; 0x64
 8006588:	d901      	bls.n	800658e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e292      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800658e:	4b60      	ldr	r3, [pc, #384]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1f0      	bne.n	800657c <HAL_RCC_OscConfig+0xe8>
 800659a:	e000      	b.n	800659e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800659c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d075      	beq.n	8006696 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065aa:	4b59      	ldr	r3, [pc, #356]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 030c 	and.w	r3, r3, #12
 80065b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065b4:	4b56      	ldr	r3, [pc, #344]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f003 0303 	and.w	r3, r3, #3
 80065bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	2b0c      	cmp	r3, #12
 80065c2:	d102      	bne.n	80065ca <HAL_RCC_OscConfig+0x136>
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d002      	beq.n	80065d0 <HAL_RCC_OscConfig+0x13c>
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	2b04      	cmp	r3, #4
 80065ce:	d11f      	bne.n	8006610 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065d0:	4b4f      	ldr	r3, [pc, #316]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d005      	beq.n	80065e8 <HAL_RCC_OscConfig+0x154>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d101      	bne.n	80065e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e265      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065e8:	4b49      	ldr	r3, [pc, #292]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	4946      	ldr	r1, [pc, #280]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80065fc:	4b45      	ldr	r3, [pc, #276]	; (8006714 <HAL_RCC_OscConfig+0x280>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4618      	mov	r0, r3
 8006602:	f7fb fbad 	bl	8001d60 <HAL_InitTick>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d043      	beq.n	8006694 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e251      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d023      	beq.n	8006660 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006618:	4b3d      	ldr	r3, [pc, #244]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a3c      	ldr	r2, [pc, #240]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800661e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fb fbe8 	bl	8001df8 <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800662a:	e008      	b.n	800663e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800662c:	f7fb fbe4 	bl	8001df8 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e23a      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800663e:	4b34      	ldr	r3, [pc, #208]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006646:	2b00      	cmp	r3, #0
 8006648:	d0f0      	beq.n	800662c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800664a:	4b31      	ldr	r3, [pc, #196]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	061b      	lsls	r3, r3, #24
 8006658:	492d      	ldr	r1, [pc, #180]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 800665a:	4313      	orrs	r3, r2
 800665c:	604b      	str	r3, [r1, #4]
 800665e:	e01a      	b.n	8006696 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006660:	4b2b      	ldr	r3, [pc, #172]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a2a      	ldr	r2, [pc, #168]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006666:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800666a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666c:	f7fb fbc4 	bl	8001df8 <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006674:	f7fb fbc0 	bl	8001df8 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e216      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006686:	4b22      	ldr	r3, [pc, #136]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f0      	bne.n	8006674 <HAL_RCC_OscConfig+0x1e0>
 8006692:	e000      	b.n	8006696 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006694:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0308 	and.w	r3, r3, #8
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d041      	beq.n	8006726 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d01c      	beq.n	80066e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066aa:	4b19      	ldr	r3, [pc, #100]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80066ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066b0:	4a17      	ldr	r2, [pc, #92]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80066b2:	f043 0301 	orr.w	r3, r3, #1
 80066b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ba:	f7fb fb9d 	bl	8001df8 <HAL_GetTick>
 80066be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066c0:	e008      	b.n	80066d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c2:	f7fb fb99 	bl	8001df8 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d901      	bls.n	80066d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e1ef      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066d4:	4b0e      	ldr	r3, [pc, #56]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80066d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0ef      	beq.n	80066c2 <HAL_RCC_OscConfig+0x22e>
 80066e2:	e020      	b.n	8006726 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066e4:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80066e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066ea:	4a09      	ldr	r2, [pc, #36]	; (8006710 <HAL_RCC_OscConfig+0x27c>)
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f4:	f7fb fb80 	bl	8001df8 <HAL_GetTick>
 80066f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066fa:	e00d      	b.n	8006718 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066fc:	f7fb fb7c 	bl	8001df8 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d906      	bls.n	8006718 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e1d2      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
 800670e:	bf00      	nop
 8006710:	40021000 	.word	0x40021000
 8006714:	200026d8 	.word	0x200026d8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006718:	4b8c      	ldr	r3, [pc, #560]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800671a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1ea      	bne.n	80066fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 80a6 	beq.w	8006880 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006734:	2300      	movs	r3, #0
 8006736:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006738:	4b84      	ldr	r3, [pc, #528]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800673a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800673c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <HAL_RCC_OscConfig+0x2b4>
 8006744:	2301      	movs	r3, #1
 8006746:	e000      	b.n	800674a <HAL_RCC_OscConfig+0x2b6>
 8006748:	2300      	movs	r3, #0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00d      	beq.n	800676a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800674e:	4b7f      	ldr	r3, [pc, #508]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006752:	4a7e      	ldr	r2, [pc, #504]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006758:	6593      	str	r3, [r2, #88]	; 0x58
 800675a:	4b7c      	ldr	r3, [pc, #496]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800675c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006762:	60fb      	str	r3, [r7, #12]
 8006764:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006766:	2301      	movs	r3, #1
 8006768:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800676a:	4b79      	ldr	r3, [pc, #484]	; (8006950 <HAL_RCC_OscConfig+0x4bc>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006772:	2b00      	cmp	r3, #0
 8006774:	d118      	bne.n	80067a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006776:	4b76      	ldr	r3, [pc, #472]	; (8006950 <HAL_RCC_OscConfig+0x4bc>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a75      	ldr	r2, [pc, #468]	; (8006950 <HAL_RCC_OscConfig+0x4bc>)
 800677c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006782:	f7fb fb39 	bl	8001df8 <HAL_GetTick>
 8006786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006788:	e008      	b.n	800679c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800678a:	f7fb fb35 	bl	8001df8 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	2b02      	cmp	r3, #2
 8006796:	d901      	bls.n	800679c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e18b      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800679c:	4b6c      	ldr	r3, [pc, #432]	; (8006950 <HAL_RCC_OscConfig+0x4bc>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0f0      	beq.n	800678a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d108      	bne.n	80067c2 <HAL_RCC_OscConfig+0x32e>
 80067b0:	4b66      	ldr	r3, [pc, #408]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067b6:	4a65      	ldr	r2, [pc, #404]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067b8:	f043 0301 	orr.w	r3, r3, #1
 80067bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067c0:	e024      	b.n	800680c <HAL_RCC_OscConfig+0x378>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	2b05      	cmp	r3, #5
 80067c8:	d110      	bne.n	80067ec <HAL_RCC_OscConfig+0x358>
 80067ca:	4b60      	ldr	r3, [pc, #384]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067d0:	4a5e      	ldr	r2, [pc, #376]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067d2:	f043 0304 	orr.w	r3, r3, #4
 80067d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067da:	4b5c      	ldr	r3, [pc, #368]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067e0:	4a5a      	ldr	r2, [pc, #360]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067e2:	f043 0301 	orr.w	r3, r3, #1
 80067e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067ea:	e00f      	b.n	800680c <HAL_RCC_OscConfig+0x378>
 80067ec:	4b57      	ldr	r3, [pc, #348]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f2:	4a56      	ldr	r2, [pc, #344]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067f4:	f023 0301 	bic.w	r3, r3, #1
 80067f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067fc:	4b53      	ldr	r3, [pc, #332]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80067fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006802:	4a52      	ldr	r2, [pc, #328]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006804:	f023 0304 	bic.w	r3, r3, #4
 8006808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d016      	beq.n	8006842 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006814:	f7fb faf0 	bl	8001df8 <HAL_GetTick>
 8006818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800681a:	e00a      	b.n	8006832 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800681c:	f7fb faec 	bl	8001df8 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	f241 3288 	movw	r2, #5000	; 0x1388
 800682a:	4293      	cmp	r3, r2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e140      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006832:	4b46      	ldr	r3, [pc, #280]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0ed      	beq.n	800681c <HAL_RCC_OscConfig+0x388>
 8006840:	e015      	b.n	800686e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006842:	f7fb fad9 	bl	8001df8 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006848:	e00a      	b.n	8006860 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800684a:	f7fb fad5 	bl	8001df8 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	f241 3288 	movw	r2, #5000	; 0x1388
 8006858:	4293      	cmp	r3, r2
 800685a:	d901      	bls.n	8006860 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e129      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006860:	4b3a      	ldr	r3, [pc, #232]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1ed      	bne.n	800684a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800686e:	7ffb      	ldrb	r3, [r7, #31]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d105      	bne.n	8006880 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006874:	4b35      	ldr	r3, [pc, #212]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006878:	4a34      	ldr	r2, [pc, #208]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800687a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800687e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0320 	and.w	r3, r3, #32
 8006888:	2b00      	cmp	r3, #0
 800688a:	d03c      	beq.n	8006906 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d01c      	beq.n	80068ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006894:	4b2d      	ldr	r3, [pc, #180]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006896:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800689a:	4a2c      	ldr	r2, [pc, #176]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800689c:	f043 0301 	orr.w	r3, r3, #1
 80068a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a4:	f7fb faa8 	bl	8001df8 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068aa:	e008      	b.n	80068be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068ac:	f7fb faa4 	bl	8001df8 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e0fa      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068be:	4b23      	ldr	r3, [pc, #140]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80068c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0ef      	beq.n	80068ac <HAL_RCC_OscConfig+0x418>
 80068cc:	e01b      	b.n	8006906 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80068ce:	4b1f      	ldr	r3, [pc, #124]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80068d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068d4:	4a1d      	ldr	r2, [pc, #116]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80068d6:	f023 0301 	bic.w	r3, r3, #1
 80068da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068de:	f7fb fa8b 	bl	8001df8 <HAL_GetTick>
 80068e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068e4:	e008      	b.n	80068f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068e6:	f7fb fa87 	bl	8001df8 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d901      	bls.n	80068f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e0dd      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068f8:	4b14      	ldr	r3, [pc, #80]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 80068fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1ef      	bne.n	80068e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	69db      	ldr	r3, [r3, #28]
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 80d1 	beq.w	8006ab2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006910:	4b0e      	ldr	r3, [pc, #56]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 030c 	and.w	r3, r3, #12
 8006918:	2b0c      	cmp	r3, #12
 800691a:	f000 808b 	beq.w	8006a34 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d15e      	bne.n	80069e4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006926:	4b09      	ldr	r3, [pc, #36]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a08      	ldr	r2, [pc, #32]	; (800694c <HAL_RCC_OscConfig+0x4b8>)
 800692c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006932:	f7fb fa61 	bl	8001df8 <HAL_GetTick>
 8006936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006938:	e00c      	b.n	8006954 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800693a:	f7fb fa5d 	bl	8001df8 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	d905      	bls.n	8006954 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e0b3      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
 800694c:	40021000 	.word	0x40021000
 8006950:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006954:	4b59      	ldr	r3, [pc, #356]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1ec      	bne.n	800693a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006960:	4b56      	ldr	r3, [pc, #344]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 8006962:	68da      	ldr	r2, [r3, #12]
 8006964:	4b56      	ldr	r3, [pc, #344]	; (8006ac0 <HAL_RCC_OscConfig+0x62c>)
 8006966:	4013      	ands	r3, r2
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	6a11      	ldr	r1, [r2, #32]
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006970:	3a01      	subs	r2, #1
 8006972:	0112      	lsls	r2, r2, #4
 8006974:	4311      	orrs	r1, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800697a:	0212      	lsls	r2, r2, #8
 800697c:	4311      	orrs	r1, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006982:	0852      	lsrs	r2, r2, #1
 8006984:	3a01      	subs	r2, #1
 8006986:	0552      	lsls	r2, r2, #21
 8006988:	4311      	orrs	r1, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800698e:	0852      	lsrs	r2, r2, #1
 8006990:	3a01      	subs	r2, #1
 8006992:	0652      	lsls	r2, r2, #25
 8006994:	4311      	orrs	r1, r2
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800699a:	06d2      	lsls	r2, r2, #27
 800699c:	430a      	orrs	r2, r1
 800699e:	4947      	ldr	r1, [pc, #284]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069a4:	4b45      	ldr	r3, [pc, #276]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a44      	ldr	r2, [pc, #272]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069b0:	4b42      	ldr	r3, [pc, #264]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	4a41      	ldr	r2, [pc, #260]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fb fa1c 	bl	8001df8 <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c4:	f7fb fa18 	bl	8001df8 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e06e      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069d6:	4b39      	ldr	r3, [pc, #228]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0f0      	beq.n	80069c4 <HAL_RCC_OscConfig+0x530>
 80069e2:	e066      	b.n	8006ab2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069e4:	4b35      	ldr	r3, [pc, #212]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a34      	ldr	r2, [pc, #208]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069ee:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80069f0:	4b32      	ldr	r3, [pc, #200]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	4a31      	ldr	r2, [pc, #196]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069f6:	f023 0303 	bic.w	r3, r3, #3
 80069fa:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80069fc:	4b2f      	ldr	r3, [pc, #188]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	4a2e      	ldr	r2, [pc, #184]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 8006a02:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0c:	f7fb f9f4 	bl	8001df8 <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a12:	e008      	b.n	8006a26 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a14:	f7fb f9f0 	bl	8001df8 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e046      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a26:	4b25      	ldr	r3, [pc, #148]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1f0      	bne.n	8006a14 <HAL_RCC_OscConfig+0x580>
 8006a32:	e03e      	b.n	8006ab2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d101      	bne.n	8006a40 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e039      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006a40:	4b1e      	ldr	r3, [pc, #120]	; (8006abc <HAL_RCC_OscConfig+0x628>)
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f003 0203 	and.w	r2, r3, #3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d12c      	bne.n	8006aae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d123      	bne.n	8006aae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d11b      	bne.n	8006aae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d113      	bne.n	8006aae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a90:	085b      	lsrs	r3, r3, #1
 8006a92:	3b01      	subs	r3, #1
 8006a94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d109      	bne.n	8006aae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa4:	085b      	lsrs	r3, r3, #1
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d001      	beq.n	8006ab2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e000      	b.n	8006ab4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3720      	adds	r7, #32
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	019f800c 	.word	0x019f800c

08006ac4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e11e      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006adc:	4b91      	ldr	r3, [pc, #580]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 030f 	and.w	r3, r3, #15
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d910      	bls.n	8006b0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aea:	4b8e      	ldr	r3, [pc, #568]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f023 020f 	bic.w	r2, r3, #15
 8006af2:	498c      	ldr	r1, [pc, #560]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006afa:	4b8a      	ldr	r3, [pc, #552]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d001      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e106      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d073      	beq.n	8006c00 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	2b03      	cmp	r3, #3
 8006b1e:	d129      	bne.n	8006b74 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b20:	4b81      	ldr	r3, [pc, #516]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d101      	bne.n	8006b30 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e0f4      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006b30:	f000 f970 	bl	8006e14 <RCC_GetSysClockFreqFromPLLSource>
 8006b34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	4a7c      	ldr	r2, [pc, #496]	; (8006d2c <HAL_RCC_ClockConfig+0x268>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d93f      	bls.n	8006bbe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b3e:	4b7a      	ldr	r3, [pc, #488]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d009      	beq.n	8006b5e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d033      	beq.n	8006bbe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d12f      	bne.n	8006bbe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b5e:	4b72      	ldr	r3, [pc, #456]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b66:	4a70      	ldr	r2, [pc, #448]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006b6e:	2380      	movs	r3, #128	; 0x80
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	e024      	b.n	8006bbe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d107      	bne.n	8006b8c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b7c:	4b6a      	ldr	r3, [pc, #424]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d109      	bne.n	8006b9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e0c6      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b8c:	4b66      	ldr	r3, [pc, #408]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e0be      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006b9c:	f000 f8ce 	bl	8006d3c <HAL_RCC_GetSysClockFreq>
 8006ba0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	4a61      	ldr	r2, [pc, #388]	; (8006d2c <HAL_RCC_ClockConfig+0x268>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d909      	bls.n	8006bbe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006baa:	4b5f      	ldr	r3, [pc, #380]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bb2:	4a5d      	ldr	r2, [pc, #372]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bb8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006bba:	2380      	movs	r3, #128	; 0x80
 8006bbc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bbe:	4b5a      	ldr	r3, [pc, #360]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f023 0203 	bic.w	r2, r3, #3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	4957      	ldr	r1, [pc, #348]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bd0:	f7fb f912 	bl	8001df8 <HAL_GetTick>
 8006bd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bd6:	e00a      	b.n	8006bee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bd8:	f7fb f90e 	bl	8001df8 <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d901      	bls.n	8006bee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e095      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bee:	4b4e      	ldr	r3, [pc, #312]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f003 020c 	and.w	r2, r3, #12
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d1eb      	bne.n	8006bd8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d023      	beq.n	8006c54 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d005      	beq.n	8006c24 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c18:	4b43      	ldr	r3, [pc, #268]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	4a42      	ldr	r2, [pc, #264]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c22:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0308 	and.w	r3, r3, #8
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d007      	beq.n	8006c40 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006c30:	4b3d      	ldr	r3, [pc, #244]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006c38:	4a3b      	ldr	r2, [pc, #236]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c40:	4b39      	ldr	r3, [pc, #228]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	4936      	ldr	r1, [pc, #216]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	608b      	str	r3, [r1, #8]
 8006c52:	e008      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	2b80      	cmp	r3, #128	; 0x80
 8006c58:	d105      	bne.n	8006c66 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c5a:	4b33      	ldr	r3, [pc, #204]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	4a32      	ldr	r2, [pc, #200]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006c60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c64:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c66:	4b2f      	ldr	r3, [pc, #188]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d21d      	bcs.n	8006cb0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c74:	4b2b      	ldr	r3, [pc, #172]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f023 020f 	bic.w	r2, r3, #15
 8006c7c:	4929      	ldr	r1, [pc, #164]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c84:	f7fb f8b8 	bl	8001df8 <HAL_GetTick>
 8006c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c8a:	e00a      	b.n	8006ca2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c8c:	f7fb f8b4 	bl	8001df8 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d901      	bls.n	8006ca2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e03b      	b.n	8006d1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca2:	4b20      	ldr	r3, [pc, #128]	; (8006d24 <HAL_RCC_ClockConfig+0x260>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 030f 	and.w	r3, r3, #15
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d1ed      	bne.n	8006c8c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0304 	and.w	r3, r3, #4
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cbc:	4b1a      	ldr	r3, [pc, #104]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	4917      	ldr	r1, [pc, #92]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0308 	and.w	r3, r3, #8
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d009      	beq.n	8006cee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cda:	4b13      	ldr	r3, [pc, #76]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	00db      	lsls	r3, r3, #3
 8006ce8:	490f      	ldr	r1, [pc, #60]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006cee:	f000 f825 	bl	8006d3c <HAL_RCC_GetSysClockFreq>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	4b0c      	ldr	r3, [pc, #48]	; (8006d28 <HAL_RCC_ClockConfig+0x264>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	091b      	lsrs	r3, r3, #4
 8006cfa:	f003 030f 	and.w	r3, r3, #15
 8006cfe:	490c      	ldr	r1, [pc, #48]	; (8006d30 <HAL_RCC_ClockConfig+0x26c>)
 8006d00:	5ccb      	ldrb	r3, [r1, r3]
 8006d02:	f003 031f 	and.w	r3, r3, #31
 8006d06:	fa22 f303 	lsr.w	r3, r2, r3
 8006d0a:	4a0a      	ldr	r2, [pc, #40]	; (8006d34 <HAL_RCC_ClockConfig+0x270>)
 8006d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d0e:	4b0a      	ldr	r3, [pc, #40]	; (8006d38 <HAL_RCC_ClockConfig+0x274>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fb f824 	bl	8001d60 <HAL_InitTick>
 8006d18:	4603      	mov	r3, r0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3718      	adds	r7, #24
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	40022000 	.word	0x40022000
 8006d28:	40021000 	.word	0x40021000
 8006d2c:	04c4b400 	.word	0x04c4b400
 8006d30:	08010ae4 	.word	0x08010ae4
 8006d34:	200026d4 	.word	0x200026d4
 8006d38:	200026d8 	.word	0x200026d8

08006d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006d42:	4b2c      	ldr	r3, [pc, #176]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f003 030c 	and.w	r3, r3, #12
 8006d4a:	2b04      	cmp	r3, #4
 8006d4c:	d102      	bne.n	8006d54 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d4e:	4b2a      	ldr	r3, [pc, #168]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d50:	613b      	str	r3, [r7, #16]
 8006d52:	e047      	b.n	8006de4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d54:	4b27      	ldr	r3, [pc, #156]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 030c 	and.w	r3, r3, #12
 8006d5c:	2b08      	cmp	r3, #8
 8006d5e:	d102      	bne.n	8006d66 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d60:	4b25      	ldr	r3, [pc, #148]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d62:	613b      	str	r3, [r7, #16]
 8006d64:	e03e      	b.n	8006de4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d66:	4b23      	ldr	r3, [pc, #140]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f003 030c 	and.w	r3, r3, #12
 8006d6e:	2b0c      	cmp	r3, #12
 8006d70:	d136      	bne.n	8006de0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d72:	4b20      	ldr	r3, [pc, #128]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d7c:	4b1d      	ldr	r3, [pc, #116]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	091b      	lsrs	r3, r3, #4
 8006d82:	f003 030f 	and.w	r3, r3, #15
 8006d86:	3301      	adds	r3, #1
 8006d88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2b03      	cmp	r3, #3
 8006d8e:	d10c      	bne.n	8006daa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d90:	4a19      	ldr	r2, [pc, #100]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d98:	4a16      	ldr	r2, [pc, #88]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d9a:	68d2      	ldr	r2, [r2, #12]
 8006d9c:	0a12      	lsrs	r2, r2, #8
 8006d9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006da2:	fb02 f303 	mul.w	r3, r2, r3
 8006da6:	617b      	str	r3, [r7, #20]
      break;
 8006da8:	e00c      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006daa:	4a13      	ldr	r2, [pc, #76]	; (8006df8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db2:	4a10      	ldr	r2, [pc, #64]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006db4:	68d2      	ldr	r2, [r2, #12]
 8006db6:	0a12      	lsrs	r2, r2, #8
 8006db8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dbc:	fb02 f303 	mul.w	r3, r2, r3
 8006dc0:	617b      	str	r3, [r7, #20]
      break;
 8006dc2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006dc4:	4b0b      	ldr	r3, [pc, #44]	; (8006df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	0e5b      	lsrs	r3, r3, #25
 8006dca:	f003 0303 	and.w	r3, r3, #3
 8006dce:	3301      	adds	r3, #1
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ddc:	613b      	str	r3, [r7, #16]
 8006dde:	e001      	b.n	8006de4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006de4:	693b      	ldr	r3, [r7, #16]
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40021000 	.word	0x40021000
 8006df8:	00f42400 	.word	0x00f42400

08006dfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e00:	4b03      	ldr	r3, [pc, #12]	; (8006e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e02:	681b      	ldr	r3, [r3, #0]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	200026d4 	.word	0x200026d4

08006e14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e1a:	4b1e      	ldr	r3, [pc, #120]	; (8006e94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f003 0303 	and.w	r3, r3, #3
 8006e22:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e24:	4b1b      	ldr	r3, [pc, #108]	; (8006e94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	091b      	lsrs	r3, r3, #4
 8006e2a:	f003 030f 	and.w	r3, r3, #15
 8006e2e:	3301      	adds	r3, #1
 8006e30:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d10c      	bne.n	8006e52 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e38:	4a17      	ldr	r2, [pc, #92]	; (8006e98 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e40:	4a14      	ldr	r2, [pc, #80]	; (8006e94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e42:	68d2      	ldr	r2, [r2, #12]
 8006e44:	0a12      	lsrs	r2, r2, #8
 8006e46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e4a:	fb02 f303 	mul.w	r3, r2, r3
 8006e4e:	617b      	str	r3, [r7, #20]
    break;
 8006e50:	e00c      	b.n	8006e6c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e52:	4a11      	ldr	r2, [pc, #68]	; (8006e98 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e5a:	4a0e      	ldr	r2, [pc, #56]	; (8006e94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e5c:	68d2      	ldr	r2, [r2, #12]
 8006e5e:	0a12      	lsrs	r2, r2, #8
 8006e60:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e64:	fb02 f303 	mul.w	r3, r2, r3
 8006e68:	617b      	str	r3, [r7, #20]
    break;
 8006e6a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e6c:	4b09      	ldr	r3, [pc, #36]	; (8006e94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	0e5b      	lsrs	r3, r3, #25
 8006e72:	f003 0303 	and.w	r3, r3, #3
 8006e76:	3301      	adds	r3, #1
 8006e78:	005b      	lsls	r3, r3, #1
 8006e7a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e84:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006e86:	687b      	ldr	r3, [r7, #4]
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	371c      	adds	r7, #28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr
 8006e94:	40021000 	.word	0x40021000
 8006e98:	00f42400 	.word	0x00f42400

08006e9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8098 	beq.w	8006fea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ebe:	4b43      	ldr	r3, [pc, #268]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10d      	bne.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eca:	4b40      	ldr	r3, [pc, #256]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ece:	4a3f      	ldr	r2, [pc, #252]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ed6:	4b3d      	ldr	r3, [pc, #244]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ede:	60bb      	str	r3, [r7, #8]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ee6:	4b3a      	ldr	r3, [pc, #232]	; (8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a39      	ldr	r2, [pc, #228]	; (8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ef0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ef2:	f7fa ff81 	bl	8001df8 <HAL_GetTick>
 8006ef6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ef8:	e009      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006efa:	f7fa ff7d 	bl	8001df8 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d902      	bls.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	74fb      	strb	r3, [r7, #19]
        break;
 8006f0c:	e005      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f0e:	4b30      	ldr	r3, [pc, #192]	; (8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0ef      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006f1a:	7cfb      	ldrb	r3, [r7, #19]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d159      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f20:	4b2a      	ldr	r3, [pc, #168]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f2a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d01e      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d019      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f3c:	4b23      	ldr	r3, [pc, #140]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f48:	4b20      	ldr	r3, [pc, #128]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f4e:	4a1f      	ldr	r2, [pc, #124]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f58:	4b1c      	ldr	r3, [pc, #112]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f5e:	4a1b      	ldr	r2, [pc, #108]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f68:	4a18      	ldr	r2, [pc, #96]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d016      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f7a:	f7fa ff3d 	bl	8001df8 <HAL_GetTick>
 8006f7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f80:	e00b      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f82:	f7fa ff39 	bl	8001df8 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d902      	bls.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	74fb      	strb	r3, [r7, #19]
            break;
 8006f98:	e006      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f9a:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d0ec      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006fa8:	7cfb      	ldrb	r3, [r7, #19]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10b      	bne.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fae:	4b07      	ldr	r3, [pc, #28]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fbc:	4903      	ldr	r1, [pc, #12]	; (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006fc4:	e008      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006fc6:	7cfb      	ldrb	r3, [r7, #19]
 8006fc8:	74bb      	strb	r3, [r7, #18]
 8006fca:	e005      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006fcc:	40021000 	.word	0x40021000
 8006fd0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fd4:	7cfb      	ldrb	r3, [r7, #19]
 8006fd6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fd8:	7c7b      	ldrb	r3, [r7, #17]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d105      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fde:	4ba7      	ldr	r3, [pc, #668]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fe2:	4aa6      	ldr	r2, [pc, #664]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fe4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fe8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006ff6:	4ba1      	ldr	r3, [pc, #644]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ffc:	f023 0203 	bic.w	r2, r3, #3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	499d      	ldr	r1, [pc, #628]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007006:	4313      	orrs	r3, r2
 8007008:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00a      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007018:	4b98      	ldr	r3, [pc, #608]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800701a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701e:	f023 020c 	bic.w	r2, r3, #12
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	4995      	ldr	r1, [pc, #596]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007028:	4313      	orrs	r3, r2
 800702a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00a      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800703a:	4b90      	ldr	r3, [pc, #576]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800703c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007040:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	498c      	ldr	r1, [pc, #560]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800704a:	4313      	orrs	r3, r2
 800704c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800705c:	4b87      	ldr	r3, [pc, #540]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800705e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007062:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	4984      	ldr	r1, [pc, #528]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800706c:	4313      	orrs	r3, r2
 800706e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0310 	and.w	r3, r3, #16
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800707e:	4b7f      	ldr	r3, [pc, #508]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007084:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	497b      	ldr	r1, [pc, #492]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0320 	and.w	r3, r3, #32
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070a0:	4b76      	ldr	r3, [pc, #472]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	4973      	ldr	r1, [pc, #460]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070b0:	4313      	orrs	r3, r2
 80070b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070c2:	4b6e      	ldr	r3, [pc, #440]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	69db      	ldr	r3, [r3, #28]
 80070d0:	496a      	ldr	r1, [pc, #424]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00a      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070e4:	4b65      	ldr	r3, [pc, #404]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	4962      	ldr	r1, [pc, #392]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007106:	4b5d      	ldr	r3, [pc, #372]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007114:	4959      	ldr	r1, [pc, #356]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007116:	4313      	orrs	r3, r2
 8007118:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007128:	4b54      	ldr	r3, [pc, #336]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800712a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800712e:	f023 0203 	bic.w	r2, r3, #3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007136:	4951      	ldr	r1, [pc, #324]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007138:	4313      	orrs	r3, r2
 800713a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800714a:	4b4c      	ldr	r3, [pc, #304]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800714c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007150:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	4948      	ldr	r1, [pc, #288]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007168:	2b00      	cmp	r3, #0
 800716a:	d015      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800716c:	4b43      	ldr	r3, [pc, #268]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800716e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007172:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800717a:	4940      	ldr	r1, [pc, #256]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800717c:	4313      	orrs	r3, r2
 800717e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007186:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800718a:	d105      	bne.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800718c:	4b3b      	ldr	r3, [pc, #236]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	4a3a      	ldr	r2, [pc, #232]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007192:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007196:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d015      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80071a4:	4b35      	ldr	r3, [pc, #212]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071b2:	4932      	ldr	r1, [pc, #200]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071c2:	d105      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071c4:	4b2d      	ldr	r3, [pc, #180]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	4a2c      	ldr	r2, [pc, #176]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ce:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d015      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071dc:	4b27      	ldr	r3, [pc, #156]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071e2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ea:	4924      	ldr	r1, [pc, #144]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ec:	4313      	orrs	r3, r2
 80071ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80071fa:	d105      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071fc:	4b1f      	ldr	r3, [pc, #124]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	4a1e      	ldr	r2, [pc, #120]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007206:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d015      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007214:	4b19      	ldr	r3, [pc, #100]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800721a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007222:	4916      	ldr	r1, [pc, #88]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007224:	4313      	orrs	r3, r2
 8007226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800722e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007232:	d105      	bne.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007234:	4b11      	ldr	r3, [pc, #68]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	4a10      	ldr	r2, [pc, #64]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800723a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800723e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d019      	beq.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800724c:	4b0b      	ldr	r3, [pc, #44]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800724e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725a:	4908      	ldr	r1, [pc, #32]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800725c:	4313      	orrs	r3, r2
 800725e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800726a:	d109      	bne.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800726c:	4b03      	ldr	r3, [pc, #12]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	4a02      	ldr	r2, [pc, #8]	; (800727c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007276:	60d3      	str	r3, [r2, #12]
 8007278:	e002      	b.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800727a:	bf00      	nop
 800727c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d015      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800728c:	4b29      	ldr	r3, [pc, #164]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800728e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007292:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729a:	4926      	ldr	r1, [pc, #152]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800729c:	4313      	orrs	r3, r2
 800729e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072aa:	d105      	bne.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072ac:	4b21      	ldr	r3, [pc, #132]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	4a20      	ldr	r2, [pc, #128]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d015      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80072c4:	4b1b      	ldr	r3, [pc, #108]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ca:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072d2:	4918      	ldr	r1, [pc, #96]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072e2:	d105      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072e4:	4b13      	ldr	r3, [pc, #76]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	4a12      	ldr	r2, [pc, #72]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d015      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072fc:	4b0d      	ldr	r3, [pc, #52]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007302:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800730a:	490a      	ldr	r1, [pc, #40]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007316:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800731a:	d105      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800731c:	4b05      	ldr	r3, [pc, #20]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	4a04      	ldr	r2, [pc, #16]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007322:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007326:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007328:	7cbb      	ldrb	r3, [r7, #18]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3718      	adds	r7, #24
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	40021000 	.word	0x40021000

08007338 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e09d      	b.n	8007486 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734e:	2b00      	cmp	r3, #0
 8007350:	d108      	bne.n	8007364 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800735a:	d009      	beq.n	8007370 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	61da      	str	r2, [r3, #28]
 8007362:	e005      	b.n	8007370 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d106      	bne.n	8007390 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7fa faba 	bl	8001904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073b0:	d902      	bls.n	80073b8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80073b2:	2300      	movs	r3, #0
 80073b4:	60fb      	str	r3, [r7, #12]
 80073b6:	e002      	b.n	80073be <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80073b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80073bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80073c6:	d007      	beq.n	80073d8 <HAL_SPI_Init+0xa0>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073d0:	d002      	beq.n	80073d8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80073e8:	431a      	orrs	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	431a      	orrs	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	695b      	ldr	r3, [r3, #20]
 80073f8:	f003 0301 	and.w	r3, r3, #1
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007406:	431a      	orrs	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	69db      	ldr	r3, [r3, #28]
 800740c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007410:	431a      	orrs	r2, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800741a:	ea42 0103 	orr.w	r1, r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007422:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	0c1b      	lsrs	r3, r3, #16
 8007434:	f003 0204 	and.w	r2, r3, #4
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	f003 0310 	and.w	r3, r3, #16
 8007440:	431a      	orrs	r2, r3
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007446:	f003 0308 	and.w	r3, r3, #8
 800744a:	431a      	orrs	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007454:	ea42 0103 	orr.w	r1, r2, r3
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69da      	ldr	r2, [r3, #28]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007474:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b088      	sub	sp, #32
 8007492:	af00      	add	r7, sp, #0
 8007494:	60f8      	str	r0, [r7, #12]
 8007496:	60b9      	str	r1, [r7, #8]
 8007498:	603b      	str	r3, [r7, #0]
 800749a:	4613      	mov	r3, r2
 800749c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800749e:	2300      	movs	r3, #0
 80074a0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d101      	bne.n	80074b0 <HAL_SPI_Transmit+0x22>
 80074ac:	2302      	movs	r3, #2
 80074ae:	e158      	b.n	8007762 <HAL_SPI_Transmit+0x2d4>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074b8:	f7fa fc9e 	bl	8001df8 <HAL_GetTick>
 80074bc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80074be:	88fb      	ldrh	r3, [r7, #6]
 80074c0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d002      	beq.n	80074d4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80074ce:	2302      	movs	r3, #2
 80074d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074d2:	e13d      	b.n	8007750 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <HAL_SPI_Transmit+0x52>
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d102      	bne.n	80074e6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074e4:	e134      	b.n	8007750 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2203      	movs	r2, #3
 80074ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	88fa      	ldrh	r2, [r7, #6]
 80074fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	88fa      	ldrh	r2, [r7, #6]
 8007504:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007530:	d10f      	bne.n	8007552 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007540:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007550:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755c:	2b40      	cmp	r3, #64	; 0x40
 800755e:	d007      	beq.n	8007570 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800756e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007578:	d94b      	bls.n	8007612 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d002      	beq.n	8007588 <HAL_SPI_Transmit+0xfa>
 8007582:	8afb      	ldrh	r3, [r7, #22]
 8007584:	2b01      	cmp	r3, #1
 8007586:	d13e      	bne.n	8007606 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800758c:	881a      	ldrh	r2, [r3, #0]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007598:	1c9a      	adds	r2, r3, #2
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	3b01      	subs	r3, #1
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075ac:	e02b      	b.n	8007606 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f003 0302 	and.w	r3, r3, #2
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d112      	bne.n	80075e2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c0:	881a      	ldrh	r2, [r3, #0]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075cc:	1c9a      	adds	r2, r3, #2
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	3b01      	subs	r3, #1
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80075e0:	e011      	b.n	8007606 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075e2:	f7fa fc09 	bl	8001df8 <HAL_GetTick>
 80075e6:	4602      	mov	r2, r0
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d803      	bhi.n	80075fa <HAL_SPI_Transmit+0x16c>
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f8:	d102      	bne.n	8007600 <HAL_SPI_Transmit+0x172>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d102      	bne.n	8007606 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007604:	e0a4      	b.n	8007750 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1ce      	bne.n	80075ae <HAL_SPI_Transmit+0x120>
 8007610:	e07c      	b.n	800770c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d002      	beq.n	8007620 <HAL_SPI_Transmit+0x192>
 800761a:	8afb      	ldrh	r3, [r7, #22]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d170      	bne.n	8007702 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b01      	cmp	r3, #1
 8007628:	d912      	bls.n	8007650 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762e:	881a      	ldrh	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	1c9a      	adds	r2, r3, #2
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b02      	subs	r3, #2
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800764e:	e058      	b.n	8007702 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	330c      	adds	r3, #12
 800765a:	7812      	ldrb	r2, [r2, #0]
 800765c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007662:	1c5a      	adds	r2, r3, #1
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800766c:	b29b      	uxth	r3, r3
 800766e:	3b01      	subs	r3, #1
 8007670:	b29a      	uxth	r2, r3
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007676:	e044      	b.n	8007702 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	2b02      	cmp	r3, #2
 8007684:	d12b      	bne.n	80076de <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800768a:	b29b      	uxth	r3, r3
 800768c:	2b01      	cmp	r3, #1
 800768e:	d912      	bls.n	80076b6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007694:	881a      	ldrh	r2, [r3, #0]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a0:	1c9a      	adds	r2, r3, #2
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	3b02      	subs	r3, #2
 80076ae:	b29a      	uxth	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80076b4:	e025      	b.n	8007702 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	330c      	adds	r3, #12
 80076c0:	7812      	ldrb	r2, [r2, #0]
 80076c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c8:	1c5a      	adds	r2, r3, #1
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	3b01      	subs	r3, #1
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80076dc:	e011      	b.n	8007702 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076de:	f7fa fb8b 	bl	8001df8 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d803      	bhi.n	80076f6 <HAL_SPI_Transmit+0x268>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076f4:	d102      	bne.n	80076fc <HAL_SPI_Transmit+0x26e>
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d102      	bne.n	8007702 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007700:	e026      	b.n	8007750 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007706:	b29b      	uxth	r3, r3
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1b5      	bne.n	8007678 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800770c:	69ba      	ldr	r2, [r7, #24]
 800770e:	6839      	ldr	r1, [r7, #0]
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f000 fd47 	bl	80081a4 <SPI_EndRxTxTransaction>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d002      	beq.n	8007722 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2220      	movs	r2, #32
 8007720:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d10a      	bne.n	8007740 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800772a:	2300      	movs	r3, #0
 800772c:	613b      	str	r3, [r7, #16]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	613b      	str	r3, [r7, #16]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	613b      	str	r3, [r7, #16]
 800773e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	77fb      	strb	r3, [r7, #31]
 800774c:	e000      	b.n	8007750 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800774e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007760:	7ffb      	ldrb	r3, [r7, #31]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3720      	adds	r7, #32
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
	...

0800776c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	607a      	str	r2, [r7, #4]
 8007778:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_SPI_TransmitReceive_DMA+0x20>
 8007788:	2302      	movs	r3, #2
 800778a:	e16c      	b.n	8007a66 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800779a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80077a2:	7dbb      	ldrb	r3, [r7, #22]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d00d      	beq.n	80077c4 <HAL_SPI_TransmitReceive_DMA+0x58>
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077ae:	d106      	bne.n	80077be <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d102      	bne.n	80077be <HAL_SPI_TransmitReceive_DMA+0x52>
 80077b8:	7dbb      	ldrb	r3, [r7, #22]
 80077ba:	2b04      	cmp	r3, #4
 80077bc:	d002      	beq.n	80077c4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80077be:	2302      	movs	r3, #2
 80077c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077c2:	e14b      	b.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d005      	beq.n	80077d6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d002      	beq.n	80077d6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80077d0:	887b      	ldrh	r3, [r7, #2]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d102      	bne.n	80077dc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077da:	e13f      	b.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	2b04      	cmp	r3, #4
 80077e6:	d003      	beq.n	80077f0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2205      	movs	r2, #5
 80077ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	68ba      	ldr	r2, [r7, #8]
 80077fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	887a      	ldrh	r2, [r7, #2]
 8007800:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	887a      	ldrh	r2, [r7, #2]
 8007806:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	887a      	ldrh	r2, [r7, #2]
 8007812:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	887a      	ldrh	r2, [r7, #2]
 800781a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	685a      	ldr	r2, [r3, #4]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8007838:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	68db      	ldr	r3, [r3, #12]
 800783e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007842:	d908      	bls.n	8007856 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	685a      	ldr	r2, [r3, #4]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007852:	605a      	str	r2, [r3, #4]
 8007854:	e06f      	b.n	8007936 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	685a      	ldr	r2, [r3, #4]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007864:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007870:	d126      	bne.n	80078c0 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b00      	cmp	r3, #0
 800787c:	d10f      	bne.n	800789e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800788c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007892:	b29b      	uxth	r3, r3
 8007894:	085b      	lsrs	r3, r3, #1
 8007896:	b29a      	uxth	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800789c:	e010      	b.n	80078c0 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685a      	ldr	r2, [r3, #4]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078ac:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	085b      	lsrs	r3, r3, #1
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	3301      	adds	r3, #1
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ca:	d134      	bne.n	8007936 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078da:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d111      	bne.n	8007910 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80078fa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007902:	b29b      	uxth	r3, r3
 8007904:	085b      	lsrs	r3, r3, #1
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800790e:	e012      	b.n	8007936 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800791e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007926:	b29b      	uxth	r3, r3
 8007928:	085b      	lsrs	r3, r3, #1
 800792a:	b29b      	uxth	r3, r3
 800792c:	3301      	adds	r3, #1
 800792e:	b29a      	uxth	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b04      	cmp	r3, #4
 8007940:	d108      	bne.n	8007954 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007946:	4a4a      	ldr	r2, [pc, #296]	; (8007a70 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8007948:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800794e:	4a49      	ldr	r2, [pc, #292]	; (8007a74 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8007950:	62da      	str	r2, [r3, #44]	; 0x2c
 8007952:	e007      	b.n	8007964 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007958:	4a47      	ldr	r2, [pc, #284]	; (8007a78 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800795a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007960:	4a46      	ldr	r2, [pc, #280]	; (8007a7c <HAL_SPI_TransmitReceive_DMA+0x310>)
 8007962:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007968:	4a45      	ldr	r2, [pc, #276]	; (8007a80 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800796a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007970:	2200      	movs	r2, #0
 8007972:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	330c      	adds	r3, #12
 800797e:	4619      	mov	r1, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007984:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800798c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800798e:	f7fc fb63 	bl	8004058 <HAL_DMA_Start_IT>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00c      	beq.n	80079b2 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800799c:	f043 0210 	orr.w	r2, r3, #16
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80079b0:	e054      	b.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f042 0201 	orr.w	r2, r2, #1
 80079c0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c6:	2200      	movs	r2, #0
 80079c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ce:	2200      	movs	r2, #0
 80079d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079d6:	2200      	movs	r2, #0
 80079d8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079de:	2200      	movs	r2, #0
 80079e0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ea:	4619      	mov	r1, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	330c      	adds	r3, #12
 80079f2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079f8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079fa:	f7fc fb2d 	bl	8004058 <HAL_DMA_Start_IT>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00c      	beq.n	8007a1e <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a08:	f043 0210 	orr.w	r2, r3, #16
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8007a1c:	e01e      	b.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a28:	2b40      	cmp	r3, #64	; 0x40
 8007a2a:	d007      	beq.n	8007a3c <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a3a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0220 	orr.w	r2, r2, #32
 8007a4a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f042 0202 	orr.w	r2, r2, #2
 8007a5a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	08007e15 	.word	0x08007e15
 8007a74:	08007cdd 	.word	0x08007cdd
 8007a78:	08007e31 	.word	0x08007e31
 8007a7c:	08007d85 	.word	0x08007d85
 8007a80:	08007e4d 	.word	0x08007e4d

08007a84 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b088      	sub	sp, #32
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	099b      	lsrs	r3, r3, #6
 8007aa0:	f003 0301 	and.w	r3, r3, #1
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10f      	bne.n	8007ac8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00a      	beq.n	8007ac8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	099b      	lsrs	r3, r3, #6
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d004      	beq.n	8007ac8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	4798      	blx	r3
    return;
 8007ac6:	e0d7      	b.n	8007c78 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	085b      	lsrs	r3, r3, #1
 8007acc:	f003 0301 	and.w	r3, r3, #1
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00a      	beq.n	8007aea <HAL_SPI_IRQHandler+0x66>
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	09db      	lsrs	r3, r3, #7
 8007ad8:	f003 0301 	and.w	r3, r3, #1
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d004      	beq.n	8007aea <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	4798      	blx	r3
    return;
 8007ae8:	e0c6      	b.n	8007c78 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	095b      	lsrs	r3, r3, #5
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10c      	bne.n	8007b10 <HAL_SPI_IRQHandler+0x8c>
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	099b      	lsrs	r3, r3, #6
 8007afa:	f003 0301 	and.w	r3, r3, #1
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d106      	bne.n	8007b10 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	0a1b      	lsrs	r3, r3, #8
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 80b4 	beq.w	8007c78 <HAL_SPI_IRQHandler+0x1f4>
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	095b      	lsrs	r3, r3, #5
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 80ad 	beq.w	8007c78 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	099b      	lsrs	r3, r3, #6
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d023      	beq.n	8007b72 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b03      	cmp	r3, #3
 8007b34:	d011      	beq.n	8007b5a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b3a:	f043 0204 	orr.w	r2, r3, #4
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b42:	2300      	movs	r3, #0
 8007b44:	617b      	str	r3, [r7, #20]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	617b      	str	r3, [r7, #20]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	617b      	str	r3, [r7, #20]
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	e00b      	b.n	8007b72 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	613b      	str	r3, [r7, #16]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	613b      	str	r3, [r7, #16]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	613b      	str	r3, [r7, #16]
 8007b6e:	693b      	ldr	r3, [r7, #16]
        return;
 8007b70:	e082      	b.n	8007c78 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	095b      	lsrs	r3, r3, #5
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d014      	beq.n	8007ba8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b82:	f043 0201 	orr.w	r2, r3, #1
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60fb      	str	r3, [r7, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	60fb      	str	r3, [r7, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	0a1b      	lsrs	r3, r3, #8
 8007bac:	f003 0301 	and.w	r3, r3, #1
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d00c      	beq.n	8007bce <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bb8:	f043 0208 	orr.w	r2, r3, #8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60bb      	str	r3, [r7, #8]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	60bb      	str	r3, [r7, #8]
 8007bcc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d04f      	beq.n	8007c76 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007be4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	f003 0302 	and.w	r3, r3, #2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d104      	bne.n	8007c02 <HAL_SPI_IRQHandler+0x17e>
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	f003 0301 	and.w	r3, r3, #1
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d034      	beq.n	8007c6c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0203 	bic.w	r2, r2, #3
 8007c10:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d011      	beq.n	8007c3e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c1e:	4a18      	ldr	r2, [pc, #96]	; (8007c80 <HAL_SPI_IRQHandler+0x1fc>)
 8007c20:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fc faea 	bl	8004200 <HAL_DMA_Abort_IT>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d005      	beq.n	8007c3e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d016      	beq.n	8007c74 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4a:	4a0d      	ldr	r2, [pc, #52]	; (8007c80 <HAL_SPI_IRQHandler+0x1fc>)
 8007c4c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7fc fad4 	bl	8004200 <HAL_DMA_Abort_IT>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8007c6a:	e003      	b.n	8007c74 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 f81d 	bl	8007cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007c72:	e000      	b.n	8007c76 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007c74:	bf00      	nop
    return;
 8007c76:	bf00      	nop
  }
}
 8007c78:	3720      	adds	r7, #32
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	08007e8d 	.word	0x08007e8d

08007c84 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007c8c:	bf00      	nop
 8007c8e:	370c      	adds	r7, #12
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007cce:	b2db      	uxtb	r3, r3
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cea:	f7fa f885 	bl	8001df8 <HAL_GetTick>
 8007cee:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f003 0320 	and.w	r3, r3, #32
 8007cfa:	2b20      	cmp	r3, #32
 8007cfc:	d03c      	beq.n	8007d78 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 0220 	bic.w	r2, r2, #32
 8007d0c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10d      	bne.n	8007d32 <SPI_DMAReceiveCplt+0x56>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d1e:	d108      	bne.n	8007d32 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f022 0203 	bic.w	r2, r2, #3
 8007d2e:	605a      	str	r2, [r3, #4]
 8007d30:	e007      	b.n	8007d42 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	685a      	ldr	r2, [r3, #4]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f022 0201 	bic.w	r2, r2, #1
 8007d40:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	2164      	movs	r1, #100	; 0x64
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f000 f9d4 	bl	80080f4 <SPI_EndRxTransaction>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d002      	beq.n	8007d58 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2220      	movs	r2, #32
 8007d56:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d003      	beq.n	8007d78 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f7ff ff9b 	bl	8007cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007d76:	e002      	b.n	8007d7e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7f9 fb79 	bl	8001470 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d90:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d92:	f7fa f831 	bl	8001df8 <HAL_GetTick>
 8007d96:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0320 	and.w	r3, r3, #32
 8007da2:	2b20      	cmp	r3, #32
 8007da4:	d030      	beq.n	8007e08 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0220 	bic.w	r2, r2, #32
 8007db4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	2164      	movs	r1, #100	; 0x64
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f000 f9f2 	bl	80081a4 <SPI_EndRxTxTransaction>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d005      	beq.n	8007dd2 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dca:	f043 0220 	orr.w	r2, r3, #32
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f022 0203 	bic.w	r2, r2, #3
 8007de0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2200      	movs	r2, #0
 8007de6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d003      	beq.n	8007e08 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f7ff ff53 	bl	8007cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007e06:	e002      	b.n	8007e0e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007e08:	68f8      	ldr	r0, [r7, #12]
 8007e0a:	f7f9 fb41 	bl	8001490 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e0e:	3710      	adds	r7, #16
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e20:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f7ff ff2e 	bl	8007c84 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e28:	bf00      	nop
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e3c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007e3e:	68f8      	ldr	r0, [r7, #12]
 8007e40:	f7ff ff2a 	bl	8007c98 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e44:	bf00      	nop
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e58:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	685a      	ldr	r2, [r3, #4]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f022 0203 	bic.w	r2, r2, #3
 8007e68:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e6e:	f043 0210 	orr.w	r2, r3, #16
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f7ff ff14 	bl	8007cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007e84:	bf00      	nop
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e98:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f7ff feff 	bl	8007cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007eae:	bf00      	nop
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
	...

08007eb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b088      	sub	sp, #32
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ec8:	f7f9 ff96 	bl	8001df8 <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ed8:	f7f9 ff8e 	bl	8001df8 <HAL_GetTick>
 8007edc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ede:	4b39      	ldr	r3, [pc, #228]	; (8007fc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	015b      	lsls	r3, r3, #5
 8007ee4:	0d1b      	lsrs	r3, r3, #20
 8007ee6:	69fa      	ldr	r2, [r7, #28]
 8007ee8:	fb02 f303 	mul.w	r3, r2, r3
 8007eec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eee:	e054      	b.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef6:	d050      	beq.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ef8:	f7f9 ff7e 	bl	8001df8 <HAL_GetTick>
 8007efc:	4602      	mov	r2, r0
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	69fa      	ldr	r2, [r7, #28]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d902      	bls.n	8007f0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d13d      	bne.n	8007f8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f26:	d111      	bne.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f30:	d004      	beq.n	8007f3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f3a:	d107      	bne.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f54:	d10f      	bne.n	8007f76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e017      	b.n	8007fba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f90:	2300      	movs	r3, #0
 8007f92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	3b01      	subs	r3, #1
 8007f98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	689a      	ldr	r2, [r3, #8]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	bf0c      	ite	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	2300      	movne	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d19b      	bne.n	8007ef0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3720      	adds	r7, #32
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	200026d4 	.word	0x200026d4

08007fc8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08a      	sub	sp, #40	; 0x28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
 8007fd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007fda:	f7f9 ff0d 	bl	8001df8 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	1a9b      	subs	r3, r3, r2
 8007fe4:	683a      	ldr	r2, [r7, #0]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007fea:	f7f9 ff05 	bl	8001df8 <HAL_GetTick>
 8007fee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007ff8:	4b3d      	ldr	r3, [pc, #244]	; (80080f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	00da      	lsls	r2, r3, #3
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	0d1b      	lsrs	r3, r3, #20
 8008008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800800a:	fb02 f303 	mul.w	r3, r2, r3
 800800e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008010:	e060      	b.n	80080d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008018:	d107      	bne.n	800802a <SPI_WaitFifoStateUntilTimeout+0x62>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d104      	bne.n	800802a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	b2db      	uxtb	r3, r3
 8008026:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008028:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008030:	d050      	beq.n	80080d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008032:	f7f9 fee1 	bl	8001df8 <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800803e:	429a      	cmp	r2, r3
 8008040:	d902      	bls.n	8008048 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008044:	2b00      	cmp	r3, #0
 8008046:	d13d      	bne.n	80080c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685a      	ldr	r2, [r3, #4]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008056:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008060:	d111      	bne.n	8008086 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800806a:	d004      	beq.n	8008076 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008074:	d107      	bne.n	8008086 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008084:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800808a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800808e:	d10f      	bne.n	80080b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800809e:	601a      	str	r2, [r3, #0]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80080ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e010      	b.n	80080e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	689a      	ldr	r2, [r3, #8]
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	4013      	ands	r3, r2
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d196      	bne.n	8008012 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3728      	adds	r7, #40	; 0x28
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	200026d4 	.word	0x200026d4

080080f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af02      	add	r7, sp, #8
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008108:	d111      	bne.n	800812e <SPI_EndRxTransaction+0x3a>
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008112:	d004      	beq.n	800811e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800811c:	d107      	bne.n	800812e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800812c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	2200      	movs	r2, #0
 8008136:	2180      	movs	r1, #128	; 0x80
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f7ff febd 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d007      	beq.n	8008154 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008148:	f043 0220 	orr.w	r2, r3, #32
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008150:	2303      	movs	r3, #3
 8008152:	e023      	b.n	800819c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800815c:	d11d      	bne.n	800819a <SPI_EndRxTransaction+0xa6>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008166:	d004      	beq.n	8008172 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008170:	d113      	bne.n	800819a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	9300      	str	r3, [sp, #0]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2200      	movs	r2, #0
 800817a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f7ff ff22 	bl	8007fc8 <SPI_WaitFifoStateUntilTimeout>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d007      	beq.n	800819a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800818e:	f043 0220 	orr.w	r2, r3, #32
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e000      	b.n	800819c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af02      	add	r7, sp, #8
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	9300      	str	r3, [sp, #0]
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7ff ff03 	bl	8007fc8 <SPI_WaitFifoStateUntilTimeout>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d007      	beq.n	80081d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081cc:	f043 0220 	orr.w	r2, r3, #32
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e027      	b.n	8008228 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	2200      	movs	r2, #0
 80081e0:	2180      	movs	r1, #128	; 0x80
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7ff fe68 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d007      	beq.n	80081fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081f2:	f043 0220 	orr.w	r2, r3, #32
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e014      	b.n	8008228 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	2200      	movs	r2, #0
 8008206:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800820a:	68f8      	ldr	r0, [r7, #12]
 800820c:	f7ff fedc 	bl	8007fc8 <SPI_WaitFifoStateUntilTimeout>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d007      	beq.n	8008226 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800821a:	f043 0220 	orr.w	r2, r3, #32
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e000      	b.n	8008228 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d101      	bne.n	8008242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e049      	b.n	80082d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d106      	bne.n	800825c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7f9 fb9e 	bl	8001998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	3304      	adds	r3, #4
 800826c:	4619      	mov	r1, r3
 800826e:	4610      	mov	r0, r2
 8008270:	f000 fbc6 	bl	8008a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3708      	adds	r7, #8
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
	...

080082e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d001      	beq.n	80082f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e04c      	b.n	8008392 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a26      	ldr	r2, [pc, #152]	; (80083a0 <HAL_TIM_Base_Start+0xc0>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d022      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008312:	d01d      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a22      	ldr	r2, [pc, #136]	; (80083a4 <HAL_TIM_Base_Start+0xc4>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d018      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a21      	ldr	r2, [pc, #132]	; (80083a8 <HAL_TIM_Base_Start+0xc8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d013      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a1f      	ldr	r2, [pc, #124]	; (80083ac <HAL_TIM_Base_Start+0xcc>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d00e      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a1e      	ldr	r2, [pc, #120]	; (80083b0 <HAL_TIM_Base_Start+0xd0>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d009      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a1c      	ldr	r2, [pc, #112]	; (80083b4 <HAL_TIM_Base_Start+0xd4>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d004      	beq.n	8008350 <HAL_TIM_Base_Start+0x70>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a1b      	ldr	r2, [pc, #108]	; (80083b8 <HAL_TIM_Base_Start+0xd8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d115      	bne.n	800837c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	4b19      	ldr	r3, [pc, #100]	; (80083bc <HAL_TIM_Base_Start+0xdc>)
 8008358:	4013      	ands	r3, r2
 800835a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2b06      	cmp	r3, #6
 8008360:	d015      	beq.n	800838e <HAL_TIM_Base_Start+0xae>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008368:	d011      	beq.n	800838e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f042 0201 	orr.w	r2, r2, #1
 8008378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800837a:	e008      	b.n	800838e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f042 0201 	orr.w	r2, r2, #1
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	e000      	b.n	8008390 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800838e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	4618      	mov	r0, r3
 8008394:	3714      	adds	r7, #20
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	40012c00 	.word	0x40012c00
 80083a4:	40000400 	.word	0x40000400
 80083a8:	40000800 	.word	0x40000800
 80083ac:	40000c00 	.word	0x40000c00
 80083b0:	40013400 	.word	0x40013400
 80083b4:	40014000 	.word	0x40014000
 80083b8:	40015000 	.word	0x40015000
 80083bc:	00010007 	.word	0x00010007

080083c0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b083      	sub	sp, #12
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6a1a      	ldr	r2, [r3, #32]
 80083ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80083d2:	4013      	ands	r3, r2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10f      	bne.n	80083f8 <HAL_TIM_Base_Stop+0x38>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6a1a      	ldr	r2, [r3, #32]
 80083de:	f244 4344 	movw	r3, #17476	; 0x4444
 80083e2:	4013      	ands	r3, r2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d107      	bne.n	80083f8 <HAL_TIM_Base_Stop+0x38>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0201 	bic.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b082      	sub	sp, #8
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800841c:	2301      	movs	r3, #1
 800841e:	e049      	b.n	80084b4 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b00      	cmp	r3, #0
 800842a:	d106      	bne.n	800843a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 f841 	bl	80084bc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2202      	movs	r2, #2
 800843e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	3304      	adds	r3, #4
 800844a:	4619      	mov	r1, r3
 800844c:	4610      	mov	r0, r2
 800844e:	f000 fad7 	bl	8008a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2201      	movs	r2, #1
 80084a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3708      	adds	r7, #8
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr

080084d0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d109      	bne.n	80084f4 <HAL_TIM_OC_Start+0x24>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	bf14      	ite	ne
 80084ec:	2301      	movne	r3, #1
 80084ee:	2300      	moveq	r3, #0
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	e03c      	b.n	800856e <HAL_TIM_OC_Start+0x9e>
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	d109      	bne.n	800850e <HAL_TIM_OC_Start+0x3e>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b01      	cmp	r3, #1
 8008504:	bf14      	ite	ne
 8008506:	2301      	movne	r3, #1
 8008508:	2300      	moveq	r3, #0
 800850a:	b2db      	uxtb	r3, r3
 800850c:	e02f      	b.n	800856e <HAL_TIM_OC_Start+0x9e>
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	2b08      	cmp	r3, #8
 8008512:	d109      	bne.n	8008528 <HAL_TIM_OC_Start+0x58>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800851a:	b2db      	uxtb	r3, r3
 800851c:	2b01      	cmp	r3, #1
 800851e:	bf14      	ite	ne
 8008520:	2301      	movne	r3, #1
 8008522:	2300      	moveq	r3, #0
 8008524:	b2db      	uxtb	r3, r3
 8008526:	e022      	b.n	800856e <HAL_TIM_OC_Start+0x9e>
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b0c      	cmp	r3, #12
 800852c:	d109      	bne.n	8008542 <HAL_TIM_OC_Start+0x72>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b01      	cmp	r3, #1
 8008538:	bf14      	ite	ne
 800853a:	2301      	movne	r3, #1
 800853c:	2300      	moveq	r3, #0
 800853e:	b2db      	uxtb	r3, r3
 8008540:	e015      	b.n	800856e <HAL_TIM_OC_Start+0x9e>
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b10      	cmp	r3, #16
 8008546:	d109      	bne.n	800855c <HAL_TIM_OC_Start+0x8c>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800854e:	b2db      	uxtb	r3, r3
 8008550:	2b01      	cmp	r3, #1
 8008552:	bf14      	ite	ne
 8008554:	2301      	movne	r3, #1
 8008556:	2300      	moveq	r3, #0
 8008558:	b2db      	uxtb	r3, r3
 800855a:	e008      	b.n	800856e <HAL_TIM_OC_Start+0x9e>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008562:	b2db      	uxtb	r3, r3
 8008564:	2b01      	cmp	r3, #1
 8008566:	bf14      	ite	ne
 8008568:	2301      	movne	r3, #1
 800856a:	2300      	moveq	r3, #0
 800856c:	b2db      	uxtb	r3, r3
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e0a6      	b.n	80086c4 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d104      	bne.n	8008586 <HAL_TIM_OC_Start+0xb6>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008584:	e023      	b.n	80085ce <HAL_TIM_OC_Start+0xfe>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b04      	cmp	r3, #4
 800858a:	d104      	bne.n	8008596 <HAL_TIM_OC_Start+0xc6>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008594:	e01b      	b.n	80085ce <HAL_TIM_OC_Start+0xfe>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b08      	cmp	r3, #8
 800859a:	d104      	bne.n	80085a6 <HAL_TIM_OC_Start+0xd6>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2202      	movs	r2, #2
 80085a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085a4:	e013      	b.n	80085ce <HAL_TIM_OC_Start+0xfe>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b0c      	cmp	r3, #12
 80085aa:	d104      	bne.n	80085b6 <HAL_TIM_OC_Start+0xe6>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085b4:	e00b      	b.n	80085ce <HAL_TIM_OC_Start+0xfe>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b10      	cmp	r3, #16
 80085ba:	d104      	bne.n	80085c6 <HAL_TIM_OC_Start+0xf6>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2202      	movs	r2, #2
 80085c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085c4:	e003      	b.n	80085ce <HAL_TIM_OC_Start+0xfe>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2202      	movs	r2, #2
 80085ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2201      	movs	r2, #1
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f000 fe80 	bl	80092dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a3a      	ldr	r2, [pc, #232]	; (80086cc <HAL_TIM_OC_Start+0x1fc>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d018      	beq.n	8008618 <HAL_TIM_OC_Start+0x148>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a39      	ldr	r2, [pc, #228]	; (80086d0 <HAL_TIM_OC_Start+0x200>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d013      	beq.n	8008618 <HAL_TIM_OC_Start+0x148>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a37      	ldr	r2, [pc, #220]	; (80086d4 <HAL_TIM_OC_Start+0x204>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d00e      	beq.n	8008618 <HAL_TIM_OC_Start+0x148>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a36      	ldr	r2, [pc, #216]	; (80086d8 <HAL_TIM_OC_Start+0x208>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d009      	beq.n	8008618 <HAL_TIM_OC_Start+0x148>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a34      	ldr	r2, [pc, #208]	; (80086dc <HAL_TIM_OC_Start+0x20c>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d004      	beq.n	8008618 <HAL_TIM_OC_Start+0x148>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a33      	ldr	r2, [pc, #204]	; (80086e0 <HAL_TIM_OC_Start+0x210>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d101      	bne.n	800861c <HAL_TIM_OC_Start+0x14c>
 8008618:	2301      	movs	r3, #1
 800861a:	e000      	b.n	800861e <HAL_TIM_OC_Start+0x14e>
 800861c:	2300      	movs	r3, #0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d007      	beq.n	8008632 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008630:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a25      	ldr	r2, [pc, #148]	; (80086cc <HAL_TIM_OC_Start+0x1fc>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d022      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008644:	d01d      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a26      	ldr	r2, [pc, #152]	; (80086e4 <HAL_TIM_OC_Start+0x214>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d018      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a24      	ldr	r2, [pc, #144]	; (80086e8 <HAL_TIM_OC_Start+0x218>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a23      	ldr	r2, [pc, #140]	; (80086ec <HAL_TIM_OC_Start+0x21c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d00e      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a19      	ldr	r2, [pc, #100]	; (80086d0 <HAL_TIM_OC_Start+0x200>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d009      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a18      	ldr	r2, [pc, #96]	; (80086d4 <HAL_TIM_OC_Start+0x204>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d004      	beq.n	8008682 <HAL_TIM_OC_Start+0x1b2>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a18      	ldr	r2, [pc, #96]	; (80086e0 <HAL_TIM_OC_Start+0x210>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d115      	bne.n	80086ae <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	689a      	ldr	r2, [r3, #8]
 8008688:	4b19      	ldr	r3, [pc, #100]	; (80086f0 <HAL_TIM_OC_Start+0x220>)
 800868a:	4013      	ands	r3, r2
 800868c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2b06      	cmp	r3, #6
 8008692:	d015      	beq.n	80086c0 <HAL_TIM_OC_Start+0x1f0>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800869a:	d011      	beq.n	80086c0 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f042 0201 	orr.w	r2, r2, #1
 80086aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ac:	e008      	b.n	80086c0 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f042 0201 	orr.w	r2, r2, #1
 80086bc:	601a      	str	r2, [r3, #0]
 80086be:	e000      	b.n	80086c2 <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	40012c00 	.word	0x40012c00
 80086d0:	40013400 	.word	0x40013400
 80086d4:	40014000 	.word	0x40014000
 80086d8:	40014400 	.word	0x40014400
 80086dc:	40014800 	.word	0x40014800
 80086e0:	40015000 	.word	0x40015000
 80086e4:	40000400 	.word	0x40000400
 80086e8:	40000800 	.word	0x40000800
 80086ec:	40000c00 	.word	0x40000c00
 80086f0:	00010007 	.word	0x00010007

080086f4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b086      	sub	sp, #24
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008700:	2300      	movs	r3, #0
 8008702:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800870a:	2b01      	cmp	r3, #1
 800870c:	d101      	bne.n	8008712 <HAL_TIM_OC_ConfigChannel+0x1e>
 800870e:	2302      	movs	r3, #2
 8008710:	e066      	b.n	80087e0 <HAL_TIM_OC_ConfigChannel+0xec>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2b14      	cmp	r3, #20
 800871e:	d857      	bhi.n	80087d0 <HAL_TIM_OC_ConfigChannel+0xdc>
 8008720:	a201      	add	r2, pc, #4	; (adr r2, 8008728 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	0800877d 	.word	0x0800877d
 800872c:	080087d1 	.word	0x080087d1
 8008730:	080087d1 	.word	0x080087d1
 8008734:	080087d1 	.word	0x080087d1
 8008738:	0800878b 	.word	0x0800878b
 800873c:	080087d1 	.word	0x080087d1
 8008740:	080087d1 	.word	0x080087d1
 8008744:	080087d1 	.word	0x080087d1
 8008748:	08008799 	.word	0x08008799
 800874c:	080087d1 	.word	0x080087d1
 8008750:	080087d1 	.word	0x080087d1
 8008754:	080087d1 	.word	0x080087d1
 8008758:	080087a7 	.word	0x080087a7
 800875c:	080087d1 	.word	0x080087d1
 8008760:	080087d1 	.word	0x080087d1
 8008764:	080087d1 	.word	0x080087d1
 8008768:	080087b5 	.word	0x080087b5
 800876c:	080087d1 	.word	0x080087d1
 8008770:	080087d1 	.word	0x080087d1
 8008774:	080087d1 	.word	0x080087d1
 8008778:	080087c3 	.word	0x080087c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68b9      	ldr	r1, [r7, #8]
 8008782:	4618      	mov	r0, r3
 8008784:	f000 f9e4 	bl	8008b50 <TIM_OC1_SetConfig>
      break;
 8008788:	e025      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68b9      	ldr	r1, [r7, #8]
 8008790:	4618      	mov	r0, r3
 8008792:	f000 fa77 	bl	8008c84 <TIM_OC2_SetConfig>
      break;
 8008796:	e01e      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	68b9      	ldr	r1, [r7, #8]
 800879e:	4618      	mov	r0, r3
 80087a0:	f000 fb04 	bl	8008dac <TIM_OC3_SetConfig>
      break;
 80087a4:	e017      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68b9      	ldr	r1, [r7, #8]
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 fb8f 	bl	8008ed0 <TIM_OC4_SetConfig>
      break;
 80087b2:	e010      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68b9      	ldr	r1, [r7, #8]
 80087ba:	4618      	mov	r0, r3
 80087bc:	f000 fc1c 	bl	8008ff8 <TIM_OC5_SetConfig>
      break;
 80087c0:	e009      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	68b9      	ldr	r1, [r7, #8]
 80087c8:	4618      	mov	r0, r3
 80087ca:	f000 fc7f 	bl	80090cc <TIM_OC6_SetConfig>
      break;
 80087ce:	e002      	b.n	80087d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80087d0:	2301      	movs	r3, #1
 80087d2:	75fb      	strb	r3, [r7, #23]
      break;
 80087d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087de:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3718      	adds	r7, #24
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087f2:	2300      	movs	r3, #0
 80087f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d101      	bne.n	8008804 <HAL_TIM_ConfigClockSource+0x1c>
 8008800:	2302      	movs	r3, #2
 8008802:	e0ee      	b.n	80089e2 <HAL_TIM_ConfigClockSource+0x1fa>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8008822:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800882e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a6b      	ldr	r2, [pc, #428]	; (80089ec <HAL_TIM_ConfigClockSource+0x204>)
 800883e:	4293      	cmp	r3, r2
 8008840:	f000 80b9 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008844:	4a69      	ldr	r2, [pc, #420]	; (80089ec <HAL_TIM_ConfigClockSource+0x204>)
 8008846:	4293      	cmp	r3, r2
 8008848:	f200 80be 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800884c:	4a68      	ldr	r2, [pc, #416]	; (80089f0 <HAL_TIM_ConfigClockSource+0x208>)
 800884e:	4293      	cmp	r3, r2
 8008850:	f000 80b1 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008854:	4a66      	ldr	r2, [pc, #408]	; (80089f0 <HAL_TIM_ConfigClockSource+0x208>)
 8008856:	4293      	cmp	r3, r2
 8008858:	f200 80b6 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800885c:	4a65      	ldr	r2, [pc, #404]	; (80089f4 <HAL_TIM_ConfigClockSource+0x20c>)
 800885e:	4293      	cmp	r3, r2
 8008860:	f000 80a9 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008864:	4a63      	ldr	r2, [pc, #396]	; (80089f4 <HAL_TIM_ConfigClockSource+0x20c>)
 8008866:	4293      	cmp	r3, r2
 8008868:	f200 80ae 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800886c:	4a62      	ldr	r2, [pc, #392]	; (80089f8 <HAL_TIM_ConfigClockSource+0x210>)
 800886e:	4293      	cmp	r3, r2
 8008870:	f000 80a1 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008874:	4a60      	ldr	r2, [pc, #384]	; (80089f8 <HAL_TIM_ConfigClockSource+0x210>)
 8008876:	4293      	cmp	r3, r2
 8008878:	f200 80a6 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800887c:	4a5f      	ldr	r2, [pc, #380]	; (80089fc <HAL_TIM_ConfigClockSource+0x214>)
 800887e:	4293      	cmp	r3, r2
 8008880:	f000 8099 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008884:	4a5d      	ldr	r2, [pc, #372]	; (80089fc <HAL_TIM_ConfigClockSource+0x214>)
 8008886:	4293      	cmp	r3, r2
 8008888:	f200 809e 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800888c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008890:	f000 8091 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008894:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008898:	f200 8096 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 800889c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088a0:	f000 8089 	beq.w	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 80088a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088a8:	f200 808e 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088b0:	d03e      	beq.n	8008930 <HAL_TIM_ConfigClockSource+0x148>
 80088b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088b6:	f200 8087 	bhi.w	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088be:	f000 8086 	beq.w	80089ce <HAL_TIM_ConfigClockSource+0x1e6>
 80088c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088c6:	d87f      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088c8:	2b70      	cmp	r3, #112	; 0x70
 80088ca:	d01a      	beq.n	8008902 <HAL_TIM_ConfigClockSource+0x11a>
 80088cc:	2b70      	cmp	r3, #112	; 0x70
 80088ce:	d87b      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088d0:	2b60      	cmp	r3, #96	; 0x60
 80088d2:	d050      	beq.n	8008976 <HAL_TIM_ConfigClockSource+0x18e>
 80088d4:	2b60      	cmp	r3, #96	; 0x60
 80088d6:	d877      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088d8:	2b50      	cmp	r3, #80	; 0x50
 80088da:	d03c      	beq.n	8008956 <HAL_TIM_ConfigClockSource+0x16e>
 80088dc:	2b50      	cmp	r3, #80	; 0x50
 80088de:	d873      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088e0:	2b40      	cmp	r3, #64	; 0x40
 80088e2:	d058      	beq.n	8008996 <HAL_TIM_ConfigClockSource+0x1ae>
 80088e4:	2b40      	cmp	r3, #64	; 0x40
 80088e6:	d86f      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088e8:	2b30      	cmp	r3, #48	; 0x30
 80088ea:	d064      	beq.n	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 80088ec:	2b30      	cmp	r3, #48	; 0x30
 80088ee:	d86b      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088f0:	2b20      	cmp	r3, #32
 80088f2:	d060      	beq.n	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 80088f4:	2b20      	cmp	r3, #32
 80088f6:	d867      	bhi.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d05c      	beq.n	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 80088fc:	2b10      	cmp	r3, #16
 80088fe:	d05a      	beq.n	80089b6 <HAL_TIM_ConfigClockSource+0x1ce>
 8008900:	e062      	b.n	80089c8 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6818      	ldr	r0, [r3, #0]
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	6899      	ldr	r1, [r3, #8]
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	f000 fcc3 	bl	800929c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	609a      	str	r2, [r3, #8]
      break;
 800892e:	e04f      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6818      	ldr	r0, [r3, #0]
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	6899      	ldr	r1, [r3, #8]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	f000 fcac 	bl	800929c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	689a      	ldr	r2, [r3, #8]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008952:	609a      	str	r2, [r3, #8]
      break;
 8008954:	e03c      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6818      	ldr	r0, [r3, #0]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	6859      	ldr	r1, [r3, #4]
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	461a      	mov	r2, r3
 8008964:	f000 fc1e 	bl	80091a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2150      	movs	r1, #80	; 0x50
 800896e:	4618      	mov	r0, r3
 8008970:	f000 fc77 	bl	8009262 <TIM_ITRx_SetConfig>
      break;
 8008974:	e02c      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6818      	ldr	r0, [r3, #0]
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	6859      	ldr	r1, [r3, #4]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	68db      	ldr	r3, [r3, #12]
 8008982:	461a      	mov	r2, r3
 8008984:	f000 fc3d 	bl	8009202 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2160      	movs	r1, #96	; 0x60
 800898e:	4618      	mov	r0, r3
 8008990:	f000 fc67 	bl	8009262 <TIM_ITRx_SetConfig>
      break;
 8008994:	e01c      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6818      	ldr	r0, [r3, #0]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	6859      	ldr	r1, [r3, #4]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	461a      	mov	r2, r3
 80089a4:	f000 fbfe 	bl	80091a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2140      	movs	r1, #64	; 0x40
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 fc57 	bl	8009262 <TIM_ITRx_SetConfig>
      break;
 80089b4:	e00c      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4619      	mov	r1, r3
 80089c0:	4610      	mov	r0, r2
 80089c2:	f000 fc4e 	bl	8009262 <TIM_ITRx_SetConfig>
      break;
 80089c6:	e003      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	73fb      	strb	r3, [r7, #15]
      break;
 80089cc:	e000      	b.n	80089d0 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 80089ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3710      	adds	r7, #16
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	00100070 	.word	0x00100070
 80089f0:	00100050 	.word	0x00100050
 80089f4:	00100040 	.word	0x00100040
 80089f8:	00100030 	.word	0x00100030
 80089fc:	00100020 	.word	0x00100020

08008a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	4a46      	ldr	r2, [pc, #280]	; (8008b2c <TIM_Base_SetConfig+0x12c>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d017      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a1e:	d013      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a43      	ldr	r2, [pc, #268]	; (8008b30 <TIM_Base_SetConfig+0x130>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d00f      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a42      	ldr	r2, [pc, #264]	; (8008b34 <TIM_Base_SetConfig+0x134>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d00b      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a41      	ldr	r2, [pc, #260]	; (8008b38 <TIM_Base_SetConfig+0x138>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d007      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a40      	ldr	r2, [pc, #256]	; (8008b3c <TIM_Base_SetConfig+0x13c>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d003      	beq.n	8008a48 <TIM_Base_SetConfig+0x48>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a3f      	ldr	r2, [pc, #252]	; (8008b40 <TIM_Base_SetConfig+0x140>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d108      	bne.n	8008a5a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	68fa      	ldr	r2, [r7, #12]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4a33      	ldr	r2, [pc, #204]	; (8008b2c <TIM_Base_SetConfig+0x12c>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d023      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a68:	d01f      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a30      	ldr	r2, [pc, #192]	; (8008b30 <TIM_Base_SetConfig+0x130>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d01b      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a2f      	ldr	r2, [pc, #188]	; (8008b34 <TIM_Base_SetConfig+0x134>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d017      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4a2e      	ldr	r2, [pc, #184]	; (8008b38 <TIM_Base_SetConfig+0x138>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d013      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a2d      	ldr	r2, [pc, #180]	; (8008b3c <TIM_Base_SetConfig+0x13c>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d00f      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a2d      	ldr	r2, [pc, #180]	; (8008b44 <TIM_Base_SetConfig+0x144>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d00b      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a2c      	ldr	r2, [pc, #176]	; (8008b48 <TIM_Base_SetConfig+0x148>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d007      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a2b      	ldr	r2, [pc, #172]	; (8008b4c <TIM_Base_SetConfig+0x14c>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d003      	beq.n	8008aaa <TIM_Base_SetConfig+0xaa>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a26      	ldr	r2, [pc, #152]	; (8008b40 <TIM_Base_SetConfig+0x140>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d108      	bne.n	8008abc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	689a      	ldr	r2, [r3, #8]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a12      	ldr	r2, [pc, #72]	; (8008b2c <TIM_Base_SetConfig+0x12c>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d013      	beq.n	8008b10 <TIM_Base_SetConfig+0x110>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a14      	ldr	r2, [pc, #80]	; (8008b3c <TIM_Base_SetConfig+0x13c>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d00f      	beq.n	8008b10 <TIM_Base_SetConfig+0x110>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	4a14      	ldr	r2, [pc, #80]	; (8008b44 <TIM_Base_SetConfig+0x144>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d00b      	beq.n	8008b10 <TIM_Base_SetConfig+0x110>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a13      	ldr	r2, [pc, #76]	; (8008b48 <TIM_Base_SetConfig+0x148>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d007      	beq.n	8008b10 <TIM_Base_SetConfig+0x110>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4a12      	ldr	r2, [pc, #72]	; (8008b4c <TIM_Base_SetConfig+0x14c>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d003      	beq.n	8008b10 <TIM_Base_SetConfig+0x110>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a0d      	ldr	r2, [pc, #52]	; (8008b40 <TIM_Base_SetConfig+0x140>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d103      	bne.n	8008b18 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	691a      	ldr	r2, [r3, #16]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	615a      	str	r2, [r3, #20]
}
 8008b1e:	bf00      	nop
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	40012c00 	.word	0x40012c00
 8008b30:	40000400 	.word	0x40000400
 8008b34:	40000800 	.word	0x40000800
 8008b38:	40000c00 	.word	0x40000c00
 8008b3c:	40013400 	.word	0x40013400
 8008b40:	40015000 	.word	0x40015000
 8008b44:	40014000 	.word	0x40014000
 8008b48:	40014400 	.word	0x40014400
 8008b4c:	40014800 	.word	0x40014800

08008b50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b087      	sub	sp, #28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a1b      	ldr	r3, [r3, #32]
 8008b5e:	f023 0201 	bic.w	r2, r3, #1
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f023 0303 	bic.w	r3, r3, #3
 8008b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	f023 0302 	bic.w	r3, r3, #2
 8008b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	697a      	ldr	r2, [r7, #20]
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4a30      	ldr	r2, [pc, #192]	; (8008c6c <TIM_OC1_SetConfig+0x11c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d013      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x88>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a2f      	ldr	r2, [pc, #188]	; (8008c70 <TIM_OC1_SetConfig+0x120>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d00f      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x88>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a2e      	ldr	r2, [pc, #184]	; (8008c74 <TIM_OC1_SetConfig+0x124>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d00b      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x88>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a2d      	ldr	r2, [pc, #180]	; (8008c78 <TIM_OC1_SetConfig+0x128>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d007      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x88>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a2c      	ldr	r2, [pc, #176]	; (8008c7c <TIM_OC1_SetConfig+0x12c>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d003      	beq.n	8008bd8 <TIM_OC1_SetConfig+0x88>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a2b      	ldr	r2, [pc, #172]	; (8008c80 <TIM_OC1_SetConfig+0x130>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d10c      	bne.n	8008bf2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	f023 0308 	bic.w	r3, r3, #8
 8008bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	697a      	ldr	r2, [r7, #20]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f023 0304 	bic.w	r3, r3, #4
 8008bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a1d      	ldr	r2, [pc, #116]	; (8008c6c <TIM_OC1_SetConfig+0x11c>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d013      	beq.n	8008c22 <TIM_OC1_SetConfig+0xd2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a1c      	ldr	r2, [pc, #112]	; (8008c70 <TIM_OC1_SetConfig+0x120>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d00f      	beq.n	8008c22 <TIM_OC1_SetConfig+0xd2>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a1b      	ldr	r2, [pc, #108]	; (8008c74 <TIM_OC1_SetConfig+0x124>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d00b      	beq.n	8008c22 <TIM_OC1_SetConfig+0xd2>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a1a      	ldr	r2, [pc, #104]	; (8008c78 <TIM_OC1_SetConfig+0x128>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d007      	beq.n	8008c22 <TIM_OC1_SetConfig+0xd2>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a19      	ldr	r2, [pc, #100]	; (8008c7c <TIM_OC1_SetConfig+0x12c>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d003      	beq.n	8008c22 <TIM_OC1_SetConfig+0xd2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a18      	ldr	r2, [pc, #96]	; (8008c80 <TIM_OC1_SetConfig+0x130>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d111      	bne.n	8008c46 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	695b      	ldr	r3, [r3, #20]
 8008c36:	693a      	ldr	r2, [r7, #16]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	4313      	orrs	r3, r2
 8008c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	685a      	ldr	r2, [r3, #4]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	621a      	str	r2, [r3, #32]
}
 8008c60:	bf00      	nop
 8008c62:	371c      	adds	r7, #28
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	40012c00 	.word	0x40012c00
 8008c70:	40013400 	.word	0x40013400
 8008c74:	40014000 	.word	0x40014000
 8008c78:	40014400 	.word	0x40014400
 8008c7c:	40014800 	.word	0x40014800
 8008c80:	40015000 	.word	0x40015000

08008c84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b087      	sub	sp, #28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	f023 0210 	bic.w	r2, r3, #16
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	021b      	lsls	r3, r3, #8
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	f023 0320 	bic.w	r3, r3, #32
 8008cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	011b      	lsls	r3, r3, #4
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a2c      	ldr	r2, [pc, #176]	; (8008d94 <TIM_OC2_SetConfig+0x110>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d007      	beq.n	8008cf8 <TIM_OC2_SetConfig+0x74>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a2b      	ldr	r2, [pc, #172]	; (8008d98 <TIM_OC2_SetConfig+0x114>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d003      	beq.n	8008cf8 <TIM_OC2_SetConfig+0x74>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a2a      	ldr	r2, [pc, #168]	; (8008d9c <TIM_OC2_SetConfig+0x118>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d10d      	bne.n	8008d14 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	697a      	ldr	r2, [r7, #20]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	4a1f      	ldr	r2, [pc, #124]	; (8008d94 <TIM_OC2_SetConfig+0x110>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d013      	beq.n	8008d44 <TIM_OC2_SetConfig+0xc0>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	4a1e      	ldr	r2, [pc, #120]	; (8008d98 <TIM_OC2_SetConfig+0x114>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d00f      	beq.n	8008d44 <TIM_OC2_SetConfig+0xc0>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	4a1e      	ldr	r2, [pc, #120]	; (8008da0 <TIM_OC2_SetConfig+0x11c>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d00b      	beq.n	8008d44 <TIM_OC2_SetConfig+0xc0>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	4a1d      	ldr	r2, [pc, #116]	; (8008da4 <TIM_OC2_SetConfig+0x120>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d007      	beq.n	8008d44 <TIM_OC2_SetConfig+0xc0>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4a1c      	ldr	r2, [pc, #112]	; (8008da8 <TIM_OC2_SetConfig+0x124>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d003      	beq.n	8008d44 <TIM_OC2_SetConfig+0xc0>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	4a17      	ldr	r2, [pc, #92]	; (8008d9c <TIM_OC2_SetConfig+0x118>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d113      	bne.n	8008d6c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008d52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	695b      	ldr	r3, [r3, #20]
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	699b      	ldr	r3, [r3, #24]
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685a      	ldr	r2, [r3, #4]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	697a      	ldr	r2, [r7, #20]
 8008d84:	621a      	str	r2, [r3, #32]
}
 8008d86:	bf00      	nop
 8008d88:	371c      	adds	r7, #28
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	40012c00 	.word	0x40012c00
 8008d98:	40013400 	.word	0x40013400
 8008d9c:	40015000 	.word	0x40015000
 8008da0:	40014000 	.word	0x40014000
 8008da4:	40014400 	.word	0x40014400
 8008da8:	40014800 	.word	0x40014800

08008dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b087      	sub	sp, #28
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a1b      	ldr	r3, [r3, #32]
 8008dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	69db      	ldr	r3, [r3, #28]
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0303 	bic.w	r3, r3, #3
 8008de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	021b      	lsls	r3, r3, #8
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a2b      	ldr	r2, [pc, #172]	; (8008eb8 <TIM_OC3_SetConfig+0x10c>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d007      	beq.n	8008e1e <TIM_OC3_SetConfig+0x72>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a2a      	ldr	r2, [pc, #168]	; (8008ebc <TIM_OC3_SetConfig+0x110>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d003      	beq.n	8008e1e <TIM_OC3_SetConfig+0x72>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a29      	ldr	r2, [pc, #164]	; (8008ec0 <TIM_OC3_SetConfig+0x114>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d10d      	bne.n	8008e3a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	021b      	lsls	r3, r3, #8
 8008e2c:	697a      	ldr	r2, [r7, #20]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a1e      	ldr	r2, [pc, #120]	; (8008eb8 <TIM_OC3_SetConfig+0x10c>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d013      	beq.n	8008e6a <TIM_OC3_SetConfig+0xbe>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a1d      	ldr	r2, [pc, #116]	; (8008ebc <TIM_OC3_SetConfig+0x110>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d00f      	beq.n	8008e6a <TIM_OC3_SetConfig+0xbe>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a1d      	ldr	r2, [pc, #116]	; (8008ec4 <TIM_OC3_SetConfig+0x118>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d00b      	beq.n	8008e6a <TIM_OC3_SetConfig+0xbe>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a1c      	ldr	r2, [pc, #112]	; (8008ec8 <TIM_OC3_SetConfig+0x11c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d007      	beq.n	8008e6a <TIM_OC3_SetConfig+0xbe>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a1b      	ldr	r2, [pc, #108]	; (8008ecc <TIM_OC3_SetConfig+0x120>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d003      	beq.n	8008e6a <TIM_OC3_SetConfig+0xbe>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a16      	ldr	r2, [pc, #88]	; (8008ec0 <TIM_OC3_SetConfig+0x114>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d113      	bne.n	8008e92 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	695b      	ldr	r3, [r3, #20]
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	699b      	ldr	r3, [r3, #24]
 8008e8a:	011b      	lsls	r3, r3, #4
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	621a      	str	r2, [r3, #32]
}
 8008eac:	bf00      	nop
 8008eae:	371c      	adds	r7, #28
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr
 8008eb8:	40012c00 	.word	0x40012c00
 8008ebc:	40013400 	.word	0x40013400
 8008ec0:	40015000 	.word	0x40015000
 8008ec4:	40014000 	.word	0x40014000
 8008ec8:	40014400 	.word	0x40014400
 8008ecc:	40014800 	.word	0x40014800

08008ed0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b087      	sub	sp, #28
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a1b      	ldr	r3, [r3, #32]
 8008ede:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	69db      	ldr	r3, [r3, #28]
 8008ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008efe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	031b      	lsls	r3, r3, #12
 8008f26:	697a      	ldr	r2, [r7, #20]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a2c      	ldr	r2, [pc, #176]	; (8008fe0 <TIM_OC4_SetConfig+0x110>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d007      	beq.n	8008f44 <TIM_OC4_SetConfig+0x74>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a2b      	ldr	r2, [pc, #172]	; (8008fe4 <TIM_OC4_SetConfig+0x114>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d003      	beq.n	8008f44 <TIM_OC4_SetConfig+0x74>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a2a      	ldr	r2, [pc, #168]	; (8008fe8 <TIM_OC4_SetConfig+0x118>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d10d      	bne.n	8008f60 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	031b      	lsls	r3, r3, #12
 8008f52:	697a      	ldr	r2, [r7, #20]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a1f      	ldr	r2, [pc, #124]	; (8008fe0 <TIM_OC4_SetConfig+0x110>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d013      	beq.n	8008f90 <TIM_OC4_SetConfig+0xc0>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a1e      	ldr	r2, [pc, #120]	; (8008fe4 <TIM_OC4_SetConfig+0x114>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d00f      	beq.n	8008f90 <TIM_OC4_SetConfig+0xc0>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a1e      	ldr	r2, [pc, #120]	; (8008fec <TIM_OC4_SetConfig+0x11c>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d00b      	beq.n	8008f90 <TIM_OC4_SetConfig+0xc0>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a1d      	ldr	r2, [pc, #116]	; (8008ff0 <TIM_OC4_SetConfig+0x120>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d007      	beq.n	8008f90 <TIM_OC4_SetConfig+0xc0>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a1c      	ldr	r2, [pc, #112]	; (8008ff4 <TIM_OC4_SetConfig+0x124>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d003      	beq.n	8008f90 <TIM_OC4_SetConfig+0xc0>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a17      	ldr	r2, [pc, #92]	; (8008fe8 <TIM_OC4_SetConfig+0x118>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d113      	bne.n	8008fb8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f96:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f9e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	695b      	ldr	r3, [r3, #20]
 8008fa4:	019b      	lsls	r3, r3, #6
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	699b      	ldr	r3, [r3, #24]
 8008fb0:	019b      	lsls	r3, r3, #6
 8008fb2:	693a      	ldr	r2, [r7, #16]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	621a      	str	r2, [r3, #32]
}
 8008fd2:	bf00      	nop
 8008fd4:	371c      	adds	r7, #28
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	40012c00 	.word	0x40012c00
 8008fe4:	40013400 	.word	0x40013400
 8008fe8:	40015000 	.word	0x40015000
 8008fec:	40014000 	.word	0x40014000
 8008ff0:	40014400 	.word	0x40014400
 8008ff4:	40014800 	.word	0x40014800

08008ff8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b087      	sub	sp, #28
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800901e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800902a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	4313      	orrs	r3, r2
 8009034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800903c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	041b      	lsls	r3, r3, #16
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a19      	ldr	r2, [pc, #100]	; (80090b4 <TIM_OC5_SetConfig+0xbc>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d013      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a18      	ldr	r2, [pc, #96]	; (80090b8 <TIM_OC5_SetConfig+0xc0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d00f      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a17      	ldr	r2, [pc, #92]	; (80090bc <TIM_OC5_SetConfig+0xc4>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00b      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a16      	ldr	r2, [pc, #88]	; (80090c0 <TIM_OC5_SetConfig+0xc8>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d007      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a15      	ldr	r2, [pc, #84]	; (80090c4 <TIM_OC5_SetConfig+0xcc>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d003      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a14      	ldr	r2, [pc, #80]	; (80090c8 <TIM_OC5_SetConfig+0xd0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d109      	bne.n	800908e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009080:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	021b      	lsls	r3, r3, #8
 8009088:	697a      	ldr	r2, [r7, #20]
 800908a:	4313      	orrs	r3, r2
 800908c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	621a      	str	r2, [r3, #32]
}
 80090a8:	bf00      	nop
 80090aa:	371c      	adds	r7, #28
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr
 80090b4:	40012c00 	.word	0x40012c00
 80090b8:	40013400 	.word	0x40013400
 80090bc:	40014000 	.word	0x40014000
 80090c0:	40014400 	.word	0x40014400
 80090c4:	40014800 	.word	0x40014800
 80090c8:	40015000 	.word	0x40015000

080090cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a1b      	ldr	r3, [r3, #32]
 80090e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	021b      	lsls	r3, r3, #8
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009112:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	051b      	lsls	r3, r3, #20
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	4313      	orrs	r3, r2
 800911e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a1a      	ldr	r2, [pc, #104]	; (800918c <TIM_OC6_SetConfig+0xc0>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d013      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a19      	ldr	r2, [pc, #100]	; (8009190 <TIM_OC6_SetConfig+0xc4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d00f      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a18      	ldr	r2, [pc, #96]	; (8009194 <TIM_OC6_SetConfig+0xc8>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d00b      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a17      	ldr	r2, [pc, #92]	; (8009198 <TIM_OC6_SetConfig+0xcc>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d007      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a16      	ldr	r2, [pc, #88]	; (800919c <TIM_OC6_SetConfig+0xd0>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d003      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a15      	ldr	r2, [pc, #84]	; (80091a0 <TIM_OC6_SetConfig+0xd4>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d109      	bne.n	8009164 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009156:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	695b      	ldr	r3, [r3, #20]
 800915c:	029b      	lsls	r3, r3, #10
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	4313      	orrs	r3, r2
 8009162:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	685a      	ldr	r2, [r3, #4]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	693a      	ldr	r2, [r7, #16]
 800917c:	621a      	str	r2, [r3, #32]
}
 800917e:	bf00      	nop
 8009180:	371c      	adds	r7, #28
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	40012c00 	.word	0x40012c00
 8009190:	40013400 	.word	0x40013400
 8009194:	40014000 	.word	0x40014000
 8009198:	40014400 	.word	0x40014400
 800919c:	40014800 	.word	0x40014800
 80091a0:	40015000 	.word	0x40015000

080091a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6a1b      	ldr	r3, [r3, #32]
 80091b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	f023 0201 	bic.w	r2, r3, #1
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	699b      	ldr	r3, [r3, #24]
 80091c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f023 030a 	bic.w	r3, r3, #10
 80091e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091e2:	697a      	ldr	r2, [r7, #20]
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	697a      	ldr	r2, [r7, #20]
 80091f4:	621a      	str	r2, [r3, #32]
}
 80091f6:	bf00      	nop
 80091f8:	371c      	adds	r7, #28
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009202:	b480      	push	{r7}
 8009204:	b087      	sub	sp, #28
 8009206:	af00      	add	r7, sp, #0
 8009208:	60f8      	str	r0, [r7, #12]
 800920a:	60b9      	str	r1, [r7, #8]
 800920c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	f023 0210 	bic.w	r2, r3, #16
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6a1b      	ldr	r3, [r3, #32]
 8009224:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800922c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	031b      	lsls	r3, r3, #12
 8009232:	697a      	ldr	r2, [r7, #20]
 8009234:	4313      	orrs	r3, r2
 8009236:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800923e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	011b      	lsls	r3, r3, #4
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	4313      	orrs	r3, r2
 8009248:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	693a      	ldr	r2, [r7, #16]
 8009254:	621a      	str	r2, [r3, #32]
}
 8009256:	bf00      	nop
 8009258:	371c      	adds	r7, #28
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr

08009262 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009262:	b480      	push	{r7}
 8009264:	b085      	sub	sp, #20
 8009266:	af00      	add	r7, sp, #0
 8009268:	6078      	str	r0, [r7, #4]
 800926a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800927c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800927e:	683a      	ldr	r2, [r7, #0]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	4313      	orrs	r3, r2
 8009284:	f043 0307 	orr.w	r3, r3, #7
 8009288:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	609a      	str	r2, [r3, #8]
}
 8009290:	bf00      	nop
 8009292:	3714      	adds	r7, #20
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800929c:	b480      	push	{r7}
 800929e:	b087      	sub	sp, #28
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	021a      	lsls	r2, r3, #8
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	431a      	orrs	r2, r3
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	4313      	orrs	r3, r2
 80092c4:	697a      	ldr	r2, [r7, #20]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	609a      	str	r2, [r3, #8]
}
 80092d0:	bf00      	nop
 80092d2:	371c      	adds	r7, #28
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092dc:	b480      	push	{r7}
 80092de:	b087      	sub	sp, #28
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f003 031f 	and.w	r3, r3, #31
 80092ee:	2201      	movs	r2, #1
 80092f0:	fa02 f303 	lsl.w	r3, r2, r3
 80092f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6a1a      	ldr	r2, [r3, #32]
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	43db      	mvns	r3, r3
 80092fe:	401a      	ands	r2, r3
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a1a      	ldr	r2, [r3, #32]
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	f003 031f 	and.w	r3, r3, #31
 800930e:	6879      	ldr	r1, [r7, #4]
 8009310:	fa01 f303 	lsl.w	r3, r1, r3
 8009314:	431a      	orrs	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	621a      	str	r2, [r3, #32]
}
 800931a:	bf00      	nop
 800931c:	371c      	adds	r7, #28
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr
	...

08009328 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009328:	b480      	push	{r7}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009338:	2b01      	cmp	r3, #1
 800933a:	d101      	bne.n	8009340 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800933c:	2302      	movs	r3, #2
 800933e:	e074      	b.n	800942a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2202      	movs	r2, #2
 800934c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a34      	ldr	r2, [pc, #208]	; (8009438 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d009      	beq.n	800937e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a33      	ldr	r2, [pc, #204]	; (800943c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d004      	beq.n	800937e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a31      	ldr	r2, [pc, #196]	; (8009440 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d108      	bne.n	8009390 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009384:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	4313      	orrs	r3, r2
 800938e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a21      	ldr	r2, [pc, #132]	; (8009438 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d022      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c0:	d01d      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1f      	ldr	r2, [pc, #124]	; (8009444 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d018      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1d      	ldr	r2, [pc, #116]	; (8009448 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d013      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1c      	ldr	r2, [pc, #112]	; (800944c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d00e      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a15      	ldr	r2, [pc, #84]	; (800943c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d009      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a18      	ldr	r2, [pc, #96]	; (8009450 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d004      	beq.n	80093fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a11      	ldr	r2, [pc, #68]	; (8009440 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d10c      	bne.n	8009418 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009404:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	4313      	orrs	r3, r2
 800940e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	68ba      	ldr	r2, [r7, #8]
 8009416:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2201      	movs	r2, #1
 800941c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3714      	adds	r7, #20
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop
 8009438:	40012c00 	.word	0x40012c00
 800943c:	40013400 	.word	0x40013400
 8009440:	40015000 	.word	0x40015000
 8009444:	40000400 	.word	0x40000400
 8009448:	40000800 	.word	0x40000800
 800944c:	40000c00 	.word	0x40000c00
 8009450:	40014000 	.word	0x40014000

08009454 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009454:	b480      	push	{r7}
 8009456:	b085      	sub	sp, #20
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009468:	2b01      	cmp	r3, #1
 800946a:	d101      	bne.n	8009470 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800946c:	2302      	movs	r3, #2
 800946e:	e096      	b.n	800959e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	4313      	orrs	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d6:	4313      	orrs	r3, r2
 80094d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	041b      	lsls	r3, r3, #16
 80094e6:	4313      	orrs	r3, r2
 80094e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a2f      	ldr	r2, [pc, #188]	; (80095ac <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d009      	beq.n	8009508 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a2d      	ldr	r2, [pc, #180]	; (80095b0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d004      	beq.n	8009508 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a2c      	ldr	r2, [pc, #176]	; (80095b4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d106      	bne.n	8009516 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	69db      	ldr	r3, [r3, #28]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a24      	ldr	r2, [pc, #144]	; (80095ac <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d009      	beq.n	8009534 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a22      	ldr	r2, [pc, #136]	; (80095b0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d004      	beq.n	8009534 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a21      	ldr	r2, [pc, #132]	; (80095b4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d12b      	bne.n	800958c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800953e:	051b      	lsls	r3, r3, #20
 8009540:	4313      	orrs	r3, r2
 8009542:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	4313      	orrs	r3, r2
 8009550:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800955c:	4313      	orrs	r3, r2
 800955e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a11      	ldr	r2, [pc, #68]	; (80095ac <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d009      	beq.n	800957e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a10      	ldr	r2, [pc, #64]	; (80095b0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d004      	beq.n	800957e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a0e      	ldr	r2, [pc, #56]	; (80095b4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d106      	bne.n	800958c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009588:	4313      	orrs	r3, r2
 800958a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68fa      	ldr	r2, [r7, #12]
 8009592:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3714      	adds	r7, #20
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	40012c00 	.word	0x40012c00
 80095b0:	40013400 	.word	0x40013400
 80095b4:	40015000 	.word	0x40015000

080095b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80095c8:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80095cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b085      	sub	sp, #20
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80095ee:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80095f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80095fa:	b29a      	uxth	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	b29b      	uxth	r3, r3
 8009600:	43db      	mvns	r3, r3
 8009602:	b29b      	uxth	r3, r3
 8009604:	4013      	ands	r3, r2
 8009606:	b29a      	uxth	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800960e:	2300      	movs	r3, #0
}
 8009610:	4618      	mov	r0, r3
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800961c:	b084      	sub	sp, #16
 800961e:	b480      	push	{r7}
 8009620:	b083      	sub	sp, #12
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	f107 0014 	add.w	r0, r7, #20
 800962a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2200      	movs	r2, #0
 8009642:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2200      	movs	r2, #0
 800964a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	b004      	add	sp, #16
 800965c:	4770      	bx	lr
	...

08009660 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009660:	b480      	push	{r7}
 8009662:	b09d      	sub	sp, #116	; 0x74
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800966a:	2300      	movs	r3, #0
 800966c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	881b      	ldrh	r3, [r3, #0]
 800967c:	b29b      	uxth	r3, r3
 800967e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8009682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009686:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	78db      	ldrb	r3, [r3, #3]
 800968e:	2b03      	cmp	r3, #3
 8009690:	d81f      	bhi.n	80096d2 <USB_ActivateEndpoint+0x72>
 8009692:	a201      	add	r2, pc, #4	; (adr r2, 8009698 <USB_ActivateEndpoint+0x38>)
 8009694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009698:	080096a9 	.word	0x080096a9
 800969c:	080096c5 	.word	0x080096c5
 80096a0:	080096db 	.word	0x080096db
 80096a4:	080096b7 	.word	0x080096b7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80096a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096b0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096b4:	e012      	b.n	80096dc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80096b6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096ba:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80096be:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096c2:	e00b      	b.n	80096dc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80096c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80096cc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80096d0:	e004      	b.n	80096dc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80096d8:	e000      	b.n	80096dc <USB_ActivateEndpoint+0x7c>
      break;
 80096da:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	441a      	add	r2, r3
 80096e6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80096ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4413      	add	r3, r2
 8009708:	881b      	ldrh	r3, [r3, #0]
 800970a:	b29b      	uxth	r3, r3
 800970c:	b21b      	sxth	r3, r3
 800970e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009716:	b21a      	sxth	r2, r3
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	b21b      	sxth	r3, r3
 800971e:	4313      	orrs	r3, r2
 8009720:	b21b      	sxth	r3, r3
 8009722:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8009726:	687a      	ldr	r2, [r7, #4]
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	009b      	lsls	r3, r3, #2
 800972e:	441a      	add	r2, r3
 8009730:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8009734:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009738:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800973c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009744:	b29b      	uxth	r3, r3
 8009746:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	7b1b      	ldrb	r3, [r3, #12]
 800974c:	2b00      	cmp	r3, #0
 800974e:	f040 8149 	bne.w	80099e4 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	785b      	ldrb	r3, [r3, #1]
 8009756:	2b00      	cmp	r3, #0
 8009758:	f000 8084 	beq.w	8009864 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	61bb      	str	r3, [r7, #24]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009766:	b29b      	uxth	r3, r3
 8009768:	461a      	mov	r2, r3
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	4413      	add	r3, r2
 800976e:	61bb      	str	r3, [r7, #24]
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	00da      	lsls	r2, r3, #3
 8009776:	69bb      	ldr	r3, [r7, #24]
 8009778:	4413      	add	r3, r2
 800977a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800977e:	617b      	str	r3, [r7, #20]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	88db      	ldrh	r3, [r3, #6]
 8009784:	085b      	lsrs	r3, r3, #1
 8009786:	b29b      	uxth	r3, r3
 8009788:	005b      	lsls	r3, r3, #1
 800978a:	b29a      	uxth	r2, r3
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009790:	687a      	ldr	r2, [r7, #4]
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	4413      	add	r3, r2
 800979a:	881b      	ldrh	r3, [r3, #0]
 800979c:	827b      	strh	r3, [r7, #18]
 800979e:	8a7b      	ldrh	r3, [r7, #18]
 80097a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d01b      	beq.n	80097e0 <USB_ActivateEndpoint+0x180>
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	881b      	ldrh	r3, [r3, #0]
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097be:	823b      	strh	r3, [r7, #16]
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	781b      	ldrb	r3, [r3, #0]
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	441a      	add	r2, r3
 80097ca:	8a3b      	ldrh	r3, [r7, #16]
 80097cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80097dc:	b29b      	uxth	r3, r3
 80097de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	78db      	ldrb	r3, [r3, #3]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d020      	beq.n	800982a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	4413      	add	r3, r2
 80097f2:	881b      	ldrh	r3, [r3, #0]
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097fe:	81bb      	strh	r3, [r7, #12]
 8009800:	89bb      	ldrh	r3, [r7, #12]
 8009802:	f083 0320 	eor.w	r3, r3, #32
 8009806:	81bb      	strh	r3, [r7, #12]
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	441a      	add	r2, r3
 8009812:	89bb      	ldrh	r3, [r7, #12]
 8009814:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009818:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800981c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009824:	b29b      	uxth	r3, r3
 8009826:	8013      	strh	r3, [r2, #0]
 8009828:	e2a6      	b.n	8009d78 <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	4413      	add	r3, r2
 8009834:	881b      	ldrh	r3, [r3, #0]
 8009836:	b29b      	uxth	r3, r3
 8009838:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800983c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009840:	81fb      	strh	r3, [r7, #14]
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	441a      	add	r2, r3
 800984c:	89fb      	ldrh	r3, [r7, #14]
 800984e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009852:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009856:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800985a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800985e:	b29b      	uxth	r3, r3
 8009860:	8013      	strh	r3, [r2, #0]
 8009862:	e289      	b.n	8009d78 <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	633b      	str	r3, [r7, #48]	; 0x30
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800986e:	b29b      	uxth	r3, r3
 8009870:	461a      	mov	r2, r3
 8009872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009874:	4413      	add	r3, r2
 8009876:	633b      	str	r3, [r7, #48]	; 0x30
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	00da      	lsls	r2, r3, #3
 800987e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009880:	4413      	add	r3, r2
 8009882:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009886:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	88db      	ldrh	r3, [r3, #6]
 800988c:	085b      	lsrs	r3, r3, #1
 800988e:	b29b      	uxth	r3, r3
 8009890:	005b      	lsls	r3, r3, #1
 8009892:	b29a      	uxth	r2, r3
 8009894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009896:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	62bb      	str	r3, [r7, #40]	; 0x28
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098a2:	b29b      	uxth	r3, r3
 80098a4:	461a      	mov	r2, r3
 80098a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098a8:	4413      	add	r3, r2
 80098aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	00da      	lsls	r2, r3, #3
 80098b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b4:	4413      	add	r3, r2
 80098b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80098ba:	627b      	str	r3, [r7, #36]	; 0x24
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	2b3e      	cmp	r3, #62	; 0x3e
 80098c2:	d918      	bls.n	80098f6 <USB_ActivateEndpoint+0x296>
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	691b      	ldr	r3, [r3, #16]
 80098c8:	095b      	lsrs	r3, r3, #5
 80098ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	691b      	ldr	r3, [r3, #16]
 80098d0:	f003 031f 	and.w	r3, r3, #31
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d102      	bne.n	80098de <USB_ActivateEndpoint+0x27e>
 80098d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098da:	3b01      	subs	r3, #1
 80098dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80098de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	029b      	lsls	r3, r3, #10
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098ee:	b29a      	uxth	r2, r3
 80098f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f2:	801a      	strh	r2, [r3, #0]
 80098f4:	e029      	b.n	800994a <USB_ActivateEndpoint+0x2ea>
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d112      	bne.n	8009924 <USB_ActivateEndpoint+0x2c4>
 80098fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009900:	881b      	ldrh	r3, [r3, #0]
 8009902:	b29b      	uxth	r3, r3
 8009904:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009908:	b29a      	uxth	r2, r3
 800990a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990c:	801a      	strh	r2, [r3, #0]
 800990e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009910:	881b      	ldrh	r3, [r3, #0]
 8009912:	b29b      	uxth	r3, r3
 8009914:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009918:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800991c:	b29a      	uxth	r2, r3
 800991e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009920:	801a      	strh	r2, [r3, #0]
 8009922:	e012      	b.n	800994a <USB_ActivateEndpoint+0x2ea>
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	691b      	ldr	r3, [r3, #16]
 8009928:	085b      	lsrs	r3, r3, #1
 800992a:	66bb      	str	r3, [r7, #104]	; 0x68
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	f003 0301 	and.w	r3, r3, #1
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <USB_ActivateEndpoint+0x2de>
 8009938:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800993a:	3301      	adds	r3, #1
 800993c:	66bb      	str	r3, [r7, #104]	; 0x68
 800993e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009940:	b29b      	uxth	r3, r3
 8009942:	029b      	lsls	r3, r3, #10
 8009944:	b29a      	uxth	r2, r3
 8009946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009948:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4413      	add	r3, r2
 8009954:	881b      	ldrh	r3, [r3, #0]
 8009956:	847b      	strh	r3, [r7, #34]	; 0x22
 8009958:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800995a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800995e:	2b00      	cmp	r3, #0
 8009960:	d01b      	beq.n	800999a <USB_ActivateEndpoint+0x33a>
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	4413      	add	r3, r2
 800996c:	881b      	ldrh	r3, [r3, #0]
 800996e:	b29b      	uxth	r3, r3
 8009970:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009978:	843b      	strh	r3, [r7, #32]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	441a      	add	r2, r3
 8009984:	8c3b      	ldrh	r3, [r7, #32]
 8009986:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800998a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800998e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009996:	b29b      	uxth	r3, r3
 8009998:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	4413      	add	r3, r2
 80099a4:	881b      	ldrh	r3, [r3, #0]
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099b0:	83fb      	strh	r3, [r7, #30]
 80099b2:	8bfb      	ldrh	r3, [r7, #30]
 80099b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80099b8:	83fb      	strh	r3, [r7, #30]
 80099ba:	8bfb      	ldrh	r3, [r7, #30]
 80099bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80099c0:	83fb      	strh	r3, [r7, #30]
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	441a      	add	r2, r3
 80099cc:	8bfb      	ldrh	r3, [r7, #30]
 80099ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099de:	b29b      	uxth	r3, r3
 80099e0:	8013      	strh	r3, [r2, #0]
 80099e2:	e1c9      	b.n	8009d78 <USB_ActivateEndpoint+0x718>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	78db      	ldrb	r3, [r3, #3]
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d11e      	bne.n	8009a2a <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4413      	add	r3, r2
 80099f6:	881b      	ldrh	r3, [r3, #0]
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a02:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	441a      	add	r2, r3
 8009a10:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009a14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a1c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	8013      	strh	r3, [r2, #0]
 8009a28:	e01d      	b.n	8009a66 <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009a2a:	687a      	ldr	r2, [r7, #4]
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	4413      	add	r3, r2
 8009a34:	881b      	ldrh	r3, [r3, #0]
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009a3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a40:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	441a      	add	r2, r3
 8009a4e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009a52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	461a      	mov	r2, r3
 8009a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a76:	4413      	add	r3, r2
 8009a78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	00da      	lsls	r2, r3, #3
 8009a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a88:	65bb      	str	r3, [r7, #88]	; 0x58
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	891b      	ldrh	r3, [r3, #8]
 8009a8e:	085b      	lsrs	r3, r3, #1
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	005b      	lsls	r3, r3, #1
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009a98:	801a      	strh	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	657b      	str	r3, [r7, #84]	; 0x54
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009aaa:	4413      	add	r3, r2
 8009aac:	657b      	str	r3, [r7, #84]	; 0x54
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	00da      	lsls	r2, r3, #3
 8009ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ab6:	4413      	add	r3, r2
 8009ab8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009abc:	653b      	str	r3, [r7, #80]	; 0x50
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	895b      	ldrh	r3, [r3, #10]
 8009ac2:	085b      	lsrs	r3, r3, #1
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	005b      	lsls	r3, r3, #1
 8009ac8:	b29a      	uxth	r2, r3
 8009aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009acc:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f040 8093 	bne.w	8009bfe <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4413      	add	r3, r2
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009ae8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d01b      	beq.n	8009b2c <USB_ActivateEndpoint+0x4cc>
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	4413      	add	r3, r2
 8009afe:	881b      	ldrh	r3, [r3, #0]
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b0a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	441a      	add	r2, r3
 8009b16:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009b18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	009b      	lsls	r3, r3, #2
 8009b34:	4413      	add	r3, r2
 8009b36:	881b      	ldrh	r3, [r3, #0]
 8009b38:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009b3a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d01b      	beq.n	8009b7c <USB_ActivateEndpoint+0x51c>
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	4413      	add	r3, r2
 8009b4e:	881b      	ldrh	r3, [r3, #0]
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b5a:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	441a      	add	r2, r3
 8009b66:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009b68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b74:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	4413      	add	r3, r2
 8009b86:	881b      	ldrh	r3, [r3, #0]
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b92:	873b      	strh	r3, [r7, #56]	; 0x38
 8009b94:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009b96:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b9a:	873b      	strh	r3, [r7, #56]	; 0x38
 8009b9c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009b9e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ba2:	873b      	strh	r3, [r7, #56]	; 0x38
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	441a      	add	r2, r3
 8009bae:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009bb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	781b      	ldrb	r3, [r3, #0]
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	4413      	add	r3, r2
 8009bce:	881b      	ldrh	r3, [r3, #0]
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bda:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	441a      	add	r2, r3
 8009be6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009be8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	8013      	strh	r3, [r2, #0]
 8009bfc:	e0bc      	b.n	8009d78 <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009bfe:	687a      	ldr	r2, [r7, #4]
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	4413      	add	r3, r2
 8009c08:	881b      	ldrh	r3, [r3, #0]
 8009c0a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8009c0e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d01d      	beq.n	8009c56 <USB_ActivateEndpoint+0x5f6>
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	4413      	add	r3, r2
 8009c24:	881b      	ldrh	r3, [r3, #0]
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c30:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	781b      	ldrb	r3, [r3, #0]
 8009c3a:	009b      	lsls	r3, r3, #2
 8009c3c:	441a      	add	r2, r3
 8009c3e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009c42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	881b      	ldrh	r3, [r3, #0]
 8009c62:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009c66:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d01d      	beq.n	8009cae <USB_ActivateEndpoint+0x64e>
 8009c72:	687a      	ldr	r2, [r7, #4]
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	781b      	ldrb	r3, [r3, #0]
 8009c78:	009b      	lsls	r3, r3, #2
 8009c7a:	4413      	add	r3, r2
 8009c7c:	881b      	ldrh	r3, [r3, #0]
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c88:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	441a      	add	r2, r3
 8009c96:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009c9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ca6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	78db      	ldrb	r3, [r3, #3]
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d024      	beq.n	8009d00 <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4413      	add	r3, r2
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ccc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009cd0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009cd4:	f083 0320 	eor.w	r3, r3, #32
 8009cd8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	441a      	add	r2, r3
 8009ce6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	8013      	strh	r3, [r2, #0]
 8009cfe:	e01d      	b.n	8009d3c <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	4413      	add	r3, r2
 8009d0a:	881b      	ldrh	r3, [r3, #0]
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d16:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	441a      	add	r2, r3
 8009d24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009d28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	4413      	add	r3, r2
 8009d46:	881b      	ldrh	r3, [r3, #0]
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d52:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	441a      	add	r2, r3
 8009d60:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009d64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009d78:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3774      	adds	r7, #116	; 0x74
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr

08009d88 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b08d      	sub	sp, #52	; 0x34
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	7b1b      	ldrb	r3, [r3, #12]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f040 808e 	bne.w	8009eb8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	785b      	ldrb	r3, [r3, #1]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d044      	beq.n	8009e2e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4413      	add	r3, r2
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	81bb      	strh	r3, [r7, #12]
 8009db2:	89bb      	ldrh	r3, [r7, #12]
 8009db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d01b      	beq.n	8009df4 <USB_DeactivateEndpoint+0x6c>
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	4413      	add	r3, r2
 8009dc6:	881b      	ldrh	r3, [r3, #0]
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dd2:	817b      	strh	r3, [r7, #10]
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	441a      	add	r2, r3
 8009dde:	897b      	ldrh	r3, [r7, #10]
 8009de0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009de4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009de8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009dec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009df4:	687a      	ldr	r2, [r7, #4]
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	009b      	lsls	r3, r3, #2
 8009dfc:	4413      	add	r3, r2
 8009dfe:	881b      	ldrh	r3, [r3, #0]
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e0a:	813b      	strh	r3, [r7, #8]
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	441a      	add	r2, r3
 8009e16:	893b      	ldrh	r3, [r7, #8]
 8009e18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	8013      	strh	r3, [r2, #0]
 8009e2c:	e192      	b.n	800a154 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	4413      	add	r3, r2
 8009e38:	881b      	ldrh	r3, [r3, #0]
 8009e3a:	827b      	strh	r3, [r7, #18]
 8009e3c:	8a7b      	ldrh	r3, [r7, #18]
 8009e3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d01b      	beq.n	8009e7e <USB_DeactivateEndpoint+0xf6>
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4413      	add	r3, r2
 8009e50:	881b      	ldrh	r3, [r3, #0]
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e5c:	823b      	strh	r3, [r7, #16]
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	441a      	add	r2, r3
 8009e68:	8a3b      	ldrh	r3, [r7, #16]
 8009e6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009e76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009e7e:	687a      	ldr	r2, [r7, #4]
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	4413      	add	r3, r2
 8009e88:	881b      	ldrh	r3, [r3, #0]
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e94:	81fb      	strh	r3, [r7, #14]
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	781b      	ldrb	r3, [r3, #0]
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	441a      	add	r2, r3
 8009ea0:	89fb      	ldrh	r3, [r7, #14]
 8009ea2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ea6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	8013      	strh	r3, [r2, #0]
 8009eb6:	e14d      	b.n	800a154 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	785b      	ldrb	r3, [r3, #1]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f040 80a5 	bne.w	800a00c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	881b      	ldrh	r3, [r3, #0]
 8009ece:	843b      	strh	r3, [r7, #32]
 8009ed0:	8c3b      	ldrh	r3, [r7, #32]
 8009ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d01b      	beq.n	8009f12 <USB_DeactivateEndpoint+0x18a>
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	4413      	add	r3, r2
 8009ee4:	881b      	ldrh	r3, [r3, #0]
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ef0:	83fb      	strh	r3, [r7, #30]
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	441a      	add	r2, r3
 8009efc:	8bfb      	ldrh	r3, [r7, #30]
 8009efe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4413      	add	r3, r2
 8009f1c:	881b      	ldrh	r3, [r3, #0]
 8009f1e:	83bb      	strh	r3, [r7, #28]
 8009f20:	8bbb      	ldrh	r3, [r7, #28]
 8009f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d01b      	beq.n	8009f62 <USB_DeactivateEndpoint+0x1da>
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4413      	add	r3, r2
 8009f34:	881b      	ldrh	r3, [r3, #0]
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f40:	837b      	strh	r3, [r7, #26]
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	441a      	add	r2, r3
 8009f4c:	8b7b      	ldrh	r3, [r7, #26]
 8009f4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f5a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4413      	add	r3, r2
 8009f6c:	881b      	ldrh	r3, [r3, #0]
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f78:	833b      	strh	r3, [r7, #24]
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	441a      	add	r2, r3
 8009f84:	8b3b      	ldrh	r3, [r7, #24]
 8009f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f92:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4413      	add	r3, r2
 8009fa4:	881b      	ldrh	r3, [r3, #0]
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fb0:	82fb      	strh	r3, [r7, #22]
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	441a      	add	r2, r3
 8009fbc:	8afb      	ldrh	r3, [r7, #22]
 8009fbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fce:	b29b      	uxth	r3, r3
 8009fd0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	4413      	add	r3, r2
 8009fdc:	881b      	ldrh	r3, [r3, #0]
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fe8:	82bb      	strh	r3, [r7, #20]
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	441a      	add	r2, r3
 8009ff4:	8abb      	ldrh	r3, [r7, #20]
 8009ff6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ffa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ffe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a006:	b29b      	uxth	r3, r3
 800a008:	8013      	strh	r3, [r2, #0]
 800a00a:	e0a3      	b.n	800a154 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	4413      	add	r3, r2
 800a016:	881b      	ldrh	r3, [r3, #0]
 800a018:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a01a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a01c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d01b      	beq.n	800a05c <USB_DeactivateEndpoint+0x2d4>
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4413      	add	r3, r2
 800a02e:	881b      	ldrh	r3, [r3, #0]
 800a030:	b29b      	uxth	r3, r3
 800a032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a03a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	441a      	add	r2, r3
 800a046:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a048:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a04c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a050:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a058:	b29b      	uxth	r3, r3
 800a05a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a05c:	687a      	ldr	r2, [r7, #4]
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	4413      	add	r3, r2
 800a066:	881b      	ldrh	r3, [r3, #0]
 800a068:	857b      	strh	r3, [r7, #42]	; 0x2a
 800a06a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800a06c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a070:	2b00      	cmp	r3, #0
 800a072:	d01b      	beq.n	800a0ac <USB_DeactivateEndpoint+0x324>
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	009b      	lsls	r3, r3, #2
 800a07c:	4413      	add	r3, r2
 800a07e:	881b      	ldrh	r3, [r3, #0]
 800a080:	b29b      	uxth	r3, r3
 800a082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a08a:	853b      	strh	r3, [r7, #40]	; 0x28
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	441a      	add	r2, r3
 800a096:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a098:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a09c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a0a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	009b      	lsls	r3, r3, #2
 800a0b4:	4413      	add	r3, r2
 800a0b6:	881b      	ldrh	r3, [r3, #0]
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0c2:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	441a      	add	r2, r3
 800a0ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a0dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	4413      	add	r3, r2
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0fa:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	441a      	add	r2, r3
 800a106:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a108:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a10c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a118:	b29b      	uxth	r3, r3
 800a11a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	881b      	ldrh	r3, [r3, #0]
 800a128:	b29b      	uxth	r3, r3
 800a12a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a12e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a132:	847b      	strh	r3, [r7, #34]	; 0x22
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	441a      	add	r2, r3
 800a13e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a140:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a144:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a148:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a14c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a150:	b29b      	uxth	r3, r3
 800a152:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3734      	adds	r7, #52	; 0x34
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr

0800a162 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b0c2      	sub	sp, #264	; 0x108
 800a166:	af00      	add	r7, sp, #0
 800a168:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a16c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a170:	6018      	str	r0, [r3, #0]
 800a172:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a176:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a17a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a17c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a180:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	785b      	ldrb	r3, [r3, #1]
 800a188:	2b01      	cmp	r3, #1
 800a18a:	f040 867b 	bne.w	800ae84 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a18e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	699a      	ldr	r2, [r3, #24]
 800a19a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a19e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d908      	bls.n	800a1bc <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800a1aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a1ba:	e007      	b.n	800a1cc <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800a1bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	699b      	ldr	r3, [r3, #24]
 800a1c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a1cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	7b1b      	ldrb	r3, [r3, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d13a      	bne.n	800a252 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a1dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6959      	ldr	r1, [r3, #20]
 800a1e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	88da      	ldrh	r2, [r3, #6]
 800a1f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1f8:	b29b      	uxth	r3, r3
 800a1fa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a1fe:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a202:	6800      	ldr	r0, [r0, #0]
 800a204:	f001 fc1d 	bl	800ba42 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a208:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a20c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	613b      	str	r3, [r7, #16]
 800a214:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a218:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a222:	b29b      	uxth	r3, r3
 800a224:	461a      	mov	r2, r3
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	4413      	add	r3, r2
 800a22a:	613b      	str	r3, [r7, #16]
 800a22c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a230:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	00da      	lsls	r2, r3, #3
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	4413      	add	r3, r2
 800a23e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a242:	60fb      	str	r3, [r7, #12]
 800a244:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a248:	b29a      	uxth	r2, r3
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	801a      	strh	r2, [r3, #0]
 800a24e:	f000 bde3 	b.w	800ae18 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a256:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	78db      	ldrb	r3, [r3, #3]
 800a25e:	2b02      	cmp	r3, #2
 800a260:	f040 843a 	bne.w	800aad8 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a264:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a268:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	6a1a      	ldr	r2, [r3, #32]
 800a270:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a274:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	f240 83b7 	bls.w	800a9f0 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a282:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a286:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a290:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	4413      	add	r3, r2
 800a29c:	881b      	ldrh	r3, [r3, #0]
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2a8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800a2ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	441a      	add	r2, r3
 800a2c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a2ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a2ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a2d2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a2d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a2de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	6a1a      	ldr	r2, [r3, #32]
 800a2ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2ee:	1ad2      	subs	r2, r2, r3
 800a2f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a2fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a300:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a30a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	4413      	add	r3, r2
 800a316:	881b      	ldrh	r3, [r3, #0]
 800a318:	b29b      	uxth	r3, r3
 800a31a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 81b3 	beq.w	800a68a <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a324:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a328:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	633b      	str	r3, [r7, #48]	; 0x30
 800a330:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a334:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	785b      	ldrb	r3, [r3, #1]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d16d      	bne.n	800a41c <USB_EPStartXfer+0x2ba>
 800a340:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a344:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a34c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a350:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	461a      	mov	r2, r3
 800a35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a360:	4413      	add	r3, r2
 800a362:	62bb      	str	r3, [r7, #40]	; 0x28
 800a364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a368:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	00da      	lsls	r2, r3, #3
 800a372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a374:	4413      	add	r3, r2
 800a376:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a37a:	627b      	str	r3, [r7, #36]	; 0x24
 800a37c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a380:	2b3e      	cmp	r3, #62	; 0x3e
 800a382:	d91c      	bls.n	800a3be <USB_EPStartXfer+0x25c>
 800a384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a388:	095b      	lsrs	r3, r3, #5
 800a38a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a38e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a392:	f003 031f 	and.w	r3, r3, #31
 800a396:	2b00      	cmp	r3, #0
 800a398:	d104      	bne.n	800a3a4 <USB_EPStartXfer+0x242>
 800a39a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a39e:	3b01      	subs	r3, #1
 800a3a0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a3a4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	029b      	lsls	r3, r3, #10
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3b6:	b29a      	uxth	r2, r3
 800a3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ba:	801a      	strh	r2, [r3, #0]
 800a3bc:	e053      	b.n	800a466 <USB_EPStartXfer+0x304>
 800a3be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d112      	bne.n	800a3ec <USB_EPStartXfer+0x28a>
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c8:	881b      	ldrh	r3, [r3, #0]
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a3d0:	b29a      	uxth	r2, r3
 800a3d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d4:	801a      	strh	r2, [r3, #0]
 800a3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d8:	881b      	ldrh	r3, [r3, #0]
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3e4:	b29a      	uxth	r2, r3
 800a3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e8:	801a      	strh	r2, [r3, #0]
 800a3ea:	e03c      	b.n	800a466 <USB_EPStartXfer+0x304>
 800a3ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3f0:	085b      	lsrs	r3, r3, #1
 800a3f2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d004      	beq.n	800a40c <USB_EPStartXfer+0x2aa>
 800a402:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a406:	3301      	adds	r3, #1
 800a408:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a40c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a410:	b29b      	uxth	r3, r3
 800a412:	029b      	lsls	r3, r3, #10
 800a414:	b29a      	uxth	r2, r3
 800a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a418:	801a      	strh	r2, [r3, #0]
 800a41a:	e024      	b.n	800a466 <USB_EPStartXfer+0x304>
 800a41c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a420:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	785b      	ldrb	r3, [r3, #1]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d11c      	bne.n	800a466 <USB_EPStartXfer+0x304>
 800a42c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a430:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	461a      	mov	r2, r3
 800a43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a440:	4413      	add	r3, r2
 800a442:	633b      	str	r3, [r7, #48]	; 0x30
 800a444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a448:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	00da      	lsls	r2, r3, #3
 800a452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a454:	4413      	add	r3, r2
 800a456:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a45a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a45c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a460:	b29a      	uxth	r2, r3
 800a462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a464:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a46a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	895b      	ldrh	r3, [r3, #10]
 800a472:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a47a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	6959      	ldr	r1, [r3, #20]
 800a482:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a486:	b29b      	uxth	r3, r3
 800a488:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a48c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a490:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a494:	6800      	ldr	r0, [r0, #0]
 800a496:	f001 fad4 	bl	800ba42 <USB_WritePMA>
            ep->xfer_buff += len;
 800a49a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a49e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	695a      	ldr	r2, [r3, #20]
 800a4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4aa:	441a      	add	r2, r3
 800a4ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a4b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	6a1a      	ldr	r2, [r3, #32]
 800a4c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d90f      	bls.n	800a4f4 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800a4d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	6a1a      	ldr	r2, [r3, #32]
 800a4e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4e4:	1ad2      	subs	r2, r2, r3
 800a4e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	621a      	str	r2, [r3, #32]
 800a4f2:	e00e      	b.n	800a512 <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800a4f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a4f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	6a1b      	ldr	r3, [r3, #32]
 800a500:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a504:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a508:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2200      	movs	r2, #0
 800a510:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a512:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a516:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	785b      	ldrb	r3, [r3, #1]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d16d      	bne.n	800a5fe <USB_EPStartXfer+0x49c>
 800a522:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a526:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	61bb      	str	r3, [r7, #24]
 800a52e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a532:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	461a      	mov	r2, r3
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	4413      	add	r3, r2
 800a544:	61bb      	str	r3, [r7, #24]
 800a546:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a54a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	00da      	lsls	r2, r3, #3
 800a554:	69bb      	ldr	r3, [r7, #24]
 800a556:	4413      	add	r3, r2
 800a558:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a55c:	617b      	str	r3, [r7, #20]
 800a55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a562:	2b3e      	cmp	r3, #62	; 0x3e
 800a564:	d91c      	bls.n	800a5a0 <USB_EPStartXfer+0x43e>
 800a566:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a56a:	095b      	lsrs	r3, r3, #5
 800a56c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a570:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a574:	f003 031f 	and.w	r3, r3, #31
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d104      	bne.n	800a586 <USB_EPStartXfer+0x424>
 800a57c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a580:	3b01      	subs	r3, #1
 800a582:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	029b      	lsls	r3, r3, #10
 800a58e:	b29b      	uxth	r3, r3
 800a590:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a594:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a598:	b29a      	uxth	r2, r3
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	801a      	strh	r2, [r3, #0]
 800a59e:	e059      	b.n	800a654 <USB_EPStartXfer+0x4f2>
 800a5a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d112      	bne.n	800a5ce <USB_EPStartXfer+0x46c>
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	881b      	ldrh	r3, [r3, #0]
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	801a      	strh	r2, [r3, #0]
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	881b      	ldrh	r3, [r3, #0]
 800a5bc:	b29b      	uxth	r3, r3
 800a5be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5c6:	b29a      	uxth	r2, r3
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	801a      	strh	r2, [r3, #0]
 800a5cc:	e042      	b.n	800a654 <USB_EPStartXfer+0x4f2>
 800a5ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5d2:	085b      	lsrs	r3, r3, #1
 800a5d4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5dc:	f003 0301 	and.w	r3, r3, #1
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d004      	beq.n	800a5ee <USB_EPStartXfer+0x48c>
 800a5e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a5ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5f2:	b29b      	uxth	r3, r3
 800a5f4:	029b      	lsls	r3, r3, #10
 800a5f6:	b29a      	uxth	r2, r3
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	801a      	strh	r2, [r3, #0]
 800a5fc:	e02a      	b.n	800a654 <USB_EPStartXfer+0x4f2>
 800a5fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a602:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	785b      	ldrb	r3, [r3, #1]
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d122      	bne.n	800a654 <USB_EPStartXfer+0x4f2>
 800a60e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a612:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	623b      	str	r3, [r7, #32]
 800a61a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a61e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a628:	b29b      	uxth	r3, r3
 800a62a:	461a      	mov	r2, r3
 800a62c:	6a3b      	ldr	r3, [r7, #32]
 800a62e:	4413      	add	r3, r2
 800a630:	623b      	str	r3, [r7, #32]
 800a632:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a636:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	00da      	lsls	r2, r3, #3
 800a640:	6a3b      	ldr	r3, [r7, #32]
 800a642:	4413      	add	r3, r2
 800a644:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a648:	61fb      	str	r3, [r7, #28]
 800a64a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a64e:	b29a      	uxth	r2, r3
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a658:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	891b      	ldrh	r3, [r3, #8]
 800a660:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	6959      	ldr	r1, [r3, #20]
 800a670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a674:	b29b      	uxth	r3, r3
 800a676:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a67a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a67e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a682:	6800      	ldr	r0, [r0, #0]
 800a684:	f001 f9dd 	bl	800ba42 <USB_WritePMA>
 800a688:	e3c6      	b.n	800ae18 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a68a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a68e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	785b      	ldrb	r3, [r3, #1]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d16d      	bne.n	800a776 <USB_EPStartXfer+0x614>
 800a69a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a69e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6b4:	b29b      	uxth	r3, r3
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6ba:	4413      	add	r3, r2
 800a6bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	00da      	lsls	r2, r3, #3
 800a6cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6ce:	4413      	add	r3, r2
 800a6d0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a6d4:	647b      	str	r3, [r7, #68]	; 0x44
 800a6d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6da:	2b3e      	cmp	r3, #62	; 0x3e
 800a6dc:	d91c      	bls.n	800a718 <USB_EPStartXfer+0x5b6>
 800a6de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6e2:	095b      	lsrs	r3, r3, #5
 800a6e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a6e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6ec:	f003 031f 	and.w	r3, r3, #31
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d104      	bne.n	800a6fe <USB_EPStartXfer+0x59c>
 800a6f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a6f8:	3b01      	subs	r3, #1
 800a6fa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a6fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a702:	b29b      	uxth	r3, r3
 800a704:	029b      	lsls	r3, r3, #10
 800a706:	b29b      	uxth	r3, r3
 800a708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a70c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a710:	b29a      	uxth	r2, r3
 800a712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a714:	801a      	strh	r2, [r3, #0]
 800a716:	e059      	b.n	800a7cc <USB_EPStartXfer+0x66a>
 800a718:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d112      	bne.n	800a746 <USB_EPStartXfer+0x5e4>
 800a720:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a722:	881b      	ldrh	r3, [r3, #0]
 800a724:	b29b      	uxth	r3, r3
 800a726:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a72a:	b29a      	uxth	r2, r3
 800a72c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a72e:	801a      	strh	r2, [r3, #0]
 800a730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a732:	881b      	ldrh	r3, [r3, #0]
 800a734:	b29b      	uxth	r3, r3
 800a736:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a73a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a73e:	b29a      	uxth	r2, r3
 800a740:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a742:	801a      	strh	r2, [r3, #0]
 800a744:	e042      	b.n	800a7cc <USB_EPStartXfer+0x66a>
 800a746:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a74a:	085b      	lsrs	r3, r3, #1
 800a74c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a750:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a754:	f003 0301 	and.w	r3, r3, #1
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d004      	beq.n	800a766 <USB_EPStartXfer+0x604>
 800a75c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a760:	3301      	adds	r3, #1
 800a762:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a766:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a76a:	b29b      	uxth	r3, r3
 800a76c:	029b      	lsls	r3, r3, #10
 800a76e:	b29a      	uxth	r2, r3
 800a770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a772:	801a      	strh	r2, [r3, #0]
 800a774:	e02a      	b.n	800a7cc <USB_EPStartXfer+0x66a>
 800a776:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a77a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	785b      	ldrb	r3, [r3, #1]
 800a782:	2b01      	cmp	r3, #1
 800a784:	d122      	bne.n	800a7cc <USB_EPStartXfer+0x66a>
 800a786:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a78a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	653b      	str	r3, [r7, #80]	; 0x50
 800a792:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a796:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7a6:	4413      	add	r3, r2
 800a7a8:	653b      	str	r3, [r7, #80]	; 0x50
 800a7aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	00da      	lsls	r2, r3, #3
 800a7b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7ba:	4413      	add	r3, r2
 800a7bc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a7c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7c6:	b29a      	uxth	r2, r3
 800a7c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7ca:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a7cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	891b      	ldrh	r3, [r3, #8]
 800a7d8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a7dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	6959      	ldr	r1, [r3, #20]
 800a7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a7f2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a7f6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a7fa:	6800      	ldr	r0, [r0, #0]
 800a7fc:	f001 f921 	bl	800ba42 <USB_WritePMA>
            ep->xfer_buff += len;
 800a800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a804:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	695a      	ldr	r2, [r3, #20]
 800a80c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a810:	441a      	add	r2, r3
 800a812:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a816:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a81e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a822:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6a1a      	ldr	r2, [r3, #32]
 800a82a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a82e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	691b      	ldr	r3, [r3, #16]
 800a836:	429a      	cmp	r2, r3
 800a838:	d90f      	bls.n	800a85a <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800a83a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a83e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	6a1a      	ldr	r2, [r3, #32]
 800a846:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a84a:	1ad2      	subs	r2, r2, r3
 800a84c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a850:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	621a      	str	r2, [r3, #32]
 800a858:	e00e      	b.n	800a878 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800a85a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a85e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	6a1b      	ldr	r3, [r3, #32]
 800a866:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a86a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a86e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2200      	movs	r2, #0
 800a876:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a87c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	643b      	str	r3, [r7, #64]	; 0x40
 800a884:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a888:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	785b      	ldrb	r3, [r3, #1]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d16d      	bne.n	800a970 <USB_EPStartXfer+0x80e>
 800a894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a898:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8b4:	4413      	add	r3, r2
 800a8b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	00da      	lsls	r2, r3, #3
 800a8c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8c8:	4413      	add	r3, r2
 800a8ca:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a8ce:	637b      	str	r3, [r7, #52]	; 0x34
 800a8d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8d4:	2b3e      	cmp	r3, #62	; 0x3e
 800a8d6:	d91c      	bls.n	800a912 <USB_EPStartXfer+0x7b0>
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8dc:	095b      	lsrs	r3, r3, #5
 800a8de:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a8e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8e6:	f003 031f 	and.w	r3, r3, #31
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d104      	bne.n	800a8f8 <USB_EPStartXfer+0x796>
 800a8ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a8f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8fc:	b29b      	uxth	r3, r3
 800a8fe:	029b      	lsls	r3, r3, #10
 800a900:	b29b      	uxth	r3, r3
 800a902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a90a:	b29a      	uxth	r2, r3
 800a90c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a90e:	801a      	strh	r2, [r3, #0]
 800a910:	e053      	b.n	800a9ba <USB_EPStartXfer+0x858>
 800a912:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a916:	2b00      	cmp	r3, #0
 800a918:	d112      	bne.n	800a940 <USB_EPStartXfer+0x7de>
 800a91a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a91c:	881b      	ldrh	r3, [r3, #0]
 800a91e:	b29b      	uxth	r3, r3
 800a920:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a924:	b29a      	uxth	r2, r3
 800a926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a928:	801a      	strh	r2, [r3, #0]
 800a92a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a92c:	881b      	ldrh	r3, [r3, #0]
 800a92e:	b29b      	uxth	r3, r3
 800a930:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a934:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a938:	b29a      	uxth	r2, r3
 800a93a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a93c:	801a      	strh	r2, [r3, #0]
 800a93e:	e03c      	b.n	800a9ba <USB_EPStartXfer+0x858>
 800a940:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a944:	085b      	lsrs	r3, r3, #1
 800a946:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a94e:	f003 0301 	and.w	r3, r3, #1
 800a952:	2b00      	cmp	r3, #0
 800a954:	d004      	beq.n	800a960 <USB_EPStartXfer+0x7fe>
 800a956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a95a:	3301      	adds	r3, #1
 800a95c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a964:	b29b      	uxth	r3, r3
 800a966:	029b      	lsls	r3, r3, #10
 800a968:	b29a      	uxth	r2, r3
 800a96a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a96c:	801a      	strh	r2, [r3, #0]
 800a96e:	e024      	b.n	800a9ba <USB_EPStartXfer+0x858>
 800a970:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a974:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	785b      	ldrb	r3, [r3, #1]
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d11c      	bne.n	800a9ba <USB_EPStartXfer+0x858>
 800a980:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a984:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a98e:	b29b      	uxth	r3, r3
 800a990:	461a      	mov	r2, r3
 800a992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a994:	4413      	add	r3, r2
 800a996:	643b      	str	r3, [r7, #64]	; 0x40
 800a998:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a99c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	00da      	lsls	r2, r3, #3
 800a9a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9a8:	4413      	add	r3, r2
 800a9aa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a9ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9b4:	b29a      	uxth	r2, r3
 800a9b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a9ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	895b      	ldrh	r3, [r3, #10]
 800a9c6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a9ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	6959      	ldr	r1, [r3, #20]
 800a9d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a9e0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a9e4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a9e8:	6800      	ldr	r0, [r0, #0]
 800a9ea:	f001 f82a 	bl	800ba42 <USB_WritePMA>
 800a9ee:	e213      	b.n	800ae18 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a9f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	6a1b      	ldr	r3, [r3, #32]
 800a9fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800aa00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa04:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	881b      	ldrh	r3, [r3, #0]
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800aa22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa26:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800aa2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa32:	681a      	ldr	r2, [r3, #0]
 800aa34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	441a      	add	r2, r3
 800aa44:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800aa48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aa5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	461a      	mov	r2, r3
 800aa7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa7c:	4413      	add	r3, r2
 800aa7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	00da      	lsls	r2, r3, #3
 800aa8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa90:	4413      	add	r3, r2
 800aa92:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aa96:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aaa0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800aaa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aaa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	891b      	ldrh	r3, [r3, #8]
 800aaae:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aab2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aab6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	6959      	ldr	r1, [r3, #20]
 800aabe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800aac8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800aacc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800aad0:	6800      	ldr	r0, [r0, #0]
 800aad2:	f000 ffb6 	bl	800ba42 <USB_WritePMA>
 800aad6:	e19f      	b.n	800ae18 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800aad8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aadc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	6a1a      	ldr	r2, [r3, #32]
 800aae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aae8:	1ad2      	subs	r2, r2, r3
 800aaea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aaee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800aaf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aafa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	009b      	lsls	r3, r3, #2
 800ab0e:	4413      	add	r3, r2
 800ab10:	881b      	ldrh	r3, [r3, #0]
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	f000 80bc 	beq.w	800ac96 <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	673b      	str	r3, [r7, #112]	; 0x70
 800ab2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	785b      	ldrb	r3, [r3, #1]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d16d      	bne.n	800ac16 <USB_EPStartXfer+0xab4>
 800ab3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab4a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	461a      	mov	r2, r3
 800ab58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ab5a:	4413      	add	r3, r2
 800ab5c:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	00da      	lsls	r2, r3, #3
 800ab6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ab6e:	4413      	add	r3, r2
 800ab70:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab74:	667b      	str	r3, [r7, #100]	; 0x64
 800ab76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab7a:	2b3e      	cmp	r3, #62	; 0x3e
 800ab7c:	d91c      	bls.n	800abb8 <USB_EPStartXfer+0xa56>
 800ab7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab82:	095b      	lsrs	r3, r3, #5
 800ab84:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ab88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab8c:	f003 031f 	and.w	r3, r3, #31
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d104      	bne.n	800ab9e <USB_EPStartXfer+0xa3c>
 800ab94:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ab9e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	029b      	lsls	r3, r3, #10
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abb0:	b29a      	uxth	r2, r3
 800abb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abb4:	801a      	strh	r2, [r3, #0]
 800abb6:	e053      	b.n	800ac60 <USB_EPStartXfer+0xafe>
 800abb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d112      	bne.n	800abe6 <USB_EPStartXfer+0xa84>
 800abc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abc2:	881b      	ldrh	r3, [r3, #0]
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800abca:	b29a      	uxth	r2, r3
 800abcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abce:	801a      	strh	r2, [r3, #0]
 800abd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abd2:	881b      	ldrh	r3, [r3, #0]
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abde:	b29a      	uxth	r2, r3
 800abe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abe2:	801a      	strh	r2, [r3, #0]
 800abe4:	e03c      	b.n	800ac60 <USB_EPStartXfer+0xafe>
 800abe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abea:	085b      	lsrs	r3, r3, #1
 800abec:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800abf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abf4:	f003 0301 	and.w	r3, r3, #1
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d004      	beq.n	800ac06 <USB_EPStartXfer+0xaa4>
 800abfc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ac00:	3301      	adds	r3, #1
 800ac02:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ac06:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	029b      	lsls	r3, r3, #10
 800ac0e:	b29a      	uxth	r2, r3
 800ac10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac12:	801a      	strh	r2, [r3, #0]
 800ac14:	e024      	b.n	800ac60 <USB_EPStartXfer+0xafe>
 800ac16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	785b      	ldrb	r3, [r3, #1]
 800ac22:	2b01      	cmp	r3, #1
 800ac24:	d11c      	bne.n	800ac60 <USB_EPStartXfer+0xafe>
 800ac26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	461a      	mov	r2, r3
 800ac38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac3a:	4413      	add	r3, r2
 800ac3c:	673b      	str	r3, [r7, #112]	; 0x70
 800ac3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	00da      	lsls	r2, r3, #3
 800ac4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac4e:	4413      	add	r3, r2
 800ac50:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ac54:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac5a:	b29a      	uxth	r2, r3
 800ac5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac5e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ac60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	895b      	ldrh	r3, [r3, #10]
 800ac6c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	6959      	ldr	r1, [r3, #20]
 800ac7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ac86:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ac8a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ac8e:	6800      	ldr	r0, [r0, #0]
 800ac90:	f000 fed7 	bl	800ba42 <USB_WritePMA>
 800ac94:	e0c0      	b.n	800ae18 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ac96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ac9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	785b      	ldrb	r3, [r3, #1]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d16d      	bne.n	800ad82 <USB_EPStartXfer+0xc20>
 800aca6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acaa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800acb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acb6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	461a      	mov	r2, r3
 800acc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800acc6:	4413      	add	r3, r2
 800acc8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800acca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	00da      	lsls	r2, r3, #3
 800acd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800acda:	4413      	add	r3, r2
 800acdc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ace0:	67bb      	str	r3, [r7, #120]	; 0x78
 800ace2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ace6:	2b3e      	cmp	r3, #62	; 0x3e
 800ace8:	d91c      	bls.n	800ad24 <USB_EPStartXfer+0xbc2>
 800acea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acee:	095b      	lsrs	r3, r3, #5
 800acf0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800acf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acf8:	f003 031f 	and.w	r3, r3, #31
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d104      	bne.n	800ad0a <USB_EPStartXfer+0xba8>
 800ad00:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad04:	3b01      	subs	r3, #1
 800ad06:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad0a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	029b      	lsls	r3, r3, #10
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad1c:	b29a      	uxth	r2, r3
 800ad1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad20:	801a      	strh	r2, [r3, #0]
 800ad22:	e05f      	b.n	800ade4 <USB_EPStartXfer+0xc82>
 800ad24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d112      	bne.n	800ad52 <USB_EPStartXfer+0xbf0>
 800ad2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad2e:	881b      	ldrh	r3, [r3, #0]
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad36:	b29a      	uxth	r2, r3
 800ad38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad3a:	801a      	strh	r2, [r3, #0]
 800ad3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad3e:	881b      	ldrh	r3, [r3, #0]
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad4e:	801a      	strh	r2, [r3, #0]
 800ad50:	e048      	b.n	800ade4 <USB_EPStartXfer+0xc82>
 800ad52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad56:	085b      	lsrs	r3, r3, #1
 800ad58:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad60:	f003 0301 	and.w	r3, r3, #1
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d004      	beq.n	800ad72 <USB_EPStartXfer+0xc10>
 800ad68:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad72:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	029b      	lsls	r3, r3, #10
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad7e:	801a      	strh	r2, [r3, #0]
 800ad80:	e030      	b.n	800ade4 <USB_EPStartXfer+0xc82>
 800ad82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	785b      	ldrb	r3, [r3, #1]
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d128      	bne.n	800ade4 <USB_EPStartXfer+0xc82>
 800ad92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ada0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ada4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800adae:	b29b      	uxth	r3, r3
 800adb0:	461a      	mov	r2, r3
 800adb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800adb6:	4413      	add	r3, r2
 800adb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800adbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	00da      	lsls	r2, r3, #3
 800adca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800adce:	4413      	add	r3, r2
 800add0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800add4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800add8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800addc:	b29a      	uxth	r2, r3
 800adde:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ade2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ade4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ade8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	891b      	ldrh	r3, [r3, #8]
 800adf0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800adf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800adf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	6959      	ldr	r1, [r3, #20]
 800ae00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ae0a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ae0e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ae12:	6800      	ldr	r0, [r0, #0]
 800ae14:	f000 fe15 	bl	800ba42 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ae18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	009b      	lsls	r3, r3, #2
 800ae30:	4413      	add	r3, r2
 800ae32:	881b      	ldrh	r3, [r3, #0]
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae3e:	817b      	strh	r3, [r7, #10]
 800ae40:	897b      	ldrh	r3, [r7, #10]
 800ae42:	f083 0310 	eor.w	r3, r3, #16
 800ae46:	817b      	strh	r3, [r7, #10]
 800ae48:	897b      	ldrh	r3, [r7, #10]
 800ae4a:	f083 0320 	eor.w	r3, r3, #32
 800ae4e:	817b      	strh	r3, [r7, #10]
 800ae50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	441a      	add	r2, r3
 800ae6a:	897b      	ldrh	r3, [r7, #10]
 800ae6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae7c:	b29b      	uxth	r3, r3
 800ae7e:	8013      	strh	r3, [r2, #0]
 800ae80:	f000 bc9f 	b.w	800b7c2 <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ae84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	7b1b      	ldrb	r3, [r3, #12]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	f040 80ae 	bne.w	800aff2 <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800ae96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ae9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	699a      	ldr	r2, [r3, #24]
 800aea2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aea6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	691b      	ldr	r3, [r3, #16]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d917      	bls.n	800aee2 <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800aeb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aeb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	691b      	ldr	r3, [r3, #16]
 800aebe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800aec2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aec6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	699a      	ldr	r2, [r3, #24]
 800aece:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aed2:	1ad2      	subs	r2, r2, r3
 800aed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aed8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	619a      	str	r2, [r3, #24]
 800aee0:	e00e      	b.n	800af00 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800aee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aee6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	699b      	ldr	r3, [r3, #24]
 800aeee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800aef2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aef6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	2200      	movs	r2, #0
 800aefe:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800af00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af04:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	461a      	mov	r2, r3
 800af20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af24:	4413      	add	r3, r2
 800af26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	00da      	lsls	r2, r3, #3
 800af38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af3c:	4413      	add	r3, r2
 800af3e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800af42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800af46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af4a:	2b3e      	cmp	r3, #62	; 0x3e
 800af4c:	d91d      	bls.n	800af8a <USB_EPStartXfer+0xe28>
 800af4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af52:	095b      	lsrs	r3, r3, #5
 800af54:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af5c:	f003 031f 	and.w	r3, r3, #31
 800af60:	2b00      	cmp	r3, #0
 800af62:	d104      	bne.n	800af6e <USB_EPStartXfer+0xe0c>
 800af64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af68:	3b01      	subs	r3, #1
 800af6a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af6e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af72:	b29b      	uxth	r3, r3
 800af74:	029b      	lsls	r3, r3, #10
 800af76:	b29b      	uxth	r3, r3
 800af78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af80:	b29a      	uxth	r2, r3
 800af82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800af86:	801a      	strh	r2, [r3, #0]
 800af88:	e3e1      	b.n	800b74e <USB_EPStartXfer+0x15ec>
 800af8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d116      	bne.n	800afc0 <USB_EPStartXfer+0xe5e>
 800af92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800af96:	881b      	ldrh	r3, [r3, #0]
 800af98:	b29b      	uxth	r3, r3
 800af9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afa4:	801a      	strh	r2, [r3, #0]
 800afa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afaa:	881b      	ldrh	r3, [r3, #0]
 800afac:	b29b      	uxth	r3, r3
 800afae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afb6:	b29a      	uxth	r2, r3
 800afb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afbc:	801a      	strh	r2, [r3, #0]
 800afbe:	e3c6      	b.n	800b74e <USB_EPStartXfer+0x15ec>
 800afc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afc4:	085b      	lsrs	r3, r3, #1
 800afc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800afca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afce:	f003 0301 	and.w	r3, r3, #1
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d004      	beq.n	800afe0 <USB_EPStartXfer+0xe7e>
 800afd6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800afda:	3301      	adds	r3, #1
 800afdc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800afe0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	029b      	lsls	r3, r3, #10
 800afe8:	b29a      	uxth	r2, r3
 800afea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afee:	801a      	strh	r2, [r3, #0]
 800aff0:	e3ad      	b.n	800b74e <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800aff2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aff6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	78db      	ldrb	r3, [r3, #3]
 800affe:	2b02      	cmp	r3, #2
 800b000:	f040 8200 	bne.w	800b404 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b004:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b008:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	785b      	ldrb	r3, [r3, #1]
 800b010:	2b00      	cmp	r3, #0
 800b012:	f040 8091 	bne.w	800b138 <USB_EPStartXfer+0xfd6>
 800b016:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b01a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b024:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b028:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b032:	b29b      	uxth	r3, r3
 800b034:	461a      	mov	r2, r3
 800b036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b03a:	4413      	add	r3, r2
 800b03c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b040:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b044:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	00da      	lsls	r2, r3, #3
 800b04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b052:	4413      	add	r3, r2
 800b054:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b058:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b05c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b060:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	691b      	ldr	r3, [r3, #16]
 800b068:	2b3e      	cmp	r3, #62	; 0x3e
 800b06a:	d925      	bls.n	800b0b8 <USB_EPStartXfer+0xf56>
 800b06c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	691b      	ldr	r3, [r3, #16]
 800b078:	095b      	lsrs	r3, r3, #5
 800b07a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b07e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b082:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	f003 031f 	and.w	r3, r3, #31
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d104      	bne.n	800b09c <USB_EPStartXfer+0xf3a>
 800b092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b096:	3b01      	subs	r3, #1
 800b098:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b09c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	029b      	lsls	r3, r3, #10
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0ae:	b29a      	uxth	r2, r3
 800b0b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0b4:	801a      	strh	r2, [r3, #0]
 800b0b6:	e074      	b.n	800b1a2 <USB_EPStartXfer+0x1040>
 800b0b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	691b      	ldr	r3, [r3, #16]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d116      	bne.n	800b0f6 <USB_EPStartXfer+0xf94>
 800b0c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0cc:	881b      	ldrh	r3, [r3, #0]
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b0d4:	b29a      	uxth	r2, r3
 800b0d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0da:	801a      	strh	r2, [r3, #0]
 800b0dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0e0:	881b      	ldrh	r3, [r3, #0]
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0ec:	b29a      	uxth	r2, r3
 800b0ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0f2:	801a      	strh	r2, [r3, #0]
 800b0f4:	e055      	b.n	800b1a2 <USB_EPStartXfer+0x1040>
 800b0f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	691b      	ldr	r3, [r3, #16]
 800b102:	085b      	lsrs	r3, r3, #1
 800b104:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b108:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b10c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	691b      	ldr	r3, [r3, #16]
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d004      	beq.n	800b126 <USB_EPStartXfer+0xfc4>
 800b11c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b120:	3301      	adds	r3, #1
 800b122:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	029b      	lsls	r3, r3, #10
 800b12e:	b29a      	uxth	r2, r3
 800b130:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b134:	801a      	strh	r2, [r3, #0]
 800b136:	e034      	b.n	800b1a2 <USB_EPStartXfer+0x1040>
 800b138:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b13c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	785b      	ldrb	r3, [r3, #1]
 800b144:	2b01      	cmp	r3, #1
 800b146:	d12c      	bne.n	800b1a2 <USB_EPStartXfer+0x1040>
 800b148:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b14c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b156:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b15a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b164:	b29b      	uxth	r3, r3
 800b166:	461a      	mov	r2, r3
 800b168:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b16c:	4413      	add	r3, r2
 800b16e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b172:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b176:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	00da      	lsls	r2, r3, #3
 800b180:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b184:	4413      	add	r3, r2
 800b186:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b18a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b18e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	691b      	ldr	r3, [r3, #16]
 800b19a:	b29a      	uxth	r2, r3
 800b19c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b1a0:	801a      	strh	r2, [r3, #0]
 800b1a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b1b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	785b      	ldrb	r3, [r3, #1]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f040 8091 	bne.w	800b2e4 <USB_EPStartXfer+0x1182>
 800b1c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b1e6:	4413      	add	r3, r2
 800b1e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b1f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	00da      	lsls	r2, r3, #3
 800b1fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b1fe:	4413      	add	r3, r2
 800b200:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b208:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b20c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	691b      	ldr	r3, [r3, #16]
 800b214:	2b3e      	cmp	r3, #62	; 0x3e
 800b216:	d925      	bls.n	800b264 <USB_EPStartXfer+0x1102>
 800b218:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b21c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	691b      	ldr	r3, [r3, #16]
 800b224:	095b      	lsrs	r3, r3, #5
 800b226:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b22a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b22e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	691b      	ldr	r3, [r3, #16]
 800b236:	f003 031f 	and.w	r3, r3, #31
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d104      	bne.n	800b248 <USB_EPStartXfer+0x10e6>
 800b23e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b242:	3b01      	subs	r3, #1
 800b244:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	029b      	lsls	r3, r3, #10
 800b250:	b29b      	uxth	r3, r3
 800b252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b25a:	b29a      	uxth	r2, r3
 800b25c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b260:	801a      	strh	r2, [r3, #0]
 800b262:	e06d      	b.n	800b340 <USB_EPStartXfer+0x11de>
 800b264:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b268:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	691b      	ldr	r3, [r3, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d116      	bne.n	800b2a2 <USB_EPStartXfer+0x1140>
 800b274:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b278:	881b      	ldrh	r3, [r3, #0]
 800b27a:	b29b      	uxth	r3, r3
 800b27c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b280:	b29a      	uxth	r2, r3
 800b282:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b286:	801a      	strh	r2, [r3, #0]
 800b288:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b28c:	881b      	ldrh	r3, [r3, #0]
 800b28e:	b29b      	uxth	r3, r3
 800b290:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b294:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b298:	b29a      	uxth	r2, r3
 800b29a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b29e:	801a      	strh	r2, [r3, #0]
 800b2a0:	e04e      	b.n	800b340 <USB_EPStartXfer+0x11de>
 800b2a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	691b      	ldr	r3, [r3, #16]
 800b2ae:	085b      	lsrs	r3, r3, #1
 800b2b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b2b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	691b      	ldr	r3, [r3, #16]
 800b2c0:	f003 0301 	and.w	r3, r3, #1
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d004      	beq.n	800b2d2 <USB_EPStartXfer+0x1170>
 800b2c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b2d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	029b      	lsls	r3, r3, #10
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b2e0:	801a      	strh	r2, [r3, #0]
 800b2e2:	e02d      	b.n	800b340 <USB_EPStartXfer+0x11de>
 800b2e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	785b      	ldrb	r3, [r3, #1]
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d125      	bne.n	800b340 <USB_EPStartXfer+0x11de>
 800b2f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b302:	b29b      	uxth	r3, r3
 800b304:	461a      	mov	r2, r3
 800b306:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b30a:	4413      	add	r3, r2
 800b30c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b310:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b314:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	00da      	lsls	r2, r3, #3
 800b31e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b322:	4413      	add	r3, r2
 800b324:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b328:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b32c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b330:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	b29a      	uxth	r2, r3
 800b33a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b33e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b340:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b344:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	69db      	ldr	r3, [r3, #28]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f000 81fe 	beq.w	800b74e <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b352:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b356:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b35a:	681a      	ldr	r2, [r3, #0]
 800b35c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b360:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	4413      	add	r3, r2
 800b36c:	881b      	ldrh	r3, [r3, #0]
 800b36e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b372:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d005      	beq.n	800b38a <USB_EPStartXfer+0x1228>
 800b37e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b386:	2b00      	cmp	r3, #0
 800b388:	d10d      	bne.n	800b3a6 <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b38a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b38e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b392:	2b00      	cmp	r3, #0
 800b394:	f040 81db 	bne.w	800b74e <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b398:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800b39c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	f040 81d4 	bne.w	800b74e <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b3a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	881b      	ldrh	r3, [r3, #0]
 800b3c2:	b29b      	uxth	r3, r3
 800b3c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b3c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3cc:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800b3d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	781b      	ldrb	r3, [r3, #0]
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	441a      	add	r2, r3
 800b3ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800b3ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	8013      	strh	r3, [r2, #0]
 800b402:	e1a4      	b.n	800b74e <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b404:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b408:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	78db      	ldrb	r3, [r3, #3]
 800b410:	2b01      	cmp	r3, #1
 800b412:	f040 819a 	bne.w	800b74a <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800b416:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b41a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	699a      	ldr	r2, [r3, #24]
 800b422:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b426:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	691b      	ldr	r3, [r3, #16]
 800b42e:	429a      	cmp	r2, r3
 800b430:	d917      	bls.n	800b462 <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 800b432:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b436:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800b442:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b446:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	699a      	ldr	r2, [r3, #24]
 800b44e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b452:	1ad2      	subs	r2, r2, r3
 800b454:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b458:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	619a      	str	r2, [r3, #24]
 800b460:	e00e      	b.n	800b480 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 800b462:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b466:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	699b      	ldr	r3, [r3, #24]
 800b46e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800b472:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b476:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	2200      	movs	r2, #0
 800b47e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b480:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b484:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	785b      	ldrb	r3, [r3, #1]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d178      	bne.n	800b582 <USB_EPStartXfer+0x1420>
 800b490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b494:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b49e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4ac:	b29b      	uxth	r3, r3
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b4b4:	4413      	add	r3, r2
 800b4b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b4ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	00da      	lsls	r2, r3, #3
 800b4c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b4d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b4d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4da:	2b3e      	cmp	r3, #62	; 0x3e
 800b4dc:	d91d      	bls.n	800b51a <USB_EPStartXfer+0x13b8>
 800b4de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4e2:	095b      	lsrs	r3, r3, #5
 800b4e4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b4e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4ec:	f003 031f 	and.w	r3, r3, #31
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d104      	bne.n	800b4fe <USB_EPStartXfer+0x139c>
 800b4f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b4f8:	3b01      	subs	r3, #1
 800b4fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b4fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b502:	b29b      	uxth	r3, r3
 800b504:	029b      	lsls	r3, r3, #10
 800b506:	b29b      	uxth	r3, r3
 800b508:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b50c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b510:	b29a      	uxth	r2, r3
 800b512:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b516:	801a      	strh	r2, [r3, #0]
 800b518:	e064      	b.n	800b5e4 <USB_EPStartXfer+0x1482>
 800b51a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d116      	bne.n	800b550 <USB_EPStartXfer+0x13ee>
 800b522:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b526:	881b      	ldrh	r3, [r3, #0]
 800b528:	b29b      	uxth	r3, r3
 800b52a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b52e:	b29a      	uxth	r2, r3
 800b530:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b534:	801a      	strh	r2, [r3, #0]
 800b536:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b53a:	881b      	ldrh	r3, [r3, #0]
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b546:	b29a      	uxth	r2, r3
 800b548:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b54c:	801a      	strh	r2, [r3, #0]
 800b54e:	e049      	b.n	800b5e4 <USB_EPStartXfer+0x1482>
 800b550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b554:	085b      	lsrs	r3, r3, #1
 800b556:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b55a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b55e:	f003 0301 	and.w	r3, r3, #1
 800b562:	2b00      	cmp	r3, #0
 800b564:	d004      	beq.n	800b570 <USB_EPStartXfer+0x140e>
 800b566:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b56a:	3301      	adds	r3, #1
 800b56c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b574:	b29b      	uxth	r3, r3
 800b576:	029b      	lsls	r3, r3, #10
 800b578:	b29a      	uxth	r2, r3
 800b57a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b57e:	801a      	strh	r2, [r3, #0]
 800b580:	e030      	b.n	800b5e4 <USB_EPStartXfer+0x1482>
 800b582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b586:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	785b      	ldrb	r3, [r3, #1]
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d128      	bne.n	800b5e4 <USB_EPStartXfer+0x1482>
 800b592:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b596:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5ae:	b29b      	uxth	r3, r3
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b5b6:	4413      	add	r3, r2
 800b5b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b5bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	00da      	lsls	r2, r3, #3
 800b5ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b5ce:	4413      	add	r3, r2
 800b5d0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b5d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5dc:	b29a      	uxth	r2, r3
 800b5de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b5e2:	801a      	strh	r2, [r3, #0]
 800b5e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b5f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	785b      	ldrb	r3, [r3, #1]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d178      	bne.n	800b6f4 <USB_EPStartXfer+0x1592>
 800b602:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b606:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b614:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b61e:	b29b      	uxth	r3, r3
 800b620:	461a      	mov	r2, r3
 800b622:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b626:	4413      	add	r3, r2
 800b628:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b62c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b630:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	00da      	lsls	r2, r3, #3
 800b63a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b63e:	4413      	add	r3, r2
 800b640:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b644:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b648:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b64c:	2b3e      	cmp	r3, #62	; 0x3e
 800b64e:	d91d      	bls.n	800b68c <USB_EPStartXfer+0x152a>
 800b650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b654:	095b      	lsrs	r3, r3, #5
 800b656:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b65a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b65e:	f003 031f 	and.w	r3, r3, #31
 800b662:	2b00      	cmp	r3, #0
 800b664:	d104      	bne.n	800b670 <USB_EPStartXfer+0x150e>
 800b666:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b66a:	3b01      	subs	r3, #1
 800b66c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b670:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b674:	b29b      	uxth	r3, r3
 800b676:	029b      	lsls	r3, r3, #10
 800b678:	b29b      	uxth	r3, r3
 800b67a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b67e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b682:	b29a      	uxth	r2, r3
 800b684:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b688:	801a      	strh	r2, [r3, #0]
 800b68a:	e060      	b.n	800b74e <USB_EPStartXfer+0x15ec>
 800b68c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b690:	2b00      	cmp	r3, #0
 800b692:	d116      	bne.n	800b6c2 <USB_EPStartXfer+0x1560>
 800b694:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b698:	881b      	ldrh	r3, [r3, #0]
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b6a0:	b29a      	uxth	r2, r3
 800b6a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6a6:	801a      	strh	r2, [r3, #0]
 800b6a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6ac:	881b      	ldrh	r3, [r3, #0]
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6be:	801a      	strh	r2, [r3, #0]
 800b6c0:	e045      	b.n	800b74e <USB_EPStartXfer+0x15ec>
 800b6c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6c6:	085b      	lsrs	r3, r3, #1
 800b6c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b6cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6d0:	f003 0301 	and.w	r3, r3, #1
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d004      	beq.n	800b6e2 <USB_EPStartXfer+0x1580>
 800b6d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b6dc:	3301      	adds	r3, #1
 800b6de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b6e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	029b      	lsls	r3, r3, #10
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b6f0:	801a      	strh	r2, [r3, #0]
 800b6f2:	e02c      	b.n	800b74e <USB_EPStartXfer+0x15ec>
 800b6f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	785b      	ldrb	r3, [r3, #1]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d124      	bne.n	800b74e <USB_EPStartXfer+0x15ec>
 800b704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b708:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b712:	b29b      	uxth	r3, r3
 800b714:	461a      	mov	r2, r3
 800b716:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b71a:	4413      	add	r3, r2
 800b71c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b720:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b724:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	00da      	lsls	r2, r3, #3
 800b72e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b732:	4413      	add	r3, r2
 800b734:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b738:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b740:	b29a      	uxth	r2, r3
 800b742:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b746:	801a      	strh	r2, [r3, #0]
 800b748:	e001      	b.n	800b74e <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 800b74a:	2301      	movs	r3, #1
 800b74c:	e03a      	b.n	800b7c4 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b74e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b752:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b75c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	009b      	lsls	r3, r3, #2
 800b766:	4413      	add	r3, r2
 800b768:	881b      	ldrh	r3, [r3, #0]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b774:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b778:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b77c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b780:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b784:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b788:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b78c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800b790:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b794:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b79e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	781b      	ldrb	r3, [r3, #0]
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	441a      	add	r2, r3
 800b7aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800b7ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b7b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b7b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7be:	b29b      	uxth	r3, r3
 800b7c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b7c2:	2300      	movs	r3, #0
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}

0800b7ce <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b7ce:	b480      	push	{r7}
 800b7d0:	b085      	sub	sp, #20
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	6078      	str	r0, [r7, #4]
 800b7d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	785b      	ldrb	r3, [r3, #1]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d020      	beq.n	800b822 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b7e0:	687a      	ldr	r2, [r7, #4]
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	781b      	ldrb	r3, [r3, #0]
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	881b      	ldrh	r3, [r3, #0]
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b7f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b7f6:	81bb      	strh	r3, [r7, #12]
 800b7f8:	89bb      	ldrh	r3, [r7, #12]
 800b7fa:	f083 0310 	eor.w	r3, r3, #16
 800b7fe:	81bb      	strh	r3, [r7, #12]
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	009b      	lsls	r3, r3, #2
 800b808:	441a      	add	r2, r3
 800b80a:	89bb      	ldrh	r3, [r7, #12]
 800b80c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b810:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b814:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	8013      	strh	r3, [r2, #0]
 800b820:	e01f      	b.n	800b862 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4413      	add	r3, r2
 800b82c:	881b      	ldrh	r3, [r3, #0]
 800b82e:	b29b      	uxth	r3, r3
 800b830:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b834:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b838:	81fb      	strh	r3, [r7, #14]
 800b83a:	89fb      	ldrh	r3, [r7, #14]
 800b83c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b840:	81fb      	strh	r3, [r7, #14]
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	441a      	add	r2, r3
 800b84c:	89fb      	ldrh	r3, [r7, #14]
 800b84e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b852:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b856:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b85a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b85e:	b29b      	uxth	r3, r3
 800b860:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b862:	2300      	movs	r3, #0
}
 800b864:	4618      	mov	r0, r3
 800b866:	3714      	adds	r7, #20
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b870:	b480      	push	{r7}
 800b872:	b087      	sub	sp, #28
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	7b1b      	ldrb	r3, [r3, #12]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f040 809d 	bne.w	800b9be <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	785b      	ldrb	r3, [r3, #1]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d04c      	beq.n	800b926 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	4413      	add	r3, r2
 800b896:	881b      	ldrh	r3, [r3, #0]
 800b898:	823b      	strh	r3, [r7, #16]
 800b89a:	8a3b      	ldrh	r3, [r7, #16]
 800b89c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d01b      	beq.n	800b8dc <USB_EPClearStall+0x6c>
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	781b      	ldrb	r3, [r3, #0]
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	4413      	add	r3, r2
 800b8ae:	881b      	ldrh	r3, [r3, #0]
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8ba:	81fb      	strh	r3, [r7, #14]
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	781b      	ldrb	r3, [r3, #0]
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	441a      	add	r2, r3
 800b8c6:	89fb      	ldrh	r3, [r7, #14]
 800b8c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b8cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b8d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b8d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	78db      	ldrb	r3, [r3, #3]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d06c      	beq.n	800b9be <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	009b      	lsls	r3, r3, #2
 800b8ec:	4413      	add	r3, r2
 800b8ee:	881b      	ldrh	r3, [r3, #0]
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b8fa:	81bb      	strh	r3, [r7, #12]
 800b8fc:	89bb      	ldrh	r3, [r7, #12]
 800b8fe:	f083 0320 	eor.w	r3, r3, #32
 800b902:	81bb      	strh	r3, [r7, #12]
 800b904:	687a      	ldr	r2, [r7, #4]
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	441a      	add	r2, r3
 800b90e:	89bb      	ldrh	r3, [r7, #12]
 800b910:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b914:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b918:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b91c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b920:	b29b      	uxth	r3, r3
 800b922:	8013      	strh	r3, [r2, #0]
 800b924:	e04b      	b.n	800b9be <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	881b      	ldrh	r3, [r3, #0]
 800b932:	82fb      	strh	r3, [r7, #22]
 800b934:	8afb      	ldrh	r3, [r7, #22]
 800b936:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d01b      	beq.n	800b976 <USB_EPClearStall+0x106>
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	881b      	ldrh	r3, [r3, #0]
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b954:	82bb      	strh	r3, [r7, #20]
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	441a      	add	r2, r3
 800b960:	8abb      	ldrh	r3, [r7, #20]
 800b962:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b966:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b96a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b96e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b972:	b29b      	uxth	r3, r3
 800b974:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	b29b      	uxth	r3, r3
 800b984:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b98c:	827b      	strh	r3, [r7, #18]
 800b98e:	8a7b      	ldrh	r3, [r7, #18]
 800b990:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b994:	827b      	strh	r3, [r7, #18]
 800b996:	8a7b      	ldrh	r3, [r7, #18]
 800b998:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b99c:	827b      	strh	r3, [r7, #18]
 800b99e:	687a      	ldr	r2, [r7, #4]
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	441a      	add	r2, r3
 800b9a8:	8a7b      	ldrh	r3, [r7, #18]
 800b9aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b9be:	2300      	movs	r3, #0
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	371c      	adds	r7, #28
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr

0800b9cc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b083      	sub	sp, #12
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b9d8:	78fb      	ldrb	r3, [r7, #3]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d103      	bne.n	800b9e6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2280      	movs	r2, #128	; 0x80
 800b9e2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800b9e6:	2300      	movs	r3, #0
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	370c      	adds	r7, #12
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f2:	4770      	bx	lr

0800b9f4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b9f4:	b480      	push	{r7}
 800b9f6:	b083      	sub	sp, #12
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ba02:	b29b      	uxth	r3, r3
 800ba04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	370c      	adds	r7, #12
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba20:	4770      	bx	lr

0800ba22 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800ba22:	b480      	push	{r7}
 800ba24:	b085      	sub	sp, #20
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ba30:	b29b      	uxth	r3, r3
 800ba32:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ba34:	68fb      	ldr	r3, [r7, #12]
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3714      	adds	r7, #20
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr

0800ba42 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ba42:	b480      	push	{r7}
 800ba44:	b08d      	sub	sp, #52	; 0x34
 800ba46:	af00      	add	r7, sp, #0
 800ba48:	60f8      	str	r0, [r7, #12]
 800ba4a:	60b9      	str	r1, [r7, #8]
 800ba4c:	4611      	mov	r1, r2
 800ba4e:	461a      	mov	r2, r3
 800ba50:	460b      	mov	r3, r1
 800ba52:	80fb      	strh	r3, [r7, #6]
 800ba54:	4613      	mov	r3, r2
 800ba56:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ba58:	88bb      	ldrh	r3, [r7, #4]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	085b      	lsrs	r3, r3, #1
 800ba5e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ba68:	88fa      	ldrh	r2, [r7, #6]
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba72:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800ba74:	6a3b      	ldr	r3, [r7, #32]
 800ba76:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba78:	e01b      	b.n	800bab2 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800ba80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba82:	3301      	adds	r3, #1
 800ba84:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800ba86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba88:	781b      	ldrb	r3, [r3, #0]
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	021b      	lsls	r3, r3, #8
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	461a      	mov	r2, r3
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	4313      	orrs	r3, r2
 800ba96:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800baa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa2:	3302      	adds	r3, #2
 800baa4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800baa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa8:	3301      	adds	r3, #1
 800baaa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800baac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baae:	3b01      	subs	r3, #1
 800bab0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d1e0      	bne.n	800ba7a <USB_WritePMA+0x38>
  }
}
 800bab8:	bf00      	nop
 800baba:	bf00      	nop
 800babc:	3734      	adds	r7, #52	; 0x34
 800babe:	46bd      	mov	sp, r7
 800bac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac4:	4770      	bx	lr

0800bac6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bac6:	b480      	push	{r7}
 800bac8:	b08b      	sub	sp, #44	; 0x2c
 800baca:	af00      	add	r7, sp, #0
 800bacc:	60f8      	str	r0, [r7, #12]
 800bace:	60b9      	str	r1, [r7, #8]
 800bad0:	4611      	mov	r1, r2
 800bad2:	461a      	mov	r2, r3
 800bad4:	460b      	mov	r3, r1
 800bad6:	80fb      	strh	r3, [r7, #6]
 800bad8:	4613      	mov	r3, r2
 800bada:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800badc:	88bb      	ldrh	r3, [r7, #4]
 800bade:	085b      	lsrs	r3, r3, #1
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800baec:	88fa      	ldrh	r2, [r7, #6]
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	4413      	add	r3, r2
 800baf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800baf6:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800baf8:	69bb      	ldr	r3, [r7, #24]
 800bafa:	627b      	str	r3, [r7, #36]	; 0x24
 800bafc:	e018      	b.n	800bb30 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800bafe:	6a3b      	ldr	r3, [r7, #32]
 800bb00:	881b      	ldrh	r3, [r3, #0]
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bb06:	6a3b      	ldr	r3, [r7, #32]
 800bb08:	3302      	adds	r3, #2
 800bb0a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	b2da      	uxtb	r2, r3
 800bb10:	69fb      	ldr	r3, [r7, #28]
 800bb12:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bb14:	69fb      	ldr	r3, [r7, #28]
 800bb16:	3301      	adds	r3, #1
 800bb18:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	0a1b      	lsrs	r3, r3, #8
 800bb1e:	b2da      	uxtb	r2, r3
 800bb20:	69fb      	ldr	r3, [r7, #28]
 800bb22:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bb24:	69fb      	ldr	r3, [r7, #28]
 800bb26:	3301      	adds	r3, #1
 800bb28:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800bb2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb2c:	3b01      	subs	r3, #1
 800bb2e:	627b      	str	r3, [r7, #36]	; 0x24
 800bb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d1e3      	bne.n	800bafe <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800bb36:	88bb      	ldrh	r3, [r7, #4]
 800bb38:	f003 0301 	and.w	r3, r3, #1
 800bb3c:	b29b      	uxth	r3, r3
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d007      	beq.n	800bb52 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 800bb42:	6a3b      	ldr	r3, [r7, #32]
 800bb44:	881b      	ldrh	r3, [r3, #0]
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	b2da      	uxtb	r2, r3
 800bb4e:	69fb      	ldr	r3, [r7, #28]
 800bb50:	701a      	strb	r2, [r3, #0]
  }
}
 800bb52:	bf00      	nop
 800bb54:	372c      	adds	r7, #44	; 0x2c
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr

0800bb5e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb5e:	b580      	push	{r7, lr}
 800bb60:	b084      	sub	sp, #16
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	6078      	str	r0, [r7, #4]
 800bb66:	460b      	mov	r3, r1
 800bb68:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb6a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb6e:	f002 f933 	bl	800ddd8 <USBD_static_malloc>
 800bb72:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d105      	bne.n	800bb86 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800bb82:	2302      	movs	r3, #2
 800bb84:	e066      	b.n	800bc54 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	7c1b      	ldrb	r3, [r3, #16]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d119      	bne.n	800bbca <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb96:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	2181      	movs	r1, #129	; 0x81
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f001 ffbf 	bl	800db22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbae:	2202      	movs	r2, #2
 800bbb0:	2101      	movs	r1, #1
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f001 ffb5 	bl	800db22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2210      	movs	r2, #16
 800bbc4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800bbc8:	e016      	b.n	800bbf8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbca:	2340      	movs	r3, #64	; 0x40
 800bbcc:	2202      	movs	r2, #2
 800bbce:	2181      	movs	r1, #129	; 0x81
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f001 ffa6 	bl	800db22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbdc:	2340      	movs	r3, #64	; 0x40
 800bbde:	2202      	movs	r2, #2
 800bbe0:	2101      	movs	r1, #1
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f001 ff9d 	bl	800db22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2201      	movs	r2, #1
 800bbec:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2210      	movs	r2, #16
 800bbf4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bbf8:	2308      	movs	r3, #8
 800bbfa:	2203      	movs	r2, #3
 800bbfc:	2182      	movs	r1, #130	; 0x82
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f001 ff8f 	bl	800db22 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	2200      	movs	r2, #0
 800bc1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2200      	movs	r2, #0
 800bc22:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	7c1b      	ldrb	r3, [r3, #16]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d109      	bne.n	800bc42 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc34:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc38:	2101      	movs	r1, #1
 800bc3a:	6878      	ldr	r0, [r7, #4]
 800bc3c:	f002 f861 	bl	800dd02 <USBD_LL_PrepareReceive>
 800bc40:	e007      	b.n	800bc52 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc48:	2340      	movs	r3, #64	; 0x40
 800bc4a:	2101      	movs	r1, #1
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f002 f858 	bl	800dd02 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3710      	adds	r7, #16
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b082      	sub	sp, #8
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	460b      	mov	r3, r1
 800bc66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc68:	2181      	movs	r1, #129	; 0x81
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f001 ff7f 	bl	800db6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2200      	movs	r2, #0
 800bc74:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bc76:	2101      	movs	r1, #1
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f001 ff78 	bl	800db6e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2200      	movs	r2, #0
 800bc82:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc86:	2182      	movs	r1, #130	; 0x82
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f001 ff70 	bl	800db6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2200      	movs	r2, #0
 800bc92:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d00e      	beq.n	800bcc6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f002 f89b 	bl	800ddf4 <USBD_static_free>
    pdev->pClassData = NULL;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3708      	adds	r7, #8
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}

0800bcd0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b086      	sub	sp, #24
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bce0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bce2:	2300      	movs	r3, #0
 800bce4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bce6:	2300      	movs	r3, #0
 800bce8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcea:	2300      	movs	r3, #0
 800bcec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bcee:	693b      	ldr	r3, [r7, #16]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d101      	bne.n	800bcf8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	e0af      	b.n	800be58 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d03f      	beq.n	800bd84 <USBD_CDC_Setup+0xb4>
 800bd04:	2b20      	cmp	r3, #32
 800bd06:	f040 809f 	bne.w	800be48 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	88db      	ldrh	r3, [r3, #6]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d02e      	beq.n	800bd70 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	b25b      	sxtb	r3, r3
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	da16      	bge.n	800bd4a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd22:	689b      	ldr	r3, [r3, #8]
 800bd24:	683a      	ldr	r2, [r7, #0]
 800bd26:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800bd28:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd2a:	683a      	ldr	r2, [r7, #0]
 800bd2c:	88d2      	ldrh	r2, [r2, #6]
 800bd2e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	88db      	ldrh	r3, [r3, #6]
 800bd34:	2b07      	cmp	r3, #7
 800bd36:	bf28      	it	cs
 800bd38:	2307      	movcs	r3, #7
 800bd3a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	89fa      	ldrh	r2, [r7, #14]
 800bd40:	4619      	mov	r1, r3
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f001 faeb 	bl	800d31e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800bd48:	e085      	b.n	800be56 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	785a      	ldrb	r2, [r3, #1]
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	88db      	ldrh	r3, [r3, #6]
 800bd58:	b2da      	uxtb	r2, r3
 800bd5a:	693b      	ldr	r3, [r7, #16]
 800bd5c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bd60:	6939      	ldr	r1, [r7, #16]
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	88db      	ldrh	r3, [r3, #6]
 800bd66:	461a      	mov	r2, r3
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	f001 fb04 	bl	800d376 <USBD_CtlPrepareRx>
      break;
 800bd6e:	e072      	b.n	800be56 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	683a      	ldr	r2, [r7, #0]
 800bd7a:	7850      	ldrb	r0, [r2, #1]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	6839      	ldr	r1, [r7, #0]
 800bd80:	4798      	blx	r3
      break;
 800bd82:	e068      	b.n	800be56 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	785b      	ldrb	r3, [r3, #1]
 800bd88:	2b0b      	cmp	r3, #11
 800bd8a:	d852      	bhi.n	800be32 <USBD_CDC_Setup+0x162>
 800bd8c:	a201      	add	r2, pc, #4	; (adr r2, 800bd94 <USBD_CDC_Setup+0xc4>)
 800bd8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd92:	bf00      	nop
 800bd94:	0800bdc5 	.word	0x0800bdc5
 800bd98:	0800be41 	.word	0x0800be41
 800bd9c:	0800be33 	.word	0x0800be33
 800bda0:	0800be33 	.word	0x0800be33
 800bda4:	0800be33 	.word	0x0800be33
 800bda8:	0800be33 	.word	0x0800be33
 800bdac:	0800be33 	.word	0x0800be33
 800bdb0:	0800be33 	.word	0x0800be33
 800bdb4:	0800be33 	.word	0x0800be33
 800bdb8:	0800be33 	.word	0x0800be33
 800bdbc:	0800bdef 	.word	0x0800bdef
 800bdc0:	0800be19 	.word	0x0800be19
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	2b03      	cmp	r3, #3
 800bdce:	d107      	bne.n	800bde0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bdd0:	f107 030a 	add.w	r3, r7, #10
 800bdd4:	2202      	movs	r2, #2
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f001 faa0 	bl	800d31e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bdde:	e032      	b.n	800be46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bde0:	6839      	ldr	r1, [r7, #0]
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f001 fa2a 	bl	800d23c <USBD_CtlError>
            ret = USBD_FAIL;
 800bde8:	2303      	movs	r3, #3
 800bdea:	75fb      	strb	r3, [r7, #23]
          break;
 800bdec:	e02b      	b.n	800be46 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	2b03      	cmp	r3, #3
 800bdf8:	d107      	bne.n	800be0a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bdfa:	f107 030d 	add.w	r3, r7, #13
 800bdfe:	2201      	movs	r2, #1
 800be00:	4619      	mov	r1, r3
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f001 fa8b 	bl	800d31e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be08:	e01d      	b.n	800be46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800be0a:	6839      	ldr	r1, [r7, #0]
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f001 fa15 	bl	800d23c <USBD_CtlError>
            ret = USBD_FAIL;
 800be12:	2303      	movs	r3, #3
 800be14:	75fb      	strb	r3, [r7, #23]
          break;
 800be16:	e016      	b.n	800be46 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	2b03      	cmp	r3, #3
 800be22:	d00f      	beq.n	800be44 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800be24:	6839      	ldr	r1, [r7, #0]
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f001 fa08 	bl	800d23c <USBD_CtlError>
            ret = USBD_FAIL;
 800be2c:	2303      	movs	r3, #3
 800be2e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800be30:	e008      	b.n	800be44 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800be32:	6839      	ldr	r1, [r7, #0]
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f001 fa01 	bl	800d23c <USBD_CtlError>
          ret = USBD_FAIL;
 800be3a:	2303      	movs	r3, #3
 800be3c:	75fb      	strb	r3, [r7, #23]
          break;
 800be3e:	e002      	b.n	800be46 <USBD_CDC_Setup+0x176>
          break;
 800be40:	bf00      	nop
 800be42:	e008      	b.n	800be56 <USBD_CDC_Setup+0x186>
          break;
 800be44:	bf00      	nop
      }
      break;
 800be46:	e006      	b.n	800be56 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800be48:	6839      	ldr	r1, [r7, #0]
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f001 f9f6 	bl	800d23c <USBD_CtlError>
      ret = USBD_FAIL;
 800be50:	2303      	movs	r3, #3
 800be52:	75fb      	strb	r3, [r7, #23]
      break;
 800be54:	bf00      	nop
  }

  return (uint8_t)ret;
 800be56:	7dfb      	ldrb	r3, [r7, #23]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3718      	adds	r7, #24
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	460b      	mov	r3, r1
 800be6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d101      	bne.n	800be82 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be7e:	2303      	movs	r3, #3
 800be80:	e04f      	b.n	800bf22 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800be8a:	78fa      	ldrb	r2, [r7, #3]
 800be8c:	6879      	ldr	r1, [r7, #4]
 800be8e:	4613      	mov	r3, r2
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4413      	add	r3, r2
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	440b      	add	r3, r1
 800be98:	3318      	adds	r3, #24
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d029      	beq.n	800bef4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bea0:	78fa      	ldrb	r2, [r7, #3]
 800bea2:	6879      	ldr	r1, [r7, #4]
 800bea4:	4613      	mov	r3, r2
 800bea6:	009b      	lsls	r3, r3, #2
 800bea8:	4413      	add	r3, r2
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	440b      	add	r3, r1
 800beae:	3318      	adds	r3, #24
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	78f9      	ldrb	r1, [r7, #3]
 800beb4:	68f8      	ldr	r0, [r7, #12]
 800beb6:	460b      	mov	r3, r1
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	440b      	add	r3, r1
 800bebc:	00db      	lsls	r3, r3, #3
 800bebe:	4403      	add	r3, r0
 800bec0:	3338      	adds	r3, #56	; 0x38
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	fbb2 f1f3 	udiv	r1, r2, r3
 800bec8:	fb01 f303 	mul.w	r3, r1, r3
 800becc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d110      	bne.n	800bef4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800bed2:	78fa      	ldrb	r2, [r7, #3]
 800bed4:	6879      	ldr	r1, [r7, #4]
 800bed6:	4613      	mov	r3, r2
 800bed8:	009b      	lsls	r3, r3, #2
 800beda:	4413      	add	r3, r2
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	440b      	add	r3, r1
 800bee0:	3318      	adds	r3, #24
 800bee2:	2200      	movs	r2, #0
 800bee4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bee6:	78f9      	ldrb	r1, [r7, #3]
 800bee8:	2300      	movs	r3, #0
 800beea:	2200      	movs	r2, #0
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f001 fee7 	bl	800dcc0 <USBD_LL_Transmit>
 800bef2:	e015      	b.n	800bf20 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf02:	691b      	ldr	r3, [r3, #16]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d00b      	beq.n	800bf20 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf0e:	691b      	ldr	r3, [r3, #16]
 800bf10:	68ba      	ldr	r2, [r7, #8]
 800bf12:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bf16:	68ba      	ldr	r2, [r7, #8]
 800bf18:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bf1c:	78fa      	ldrb	r2, [r7, #3]
 800bf1e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3710      	adds	r7, #16
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}

0800bf2a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf2a:	b580      	push	{r7, lr}
 800bf2c:	b084      	sub	sp, #16
 800bf2e:	af00      	add	r7, sp, #0
 800bf30:	6078      	str	r0, [r7, #4]
 800bf32:	460b      	mov	r3, r1
 800bf34:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf3c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d101      	bne.n	800bf4c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bf48:	2303      	movs	r3, #3
 800bf4a:	e015      	b.n	800bf78 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf4c:	78fb      	ldrb	r3, [r7, #3]
 800bf4e:	4619      	mov	r1, r3
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f001 fef7 	bl	800dd44 <USBD_LL_GetRxDataSize>
 800bf56:	4602      	mov	r2, r0
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf64:	68db      	ldr	r3, [r3, #12]
 800bf66:	68fa      	ldr	r2, [r7, #12]
 800bf68:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf6c:	68fa      	ldr	r2, [r7, #12]
 800bf6e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf72:	4611      	mov	r1, r2
 800bf74:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bf76:	2300      	movs	r3, #0
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	3710      	adds	r7, #16
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd80      	pop	{r7, pc}

0800bf80 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b084      	sub	sp, #16
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf8e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d101      	bne.n	800bf9a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800bf96:	2303      	movs	r3, #3
 800bf98:	e01b      	b.n	800bfd2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d015      	beq.n	800bfd0 <USBD_CDC_EP0_RxReady+0x50>
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bfaa:	2bff      	cmp	r3, #255	; 0xff
 800bfac:	d010      	beq.n	800bfd0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	68fa      	ldr	r2, [r7, #12]
 800bfb8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bfbc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bfbe:	68fa      	ldr	r2, [r7, #12]
 800bfc0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bfc4:	b292      	uxth	r2, r2
 800bfc6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	22ff      	movs	r2, #255	; 0xff
 800bfcc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}
	...

0800bfdc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bfdc:	b480      	push	{r7}
 800bfde:	b083      	sub	sp, #12
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2243      	movs	r2, #67	; 0x43
 800bfe8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bfea:	4b03      	ldr	r3, [pc, #12]	; (800bff8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr
 800bff8:	20002768 	.word	0x20002768

0800bffc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bffc:	b480      	push	{r7}
 800bffe:	b083      	sub	sp, #12
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2243      	movs	r2, #67	; 0x43
 800c008:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c00a:	4b03      	ldr	r3, [pc, #12]	; (800c018 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	370c      	adds	r7, #12
 800c010:	46bd      	mov	sp, r7
 800c012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c016:	4770      	bx	lr
 800c018:	20002724 	.word	0x20002724

0800c01c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b083      	sub	sp, #12
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2243      	movs	r2, #67	; 0x43
 800c028:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c02a:	4b03      	ldr	r3, [pc, #12]	; (800c038 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c02c:	4618      	mov	r0, r3
 800c02e:	370c      	adds	r7, #12
 800c030:	46bd      	mov	sp, r7
 800c032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c036:	4770      	bx	lr
 800c038:	200027ac 	.word	0x200027ac

0800c03c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	220a      	movs	r2, #10
 800c048:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c04a:	4b03      	ldr	r3, [pc, #12]	; (800c058 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	370c      	adds	r7, #12
 800c050:	46bd      	mov	sp, r7
 800c052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c056:	4770      	bx	lr
 800c058:	200026e0 	.word	0x200026e0

0800c05c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d101      	bne.n	800c070 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c06c:	2303      	movs	r3, #3
 800c06e:	e004      	b.n	800c07a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	683a      	ldr	r2, [r7, #0]
 800c074:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	370c      	adds	r7, #12
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr

0800c086 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c086:	b480      	push	{r7}
 800c088:	b087      	sub	sp, #28
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	60f8      	str	r0, [r7, #12]
 800c08e:	60b9      	str	r1, [r7, #8]
 800c090:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c098:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d101      	bne.n	800c0a4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c0a0:	2303      	movs	r3, #3
 800c0a2:	e008      	b.n	800c0b6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	68ba      	ldr	r2, [r7, #8]
 800c0a8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c0b4:	2300      	movs	r3, #0
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	371c      	adds	r7, #28
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr

0800c0c2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c0c2:	b480      	push	{r7}
 800c0c4:	b085      	sub	sp, #20
 800c0c6:	af00      	add	r7, sp, #0
 800c0c8:	6078      	str	r0, [r7, #4]
 800c0ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c0d2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d101      	bne.n	800c0de <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c0da:	2303      	movs	r3, #3
 800c0dc:	e004      	b.n	800c0e8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	683a      	ldr	r2, [r7, #0]
 800c0e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c0e6:	2300      	movs	r3, #0
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3714      	adds	r7, #20
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f2:	4770      	bx	lr

0800c0f4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b084      	sub	sp, #16
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c102:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c104:	2301      	movs	r3, #1
 800c106:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d101      	bne.n	800c116 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c112:	2303      	movs	r3, #3
 800c114:	e01a      	b.n	800c14c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d114      	bne.n	800c14a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	2201      	movs	r2, #1
 800c124:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c13e:	2181      	movs	r1, #129	; 0x81
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f001 fdbd 	bl	800dcc0 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c146:	2300      	movs	r3, #0
 800c148:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c14a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	3710      	adds	r7, #16
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}

0800c154 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c162:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d101      	bne.n	800c172 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c16e:	2303      	movs	r3, #3
 800c170:	e016      	b.n	800c1a0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	7c1b      	ldrb	r3, [r3, #16]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d109      	bne.n	800c18e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c180:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c184:	2101      	movs	r1, #1
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f001 fdbb 	bl	800dd02 <USBD_LL_PrepareReceive>
 800c18c:	e007      	b.n	800c19e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c194:	2340      	movs	r3, #64	; 0x40
 800c196:	2101      	movs	r1, #1
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f001 fdb2 	bl	800dd02 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c19e:	2300      	movs	r3, #0
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3710      	adds	r7, #16
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b086      	sub	sp, #24
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d10a      	bne.n	800c1d2 <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800c1bc:	4817      	ldr	r0, [pc, #92]	; (800c21c <USBD_Init+0x74>)
 800c1be:	f002 faff 	bl	800e7c0 <iprintf>
 800c1c2:	4817      	ldr	r0, [pc, #92]	; (800c220 <USBD_Init+0x78>)
 800c1c4:	f002 fafc 	bl	800e7c0 <iprintf>
 800c1c8:	200a      	movs	r0, #10
 800c1ca:	f002 fb11 	bl	800e7f0 <putchar>
#endif
    return USBD_FAIL;
 800c1ce:	2303      	movs	r3, #3
 800c1d0:	e01f      	b.n	800c212 <USBD_Init+0x6a>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d003      	beq.n	800c1f8 <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	68ba      	ldr	r2, [r7, #8]
 800c1f4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	79fa      	ldrb	r2, [r7, #7]
 800c204:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c206:	68f8      	ldr	r0, [r7, #12]
 800c208:	f001 fc10 	bl	800da2c <USBD_LL_Init>
 800c20c:	4603      	mov	r3, r0
 800c20e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c210:	7dfb      	ldrb	r3, [r7, #23]
}
 800c212:	4618      	mov	r0, r3
 800c214:	3718      	adds	r7, #24
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
 800c21a:	bf00      	nop
 800c21c:	08010a64 	.word	0x08010a64
 800c220:	08010a6c 	.word	0x08010a6c

0800c224 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b084      	sub	sp, #16
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c22e:	2300      	movs	r3, #0
 800c230:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d10a      	bne.n	800c24e <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800c238:	4812      	ldr	r0, [pc, #72]	; (800c284 <USBD_RegisterClass+0x60>)
 800c23a:	f002 fac1 	bl	800e7c0 <iprintf>
 800c23e:	4812      	ldr	r0, [pc, #72]	; (800c288 <USBD_RegisterClass+0x64>)
 800c240:	f002 fabe 	bl	800e7c0 <iprintf>
 800c244:	200a      	movs	r0, #10
 800c246:	f002 fad3 	bl	800e7f0 <putchar>
#endif
    return USBD_FAIL;
 800c24a:	2303      	movs	r3, #3
 800c24c:	e016      	b.n	800c27c <USBD_RegisterClass+0x58>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	683a      	ldr	r2, [r7, #0]
 800c252:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c25c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00b      	beq.n	800c27a <USBD_RegisterClass+0x56>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c26a:	f107 020e 	add.w	r2, r7, #14
 800c26e:	4610      	mov	r0, r2
 800c270:	4798      	blx	r3
 800c272:	4602      	mov	r2, r0
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3710      	adds	r7, #16
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}
 800c284:	08010a64 	.word	0x08010a64
 800c288:	08010a84 	.word	0x08010a84

0800c28c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f001 fc29 	bl	800daec <USBD_LL_Start>
 800c29a:	4603      	mov	r3, r0
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3708      	adds	r7, #8
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}

0800c2a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b083      	sub	sp, #12
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c2ac:	2300      	movs	r3, #0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	370c      	adds	r7, #12
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr

0800c2ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b084      	sub	sp, #16
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d009      	beq.n	800c2e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	78fa      	ldrb	r2, [r7, #3]
 800c2de:	4611      	mov	r1, r2
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	4798      	blx	r3
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c2e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3710      	adds	r7, #16
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b082      	sub	sp, #8
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c304:	2b00      	cmp	r3, #0
 800c306:	d007      	beq.n	800c318 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c30e:	685b      	ldr	r3, [r3, #4]
 800c310:	78fa      	ldrb	r2, [r7, #3]
 800c312:	4611      	mov	r1, r2
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	4798      	blx	r3
  }

  return USBD_OK;
 800c318:	2300      	movs	r3, #0
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3708      	adds	r7, #8
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}

0800c322 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c322:	b580      	push	{r7, lr}
 800c324:	b084      	sub	sp, #16
 800c326:	af00      	add	r7, sp, #0
 800c328:	6078      	str	r0, [r7, #4]
 800c32a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c332:	6839      	ldr	r1, [r7, #0]
 800c334:	4618      	mov	r0, r3
 800c336:	f000 ff47 	bl	800d1c8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2201      	movs	r2, #1
 800c33e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c348:	461a      	mov	r2, r3
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c356:	f003 031f 	and.w	r3, r3, #31
 800c35a:	2b02      	cmp	r3, #2
 800c35c:	d01a      	beq.n	800c394 <USBD_LL_SetupStage+0x72>
 800c35e:	2b02      	cmp	r3, #2
 800c360:	d822      	bhi.n	800c3a8 <USBD_LL_SetupStage+0x86>
 800c362:	2b00      	cmp	r3, #0
 800c364:	d002      	beq.n	800c36c <USBD_LL_SetupStage+0x4a>
 800c366:	2b01      	cmp	r3, #1
 800c368:	d00a      	beq.n	800c380 <USBD_LL_SetupStage+0x5e>
 800c36a:	e01d      	b.n	800c3a8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c372:	4619      	mov	r1, r3
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 f9ef 	bl	800c758 <USBD_StdDevReq>
 800c37a:	4603      	mov	r3, r0
 800c37c:	73fb      	strb	r3, [r7, #15]
      break;
 800c37e:	e020      	b.n	800c3c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c386:	4619      	mov	r1, r3
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 fa53 	bl	800c834 <USBD_StdItfReq>
 800c38e:	4603      	mov	r3, r0
 800c390:	73fb      	strb	r3, [r7, #15]
      break;
 800c392:	e016      	b.n	800c3c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c39a:	4619      	mov	r1, r3
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f000 fa92 	bl	800c8c6 <USBD_StdEPReq>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	73fb      	strb	r3, [r7, #15]
      break;
 800c3a6:	e00c      	b.n	800c3c2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c3ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c3b2:	b2db      	uxtb	r3, r3
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f001 fbf8 	bl	800dbac <USBD_LL_StallEP>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	73fb      	strb	r3, [r7, #15]
      break;
 800c3c0:	bf00      	nop
  }

  return ret;
 800c3c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3710      	adds	r7, #16
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b086      	sub	sp, #24
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	607a      	str	r2, [r7, #4]
 800c3d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c3da:	7afb      	ldrb	r3, [r7, #11]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d138      	bne.n	800c452 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c3e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3ee:	2b03      	cmp	r3, #3
 800c3f0:	d14a      	bne.n	800c488 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	689a      	ldr	r2, [r3, #8]
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d913      	bls.n	800c426 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	689a      	ldr	r2, [r3, #8]
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	68db      	ldr	r3, [r3, #12]
 800c406:	1ad2      	subs	r2, r2, r3
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c40c:	693b      	ldr	r3, [r7, #16]
 800c40e:	68da      	ldr	r2, [r3, #12]
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	689b      	ldr	r3, [r3, #8]
 800c414:	4293      	cmp	r3, r2
 800c416:	bf28      	it	cs
 800c418:	4613      	movcs	r3, r2
 800c41a:	461a      	mov	r2, r3
 800c41c:	6879      	ldr	r1, [r7, #4]
 800c41e:	68f8      	ldr	r0, [r7, #12]
 800c420:	f000 ffc6 	bl	800d3b0 <USBD_CtlContinueRx>
 800c424:	e030      	b.n	800c488 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c42c:	b2db      	uxtb	r3, r3
 800c42e:	2b03      	cmp	r3, #3
 800c430:	d10b      	bne.n	800c44a <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d005      	beq.n	800c44a <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c444:	691b      	ldr	r3, [r3, #16]
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f000 ffc1 	bl	800d3d2 <USBD_CtlSendStatus>
 800c450:	e01a      	b.n	800c488 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	2b03      	cmp	r3, #3
 800c45c:	d114      	bne.n	800c488 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c464:	699b      	ldr	r3, [r3, #24]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d00e      	beq.n	800c488 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c470:	699b      	ldr	r3, [r3, #24]
 800c472:	7afa      	ldrb	r2, [r7, #11]
 800c474:	4611      	mov	r1, r2
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	4798      	blx	r3
 800c47a:	4603      	mov	r3, r0
 800c47c:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c47e:	7dfb      	ldrb	r3, [r7, #23]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d001      	beq.n	800c488 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c484:	7dfb      	ldrb	r3, [r7, #23]
 800c486:	e000      	b.n	800c48a <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3718      	adds	r7, #24
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}

0800c492 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b086      	sub	sp, #24
 800c496:	af00      	add	r7, sp, #0
 800c498:	60f8      	str	r0, [r7, #12]
 800c49a:	460b      	mov	r3, r1
 800c49c:	607a      	str	r2, [r7, #4]
 800c49e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c4a0:	7afb      	ldrb	r3, [r7, #11]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d16b      	bne.n	800c57e <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	3314      	adds	r3, #20
 800c4aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c4b2:	2b02      	cmp	r3, #2
 800c4b4:	d156      	bne.n	800c564 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	689a      	ldr	r2, [r3, #8]
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d914      	bls.n	800c4ec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	689a      	ldr	r2, [r3, #8]
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	68db      	ldr	r3, [r3, #12]
 800c4ca:	1ad2      	subs	r2, r2, r3
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	689b      	ldr	r3, [r3, #8]
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	6879      	ldr	r1, [r7, #4]
 800c4d8:	68f8      	ldr	r0, [r7, #12]
 800c4da:	f000 ff3b 	bl	800d354 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c4de:	2300      	movs	r3, #0
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	68f8      	ldr	r0, [r7, #12]
 800c4e6:	f001 fc0c 	bl	800dd02 <USBD_LL_PrepareReceive>
 800c4ea:	e03b      	b.n	800c564 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	68da      	ldr	r2, [r3, #12]
 800c4f0:	693b      	ldr	r3, [r7, #16]
 800c4f2:	689b      	ldr	r3, [r3, #8]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d11c      	bne.n	800c532 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c500:	429a      	cmp	r2, r3
 800c502:	d316      	bcc.n	800c532 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	685a      	ldr	r2, [r3, #4]
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c50e:	429a      	cmp	r2, r3
 800c510:	d20f      	bcs.n	800c532 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c512:	2200      	movs	r2, #0
 800c514:	2100      	movs	r1, #0
 800c516:	68f8      	ldr	r0, [r7, #12]
 800c518:	f000 ff1c 	bl	800d354 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2200      	movs	r2, #0
 800c520:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c524:	2300      	movs	r3, #0
 800c526:	2200      	movs	r2, #0
 800c528:	2100      	movs	r1, #0
 800c52a:	68f8      	ldr	r0, [r7, #12]
 800c52c:	f001 fbe9 	bl	800dd02 <USBD_LL_PrepareReceive>
 800c530:	e018      	b.n	800c564 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c538:	b2db      	uxtb	r3, r3
 800c53a:	2b03      	cmp	r3, #3
 800c53c:	d10b      	bne.n	800c556 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c544:	68db      	ldr	r3, [r3, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d005      	beq.n	800c556 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	68f8      	ldr	r0, [r7, #12]
 800c554:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c556:	2180      	movs	r1, #128	; 0x80
 800c558:	68f8      	ldr	r0, [r7, #12]
 800c55a:	f001 fb27 	bl	800dbac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c55e:	68f8      	ldr	r0, [r7, #12]
 800c560:	f000 ff4a 	bl	800d3f8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	d122      	bne.n	800c5b4 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c56e:	68f8      	ldr	r0, [r7, #12]
 800c570:	f7ff fe98 	bl	800c2a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2200      	movs	r2, #0
 800c578:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c57c:	e01a      	b.n	800c5b4 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c584:	b2db      	uxtb	r3, r3
 800c586:	2b03      	cmp	r3, #3
 800c588:	d114      	bne.n	800c5b4 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c590:	695b      	ldr	r3, [r3, #20]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d00e      	beq.n	800c5b4 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c59c:	695b      	ldr	r3, [r3, #20]
 800c59e:	7afa      	ldrb	r2, [r7, #11]
 800c5a0:	4611      	mov	r1, r2
 800c5a2:	68f8      	ldr	r0, [r7, #12]
 800c5a4:	4798      	blx	r3
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c5aa:	7dfb      	ldrb	r3, [r7, #23]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d001      	beq.n	800c5b4 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c5b0:	7dfb      	ldrb	r3, [r7, #23]
 800c5b2:	e000      	b.n	800c5b6 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c5b4:	2300      	movs	r3, #0
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3718      	adds	r7, #24
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}

0800c5be <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c5be:	b580      	push	{r7, lr}
 800c5c0:	b082      	sub	sp, #8
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2201      	movs	r2, #1
 800c5ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d101      	bne.n	800c5f2 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	e02f      	b.n	800c652 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d00f      	beq.n	800c61c <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c602:	685b      	ldr	r3, [r3, #4]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d009      	beq.n	800c61c <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c60e:	685b      	ldr	r3, [r3, #4]
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	6852      	ldr	r2, [r2, #4]
 800c614:	b2d2      	uxtb	r2, r2
 800c616:	4611      	mov	r1, r2
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c61c:	2340      	movs	r3, #64	; 0x40
 800c61e:	2200      	movs	r2, #0
 800c620:	2100      	movs	r1, #0
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f001 fa7d 	bl	800db22 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2240      	movs	r2, #64	; 0x40
 800c634:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c638:	2340      	movs	r3, #64	; 0x40
 800c63a:	2200      	movs	r2, #0
 800c63c:	2180      	movs	r1, #128	; 0x80
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f001 fa6f 	bl	800db22 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2201      	movs	r2, #1
 800c648:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2240      	movs	r2, #64	; 0x40
 800c64e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c650:	2300      	movs	r3, #0
}
 800c652:	4618      	mov	r0, r3
 800c654:	3708      	adds	r7, #8
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}

0800c65a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c65a:	b480      	push	{r7}
 800c65c:	b083      	sub	sp, #12
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
 800c662:	460b      	mov	r3, r1
 800c664:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	78fa      	ldrb	r2, [r7, #3]
 800c66a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	370c      	adds	r7, #12
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr

0800c67a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c67a:	b480      	push	{r7}
 800c67c:	b083      	sub	sp, #12
 800c67e:	af00      	add	r7, sp, #0
 800c680:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c688:	b2da      	uxtb	r2, r3
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2204      	movs	r2, #4
 800c694:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	370c      	adds	r7, #12
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr

0800c6a6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c6a6:	b480      	push	{r7}
 800c6a8:	b083      	sub	sp, #12
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6b4:	b2db      	uxtb	r3, r3
 800c6b6:	2b04      	cmp	r3, #4
 800c6b8:	d106      	bne.n	800c6c8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c6c0:	b2da      	uxtb	r2, r3
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	370c      	adds	r7, #12
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d4:	4770      	bx	lr

0800c6d6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c6d6:	b580      	push	{r7, lr}
 800c6d8:	b082      	sub	sp, #8
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d101      	bne.n	800c6ec <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c6e8:	2303      	movs	r3, #3
 800c6ea:	e012      	b.n	800c712 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6f2:	b2db      	uxtb	r3, r3
 800c6f4:	2b03      	cmp	r3, #3
 800c6f6:	d10b      	bne.n	800c710 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6fe:	69db      	ldr	r3, [r3, #28]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d005      	beq.n	800c710 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c70a:	69db      	ldr	r3, [r3, #28]
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c710:	2300      	movs	r3, #0
}
 800c712:	4618      	mov	r0, r3
 800c714:	3708      	adds	r7, #8
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}

0800c71a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c71a:	b480      	push	{r7}
 800c71c:	b087      	sub	sp, #28
 800c71e:	af00      	add	r7, sp, #0
 800c720:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	781b      	ldrb	r3, [r3, #0]
 800c72a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	3301      	adds	r3, #1
 800c730:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c738:	8a3b      	ldrh	r3, [r7, #16]
 800c73a:	021b      	lsls	r3, r3, #8
 800c73c:	b21a      	sxth	r2, r3
 800c73e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c742:	4313      	orrs	r3, r2
 800c744:	b21b      	sxth	r3, r3
 800c746:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c748:	89fb      	ldrh	r3, [r7, #14]
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	371c      	adds	r7, #28
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr
	...

0800c758 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c76e:	2b40      	cmp	r3, #64	; 0x40
 800c770:	d005      	beq.n	800c77e <USBD_StdDevReq+0x26>
 800c772:	2b40      	cmp	r3, #64	; 0x40
 800c774:	d853      	bhi.n	800c81e <USBD_StdDevReq+0xc6>
 800c776:	2b00      	cmp	r3, #0
 800c778:	d00b      	beq.n	800c792 <USBD_StdDevReq+0x3a>
 800c77a:	2b20      	cmp	r3, #32
 800c77c:	d14f      	bne.n	800c81e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	6839      	ldr	r1, [r7, #0]
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	4798      	blx	r3
 800c78c:	4603      	mov	r3, r0
 800c78e:	73fb      	strb	r3, [r7, #15]
      break;
 800c790:	e04a      	b.n	800c828 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	785b      	ldrb	r3, [r3, #1]
 800c796:	2b09      	cmp	r3, #9
 800c798:	d83b      	bhi.n	800c812 <USBD_StdDevReq+0xba>
 800c79a:	a201      	add	r2, pc, #4	; (adr r2, 800c7a0 <USBD_StdDevReq+0x48>)
 800c79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7a0:	0800c7f5 	.word	0x0800c7f5
 800c7a4:	0800c809 	.word	0x0800c809
 800c7a8:	0800c813 	.word	0x0800c813
 800c7ac:	0800c7ff 	.word	0x0800c7ff
 800c7b0:	0800c813 	.word	0x0800c813
 800c7b4:	0800c7d3 	.word	0x0800c7d3
 800c7b8:	0800c7c9 	.word	0x0800c7c9
 800c7bc:	0800c813 	.word	0x0800c813
 800c7c0:	0800c7eb 	.word	0x0800c7eb
 800c7c4:	0800c7dd 	.word	0x0800c7dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c7c8:	6839      	ldr	r1, [r7, #0]
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 f9de 	bl	800cb8c <USBD_GetDescriptor>
          break;
 800c7d0:	e024      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c7d2:	6839      	ldr	r1, [r7, #0]
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 fb6d 	bl	800ceb4 <USBD_SetAddress>
          break;
 800c7da:	e01f      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c7dc:	6839      	ldr	r1, [r7, #0]
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 fbac 	bl	800cf3c <USBD_SetConfig>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	73fb      	strb	r3, [r7, #15]
          break;
 800c7e8:	e018      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c7ea:	6839      	ldr	r1, [r7, #0]
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f000 fc4b 	bl	800d088 <USBD_GetConfig>
          break;
 800c7f2:	e013      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c7f4:	6839      	ldr	r1, [r7, #0]
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f000 fc7c 	bl	800d0f4 <USBD_GetStatus>
          break;
 800c7fc:	e00e      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c7fe:	6839      	ldr	r1, [r7, #0]
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	f000 fcab 	bl	800d15c <USBD_SetFeature>
          break;
 800c806:	e009      	b.n	800c81c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c808:	6839      	ldr	r1, [r7, #0]
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	f000 fcba 	bl	800d184 <USBD_ClrFeature>
          break;
 800c810:	e004      	b.n	800c81c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c812:	6839      	ldr	r1, [r7, #0]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 fd11 	bl	800d23c <USBD_CtlError>
          break;
 800c81a:	bf00      	nop
      }
      break;
 800c81c:	e004      	b.n	800c828 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c81e:	6839      	ldr	r1, [r7, #0]
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f000 fd0b 	bl	800d23c <USBD_CtlError>
      break;
 800c826:	bf00      	nop
  }

  return ret;
 800c828:	7bfb      	ldrb	r3, [r7, #15]
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3710      	adds	r7, #16
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop

0800c834 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b084      	sub	sp, #16
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
 800c83c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c83e:	2300      	movs	r3, #0
 800c840:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c84a:	2b40      	cmp	r3, #64	; 0x40
 800c84c:	d005      	beq.n	800c85a <USBD_StdItfReq+0x26>
 800c84e:	2b40      	cmp	r3, #64	; 0x40
 800c850:	d82f      	bhi.n	800c8b2 <USBD_StdItfReq+0x7e>
 800c852:	2b00      	cmp	r3, #0
 800c854:	d001      	beq.n	800c85a <USBD_StdItfReq+0x26>
 800c856:	2b20      	cmp	r3, #32
 800c858:	d12b      	bne.n	800c8b2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c860:	b2db      	uxtb	r3, r3
 800c862:	3b01      	subs	r3, #1
 800c864:	2b02      	cmp	r3, #2
 800c866:	d81d      	bhi.n	800c8a4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	889b      	ldrh	r3, [r3, #4]
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	2b01      	cmp	r3, #1
 800c870:	d813      	bhi.n	800c89a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c878:	689b      	ldr	r3, [r3, #8]
 800c87a:	6839      	ldr	r1, [r7, #0]
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	4798      	blx	r3
 800c880:	4603      	mov	r3, r0
 800c882:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	88db      	ldrh	r3, [r3, #6]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d110      	bne.n	800c8ae <USBD_StdItfReq+0x7a>
 800c88c:	7bfb      	ldrb	r3, [r7, #15]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d10d      	bne.n	800c8ae <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f000 fd9d 	bl	800d3d2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c898:	e009      	b.n	800c8ae <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c89a:	6839      	ldr	r1, [r7, #0]
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 fccd 	bl	800d23c <USBD_CtlError>
          break;
 800c8a2:	e004      	b.n	800c8ae <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fcc8 	bl	800d23c <USBD_CtlError>
          break;
 800c8ac:	e000      	b.n	800c8b0 <USBD_StdItfReq+0x7c>
          break;
 800c8ae:	bf00      	nop
      }
      break;
 800c8b0:	e004      	b.n	800c8bc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 fcc1 	bl	800d23c <USBD_CtlError>
      break;
 800c8ba:	bf00      	nop
  }

  return ret;
 800c8bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b084      	sub	sp, #16
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	6078      	str	r0, [r7, #4]
 800c8ce:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	889b      	ldrh	r3, [r3, #4]
 800c8d8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	781b      	ldrb	r3, [r3, #0]
 800c8de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c8e2:	2b40      	cmp	r3, #64	; 0x40
 800c8e4:	d007      	beq.n	800c8f6 <USBD_StdEPReq+0x30>
 800c8e6:	2b40      	cmp	r3, #64	; 0x40
 800c8e8:	f200 8145 	bhi.w	800cb76 <USBD_StdEPReq+0x2b0>
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d00c      	beq.n	800c90a <USBD_StdEPReq+0x44>
 800c8f0:	2b20      	cmp	r3, #32
 800c8f2:	f040 8140 	bne.w	800cb76 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8fc:	689b      	ldr	r3, [r3, #8]
 800c8fe:	6839      	ldr	r1, [r7, #0]
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	4798      	blx	r3
 800c904:	4603      	mov	r3, r0
 800c906:	73fb      	strb	r3, [r7, #15]
      break;
 800c908:	e13a      	b.n	800cb80 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	785b      	ldrb	r3, [r3, #1]
 800c90e:	2b03      	cmp	r3, #3
 800c910:	d007      	beq.n	800c922 <USBD_StdEPReq+0x5c>
 800c912:	2b03      	cmp	r3, #3
 800c914:	f300 8129 	bgt.w	800cb6a <USBD_StdEPReq+0x2a4>
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d07f      	beq.n	800ca1c <USBD_StdEPReq+0x156>
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	d03c      	beq.n	800c99a <USBD_StdEPReq+0xd4>
 800c920:	e123      	b.n	800cb6a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c928:	b2db      	uxtb	r3, r3
 800c92a:	2b02      	cmp	r3, #2
 800c92c:	d002      	beq.n	800c934 <USBD_StdEPReq+0x6e>
 800c92e:	2b03      	cmp	r3, #3
 800c930:	d016      	beq.n	800c960 <USBD_StdEPReq+0x9a>
 800c932:	e02c      	b.n	800c98e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c934:	7bbb      	ldrb	r3, [r7, #14]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d00d      	beq.n	800c956 <USBD_StdEPReq+0x90>
 800c93a:	7bbb      	ldrb	r3, [r7, #14]
 800c93c:	2b80      	cmp	r3, #128	; 0x80
 800c93e:	d00a      	beq.n	800c956 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c940:	7bbb      	ldrb	r3, [r7, #14]
 800c942:	4619      	mov	r1, r3
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f001 f931 	bl	800dbac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c94a:	2180      	movs	r1, #128	; 0x80
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f001 f92d 	bl	800dbac <USBD_LL_StallEP>
 800c952:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c954:	e020      	b.n	800c998 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c956:	6839      	ldr	r1, [r7, #0]
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f000 fc6f 	bl	800d23c <USBD_CtlError>
              break;
 800c95e:	e01b      	b.n	800c998 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	885b      	ldrh	r3, [r3, #2]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d10e      	bne.n	800c986 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c968:	7bbb      	ldrb	r3, [r7, #14]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d00b      	beq.n	800c986 <USBD_StdEPReq+0xc0>
 800c96e:	7bbb      	ldrb	r3, [r7, #14]
 800c970:	2b80      	cmp	r3, #128	; 0x80
 800c972:	d008      	beq.n	800c986 <USBD_StdEPReq+0xc0>
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	88db      	ldrh	r3, [r3, #6]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d104      	bne.n	800c986 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c97c:	7bbb      	ldrb	r3, [r7, #14]
 800c97e:	4619      	mov	r1, r3
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f001 f913 	bl	800dbac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fd23 	bl	800d3d2 <USBD_CtlSendStatus>

              break;
 800c98c:	e004      	b.n	800c998 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c98e:	6839      	ldr	r1, [r7, #0]
 800c990:	6878      	ldr	r0, [r7, #4]
 800c992:	f000 fc53 	bl	800d23c <USBD_CtlError>
              break;
 800c996:	bf00      	nop
          }
          break;
 800c998:	e0ec      	b.n	800cb74 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d002      	beq.n	800c9ac <USBD_StdEPReq+0xe6>
 800c9a6:	2b03      	cmp	r3, #3
 800c9a8:	d016      	beq.n	800c9d8 <USBD_StdEPReq+0x112>
 800c9aa:	e030      	b.n	800ca0e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9ac:	7bbb      	ldrb	r3, [r7, #14]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d00d      	beq.n	800c9ce <USBD_StdEPReq+0x108>
 800c9b2:	7bbb      	ldrb	r3, [r7, #14]
 800c9b4:	2b80      	cmp	r3, #128	; 0x80
 800c9b6:	d00a      	beq.n	800c9ce <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9b8:	7bbb      	ldrb	r3, [r7, #14]
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f001 f8f5 	bl	800dbac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9c2:	2180      	movs	r1, #128	; 0x80
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f001 f8f1 	bl	800dbac <USBD_LL_StallEP>
 800c9ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c9cc:	e025      	b.n	800ca1a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c9ce:	6839      	ldr	r1, [r7, #0]
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f000 fc33 	bl	800d23c <USBD_CtlError>
              break;
 800c9d6:	e020      	b.n	800ca1a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	885b      	ldrh	r3, [r3, #2]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d11b      	bne.n	800ca18 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c9e0:	7bbb      	ldrb	r3, [r7, #14]
 800c9e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d004      	beq.n	800c9f4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c9ea:	7bbb      	ldrb	r3, [r7, #14]
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f001 f8fb 	bl	800dbea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 fcec 	bl	800d3d2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca00:	689b      	ldr	r3, [r3, #8]
 800ca02:	6839      	ldr	r1, [r7, #0]
 800ca04:	6878      	ldr	r0, [r7, #4]
 800ca06:	4798      	blx	r3
 800ca08:	4603      	mov	r3, r0
 800ca0a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ca0c:	e004      	b.n	800ca18 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ca0e:	6839      	ldr	r1, [r7, #0]
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f000 fc13 	bl	800d23c <USBD_CtlError>
              break;
 800ca16:	e000      	b.n	800ca1a <USBD_StdEPReq+0x154>
              break;
 800ca18:	bf00      	nop
          }
          break;
 800ca1a:	e0ab      	b.n	800cb74 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	2b02      	cmp	r3, #2
 800ca26:	d002      	beq.n	800ca2e <USBD_StdEPReq+0x168>
 800ca28:	2b03      	cmp	r3, #3
 800ca2a:	d032      	beq.n	800ca92 <USBD_StdEPReq+0x1cc>
 800ca2c:	e097      	b.n	800cb5e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ca2e:	7bbb      	ldrb	r3, [r7, #14]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d007      	beq.n	800ca44 <USBD_StdEPReq+0x17e>
 800ca34:	7bbb      	ldrb	r3, [r7, #14]
 800ca36:	2b80      	cmp	r3, #128	; 0x80
 800ca38:	d004      	beq.n	800ca44 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 fbfd 	bl	800d23c <USBD_CtlError>
                break;
 800ca42:	e091      	b.n	800cb68 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	da0b      	bge.n	800ca64 <USBD_StdEPReq+0x19e>
 800ca4c:	7bbb      	ldrb	r3, [r7, #14]
 800ca4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca52:	4613      	mov	r3, r2
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	3310      	adds	r3, #16
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	4413      	add	r3, r2
 800ca60:	3304      	adds	r3, #4
 800ca62:	e00b      	b.n	800ca7c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca64:	7bbb      	ldrb	r3, [r7, #14]
 800ca66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca6a:	4613      	mov	r3, r2
 800ca6c:	009b      	lsls	r3, r3, #2
 800ca6e:	4413      	add	r3, r2
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	4413      	add	r3, r2
 800ca7a:	3304      	adds	r3, #4
 800ca7c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	2200      	movs	r2, #0
 800ca82:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	2202      	movs	r2, #2
 800ca88:	4619      	mov	r1, r3
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 fc47 	bl	800d31e <USBD_CtlSendData>
              break;
 800ca90:	e06a      	b.n	800cb68 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ca92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	da11      	bge.n	800cabe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca9a:	7bbb      	ldrb	r3, [r7, #14]
 800ca9c:	f003 020f 	and.w	r2, r3, #15
 800caa0:	6879      	ldr	r1, [r7, #4]
 800caa2:	4613      	mov	r3, r2
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	4413      	add	r3, r2
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	440b      	add	r3, r1
 800caac:	3324      	adds	r3, #36	; 0x24
 800caae:	881b      	ldrh	r3, [r3, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d117      	bne.n	800cae4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cab4:	6839      	ldr	r1, [r7, #0]
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f000 fbc0 	bl	800d23c <USBD_CtlError>
                  break;
 800cabc:	e054      	b.n	800cb68 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cabe:	7bbb      	ldrb	r3, [r7, #14]
 800cac0:	f003 020f 	and.w	r2, r3, #15
 800cac4:	6879      	ldr	r1, [r7, #4]
 800cac6:	4613      	mov	r3, r2
 800cac8:	009b      	lsls	r3, r3, #2
 800caca:	4413      	add	r3, r2
 800cacc:	009b      	lsls	r3, r3, #2
 800cace:	440b      	add	r3, r1
 800cad0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800cad4:	881b      	ldrh	r3, [r3, #0]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d104      	bne.n	800cae4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800cada:	6839      	ldr	r1, [r7, #0]
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 fbad 	bl	800d23c <USBD_CtlError>
                  break;
 800cae2:	e041      	b.n	800cb68 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cae4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	da0b      	bge.n	800cb04 <USBD_StdEPReq+0x23e>
 800caec:	7bbb      	ldrb	r3, [r7, #14]
 800caee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800caf2:	4613      	mov	r3, r2
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	4413      	add	r3, r2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	3310      	adds	r3, #16
 800cafc:	687a      	ldr	r2, [r7, #4]
 800cafe:	4413      	add	r3, r2
 800cb00:	3304      	adds	r3, #4
 800cb02:	e00b      	b.n	800cb1c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cb04:	7bbb      	ldrb	r3, [r7, #14]
 800cb06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cb16:	687a      	ldr	r2, [r7, #4]
 800cb18:	4413      	add	r3, r2
 800cb1a:	3304      	adds	r3, #4
 800cb1c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cb1e:	7bbb      	ldrb	r3, [r7, #14]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d002      	beq.n	800cb2a <USBD_StdEPReq+0x264>
 800cb24:	7bbb      	ldrb	r3, [r7, #14]
 800cb26:	2b80      	cmp	r3, #128	; 0x80
 800cb28:	d103      	bne.n	800cb32 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	601a      	str	r2, [r3, #0]
 800cb30:	e00e      	b.n	800cb50 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cb32:	7bbb      	ldrb	r3, [r7, #14]
 800cb34:	4619      	mov	r1, r3
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f001 f876 	bl	800dc28 <USBD_LL_IsStallEP>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d003      	beq.n	800cb4a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	2201      	movs	r2, #1
 800cb46:	601a      	str	r2, [r3, #0]
 800cb48:	e002      	b.n	800cb50 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	2202      	movs	r2, #2
 800cb54:	4619      	mov	r1, r3
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	f000 fbe1 	bl	800d31e <USBD_CtlSendData>
              break;
 800cb5c:	e004      	b.n	800cb68 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800cb5e:	6839      	ldr	r1, [r7, #0]
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f000 fb6b 	bl	800d23c <USBD_CtlError>
              break;
 800cb66:	bf00      	nop
          }
          break;
 800cb68:	e004      	b.n	800cb74 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800cb6a:	6839      	ldr	r1, [r7, #0]
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f000 fb65 	bl	800d23c <USBD_CtlError>
          break;
 800cb72:	bf00      	nop
      }
      break;
 800cb74:	e004      	b.n	800cb80 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800cb76:	6839      	ldr	r1, [r7, #0]
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f000 fb5f 	bl	800d23c <USBD_CtlError>
      break;
 800cb7e:	bf00      	nop
  }

  return ret;
 800cb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb82:	4618      	mov	r0, r3
 800cb84:	3710      	adds	r7, #16
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bd80      	pop	{r7, pc}
	...

0800cb8c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb96:	2300      	movs	r3, #0
 800cb98:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	885b      	ldrh	r3, [r3, #2]
 800cba6:	0a1b      	lsrs	r3, r3, #8
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	3b01      	subs	r3, #1
 800cbac:	2b0e      	cmp	r3, #14
 800cbae:	f200 8152 	bhi.w	800ce56 <USBD_GetDescriptor+0x2ca>
 800cbb2:	a201      	add	r2, pc, #4	; (adr r2, 800cbb8 <USBD_GetDescriptor+0x2c>)
 800cbb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbb8:	0800cc29 	.word	0x0800cc29
 800cbbc:	0800cc41 	.word	0x0800cc41
 800cbc0:	0800cc81 	.word	0x0800cc81
 800cbc4:	0800ce57 	.word	0x0800ce57
 800cbc8:	0800ce57 	.word	0x0800ce57
 800cbcc:	0800cdf7 	.word	0x0800cdf7
 800cbd0:	0800ce23 	.word	0x0800ce23
 800cbd4:	0800ce57 	.word	0x0800ce57
 800cbd8:	0800ce57 	.word	0x0800ce57
 800cbdc:	0800ce57 	.word	0x0800ce57
 800cbe0:	0800ce57 	.word	0x0800ce57
 800cbe4:	0800ce57 	.word	0x0800ce57
 800cbe8:	0800ce57 	.word	0x0800ce57
 800cbec:	0800ce57 	.word	0x0800ce57
 800cbf0:	0800cbf5 	.word	0x0800cbf5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbfa:	69db      	ldr	r3, [r3, #28]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d00b      	beq.n	800cc18 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc06:	69db      	ldr	r3, [r3, #28]
 800cc08:	687a      	ldr	r2, [r7, #4]
 800cc0a:	7c12      	ldrb	r2, [r2, #16]
 800cc0c:	f107 0108 	add.w	r1, r7, #8
 800cc10:	4610      	mov	r0, r2
 800cc12:	4798      	blx	r3
 800cc14:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc16:	e126      	b.n	800ce66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cc18:	6839      	ldr	r1, [r7, #0]
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 fb0e 	bl	800d23c <USBD_CtlError>
        err++;
 800cc20:	7afb      	ldrb	r3, [r7, #11]
 800cc22:	3301      	adds	r3, #1
 800cc24:	72fb      	strb	r3, [r7, #11]
      break;
 800cc26:	e11e      	b.n	800ce66 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	7c12      	ldrb	r2, [r2, #16]
 800cc34:	f107 0108 	add.w	r1, r7, #8
 800cc38:	4610      	mov	r0, r2
 800cc3a:	4798      	blx	r3
 800cc3c:	60f8      	str	r0, [r7, #12]
      break;
 800cc3e:	e112      	b.n	800ce66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	7c1b      	ldrb	r3, [r3, #16]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d10d      	bne.n	800cc64 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc50:	f107 0208 	add.w	r2, r7, #8
 800cc54:	4610      	mov	r0, r2
 800cc56:	4798      	blx	r3
 800cc58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	2202      	movs	r2, #2
 800cc60:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cc62:	e100      	b.n	800ce66 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc6c:	f107 0208 	add.w	r2, r7, #8
 800cc70:	4610      	mov	r0, r2
 800cc72:	4798      	blx	r3
 800cc74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	3301      	adds	r3, #1
 800cc7a:	2202      	movs	r2, #2
 800cc7c:	701a      	strb	r2, [r3, #0]
      break;
 800cc7e:	e0f2      	b.n	800ce66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	885b      	ldrh	r3, [r3, #2]
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b05      	cmp	r3, #5
 800cc88:	f200 80ac 	bhi.w	800cde4 <USBD_GetDescriptor+0x258>
 800cc8c:	a201      	add	r2, pc, #4	; (adr r2, 800cc94 <USBD_GetDescriptor+0x108>)
 800cc8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc92:	bf00      	nop
 800cc94:	0800ccad 	.word	0x0800ccad
 800cc98:	0800cce1 	.word	0x0800cce1
 800cc9c:	0800cd15 	.word	0x0800cd15
 800cca0:	0800cd49 	.word	0x0800cd49
 800cca4:	0800cd7d 	.word	0x0800cd7d
 800cca8:	0800cdb1 	.word	0x0800cdb1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d00b      	beq.n	800ccd0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccbe:	685b      	ldr	r3, [r3, #4]
 800ccc0:	687a      	ldr	r2, [r7, #4]
 800ccc2:	7c12      	ldrb	r2, [r2, #16]
 800ccc4:	f107 0108 	add.w	r1, r7, #8
 800ccc8:	4610      	mov	r0, r2
 800ccca:	4798      	blx	r3
 800cccc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccce:	e091      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ccd0:	6839      	ldr	r1, [r7, #0]
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f000 fab2 	bl	800d23c <USBD_CtlError>
            err++;
 800ccd8:	7afb      	ldrb	r3, [r7, #11]
 800ccda:	3301      	adds	r3, #1
 800ccdc:	72fb      	strb	r3, [r7, #11]
          break;
 800ccde:	e089      	b.n	800cdf4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cce6:	689b      	ldr	r3, [r3, #8]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d00b      	beq.n	800cd04 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccf2:	689b      	ldr	r3, [r3, #8]
 800ccf4:	687a      	ldr	r2, [r7, #4]
 800ccf6:	7c12      	ldrb	r2, [r2, #16]
 800ccf8:	f107 0108 	add.w	r1, r7, #8
 800ccfc:	4610      	mov	r0, r2
 800ccfe:	4798      	blx	r3
 800cd00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd02:	e077      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd04:	6839      	ldr	r1, [r7, #0]
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 fa98 	bl	800d23c <USBD_CtlError>
            err++;
 800cd0c:	7afb      	ldrb	r3, [r7, #11]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	72fb      	strb	r3, [r7, #11]
          break;
 800cd12:	e06f      	b.n	800cdf4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd1a:	68db      	ldr	r3, [r3, #12]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d00b      	beq.n	800cd38 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd26:	68db      	ldr	r3, [r3, #12]
 800cd28:	687a      	ldr	r2, [r7, #4]
 800cd2a:	7c12      	ldrb	r2, [r2, #16]
 800cd2c:	f107 0108 	add.w	r1, r7, #8
 800cd30:	4610      	mov	r0, r2
 800cd32:	4798      	blx	r3
 800cd34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd36:	e05d      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd38:	6839      	ldr	r1, [r7, #0]
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 fa7e 	bl	800d23c <USBD_CtlError>
            err++;
 800cd40:	7afb      	ldrb	r3, [r7, #11]
 800cd42:	3301      	adds	r3, #1
 800cd44:	72fb      	strb	r3, [r7, #11]
          break;
 800cd46:	e055      	b.n	800cdf4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd4e:	691b      	ldr	r3, [r3, #16]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d00b      	beq.n	800cd6c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd5a:	691b      	ldr	r3, [r3, #16]
 800cd5c:	687a      	ldr	r2, [r7, #4]
 800cd5e:	7c12      	ldrb	r2, [r2, #16]
 800cd60:	f107 0108 	add.w	r1, r7, #8
 800cd64:	4610      	mov	r0, r2
 800cd66:	4798      	blx	r3
 800cd68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd6a:	e043      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cd6c:	6839      	ldr	r1, [r7, #0]
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 fa64 	bl	800d23c <USBD_CtlError>
            err++;
 800cd74:	7afb      	ldrb	r3, [r7, #11]
 800cd76:	3301      	adds	r3, #1
 800cd78:	72fb      	strb	r3, [r7, #11]
          break;
 800cd7a:	e03b      	b.n	800cdf4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd82:	695b      	ldr	r3, [r3, #20]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d00b      	beq.n	800cda0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd8e:	695b      	ldr	r3, [r3, #20]
 800cd90:	687a      	ldr	r2, [r7, #4]
 800cd92:	7c12      	ldrb	r2, [r2, #16]
 800cd94:	f107 0108 	add.w	r1, r7, #8
 800cd98:	4610      	mov	r0, r2
 800cd9a:	4798      	blx	r3
 800cd9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cd9e:	e029      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cda0:	6839      	ldr	r1, [r7, #0]
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 fa4a 	bl	800d23c <USBD_CtlError>
            err++;
 800cda8:	7afb      	ldrb	r3, [r7, #11]
 800cdaa:	3301      	adds	r3, #1
 800cdac:	72fb      	strb	r3, [r7, #11]
          break;
 800cdae:	e021      	b.n	800cdf4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d00b      	beq.n	800cdd4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cdc2:	699b      	ldr	r3, [r3, #24]
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	7c12      	ldrb	r2, [r2, #16]
 800cdc8:	f107 0108 	add.w	r1, r7, #8
 800cdcc:	4610      	mov	r0, r2
 800cdce:	4798      	blx	r3
 800cdd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cdd2:	e00f      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cdd4:	6839      	ldr	r1, [r7, #0]
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f000 fa30 	bl	800d23c <USBD_CtlError>
            err++;
 800cddc:	7afb      	ldrb	r3, [r7, #11]
 800cdde:	3301      	adds	r3, #1
 800cde0:	72fb      	strb	r3, [r7, #11]
          break;
 800cde2:	e007      	b.n	800cdf4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cde4:	6839      	ldr	r1, [r7, #0]
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 fa28 	bl	800d23c <USBD_CtlError>
          err++;
 800cdec:	7afb      	ldrb	r3, [r7, #11]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cdf2:	bf00      	nop
      }
      break;
 800cdf4:	e037      	b.n	800ce66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	7c1b      	ldrb	r3, [r3, #16]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d109      	bne.n	800ce12 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce06:	f107 0208 	add.w	r2, r7, #8
 800ce0a:	4610      	mov	r0, r2
 800ce0c:	4798      	blx	r3
 800ce0e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce10:	e029      	b.n	800ce66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce12:	6839      	ldr	r1, [r7, #0]
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f000 fa11 	bl	800d23c <USBD_CtlError>
        err++;
 800ce1a:	7afb      	ldrb	r3, [r7, #11]
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	72fb      	strb	r3, [r7, #11]
      break;
 800ce20:	e021      	b.n	800ce66 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	7c1b      	ldrb	r3, [r3, #16]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d10d      	bne.n	800ce46 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce32:	f107 0208 	add.w	r2, r7, #8
 800ce36:	4610      	mov	r0, r2
 800ce38:	4798      	blx	r3
 800ce3a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	3301      	adds	r3, #1
 800ce40:	2207      	movs	r2, #7
 800ce42:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ce44:	e00f      	b.n	800ce66 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ce46:	6839      	ldr	r1, [r7, #0]
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 f9f7 	bl	800d23c <USBD_CtlError>
        err++;
 800ce4e:	7afb      	ldrb	r3, [r7, #11]
 800ce50:	3301      	adds	r3, #1
 800ce52:	72fb      	strb	r3, [r7, #11]
      break;
 800ce54:	e007      	b.n	800ce66 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ce56:	6839      	ldr	r1, [r7, #0]
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f000 f9ef 	bl	800d23c <USBD_CtlError>
      err++;
 800ce5e:	7afb      	ldrb	r3, [r7, #11]
 800ce60:	3301      	adds	r3, #1
 800ce62:	72fb      	strb	r3, [r7, #11]
      break;
 800ce64:	bf00      	nop
  }

  if (err != 0U)
 800ce66:	7afb      	ldrb	r3, [r7, #11]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d11e      	bne.n	800ceaa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	88db      	ldrh	r3, [r3, #6]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d016      	beq.n	800cea2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ce74:	893b      	ldrh	r3, [r7, #8]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00e      	beq.n	800ce98 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	88da      	ldrh	r2, [r3, #6]
 800ce7e:	893b      	ldrh	r3, [r7, #8]
 800ce80:	4293      	cmp	r3, r2
 800ce82:	bf28      	it	cs
 800ce84:	4613      	movcs	r3, r2
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ce8a:	893b      	ldrh	r3, [r7, #8]
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	68f9      	ldr	r1, [r7, #12]
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f000 fa44 	bl	800d31e <USBD_CtlSendData>
 800ce96:	e009      	b.n	800ceac <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ce98:	6839      	ldr	r1, [r7, #0]
 800ce9a:	6878      	ldr	r0, [r7, #4]
 800ce9c:	f000 f9ce 	bl	800d23c <USBD_CtlError>
 800cea0:	e004      	b.n	800ceac <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 fa95 	bl	800d3d2 <USBD_CtlSendStatus>
 800cea8:	e000      	b.n	800ceac <USBD_GetDescriptor+0x320>
    return;
 800ceaa:	bf00      	nop
  }
}
 800ceac:	3710      	adds	r7, #16
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop

0800ceb4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	889b      	ldrh	r3, [r3, #4]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d131      	bne.n	800cf2a <USBD_SetAddress+0x76>
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	88db      	ldrh	r3, [r3, #6]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d12d      	bne.n	800cf2a <USBD_SetAddress+0x76>
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	885b      	ldrh	r3, [r3, #2]
 800ced2:	2b7f      	cmp	r3, #127	; 0x7f
 800ced4:	d829      	bhi.n	800cf2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	885b      	ldrh	r3, [r3, #2]
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cee0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	2b03      	cmp	r3, #3
 800ceec:	d104      	bne.n	800cef8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ceee:	6839      	ldr	r1, [r7, #0]
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	f000 f9a3 	bl	800d23c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cef6:	e01d      	b.n	800cf34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	7bfa      	ldrb	r2, [r7, #15]
 800cefc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cf00:	7bfb      	ldrb	r3, [r7, #15]
 800cf02:	4619      	mov	r1, r3
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f000 febc 	bl	800dc82 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f000 fa61 	bl	800d3d2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cf10:	7bfb      	ldrb	r3, [r7, #15]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d004      	beq.n	800cf20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2202      	movs	r2, #2
 800cf1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf1e:	e009      	b.n	800cf34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf28:	e004      	b.n	800cf34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cf2a:	6839      	ldr	r1, [r7, #0]
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f000 f985 	bl	800d23c <USBD_CtlError>
  }
}
 800cf32:	bf00      	nop
 800cf34:	bf00      	nop
 800cf36:	3710      	adds	r7, #16
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf46:	2300      	movs	r3, #0
 800cf48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	885b      	ldrh	r3, [r3, #2]
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	4b4c      	ldr	r3, [pc, #304]	; (800d084 <USBD_SetConfig+0x148>)
 800cf52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cf54:	4b4b      	ldr	r3, [pc, #300]	; (800d084 <USBD_SetConfig+0x148>)
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	2b01      	cmp	r3, #1
 800cf5a:	d905      	bls.n	800cf68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cf5c:	6839      	ldr	r1, [r7, #0]
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 f96c 	bl	800d23c <USBD_CtlError>
    return USBD_FAIL;
 800cf64:	2303      	movs	r3, #3
 800cf66:	e088      	b.n	800d07a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf6e:	b2db      	uxtb	r3, r3
 800cf70:	2b02      	cmp	r3, #2
 800cf72:	d002      	beq.n	800cf7a <USBD_SetConfig+0x3e>
 800cf74:	2b03      	cmp	r3, #3
 800cf76:	d025      	beq.n	800cfc4 <USBD_SetConfig+0x88>
 800cf78:	e071      	b.n	800d05e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cf7a:	4b42      	ldr	r3, [pc, #264]	; (800d084 <USBD_SetConfig+0x148>)
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d01c      	beq.n	800cfbc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800cf82:	4b40      	ldr	r3, [pc, #256]	; (800d084 <USBD_SetConfig+0x148>)
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	461a      	mov	r2, r3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf8c:	4b3d      	ldr	r3, [pc, #244]	; (800d084 <USBD_SetConfig+0x148>)
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	4619      	mov	r1, r3
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f7ff f991 	bl	800c2ba <USBD_SetClassConfig>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cf9c:	7bfb      	ldrb	r3, [r7, #15]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d004      	beq.n	800cfac <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800cfa2:	6839      	ldr	r1, [r7, #0]
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f000 f949 	bl	800d23c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cfaa:	e065      	b.n	800d078 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f000 fa10 	bl	800d3d2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2203      	movs	r2, #3
 800cfb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cfba:	e05d      	b.n	800d078 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 fa08 	bl	800d3d2 <USBD_CtlSendStatus>
      break;
 800cfc2:	e059      	b.n	800d078 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cfc4:	4b2f      	ldr	r3, [pc, #188]	; (800d084 <USBD_SetConfig+0x148>)
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d112      	bne.n	800cff2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2202      	movs	r2, #2
 800cfd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800cfd4:	4b2b      	ldr	r3, [pc, #172]	; (800d084 <USBD_SetConfig+0x148>)
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	461a      	mov	r2, r3
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cfde:	4b29      	ldr	r3, [pc, #164]	; (800d084 <USBD_SetConfig+0x148>)
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f7ff f984 	bl	800c2f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 f9f1 	bl	800d3d2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cff0:	e042      	b.n	800d078 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800cff2:	4b24      	ldr	r3, [pc, #144]	; (800d084 <USBD_SetConfig+0x148>)
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	461a      	mov	r2, r3
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d02a      	beq.n	800d056 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	b2db      	uxtb	r3, r3
 800d006:	4619      	mov	r1, r3
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f7ff f972 	bl	800c2f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d00e:	4b1d      	ldr	r3, [pc, #116]	; (800d084 <USBD_SetConfig+0x148>)
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	461a      	mov	r2, r3
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d018:	4b1a      	ldr	r3, [pc, #104]	; (800d084 <USBD_SetConfig+0x148>)
 800d01a:	781b      	ldrb	r3, [r3, #0]
 800d01c:	4619      	mov	r1, r3
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f7ff f94b 	bl	800c2ba <USBD_SetClassConfig>
 800d024:	4603      	mov	r3, r0
 800d026:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d028:	7bfb      	ldrb	r3, [r7, #15]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00f      	beq.n	800d04e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d02e:	6839      	ldr	r1, [r7, #0]
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 f903 	bl	800d23c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	685b      	ldr	r3, [r3, #4]
 800d03a:	b2db      	uxtb	r3, r3
 800d03c:	4619      	mov	r1, r3
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f7ff f957 	bl	800c2f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2202      	movs	r2, #2
 800d048:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d04c:	e014      	b.n	800d078 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f000 f9bf 	bl	800d3d2 <USBD_CtlSendStatus>
      break;
 800d054:	e010      	b.n	800d078 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 f9bb 	bl	800d3d2 <USBD_CtlSendStatus>
      break;
 800d05c:	e00c      	b.n	800d078 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d05e:	6839      	ldr	r1, [r7, #0]
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 f8eb 	bl	800d23c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d066:	4b07      	ldr	r3, [pc, #28]	; (800d084 <USBD_SetConfig+0x148>)
 800d068:	781b      	ldrb	r3, [r3, #0]
 800d06a:	4619      	mov	r1, r3
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f7ff f940 	bl	800c2f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d072:	2303      	movs	r3, #3
 800d074:	73fb      	strb	r3, [r7, #15]
      break;
 800d076:	bf00      	nop
  }

  return ret;
 800d078:	7bfb      	ldrb	r3, [r7, #15]
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3710      	adds	r7, #16
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	20002d0c 	.word	0x20002d0c

0800d088 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b082      	sub	sp, #8
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
 800d090:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	88db      	ldrh	r3, [r3, #6]
 800d096:	2b01      	cmp	r3, #1
 800d098:	d004      	beq.n	800d0a4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d09a:	6839      	ldr	r1, [r7, #0]
 800d09c:	6878      	ldr	r0, [r7, #4]
 800d09e:	f000 f8cd 	bl	800d23c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d0a2:	e023      	b.n	800d0ec <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	2b02      	cmp	r3, #2
 800d0ae:	dc02      	bgt.n	800d0b6 <USBD_GetConfig+0x2e>
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	dc03      	bgt.n	800d0bc <USBD_GetConfig+0x34>
 800d0b4:	e015      	b.n	800d0e2 <USBD_GetConfig+0x5a>
 800d0b6:	2b03      	cmp	r3, #3
 800d0b8:	d00b      	beq.n	800d0d2 <USBD_GetConfig+0x4a>
 800d0ba:	e012      	b.n	800d0e2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	3308      	adds	r3, #8
 800d0c6:	2201      	movs	r2, #1
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 f927 	bl	800d31e <USBD_CtlSendData>
        break;
 800d0d0:	e00c      	b.n	800d0ec <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	3304      	adds	r3, #4
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	4619      	mov	r1, r3
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f000 f91f 	bl	800d31e <USBD_CtlSendData>
        break;
 800d0e0:	e004      	b.n	800d0ec <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d0e2:	6839      	ldr	r1, [r7, #0]
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f000 f8a9 	bl	800d23c <USBD_CtlError>
        break;
 800d0ea:	bf00      	nop
}
 800d0ec:	bf00      	nop
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d104:	b2db      	uxtb	r3, r3
 800d106:	3b01      	subs	r3, #1
 800d108:	2b02      	cmp	r3, #2
 800d10a:	d81e      	bhi.n	800d14a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	88db      	ldrh	r3, [r3, #6]
 800d110:	2b02      	cmp	r3, #2
 800d112:	d004      	beq.n	800d11e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d114:	6839      	ldr	r1, [r7, #0]
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f000 f890 	bl	800d23c <USBD_CtlError>
        break;
 800d11c:	e01a      	b.n	800d154 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	2201      	movs	r2, #1
 800d122:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d005      	beq.n	800d13a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	68db      	ldr	r3, [r3, #12]
 800d132:	f043 0202 	orr.w	r2, r3, #2
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	330c      	adds	r3, #12
 800d13e:	2202      	movs	r2, #2
 800d140:	4619      	mov	r1, r3
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f000 f8eb 	bl	800d31e <USBD_CtlSendData>
      break;
 800d148:	e004      	b.n	800d154 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d14a:	6839      	ldr	r1, [r7, #0]
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 f875 	bl	800d23c <USBD_CtlError>
      break;
 800d152:	bf00      	nop
  }
}
 800d154:	bf00      	nop
 800d156:	3708      	adds	r7, #8
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b082      	sub	sp, #8
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	885b      	ldrh	r3, [r3, #2]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d106      	bne.n	800d17c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2201      	movs	r2, #1
 800d172:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 f92b 	bl	800d3d2 <USBD_CtlSendStatus>
  }
}
 800d17c:	bf00      	nop
 800d17e:	3708      	adds	r7, #8
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}

0800d184 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b082      	sub	sp, #8
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d194:	b2db      	uxtb	r3, r3
 800d196:	3b01      	subs	r3, #1
 800d198:	2b02      	cmp	r3, #2
 800d19a:	d80b      	bhi.n	800d1b4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	885b      	ldrh	r3, [r3, #2]
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d10c      	bne.n	800d1be <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f000 f910 	bl	800d3d2 <USBD_CtlSendStatus>
      }
      break;
 800d1b2:	e004      	b.n	800d1be <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d1b4:	6839      	ldr	r1, [r7, #0]
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f000 f840 	bl	800d23c <USBD_CtlError>
      break;
 800d1bc:	e000      	b.n	800d1c0 <USBD_ClrFeature+0x3c>
      break;
 800d1be:	bf00      	nop
  }
}
 800d1c0:	bf00      	nop
 800d1c2:	3708      	adds	r7, #8
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	bd80      	pop	{r7, pc}

0800d1c8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	781a      	ldrb	r2, [r3, #0]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	781a      	ldrb	r2, [r3, #0]
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	3301      	adds	r3, #1
 800d1f0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d1f2:	68f8      	ldr	r0, [r7, #12]
 800d1f4:	f7ff fa91 	bl	800c71a <SWAPBYTE>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	461a      	mov	r2, r3
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	3301      	adds	r3, #1
 800d204:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	3301      	adds	r3, #1
 800d20a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d20c:	68f8      	ldr	r0, [r7, #12]
 800d20e:	f7ff fa84 	bl	800c71a <SWAPBYTE>
 800d212:	4603      	mov	r3, r0
 800d214:	461a      	mov	r2, r3
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	3301      	adds	r3, #1
 800d21e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	3301      	adds	r3, #1
 800d224:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d226:	68f8      	ldr	r0, [r7, #12]
 800d228:	f7ff fa77 	bl	800c71a <SWAPBYTE>
 800d22c:	4603      	mov	r3, r0
 800d22e:	461a      	mov	r2, r3
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	80da      	strh	r2, [r3, #6]
}
 800d234:	bf00      	nop
 800d236:	3710      	adds	r7, #16
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b082      	sub	sp, #8
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d246:	2180      	movs	r1, #128	; 0x80
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f000 fcaf 	bl	800dbac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d24e:	2100      	movs	r1, #0
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f000 fcab 	bl	800dbac <USBD_LL_StallEP>
}
 800d256:	bf00      	nop
 800d258:	3708      	adds	r7, #8
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}

0800d25e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d25e:	b580      	push	{r7, lr}
 800d260:	b086      	sub	sp, #24
 800d262:	af00      	add	r7, sp, #0
 800d264:	60f8      	str	r0, [r7, #12]
 800d266:	60b9      	str	r1, [r7, #8]
 800d268:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d26a:	2300      	movs	r3, #0
 800d26c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d036      	beq.n	800d2e2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d278:	6938      	ldr	r0, [r7, #16]
 800d27a:	f000 f836 	bl	800d2ea <USBD_GetLen>
 800d27e:	4603      	mov	r3, r0
 800d280:	3301      	adds	r3, #1
 800d282:	b29b      	uxth	r3, r3
 800d284:	005b      	lsls	r3, r3, #1
 800d286:	b29a      	uxth	r2, r3
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d28c:	7dfb      	ldrb	r3, [r7, #23]
 800d28e:	68ba      	ldr	r2, [r7, #8]
 800d290:	4413      	add	r3, r2
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	7812      	ldrb	r2, [r2, #0]
 800d296:	701a      	strb	r2, [r3, #0]
  idx++;
 800d298:	7dfb      	ldrb	r3, [r7, #23]
 800d29a:	3301      	adds	r3, #1
 800d29c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d29e:	7dfb      	ldrb	r3, [r7, #23]
 800d2a0:	68ba      	ldr	r2, [r7, #8]
 800d2a2:	4413      	add	r3, r2
 800d2a4:	2203      	movs	r2, #3
 800d2a6:	701a      	strb	r2, [r3, #0]
  idx++;
 800d2a8:	7dfb      	ldrb	r3, [r7, #23]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d2ae:	e013      	b.n	800d2d8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d2b0:	7dfb      	ldrb	r3, [r7, #23]
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	7812      	ldrb	r2, [r2, #0]
 800d2ba:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	613b      	str	r3, [r7, #16]
    idx++;
 800d2c2:	7dfb      	ldrb	r3, [r7, #23]
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d2c8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	4413      	add	r3, r2
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	701a      	strb	r2, [r3, #0]
    idx++;
 800d2d2:	7dfb      	ldrb	r3, [r7, #23]
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d2d8:	693b      	ldr	r3, [r7, #16]
 800d2da:	781b      	ldrb	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d1e7      	bne.n	800d2b0 <USBD_GetString+0x52>
 800d2e0:	e000      	b.n	800d2e4 <USBD_GetString+0x86>
    return;
 800d2e2:	bf00      	nop
  }
}
 800d2e4:	3718      	adds	r7, #24
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}

0800d2ea <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d2ea:	b480      	push	{r7}
 800d2ec:	b085      	sub	sp, #20
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d2fa:	e005      	b.n	800d308 <USBD_GetLen+0x1e>
  {
    len++;
 800d2fc:	7bfb      	ldrb	r3, [r7, #15]
 800d2fe:	3301      	adds	r3, #1
 800d300:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d302:	68bb      	ldr	r3, [r7, #8]
 800d304:	3301      	adds	r3, #1
 800d306:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	781b      	ldrb	r3, [r3, #0]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d1f5      	bne.n	800d2fc <USBD_GetLen+0x12>
  }

  return len;
 800d310:	7bfb      	ldrb	r3, [r7, #15]
}
 800d312:	4618      	mov	r0, r3
 800d314:	3714      	adds	r7, #20
 800d316:	46bd      	mov	sp, r7
 800d318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31c:	4770      	bx	lr

0800d31e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d31e:	b580      	push	{r7, lr}
 800d320:	b084      	sub	sp, #16
 800d322:	af00      	add	r7, sp, #0
 800d324:	60f8      	str	r0, [r7, #12]
 800d326:	60b9      	str	r1, [r7, #8]
 800d328:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2202      	movs	r2, #2
 800d32e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	687a      	ldr	r2, [r7, #4]
 800d336:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	68ba      	ldr	r2, [r7, #8]
 800d342:	2100      	movs	r1, #0
 800d344:	68f8      	ldr	r0, [r7, #12]
 800d346:	f000 fcbb 	bl	800dcc0 <USBD_LL_Transmit>

  return USBD_OK;
 800d34a:	2300      	movs	r3, #0
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	3710      	adds	r7, #16
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b084      	sub	sp, #16
 800d358:	af00      	add	r7, sp, #0
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	68ba      	ldr	r2, [r7, #8]
 800d364:	2100      	movs	r1, #0
 800d366:	68f8      	ldr	r0, [r7, #12]
 800d368:	f000 fcaa 	bl	800dcc0 <USBD_LL_Transmit>

  return USBD_OK;
 800d36c:	2300      	movs	r3, #0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3710      	adds	r7, #16
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}

0800d376 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d376:	b580      	push	{r7, lr}
 800d378:	b084      	sub	sp, #16
 800d37a:	af00      	add	r7, sp, #0
 800d37c:	60f8      	str	r0, [r7, #12]
 800d37e:	60b9      	str	r1, [r7, #8]
 800d380:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	2203      	movs	r2, #3
 800d386:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	687a      	ldr	r2, [r7, #4]
 800d396:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	68ba      	ldr	r2, [r7, #8]
 800d39e:	2100      	movs	r1, #0
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f000 fcae 	bl	800dd02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3a6:	2300      	movs	r3, #0
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3710      	adds	r7, #16
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	60b9      	str	r1, [r7, #8]
 800d3ba:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	68ba      	ldr	r2, [r7, #8]
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	f000 fc9d 	bl	800dd02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d3c8:	2300      	movs	r3, #0
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3710      	adds	r7, #16
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}

0800d3d2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d3d2:	b580      	push	{r7, lr}
 800d3d4:	b082      	sub	sp, #8
 800d3d6:	af00      	add	r7, sp, #0
 800d3d8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2204      	movs	r2, #4
 800d3de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f000 fc69 	bl	800dcc0 <USBD_LL_Transmit>

  return USBD_OK;
 800d3ee:	2300      	movs	r3, #0
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3708      	adds	r7, #8
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}

0800d3f8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b082      	sub	sp, #8
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2205      	movs	r2, #5
 800d404:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d408:	2300      	movs	r3, #0
 800d40a:	2200      	movs	r2, #0
 800d40c:	2100      	movs	r1, #0
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f000 fc77 	bl	800dd02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d414:	2300      	movs	r3, #0
}
 800d416:	4618      	mov	r0, r3
 800d418:	3708      	adds	r7, #8
 800d41a:	46bd      	mov	sp, r7
 800d41c:	bd80      	pop	{r7, pc}
	...

0800d420 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d424:	2200      	movs	r2, #0
 800d426:	4912      	ldr	r1, [pc, #72]	; (800d470 <MX_USB_Device_Init+0x50>)
 800d428:	4812      	ldr	r0, [pc, #72]	; (800d474 <MX_USB_Device_Init+0x54>)
 800d42a:	f7fe febd 	bl	800c1a8 <USBD_Init>
 800d42e:	4603      	mov	r3, r0
 800d430:	2b00      	cmp	r3, #0
 800d432:	d001      	beq.n	800d438 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d434:	f7f4 f94a 	bl	80016cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d438:	490f      	ldr	r1, [pc, #60]	; (800d478 <MX_USB_Device_Init+0x58>)
 800d43a:	480e      	ldr	r0, [pc, #56]	; (800d474 <MX_USB_Device_Init+0x54>)
 800d43c:	f7fe fef2 	bl	800c224 <USBD_RegisterClass>
 800d440:	4603      	mov	r3, r0
 800d442:	2b00      	cmp	r3, #0
 800d444:	d001      	beq.n	800d44a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d446:	f7f4 f941 	bl	80016cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d44a:	490c      	ldr	r1, [pc, #48]	; (800d47c <MX_USB_Device_Init+0x5c>)
 800d44c:	4809      	ldr	r0, [pc, #36]	; (800d474 <MX_USB_Device_Init+0x54>)
 800d44e:	f7fe fe05 	bl	800c05c <USBD_CDC_RegisterInterface>
 800d452:	4603      	mov	r3, r0
 800d454:	2b00      	cmp	r3, #0
 800d456:	d001      	beq.n	800d45c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d458:	f7f4 f938 	bl	80016cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d45c:	4805      	ldr	r0, [pc, #20]	; (800d474 <MX_USB_Device_Init+0x54>)
 800d45e:	f7fe ff15 	bl	800c28c <USBD_Start>
 800d462:	4603      	mov	r3, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	d001      	beq.n	800d46c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d468:	f7f4 f930 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d46c:	bf00      	nop
 800d46e:	bd80      	pop	{r7, pc}
 800d470:	20002804 	.word	0x20002804
 800d474:	20002d10 	.word	0x20002d10
 800d478:	200026ec 	.word	0x200026ec
 800d47c:	200027f0 	.word	0x200027f0

0800d480 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d484:	2200      	movs	r2, #0
 800d486:	4905      	ldr	r1, [pc, #20]	; (800d49c <CDC_Init_FS+0x1c>)
 800d488:	4805      	ldr	r0, [pc, #20]	; (800d4a0 <CDC_Init_FS+0x20>)
 800d48a:	f7fe fdfc 	bl	800c086 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d48e:	4905      	ldr	r1, [pc, #20]	; (800d4a4 <CDC_Init_FS+0x24>)
 800d490:	4803      	ldr	r0, [pc, #12]	; (800d4a0 <CDC_Init_FS+0x20>)
 800d492:	f7fe fe16 	bl	800c0c2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d496:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d498:	4618      	mov	r0, r3
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	200037e0 	.word	0x200037e0
 800d4a0:	20002d10 	.word	0x20002d10
 800d4a4:	20002fe0 	.word	0x20002fe0

0800d4a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d4ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr

0800d4b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b083      	sub	sp, #12
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	4603      	mov	r3, r0
 800d4c0:	6039      	str	r1, [r7, #0]
 800d4c2:	71fb      	strb	r3, [r7, #7]
 800d4c4:	4613      	mov	r3, r2
 800d4c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d4c8:	79fb      	ldrb	r3, [r7, #7]
 800d4ca:	2b23      	cmp	r3, #35	; 0x23
 800d4cc:	d84a      	bhi.n	800d564 <CDC_Control_FS+0xac>
 800d4ce:	a201      	add	r2, pc, #4	; (adr r2, 800d4d4 <CDC_Control_FS+0x1c>)
 800d4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d4:	0800d565 	.word	0x0800d565
 800d4d8:	0800d565 	.word	0x0800d565
 800d4dc:	0800d565 	.word	0x0800d565
 800d4e0:	0800d565 	.word	0x0800d565
 800d4e4:	0800d565 	.word	0x0800d565
 800d4e8:	0800d565 	.word	0x0800d565
 800d4ec:	0800d565 	.word	0x0800d565
 800d4f0:	0800d565 	.word	0x0800d565
 800d4f4:	0800d565 	.word	0x0800d565
 800d4f8:	0800d565 	.word	0x0800d565
 800d4fc:	0800d565 	.word	0x0800d565
 800d500:	0800d565 	.word	0x0800d565
 800d504:	0800d565 	.word	0x0800d565
 800d508:	0800d565 	.word	0x0800d565
 800d50c:	0800d565 	.word	0x0800d565
 800d510:	0800d565 	.word	0x0800d565
 800d514:	0800d565 	.word	0x0800d565
 800d518:	0800d565 	.word	0x0800d565
 800d51c:	0800d565 	.word	0x0800d565
 800d520:	0800d565 	.word	0x0800d565
 800d524:	0800d565 	.word	0x0800d565
 800d528:	0800d565 	.word	0x0800d565
 800d52c:	0800d565 	.word	0x0800d565
 800d530:	0800d565 	.word	0x0800d565
 800d534:	0800d565 	.word	0x0800d565
 800d538:	0800d565 	.word	0x0800d565
 800d53c:	0800d565 	.word	0x0800d565
 800d540:	0800d565 	.word	0x0800d565
 800d544:	0800d565 	.word	0x0800d565
 800d548:	0800d565 	.word	0x0800d565
 800d54c:	0800d565 	.word	0x0800d565
 800d550:	0800d565 	.word	0x0800d565
 800d554:	0800d565 	.word	0x0800d565
 800d558:	0800d565 	.word	0x0800d565
 800d55c:	0800d565 	.word	0x0800d565
 800d560:	0800d565 	.word	0x0800d565
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d564:	bf00      	nop
  }

  return (USBD_OK);
 800d566:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d568:	4618      	mov	r0, r3
 800d56a:	370c      	adds	r7, #12
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr

0800d574 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  input_received_flag = 1;
 800d57e:	4b11      	ldr	r3, [pc, #68]	; (800d5c4 <CDC_Receive_FS+0x50>)
 800d580:	2201      	movs	r2, #1
 800d582:	701a      	strb	r2, [r3, #0]
  memset (UserRxBufferFS, '\0', APP_RX_DATA_SIZE);  // clear the buffer
 800d584:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d588:	2100      	movs	r1, #0
 800d58a:	480f      	ldr	r0, [pc, #60]	; (800d5c8 <CDC_Receive_FS+0x54>)
 800d58c:	f000 fca6 	bl	800dedc <memset>
  uint8_t len = (uint8_t) Len;
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	73fb      	strb	r3, [r7, #15]
  memcpy(UserRxBufferFS, Buf, len);  // copy the data to the buffer
 800d594:	7bfb      	ldrb	r3, [r7, #15]
 800d596:	461a      	mov	r2, r3
 800d598:	6879      	ldr	r1, [r7, #4]
 800d59a:	480b      	ldr	r0, [pc, #44]	; (800d5c8 <CDC_Receive_FS+0x54>)
 800d59c:	f000 fc90 	bl	800dec0 <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 800d5a0:	7bfb      	ldrb	r3, [r7, #15]
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f000 fc98 	bl	800dedc <memset>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d5ac:	6879      	ldr	r1, [r7, #4]
 800d5ae:	4807      	ldr	r0, [pc, #28]	; (800d5cc <CDC_Receive_FS+0x58>)
 800d5b0:	f7fe fd87 	bl	800c0c2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d5b4:	4805      	ldr	r0, [pc, #20]	; (800d5cc <CDC_Receive_FS+0x58>)
 800d5b6:	f7fe fdcd 	bl	800c154 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d5ba:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3710      	adds	r7, #16
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	20003fe0 	.word	0x20003fe0
 800d5c8:	20002fe0 	.word	0x20002fe0
 800d5cc:	20002d10 	.word	0x20002d10

0800d5d0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
 800d5d8:	460b      	mov	r3, r1
 800d5da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d5e0:	4b0d      	ldr	r3, [pc, #52]	; (800d618 <CDC_Transmit_FS+0x48>)
 800d5e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d5e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d001      	beq.n	800d5f6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	e00b      	b.n	800d60e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d5f6:	887b      	ldrh	r3, [r7, #2]
 800d5f8:	461a      	mov	r2, r3
 800d5fa:	6879      	ldr	r1, [r7, #4]
 800d5fc:	4806      	ldr	r0, [pc, #24]	; (800d618 <CDC_Transmit_FS+0x48>)
 800d5fe:	f7fe fd42 	bl	800c086 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d602:	4805      	ldr	r0, [pc, #20]	; (800d618 <CDC_Transmit_FS+0x48>)
 800d604:	f7fe fd76 	bl	800c0f4 <USBD_CDC_TransmitPacket>
 800d608:	4603      	mov	r3, r0
 800d60a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d60c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3710      	adds	r7, #16
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}
 800d616:	bf00      	nop
 800d618:	20002d10 	.word	0x20002d10

0800d61c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d61c:	b480      	push	{r7}
 800d61e:	b087      	sub	sp, #28
 800d620:	af00      	add	r7, sp, #0
 800d622:	60f8      	str	r0, [r7, #12]
 800d624:	60b9      	str	r1, [r7, #8]
 800d626:	4613      	mov	r3, r2
 800d628:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d62a:	2300      	movs	r3, #0
 800d62c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d62e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d632:	4618      	mov	r0, r3
 800d634:	371c      	adds	r7, #28
 800d636:	46bd      	mov	sp, r7
 800d638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63c:	4770      	bx	lr
	...

0800d640 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d640:	b480      	push	{r7}
 800d642:	b083      	sub	sp, #12
 800d644:	af00      	add	r7, sp, #0
 800d646:	4603      	mov	r3, r0
 800d648:	6039      	str	r1, [r7, #0]
 800d64a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	2212      	movs	r2, #18
 800d650:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d652:	4b03      	ldr	r3, [pc, #12]	; (800d660 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d654:	4618      	mov	r0, r3
 800d656:	370c      	adds	r7, #12
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr
 800d660:	20002824 	.word	0x20002824

0800d664 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d664:	b480      	push	{r7}
 800d666:	b083      	sub	sp, #12
 800d668:	af00      	add	r7, sp, #0
 800d66a:	4603      	mov	r3, r0
 800d66c:	6039      	str	r1, [r7, #0]
 800d66e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	2204      	movs	r2, #4
 800d674:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d676:	4b03      	ldr	r3, [pc, #12]	; (800d684 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d678:	4618      	mov	r0, r3
 800d67a:	370c      	adds	r7, #12
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr
 800d684:	20002838 	.word	0x20002838

0800d688 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	4603      	mov	r3, r0
 800d690:	6039      	str	r1, [r7, #0]
 800d692:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d694:	79fb      	ldrb	r3, [r7, #7]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d105      	bne.n	800d6a6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d69a:	683a      	ldr	r2, [r7, #0]
 800d69c:	4907      	ldr	r1, [pc, #28]	; (800d6bc <USBD_CDC_ProductStrDescriptor+0x34>)
 800d69e:	4808      	ldr	r0, [pc, #32]	; (800d6c0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d6a0:	f7ff fddd 	bl	800d25e <USBD_GetString>
 800d6a4:	e004      	b.n	800d6b0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d6a6:	683a      	ldr	r2, [r7, #0]
 800d6a8:	4904      	ldr	r1, [pc, #16]	; (800d6bc <USBD_CDC_ProductStrDescriptor+0x34>)
 800d6aa:	4805      	ldr	r0, [pc, #20]	; (800d6c0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d6ac:	f7ff fdd7 	bl	800d25e <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6b0:	4b02      	ldr	r3, [pc, #8]	; (800d6bc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	3708      	adds	r7, #8
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	20003fe4 	.word	0x20003fe4
 800d6c0:	08010a9c 	.word	0x08010a9c

0800d6c4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	6039      	str	r1, [r7, #0]
 800d6ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d6d0:	683a      	ldr	r2, [r7, #0]
 800d6d2:	4904      	ldr	r1, [pc, #16]	; (800d6e4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d6d4:	4804      	ldr	r0, [pc, #16]	; (800d6e8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d6d6:	f7ff fdc2 	bl	800d25e <USBD_GetString>
  return USBD_StrDesc;
 800d6da:	4b02      	ldr	r3, [pc, #8]	; (800d6e4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d6dc:	4618      	mov	r0, r3
 800d6de:	3708      	adds	r7, #8
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd80      	pop	{r7, pc}
 800d6e4:	20003fe4 	.word	0x20003fe4
 800d6e8:	08010ab4 	.word	0x08010ab4

0800d6ec <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	6039      	str	r1, [r7, #0]
 800d6f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	221a      	movs	r2, #26
 800d6fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d6fe:	f000 f843 	bl	800d788 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d702:	4b02      	ldr	r3, [pc, #8]	; (800d70c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d704:	4618      	mov	r0, r3
 800d706:	3708      	adds	r7, #8
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}
 800d70c:	2000283c 	.word	0x2000283c

0800d710 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b082      	sub	sp, #8
 800d714:	af00      	add	r7, sp, #0
 800d716:	4603      	mov	r3, r0
 800d718:	6039      	str	r1, [r7, #0]
 800d71a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d71c:	79fb      	ldrb	r3, [r7, #7]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d105      	bne.n	800d72e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d722:	683a      	ldr	r2, [r7, #0]
 800d724:	4907      	ldr	r1, [pc, #28]	; (800d744 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d726:	4808      	ldr	r0, [pc, #32]	; (800d748 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d728:	f7ff fd99 	bl	800d25e <USBD_GetString>
 800d72c:	e004      	b.n	800d738 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d72e:	683a      	ldr	r2, [r7, #0]
 800d730:	4904      	ldr	r1, [pc, #16]	; (800d744 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d732:	4805      	ldr	r0, [pc, #20]	; (800d748 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d734:	f7ff fd93 	bl	800d25e <USBD_GetString>
  }
  return USBD_StrDesc;
 800d738:	4b02      	ldr	r3, [pc, #8]	; (800d744 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3708      	adds	r7, #8
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}
 800d742:	bf00      	nop
 800d744:	20003fe4 	.word	0x20003fe4
 800d748:	08010ac8 	.word	0x08010ac8

0800d74c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b082      	sub	sp, #8
 800d750:	af00      	add	r7, sp, #0
 800d752:	4603      	mov	r3, r0
 800d754:	6039      	str	r1, [r7, #0]
 800d756:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d758:	79fb      	ldrb	r3, [r7, #7]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d105      	bne.n	800d76a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d75e:	683a      	ldr	r2, [r7, #0]
 800d760:	4907      	ldr	r1, [pc, #28]	; (800d780 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d762:	4808      	ldr	r0, [pc, #32]	; (800d784 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d764:	f7ff fd7b 	bl	800d25e <USBD_GetString>
 800d768:	e004      	b.n	800d774 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d76a:	683a      	ldr	r2, [r7, #0]
 800d76c:	4904      	ldr	r1, [pc, #16]	; (800d780 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d76e:	4805      	ldr	r0, [pc, #20]	; (800d784 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d770:	f7ff fd75 	bl	800d25e <USBD_GetString>
  }
  return USBD_StrDesc;
 800d774:	4b02      	ldr	r3, [pc, #8]	; (800d780 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d776:	4618      	mov	r0, r3
 800d778:	3708      	adds	r7, #8
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	bf00      	nop
 800d780:	20003fe4 	.word	0x20003fe4
 800d784:	08010ad4 	.word	0x08010ad4

0800d788 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b084      	sub	sp, #16
 800d78c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d78e:	4b0f      	ldr	r3, [pc, #60]	; (800d7cc <Get_SerialNum+0x44>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d794:	4b0e      	ldr	r3, [pc, #56]	; (800d7d0 <Get_SerialNum+0x48>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d79a:	4b0e      	ldr	r3, [pc, #56]	; (800d7d4 <Get_SerialNum+0x4c>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d7a0:	68fa      	ldr	r2, [r7, #12]
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d009      	beq.n	800d7c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d7ae:	2208      	movs	r2, #8
 800d7b0:	4909      	ldr	r1, [pc, #36]	; (800d7d8 <Get_SerialNum+0x50>)
 800d7b2:	68f8      	ldr	r0, [r7, #12]
 800d7b4:	f000 f814 	bl	800d7e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d7b8:	2204      	movs	r2, #4
 800d7ba:	4908      	ldr	r1, [pc, #32]	; (800d7dc <Get_SerialNum+0x54>)
 800d7bc:	68b8      	ldr	r0, [r7, #8]
 800d7be:	f000 f80f 	bl	800d7e0 <IntToUnicode>
  }
}
 800d7c2:	bf00      	nop
 800d7c4:	3710      	adds	r7, #16
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	bd80      	pop	{r7, pc}
 800d7ca:	bf00      	nop
 800d7cc:	1fff7590 	.word	0x1fff7590
 800d7d0:	1fff7594 	.word	0x1fff7594
 800d7d4:	1fff7598 	.word	0x1fff7598
 800d7d8:	2000283e 	.word	0x2000283e
 800d7dc:	2000284e 	.word	0x2000284e

0800d7e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b087      	sub	sp, #28
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	60f8      	str	r0, [r7, #12]
 800d7e8:	60b9      	str	r1, [r7, #8]
 800d7ea:	4613      	mov	r3, r2
 800d7ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	75fb      	strb	r3, [r7, #23]
 800d7f6:	e027      	b.n	800d848 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	0f1b      	lsrs	r3, r3, #28
 800d7fc:	2b09      	cmp	r3, #9
 800d7fe:	d80b      	bhi.n	800d818 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	0f1b      	lsrs	r3, r3, #28
 800d804:	b2da      	uxtb	r2, r3
 800d806:	7dfb      	ldrb	r3, [r7, #23]
 800d808:	005b      	lsls	r3, r3, #1
 800d80a:	4619      	mov	r1, r3
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	440b      	add	r3, r1
 800d810:	3230      	adds	r2, #48	; 0x30
 800d812:	b2d2      	uxtb	r2, r2
 800d814:	701a      	strb	r2, [r3, #0]
 800d816:	e00a      	b.n	800d82e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	0f1b      	lsrs	r3, r3, #28
 800d81c:	b2da      	uxtb	r2, r3
 800d81e:	7dfb      	ldrb	r3, [r7, #23]
 800d820:	005b      	lsls	r3, r3, #1
 800d822:	4619      	mov	r1, r3
 800d824:	68bb      	ldr	r3, [r7, #8]
 800d826:	440b      	add	r3, r1
 800d828:	3237      	adds	r2, #55	; 0x37
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	011b      	lsls	r3, r3, #4
 800d832:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d834:	7dfb      	ldrb	r3, [r7, #23]
 800d836:	005b      	lsls	r3, r3, #1
 800d838:	3301      	adds	r3, #1
 800d83a:	68ba      	ldr	r2, [r7, #8]
 800d83c:	4413      	add	r3, r2
 800d83e:	2200      	movs	r2, #0
 800d840:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d842:	7dfb      	ldrb	r3, [r7, #23]
 800d844:	3301      	adds	r3, #1
 800d846:	75fb      	strb	r3, [r7, #23]
 800d848:	7dfa      	ldrb	r2, [r7, #23]
 800d84a:	79fb      	ldrb	r3, [r7, #7]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d3d3      	bcc.n	800d7f8 <IntToUnicode+0x18>
  }
}
 800d850:	bf00      	nop
 800d852:	bf00      	nop
 800d854:	371c      	adds	r7, #28
 800d856:	46bd      	mov	sp, r7
 800d858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85c:	4770      	bx	lr
	...

0800d860 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b098      	sub	sp, #96	; 0x60
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d868:	f107 030c 	add.w	r3, r7, #12
 800d86c:	2254      	movs	r2, #84	; 0x54
 800d86e:	2100      	movs	r1, #0
 800d870:	4618      	mov	r0, r3
 800d872:	f000 fb33 	bl	800dedc <memset>
  if(pcdHandle->Instance==USB)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a15      	ldr	r2, [pc, #84]	; (800d8d0 <HAL_PCD_MspInit+0x70>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d123      	bne.n	800d8c8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d884:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800d886:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d88a:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d88c:	f107 030c 	add.w	r3, r7, #12
 800d890:	4618      	mov	r0, r3
 800d892:	f7f9 fb03 	bl	8006e9c <HAL_RCCEx_PeriphCLKConfig>
 800d896:	4603      	mov	r3, r0
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d001      	beq.n	800d8a0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800d89c:	f7f3 ff16 	bl	80016cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d8a0:	4b0c      	ldr	r3, [pc, #48]	; (800d8d4 <HAL_PCD_MspInit+0x74>)
 800d8a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8a4:	4a0b      	ldr	r2, [pc, #44]	; (800d8d4 <HAL_PCD_MspInit+0x74>)
 800d8a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d8aa:	6593      	str	r3, [r2, #88]	; 0x58
 800d8ac:	4b09      	ldr	r3, [pc, #36]	; (800d8d4 <HAL_PCD_MspInit+0x74>)
 800d8ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d8b4:	60bb      	str	r3, [r7, #8]
 800d8b6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	2100      	movs	r1, #0
 800d8bc:	2014      	movs	r0, #20
 800d8be:	f7f5 feca 	bl	8003656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d8c2:	2014      	movs	r0, #20
 800d8c4:	f7f5 fee1 	bl	800368a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d8c8:	bf00      	nop
 800d8ca:	3760      	adds	r7, #96	; 0x60
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}
 800d8d0:	40005c00 	.word	0x40005c00
 800d8d4:	40021000 	.word	0x40021000

0800d8d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	4610      	mov	r0, r2
 800d8f0:	f7fe fd17 	bl	800c322 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d8f4:	bf00      	nop
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	460b      	mov	r3, r1
 800d906:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800d90e:	78fa      	ldrb	r2, [r7, #3]
 800d910:	6879      	ldr	r1, [r7, #4]
 800d912:	4613      	mov	r3, r2
 800d914:	009b      	lsls	r3, r3, #2
 800d916:	4413      	add	r3, r2
 800d918:	00db      	lsls	r3, r3, #3
 800d91a:	440b      	add	r3, r1
 800d91c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800d920:	681a      	ldr	r2, [r3, #0]
 800d922:	78fb      	ldrb	r3, [r7, #3]
 800d924:	4619      	mov	r1, r3
 800d926:	f7fe fd51 	bl	800c3cc <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d92a:	bf00      	nop
 800d92c:	3708      	adds	r7, #8
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}

0800d932 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d932:	b580      	push	{r7, lr}
 800d934:	b082      	sub	sp, #8
 800d936:	af00      	add	r7, sp, #0
 800d938:	6078      	str	r0, [r7, #4]
 800d93a:	460b      	mov	r3, r1
 800d93c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800d944:	78fa      	ldrb	r2, [r7, #3]
 800d946:	6879      	ldr	r1, [r7, #4]
 800d948:	4613      	mov	r3, r2
 800d94a:	009b      	lsls	r3, r3, #2
 800d94c:	4413      	add	r3, r2
 800d94e:	00db      	lsls	r3, r3, #3
 800d950:	440b      	add	r3, r1
 800d952:	333c      	adds	r3, #60	; 0x3c
 800d954:	681a      	ldr	r2, [r3, #0]
 800d956:	78fb      	ldrb	r3, [r7, #3]
 800d958:	4619      	mov	r1, r3
 800d95a:	f7fe fd9a 	bl	800c492 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d95e:	bf00      	nop
 800d960:	3708      	adds	r7, #8
 800d962:	46bd      	mov	sp, r7
 800d964:	bd80      	pop	{r7, pc}

0800d966 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d966:	b580      	push	{r7, lr}
 800d968:	b082      	sub	sp, #8
 800d96a:	af00      	add	r7, sp, #0
 800d96c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d974:	4618      	mov	r0, r3
 800d976:	f7fe feae 	bl	800c6d6 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d97a:	bf00      	nop
 800d97c:	3708      	adds	r7, #8
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b084      	sub	sp, #16
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d98a:	2301      	movs	r3, #1
 800d98c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	689b      	ldr	r3, [r3, #8]
 800d992:	2b02      	cmp	r3, #2
 800d994:	d001      	beq.n	800d99a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d996:	f7f3 fe99 	bl	80016cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9a0:	7bfa      	ldrb	r2, [r7, #15]
 800d9a2:	4611      	mov	r1, r2
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	f7fe fe58 	bl	800c65a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f7fe fe04 	bl	800c5be <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d9b6:	bf00      	nop
 800d9b8:	3710      	adds	r7, #16
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	bd80      	pop	{r7, pc}
	...

0800d9c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b082      	sub	sp, #8
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7fe fe53 	bl	800c67a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	699b      	ldr	r3, [r3, #24]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d005      	beq.n	800d9e8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9dc:	4b04      	ldr	r3, [pc, #16]	; (800d9f0 <HAL_PCD_SuspendCallback+0x30>)
 800d9de:	691b      	ldr	r3, [r3, #16]
 800d9e0:	4a03      	ldr	r2, [pc, #12]	; (800d9f0 <HAL_PCD_SuspendCallback+0x30>)
 800d9e2:	f043 0306 	orr.w	r3, r3, #6
 800d9e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d9e8:	bf00      	nop
 800d9ea:	3708      	adds	r7, #8
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	e000ed00 	.word	0xe000ed00

0800d9f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	699b      	ldr	r3, [r3, #24]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d007      	beq.n	800da14 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da04:	4b08      	ldr	r3, [pc, #32]	; (800da28 <HAL_PCD_ResumeCallback+0x34>)
 800da06:	691b      	ldr	r3, [r3, #16]
 800da08:	4a07      	ldr	r2, [pc, #28]	; (800da28 <HAL_PCD_ResumeCallback+0x34>)
 800da0a:	f023 0306 	bic.w	r3, r3, #6
 800da0e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800da10:	f000 f9fa 	bl	800de08 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800da1a:	4618      	mov	r0, r3
 800da1c:	f7fe fe43 	bl	800c6a6 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800da20:	bf00      	nop
 800da22:	3708      	adds	r7, #8
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}
 800da28:	e000ed00 	.word	0xe000ed00

0800da2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800da34:	4a2b      	ldr	r2, [pc, #172]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	4a29      	ldr	r2, [pc, #164]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da40:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800da44:	4b27      	ldr	r3, [pc, #156]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da46:	4a28      	ldr	r2, [pc, #160]	; (800dae8 <USBD_LL_Init+0xbc>)
 800da48:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800da4a:	4b26      	ldr	r3, [pc, #152]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da4c:	2208      	movs	r2, #8
 800da4e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800da50:	4b24      	ldr	r3, [pc, #144]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da52:	2202      	movs	r2, #2
 800da54:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800da56:	4b23      	ldr	r3, [pc, #140]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da58:	2202      	movs	r2, #2
 800da5a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800da5c:	4b21      	ldr	r3, [pc, #132]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da5e:	2200      	movs	r2, #0
 800da60:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800da62:	4b20      	ldr	r3, [pc, #128]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da64:	2200      	movs	r2, #0
 800da66:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800da68:	4b1e      	ldr	r3, [pc, #120]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da6a:	2200      	movs	r2, #0
 800da6c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800da6e:	4b1d      	ldr	r3, [pc, #116]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da70:	2200      	movs	r2, #0
 800da72:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800da74:	481b      	ldr	r0, [pc, #108]	; (800dae4 <USBD_LL_Init+0xb8>)
 800da76:	f7f6 ff36 	bl	80048e6 <HAL_PCD_Init>
 800da7a:	4603      	mov	r3, r0
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d001      	beq.n	800da84 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800da80:	f7f3 fe24 	bl	80016cc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800da8a:	2318      	movs	r3, #24
 800da8c:	2200      	movs	r2, #0
 800da8e:	2100      	movs	r1, #0
 800da90:	f7f8 fbef 	bl	8006272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800da9a:	2358      	movs	r3, #88	; 0x58
 800da9c:	2200      	movs	r2, #0
 800da9e:	2180      	movs	r1, #128	; 0x80
 800daa0:	f7f8 fbe7 	bl	8006272 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800daaa:	23c0      	movs	r3, #192	; 0xc0
 800daac:	2200      	movs	r2, #0
 800daae:	2181      	movs	r1, #129	; 0x81
 800dab0:	f7f8 fbdf 	bl	8006272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800daba:	f44f 7388 	mov.w	r3, #272	; 0x110
 800dabe:	2200      	movs	r2, #0
 800dac0:	2101      	movs	r1, #1
 800dac2:	f7f8 fbd6 	bl	8006272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dacc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dad0:	2200      	movs	r2, #0
 800dad2:	2182      	movs	r1, #130	; 0x82
 800dad4:	f7f8 fbcd 	bl	8006272 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800dad8:	2300      	movs	r3, #0
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3708      	adds	r7, #8
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	200041e4 	.word	0x200041e4
 800dae8:	40005c00 	.word	0x40005c00

0800daec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b084      	sub	sp, #16
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800daf8:	2300      	movs	r3, #0
 800dafa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800db02:	4618      	mov	r0, r3
 800db04:	f7f6 ffd4 	bl	8004ab0 <HAL_PCD_Start>
 800db08:	4603      	mov	r3, r0
 800db0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db0c:	7bfb      	ldrb	r3, [r7, #15]
 800db0e:	4618      	mov	r0, r3
 800db10:	f000 f980 	bl	800de14 <USBD_Get_USB_Status>
 800db14:	4603      	mov	r3, r0
 800db16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db18:	7bbb      	ldrb	r3, [r7, #14]
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}

0800db22 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800db22:	b580      	push	{r7, lr}
 800db24:	b084      	sub	sp, #16
 800db26:	af00      	add	r7, sp, #0
 800db28:	6078      	str	r0, [r7, #4]
 800db2a:	4608      	mov	r0, r1
 800db2c:	4611      	mov	r1, r2
 800db2e:	461a      	mov	r2, r3
 800db30:	4603      	mov	r3, r0
 800db32:	70fb      	strb	r3, [r7, #3]
 800db34:	460b      	mov	r3, r1
 800db36:	70bb      	strb	r3, [r7, #2]
 800db38:	4613      	mov	r3, r2
 800db3a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db3c:	2300      	movs	r3, #0
 800db3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db40:	2300      	movs	r3, #0
 800db42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800db4a:	78bb      	ldrb	r3, [r7, #2]
 800db4c:	883a      	ldrh	r2, [r7, #0]
 800db4e:	78f9      	ldrb	r1, [r7, #3]
 800db50:	f7f7 f91c 	bl	8004d8c <HAL_PCD_EP_Open>
 800db54:	4603      	mov	r3, r0
 800db56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db58:	7bfb      	ldrb	r3, [r7, #15]
 800db5a:	4618      	mov	r0, r3
 800db5c:	f000 f95a 	bl	800de14 <USBD_Get_USB_Status>
 800db60:	4603      	mov	r3, r0
 800db62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db64:	7bbb      	ldrb	r3, [r7, #14]
}
 800db66:	4618      	mov	r0, r3
 800db68:	3710      	adds	r7, #16
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}

0800db6e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db6e:	b580      	push	{r7, lr}
 800db70:	b084      	sub	sp, #16
 800db72:	af00      	add	r7, sp, #0
 800db74:	6078      	str	r0, [r7, #4]
 800db76:	460b      	mov	r3, r1
 800db78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db7a:	2300      	movs	r3, #0
 800db7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db7e:	2300      	movs	r3, #0
 800db80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800db88:	78fa      	ldrb	r2, [r7, #3]
 800db8a:	4611      	mov	r1, r2
 800db8c:	4618      	mov	r0, r3
 800db8e:	f7f7 f963 	bl	8004e58 <HAL_PCD_EP_Close>
 800db92:	4603      	mov	r3, r0
 800db94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db96:	7bfb      	ldrb	r3, [r7, #15]
 800db98:	4618      	mov	r0, r3
 800db9a:	f000 f93b 	bl	800de14 <USBD_Get_USB_Status>
 800db9e:	4603      	mov	r3, r0
 800dba0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dba2:	7bbb      	ldrb	r3, [r7, #14]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3710      	adds	r7, #16
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b084      	sub	sp, #16
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dbc6:	78fa      	ldrb	r2, [r7, #3]
 800dbc8:	4611      	mov	r1, r2
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7f7 fa24 	bl	8005018 <HAL_PCD_EP_SetStall>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbd4:	7bfb      	ldrb	r3, [r7, #15]
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f000 f91c 	bl	800de14 <USBD_Get_USB_Status>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbe0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	3710      	adds	r7, #16
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbea:	b580      	push	{r7, lr}
 800dbec:	b084      	sub	sp, #16
 800dbee:	af00      	add	r7, sp, #0
 800dbf0:	6078      	str	r0, [r7, #4]
 800dbf2:	460b      	mov	r3, r1
 800dbf4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc04:	78fa      	ldrb	r2, [r7, #3]
 800dc06:	4611      	mov	r1, r2
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f7f7 fa57 	bl	80050bc <HAL_PCD_EP_ClrStall>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc12:	7bfb      	ldrb	r3, [r7, #15]
 800dc14:	4618      	mov	r0, r3
 800dc16:	f000 f8fd 	bl	800de14 <USBD_Get_USB_Status>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc20:	4618      	mov	r0, r3
 800dc22:	3710      	adds	r7, #16
 800dc24:	46bd      	mov	sp, r7
 800dc26:	bd80      	pop	{r7, pc}

0800dc28 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc28:	b480      	push	{r7}
 800dc2a:	b085      	sub	sp, #20
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
 800dc30:	460b      	mov	r3, r1
 800dc32:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc3a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dc3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	da0c      	bge.n	800dc5e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dc44:	78fb      	ldrb	r3, [r7, #3]
 800dc46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc4a:	68f9      	ldr	r1, [r7, #12]
 800dc4c:	1c5a      	adds	r2, r3, #1
 800dc4e:	4613      	mov	r3, r2
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	4413      	add	r3, r2
 800dc54:	00db      	lsls	r3, r3, #3
 800dc56:	440b      	add	r3, r1
 800dc58:	3302      	adds	r3, #2
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	e00b      	b.n	800dc76 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dc5e:	78fb      	ldrb	r3, [r7, #3]
 800dc60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc64:	68f9      	ldr	r1, [r7, #12]
 800dc66:	4613      	mov	r3, r2
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	4413      	add	r3, r2
 800dc6c:	00db      	lsls	r3, r3, #3
 800dc6e:	440b      	add	r3, r1
 800dc70:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800dc74:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dc76:	4618      	mov	r0, r3
 800dc78:	3714      	adds	r7, #20
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc80:	4770      	bx	lr

0800dc82 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc82:	b580      	push	{r7, lr}
 800dc84:	b084      	sub	sp, #16
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	6078      	str	r0, [r7, #4]
 800dc8a:	460b      	mov	r3, r1
 800dc8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc92:	2300      	movs	r3, #0
 800dc94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc9c:	78fa      	ldrb	r2, [r7, #3]
 800dc9e:	4611      	mov	r1, r2
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7f7 f84e 	bl	8004d42 <HAL_PCD_SetAddress>
 800dca6:	4603      	mov	r3, r0
 800dca8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcaa:	7bfb      	ldrb	r3, [r7, #15]
 800dcac:	4618      	mov	r0, r3
 800dcae:	f000 f8b1 	bl	800de14 <USBD_Get_USB_Status>
 800dcb2:	4603      	mov	r3, r0
 800dcb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcb8:	4618      	mov	r0, r3
 800dcba:	3710      	adds	r7, #16
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b086      	sub	sp, #24
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	60f8      	str	r0, [r7, #12]
 800dcc8:	607a      	str	r2, [r7, #4]
 800dcca:	603b      	str	r3, [r7, #0]
 800dccc:	460b      	mov	r3, r1
 800dcce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dcde:	7af9      	ldrb	r1, [r7, #11]
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	687a      	ldr	r2, [r7, #4]
 800dce4:	f7f7 f955 	bl	8004f92 <HAL_PCD_EP_Transmit>
 800dce8:	4603      	mov	r3, r0
 800dcea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcec:	7dfb      	ldrb	r3, [r7, #23]
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f000 f890 	bl	800de14 <USBD_Get_USB_Status>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dcf8:	7dbb      	ldrb	r3, [r7, #22]
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	3718      	adds	r7, #24
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}

0800dd02 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dd02:	b580      	push	{r7, lr}
 800dd04:	b086      	sub	sp, #24
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	60f8      	str	r0, [r7, #12]
 800dd0a:	607a      	str	r2, [r7, #4]
 800dd0c:	603b      	str	r3, [r7, #0]
 800dd0e:	460b      	mov	r3, r1
 800dd10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd12:	2300      	movs	r3, #0
 800dd14:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd16:	2300      	movs	r3, #0
 800dd18:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dd20:	7af9      	ldrb	r1, [r7, #11]
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	687a      	ldr	r2, [r7, #4]
 800dd26:	f7f7 f8df 	bl	8004ee8 <HAL_PCD_EP_Receive>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd2e:	7dfb      	ldrb	r3, [r7, #23]
 800dd30:	4618      	mov	r0, r3
 800dd32:	f000 f86f 	bl	800de14 <USBD_Get_USB_Status>
 800dd36:	4603      	mov	r3, r0
 800dd38:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dd3a:	7dbb      	ldrb	r3, [r7, #22]
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3718      	adds	r7, #24
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b082      	sub	sp, #8
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dd56:	78fa      	ldrb	r2, [r7, #3]
 800dd58:	4611      	mov	r1, r2
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7f7 f901 	bl	8004f62 <HAL_PCD_EP_GetRxCount>
 800dd60:	4603      	mov	r3, r0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3708      	adds	r7, #8
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
	...

0800dd6c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b082      	sub	sp, #8
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	460b      	mov	r3, r1
 800dd76:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dd78:	78fb      	ldrb	r3, [r7, #3]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d002      	beq.n	800dd84 <HAL_PCDEx_LPM_Callback+0x18>
 800dd7e:	2b01      	cmp	r3, #1
 800dd80:	d013      	beq.n	800ddaa <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dd82:	e023      	b.n	800ddcc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	699b      	ldr	r3, [r3, #24]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d007      	beq.n	800dd9c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dd8c:	f000 f83c 	bl	800de08 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd90:	4b10      	ldr	r3, [pc, #64]	; (800ddd4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd92:	691b      	ldr	r3, [r3, #16]
 800dd94:	4a0f      	ldr	r2, [pc, #60]	; (800ddd4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd96:	f023 0306 	bic.w	r3, r3, #6
 800dd9a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800dda2:	4618      	mov	r0, r3
 800dda4:	f7fe fc7f 	bl	800c6a6 <USBD_LL_Resume>
    break;
 800dda8:	e010      	b.n	800ddcc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f7fe fc62 	bl	800c67a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	699b      	ldr	r3, [r3, #24]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d005      	beq.n	800ddca <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ddbe:	4b05      	ldr	r3, [pc, #20]	; (800ddd4 <HAL_PCDEx_LPM_Callback+0x68>)
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	4a04      	ldr	r2, [pc, #16]	; (800ddd4 <HAL_PCDEx_LPM_Callback+0x68>)
 800ddc4:	f043 0306 	orr.w	r3, r3, #6
 800ddc8:	6113      	str	r3, [r2, #16]
    break;
 800ddca:	bf00      	nop
}
 800ddcc:	bf00      	nop
 800ddce:	3708      	adds	r7, #8
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}
 800ddd4:	e000ed00 	.word	0xe000ed00

0800ddd8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b083      	sub	sp, #12
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dde0:	4b03      	ldr	r3, [pc, #12]	; (800ddf0 <USBD_static_malloc+0x18>)
}
 800dde2:	4618      	mov	r0, r3
 800dde4:	370c      	adds	r7, #12
 800dde6:	46bd      	mov	sp, r7
 800dde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddec:	4770      	bx	lr
 800ddee:	bf00      	nop
 800ddf0:	200044d8 	.word	0x200044d8

0800ddf4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]

}
 800ddfc:	bf00      	nop
 800ddfe:	370c      	adds	r7, #12
 800de00:	46bd      	mov	sp, r7
 800de02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de06:	4770      	bx	lr

0800de08 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800de0c:	f7f2 ff9e 	bl	8000d4c <SystemClock_Config>
}
 800de10:	bf00      	nop
 800de12:	bd80      	pop	{r7, pc}

0800de14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800de14:	b480      	push	{r7}
 800de16:	b085      	sub	sp, #20
 800de18:	af00      	add	r7, sp, #0
 800de1a:	4603      	mov	r3, r0
 800de1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de1e:	2300      	movs	r3, #0
 800de20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800de22:	79fb      	ldrb	r3, [r7, #7]
 800de24:	2b03      	cmp	r3, #3
 800de26:	d817      	bhi.n	800de58 <USBD_Get_USB_Status+0x44>
 800de28:	a201      	add	r2, pc, #4	; (adr r2, 800de30 <USBD_Get_USB_Status+0x1c>)
 800de2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de2e:	bf00      	nop
 800de30:	0800de41 	.word	0x0800de41
 800de34:	0800de47 	.word	0x0800de47
 800de38:	0800de4d 	.word	0x0800de4d
 800de3c:	0800de53 	.word	0x0800de53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800de40:	2300      	movs	r3, #0
 800de42:	73fb      	strb	r3, [r7, #15]
    break;
 800de44:	e00b      	b.n	800de5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800de46:	2303      	movs	r3, #3
 800de48:	73fb      	strb	r3, [r7, #15]
    break;
 800de4a:	e008      	b.n	800de5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800de4c:	2301      	movs	r3, #1
 800de4e:	73fb      	strb	r3, [r7, #15]
    break;
 800de50:	e005      	b.n	800de5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800de52:	2303      	movs	r3, #3
 800de54:	73fb      	strb	r3, [r7, #15]
    break;
 800de56:	e002      	b.n	800de5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800de58:	2303      	movs	r3, #3
 800de5a:	73fb      	strb	r3, [r7, #15]
    break;
 800de5c:	bf00      	nop
  }
  return usb_status;
 800de5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de60:	4618      	mov	r0, r3
 800de62:	3714      	adds	r7, #20
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr

0800de6c <__errno>:
 800de6c:	4b01      	ldr	r3, [pc, #4]	; (800de74 <__errno+0x8>)
 800de6e:	6818      	ldr	r0, [r3, #0]
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	20002858 	.word	0x20002858

0800de78 <__libc_init_array>:
 800de78:	b570      	push	{r4, r5, r6, lr}
 800de7a:	4d0d      	ldr	r5, [pc, #52]	; (800deb0 <__libc_init_array+0x38>)
 800de7c:	4c0d      	ldr	r4, [pc, #52]	; (800deb4 <__libc_init_array+0x3c>)
 800de7e:	1b64      	subs	r4, r4, r5
 800de80:	10a4      	asrs	r4, r4, #2
 800de82:	2600      	movs	r6, #0
 800de84:	42a6      	cmp	r6, r4
 800de86:	d109      	bne.n	800de9c <__libc_init_array+0x24>
 800de88:	4d0b      	ldr	r5, [pc, #44]	; (800deb8 <__libc_init_array+0x40>)
 800de8a:	4c0c      	ldr	r4, [pc, #48]	; (800debc <__libc_init_array+0x44>)
 800de8c:	f002 fdae 	bl	80109ec <_init>
 800de90:	1b64      	subs	r4, r4, r5
 800de92:	10a4      	asrs	r4, r4, #2
 800de94:	2600      	movs	r6, #0
 800de96:	42a6      	cmp	r6, r4
 800de98:	d105      	bne.n	800dea6 <__libc_init_array+0x2e>
 800de9a:	bd70      	pop	{r4, r5, r6, pc}
 800de9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dea0:	4798      	blx	r3
 800dea2:	3601      	adds	r6, #1
 800dea4:	e7ee      	b.n	800de84 <__libc_init_array+0xc>
 800dea6:	f855 3b04 	ldr.w	r3, [r5], #4
 800deaa:	4798      	blx	r3
 800deac:	3601      	adds	r6, #1
 800deae:	e7f2      	b.n	800de96 <__libc_init_array+0x1e>
 800deb0:	08010ecc 	.word	0x08010ecc
 800deb4:	08010ecc 	.word	0x08010ecc
 800deb8:	08010ecc 	.word	0x08010ecc
 800debc:	08010ed0 	.word	0x08010ed0

0800dec0 <memcpy>:
 800dec0:	440a      	add	r2, r1
 800dec2:	4291      	cmp	r1, r2
 800dec4:	f100 33ff 	add.w	r3, r0, #4294967295
 800dec8:	d100      	bne.n	800decc <memcpy+0xc>
 800deca:	4770      	bx	lr
 800decc:	b510      	push	{r4, lr}
 800dece:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ded2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ded6:	4291      	cmp	r1, r2
 800ded8:	d1f9      	bne.n	800dece <memcpy+0xe>
 800deda:	bd10      	pop	{r4, pc}

0800dedc <memset>:
 800dedc:	4402      	add	r2, r0
 800dede:	4603      	mov	r3, r0
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d100      	bne.n	800dee6 <memset+0xa>
 800dee4:	4770      	bx	lr
 800dee6:	f803 1b01 	strb.w	r1, [r3], #1
 800deea:	e7f9      	b.n	800dee0 <memset+0x4>

0800deec <__cvt>:
 800deec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800def0:	ec55 4b10 	vmov	r4, r5, d0
 800def4:	2d00      	cmp	r5, #0
 800def6:	460e      	mov	r6, r1
 800def8:	4619      	mov	r1, r3
 800defa:	462b      	mov	r3, r5
 800defc:	bfbb      	ittet	lt
 800defe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800df02:	461d      	movlt	r5, r3
 800df04:	2300      	movge	r3, #0
 800df06:	232d      	movlt	r3, #45	; 0x2d
 800df08:	700b      	strb	r3, [r1, #0]
 800df0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800df10:	4691      	mov	r9, r2
 800df12:	f023 0820 	bic.w	r8, r3, #32
 800df16:	bfbc      	itt	lt
 800df18:	4622      	movlt	r2, r4
 800df1a:	4614      	movlt	r4, r2
 800df1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800df20:	d005      	beq.n	800df2e <__cvt+0x42>
 800df22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800df26:	d100      	bne.n	800df2a <__cvt+0x3e>
 800df28:	3601      	adds	r6, #1
 800df2a:	2102      	movs	r1, #2
 800df2c:	e000      	b.n	800df30 <__cvt+0x44>
 800df2e:	2103      	movs	r1, #3
 800df30:	ab03      	add	r3, sp, #12
 800df32:	9301      	str	r3, [sp, #4]
 800df34:	ab02      	add	r3, sp, #8
 800df36:	9300      	str	r3, [sp, #0]
 800df38:	ec45 4b10 	vmov	d0, r4, r5
 800df3c:	4653      	mov	r3, sl
 800df3e:	4632      	mov	r2, r6
 800df40:	f000 fcfa 	bl	800e938 <_dtoa_r>
 800df44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800df48:	4607      	mov	r7, r0
 800df4a:	d102      	bne.n	800df52 <__cvt+0x66>
 800df4c:	f019 0f01 	tst.w	r9, #1
 800df50:	d022      	beq.n	800df98 <__cvt+0xac>
 800df52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800df56:	eb07 0906 	add.w	r9, r7, r6
 800df5a:	d110      	bne.n	800df7e <__cvt+0x92>
 800df5c:	783b      	ldrb	r3, [r7, #0]
 800df5e:	2b30      	cmp	r3, #48	; 0x30
 800df60:	d10a      	bne.n	800df78 <__cvt+0x8c>
 800df62:	2200      	movs	r2, #0
 800df64:	2300      	movs	r3, #0
 800df66:	4620      	mov	r0, r4
 800df68:	4629      	mov	r1, r5
 800df6a:	f7f2 fdd5 	bl	8000b18 <__aeabi_dcmpeq>
 800df6e:	b918      	cbnz	r0, 800df78 <__cvt+0x8c>
 800df70:	f1c6 0601 	rsb	r6, r6, #1
 800df74:	f8ca 6000 	str.w	r6, [sl]
 800df78:	f8da 3000 	ldr.w	r3, [sl]
 800df7c:	4499      	add	r9, r3
 800df7e:	2200      	movs	r2, #0
 800df80:	2300      	movs	r3, #0
 800df82:	4620      	mov	r0, r4
 800df84:	4629      	mov	r1, r5
 800df86:	f7f2 fdc7 	bl	8000b18 <__aeabi_dcmpeq>
 800df8a:	b108      	cbz	r0, 800df90 <__cvt+0xa4>
 800df8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800df90:	2230      	movs	r2, #48	; 0x30
 800df92:	9b03      	ldr	r3, [sp, #12]
 800df94:	454b      	cmp	r3, r9
 800df96:	d307      	bcc.n	800dfa8 <__cvt+0xbc>
 800df98:	9b03      	ldr	r3, [sp, #12]
 800df9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df9c:	1bdb      	subs	r3, r3, r7
 800df9e:	4638      	mov	r0, r7
 800dfa0:	6013      	str	r3, [r2, #0]
 800dfa2:	b004      	add	sp, #16
 800dfa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfa8:	1c59      	adds	r1, r3, #1
 800dfaa:	9103      	str	r1, [sp, #12]
 800dfac:	701a      	strb	r2, [r3, #0]
 800dfae:	e7f0      	b.n	800df92 <__cvt+0xa6>

0800dfb0 <__exponent>:
 800dfb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2900      	cmp	r1, #0
 800dfb6:	bfb8      	it	lt
 800dfb8:	4249      	neglt	r1, r1
 800dfba:	f803 2b02 	strb.w	r2, [r3], #2
 800dfbe:	bfb4      	ite	lt
 800dfc0:	222d      	movlt	r2, #45	; 0x2d
 800dfc2:	222b      	movge	r2, #43	; 0x2b
 800dfc4:	2909      	cmp	r1, #9
 800dfc6:	7042      	strb	r2, [r0, #1]
 800dfc8:	dd2a      	ble.n	800e020 <__exponent+0x70>
 800dfca:	f10d 0407 	add.w	r4, sp, #7
 800dfce:	46a4      	mov	ip, r4
 800dfd0:	270a      	movs	r7, #10
 800dfd2:	46a6      	mov	lr, r4
 800dfd4:	460a      	mov	r2, r1
 800dfd6:	fb91 f6f7 	sdiv	r6, r1, r7
 800dfda:	fb07 1516 	mls	r5, r7, r6, r1
 800dfde:	3530      	adds	r5, #48	; 0x30
 800dfe0:	2a63      	cmp	r2, #99	; 0x63
 800dfe2:	f104 34ff 	add.w	r4, r4, #4294967295
 800dfe6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dfea:	4631      	mov	r1, r6
 800dfec:	dcf1      	bgt.n	800dfd2 <__exponent+0x22>
 800dfee:	3130      	adds	r1, #48	; 0x30
 800dff0:	f1ae 0502 	sub.w	r5, lr, #2
 800dff4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dff8:	1c44      	adds	r4, r0, #1
 800dffa:	4629      	mov	r1, r5
 800dffc:	4561      	cmp	r1, ip
 800dffe:	d30a      	bcc.n	800e016 <__exponent+0x66>
 800e000:	f10d 0209 	add.w	r2, sp, #9
 800e004:	eba2 020e 	sub.w	r2, r2, lr
 800e008:	4565      	cmp	r5, ip
 800e00a:	bf88      	it	hi
 800e00c:	2200      	movhi	r2, #0
 800e00e:	4413      	add	r3, r2
 800e010:	1a18      	subs	r0, r3, r0
 800e012:	b003      	add	sp, #12
 800e014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e01a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e01e:	e7ed      	b.n	800dffc <__exponent+0x4c>
 800e020:	2330      	movs	r3, #48	; 0x30
 800e022:	3130      	adds	r1, #48	; 0x30
 800e024:	7083      	strb	r3, [r0, #2]
 800e026:	70c1      	strb	r1, [r0, #3]
 800e028:	1d03      	adds	r3, r0, #4
 800e02a:	e7f1      	b.n	800e010 <__exponent+0x60>

0800e02c <_printf_float>:
 800e02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e030:	ed2d 8b02 	vpush	{d8}
 800e034:	b08d      	sub	sp, #52	; 0x34
 800e036:	460c      	mov	r4, r1
 800e038:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e03c:	4616      	mov	r6, r2
 800e03e:	461f      	mov	r7, r3
 800e040:	4605      	mov	r5, r0
 800e042:	f001 fb5d 	bl	800f700 <_localeconv_r>
 800e046:	f8d0 a000 	ldr.w	sl, [r0]
 800e04a:	4650      	mov	r0, sl
 800e04c:	f7f2 f8e8 	bl	8000220 <strlen>
 800e050:	2300      	movs	r3, #0
 800e052:	930a      	str	r3, [sp, #40]	; 0x28
 800e054:	6823      	ldr	r3, [r4, #0]
 800e056:	9305      	str	r3, [sp, #20]
 800e058:	f8d8 3000 	ldr.w	r3, [r8]
 800e05c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e060:	3307      	adds	r3, #7
 800e062:	f023 0307 	bic.w	r3, r3, #7
 800e066:	f103 0208 	add.w	r2, r3, #8
 800e06a:	f8c8 2000 	str.w	r2, [r8]
 800e06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e072:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e076:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e07a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e07e:	9307      	str	r3, [sp, #28]
 800e080:	f8cd 8018 	str.w	r8, [sp, #24]
 800e084:	ee08 0a10 	vmov	s16, r0
 800e088:	4b9f      	ldr	r3, [pc, #636]	; (800e308 <_printf_float+0x2dc>)
 800e08a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e08e:	f04f 32ff 	mov.w	r2, #4294967295
 800e092:	f7f2 fd73 	bl	8000b7c <__aeabi_dcmpun>
 800e096:	bb88      	cbnz	r0, 800e0fc <_printf_float+0xd0>
 800e098:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e09c:	4b9a      	ldr	r3, [pc, #616]	; (800e308 <_printf_float+0x2dc>)
 800e09e:	f04f 32ff 	mov.w	r2, #4294967295
 800e0a2:	f7f2 fd4d 	bl	8000b40 <__aeabi_dcmple>
 800e0a6:	bb48      	cbnz	r0, 800e0fc <_printf_float+0xd0>
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	4640      	mov	r0, r8
 800e0ae:	4649      	mov	r1, r9
 800e0b0:	f7f2 fd3c 	bl	8000b2c <__aeabi_dcmplt>
 800e0b4:	b110      	cbz	r0, 800e0bc <_printf_float+0x90>
 800e0b6:	232d      	movs	r3, #45	; 0x2d
 800e0b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e0bc:	4b93      	ldr	r3, [pc, #588]	; (800e30c <_printf_float+0x2e0>)
 800e0be:	4894      	ldr	r0, [pc, #592]	; (800e310 <_printf_float+0x2e4>)
 800e0c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e0c4:	bf94      	ite	ls
 800e0c6:	4698      	movls	r8, r3
 800e0c8:	4680      	movhi	r8, r0
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	6123      	str	r3, [r4, #16]
 800e0ce:	9b05      	ldr	r3, [sp, #20]
 800e0d0:	f023 0204 	bic.w	r2, r3, #4
 800e0d4:	6022      	str	r2, [r4, #0]
 800e0d6:	f04f 0900 	mov.w	r9, #0
 800e0da:	9700      	str	r7, [sp, #0]
 800e0dc:	4633      	mov	r3, r6
 800e0de:	aa0b      	add	r2, sp, #44	; 0x2c
 800e0e0:	4621      	mov	r1, r4
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	f000 f9d8 	bl	800e498 <_printf_common>
 800e0e8:	3001      	adds	r0, #1
 800e0ea:	f040 8090 	bne.w	800e20e <_printf_float+0x1e2>
 800e0ee:	f04f 30ff 	mov.w	r0, #4294967295
 800e0f2:	b00d      	add	sp, #52	; 0x34
 800e0f4:	ecbd 8b02 	vpop	{d8}
 800e0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0fc:	4642      	mov	r2, r8
 800e0fe:	464b      	mov	r3, r9
 800e100:	4640      	mov	r0, r8
 800e102:	4649      	mov	r1, r9
 800e104:	f7f2 fd3a 	bl	8000b7c <__aeabi_dcmpun>
 800e108:	b140      	cbz	r0, 800e11c <_printf_float+0xf0>
 800e10a:	464b      	mov	r3, r9
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	bfbc      	itt	lt
 800e110:	232d      	movlt	r3, #45	; 0x2d
 800e112:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e116:	487f      	ldr	r0, [pc, #508]	; (800e314 <_printf_float+0x2e8>)
 800e118:	4b7f      	ldr	r3, [pc, #508]	; (800e318 <_printf_float+0x2ec>)
 800e11a:	e7d1      	b.n	800e0c0 <_printf_float+0x94>
 800e11c:	6863      	ldr	r3, [r4, #4]
 800e11e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e122:	9206      	str	r2, [sp, #24]
 800e124:	1c5a      	adds	r2, r3, #1
 800e126:	d13f      	bne.n	800e1a8 <_printf_float+0x17c>
 800e128:	2306      	movs	r3, #6
 800e12a:	6063      	str	r3, [r4, #4]
 800e12c:	9b05      	ldr	r3, [sp, #20]
 800e12e:	6861      	ldr	r1, [r4, #4]
 800e130:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e134:	2300      	movs	r3, #0
 800e136:	9303      	str	r3, [sp, #12]
 800e138:	ab0a      	add	r3, sp, #40	; 0x28
 800e13a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e13e:	ab09      	add	r3, sp, #36	; 0x24
 800e140:	ec49 8b10 	vmov	d0, r8, r9
 800e144:	9300      	str	r3, [sp, #0]
 800e146:	6022      	str	r2, [r4, #0]
 800e148:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e14c:	4628      	mov	r0, r5
 800e14e:	f7ff fecd 	bl	800deec <__cvt>
 800e152:	9b06      	ldr	r3, [sp, #24]
 800e154:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e156:	2b47      	cmp	r3, #71	; 0x47
 800e158:	4680      	mov	r8, r0
 800e15a:	d108      	bne.n	800e16e <_printf_float+0x142>
 800e15c:	1cc8      	adds	r0, r1, #3
 800e15e:	db02      	blt.n	800e166 <_printf_float+0x13a>
 800e160:	6863      	ldr	r3, [r4, #4]
 800e162:	4299      	cmp	r1, r3
 800e164:	dd41      	ble.n	800e1ea <_printf_float+0x1be>
 800e166:	f1ab 0b02 	sub.w	fp, fp, #2
 800e16a:	fa5f fb8b 	uxtb.w	fp, fp
 800e16e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e172:	d820      	bhi.n	800e1b6 <_printf_float+0x18a>
 800e174:	3901      	subs	r1, #1
 800e176:	465a      	mov	r2, fp
 800e178:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e17c:	9109      	str	r1, [sp, #36]	; 0x24
 800e17e:	f7ff ff17 	bl	800dfb0 <__exponent>
 800e182:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e184:	1813      	adds	r3, r2, r0
 800e186:	2a01      	cmp	r2, #1
 800e188:	4681      	mov	r9, r0
 800e18a:	6123      	str	r3, [r4, #16]
 800e18c:	dc02      	bgt.n	800e194 <_printf_float+0x168>
 800e18e:	6822      	ldr	r2, [r4, #0]
 800e190:	07d2      	lsls	r2, r2, #31
 800e192:	d501      	bpl.n	800e198 <_printf_float+0x16c>
 800e194:	3301      	adds	r3, #1
 800e196:	6123      	str	r3, [r4, #16]
 800e198:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d09c      	beq.n	800e0da <_printf_float+0xae>
 800e1a0:	232d      	movs	r3, #45	; 0x2d
 800e1a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e1a6:	e798      	b.n	800e0da <_printf_float+0xae>
 800e1a8:	9a06      	ldr	r2, [sp, #24]
 800e1aa:	2a47      	cmp	r2, #71	; 0x47
 800e1ac:	d1be      	bne.n	800e12c <_printf_float+0x100>
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d1bc      	bne.n	800e12c <_printf_float+0x100>
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e7b9      	b.n	800e12a <_printf_float+0xfe>
 800e1b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e1ba:	d118      	bne.n	800e1ee <_printf_float+0x1c2>
 800e1bc:	2900      	cmp	r1, #0
 800e1be:	6863      	ldr	r3, [r4, #4]
 800e1c0:	dd0b      	ble.n	800e1da <_printf_float+0x1ae>
 800e1c2:	6121      	str	r1, [r4, #16]
 800e1c4:	b913      	cbnz	r3, 800e1cc <_printf_float+0x1a0>
 800e1c6:	6822      	ldr	r2, [r4, #0]
 800e1c8:	07d0      	lsls	r0, r2, #31
 800e1ca:	d502      	bpl.n	800e1d2 <_printf_float+0x1a6>
 800e1cc:	3301      	adds	r3, #1
 800e1ce:	440b      	add	r3, r1
 800e1d0:	6123      	str	r3, [r4, #16]
 800e1d2:	65a1      	str	r1, [r4, #88]	; 0x58
 800e1d4:	f04f 0900 	mov.w	r9, #0
 800e1d8:	e7de      	b.n	800e198 <_printf_float+0x16c>
 800e1da:	b913      	cbnz	r3, 800e1e2 <_printf_float+0x1b6>
 800e1dc:	6822      	ldr	r2, [r4, #0]
 800e1de:	07d2      	lsls	r2, r2, #31
 800e1e0:	d501      	bpl.n	800e1e6 <_printf_float+0x1ba>
 800e1e2:	3302      	adds	r3, #2
 800e1e4:	e7f4      	b.n	800e1d0 <_printf_float+0x1a4>
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	e7f2      	b.n	800e1d0 <_printf_float+0x1a4>
 800e1ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e1ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1f0:	4299      	cmp	r1, r3
 800e1f2:	db05      	blt.n	800e200 <_printf_float+0x1d4>
 800e1f4:	6823      	ldr	r3, [r4, #0]
 800e1f6:	6121      	str	r1, [r4, #16]
 800e1f8:	07d8      	lsls	r0, r3, #31
 800e1fa:	d5ea      	bpl.n	800e1d2 <_printf_float+0x1a6>
 800e1fc:	1c4b      	adds	r3, r1, #1
 800e1fe:	e7e7      	b.n	800e1d0 <_printf_float+0x1a4>
 800e200:	2900      	cmp	r1, #0
 800e202:	bfd4      	ite	le
 800e204:	f1c1 0202 	rsble	r2, r1, #2
 800e208:	2201      	movgt	r2, #1
 800e20a:	4413      	add	r3, r2
 800e20c:	e7e0      	b.n	800e1d0 <_printf_float+0x1a4>
 800e20e:	6823      	ldr	r3, [r4, #0]
 800e210:	055a      	lsls	r2, r3, #21
 800e212:	d407      	bmi.n	800e224 <_printf_float+0x1f8>
 800e214:	6923      	ldr	r3, [r4, #16]
 800e216:	4642      	mov	r2, r8
 800e218:	4631      	mov	r1, r6
 800e21a:	4628      	mov	r0, r5
 800e21c:	47b8      	blx	r7
 800e21e:	3001      	adds	r0, #1
 800e220:	d12c      	bne.n	800e27c <_printf_float+0x250>
 800e222:	e764      	b.n	800e0ee <_printf_float+0xc2>
 800e224:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e228:	f240 80e0 	bls.w	800e3ec <_printf_float+0x3c0>
 800e22c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e230:	2200      	movs	r2, #0
 800e232:	2300      	movs	r3, #0
 800e234:	f7f2 fc70 	bl	8000b18 <__aeabi_dcmpeq>
 800e238:	2800      	cmp	r0, #0
 800e23a:	d034      	beq.n	800e2a6 <_printf_float+0x27a>
 800e23c:	4a37      	ldr	r2, [pc, #220]	; (800e31c <_printf_float+0x2f0>)
 800e23e:	2301      	movs	r3, #1
 800e240:	4631      	mov	r1, r6
 800e242:	4628      	mov	r0, r5
 800e244:	47b8      	blx	r7
 800e246:	3001      	adds	r0, #1
 800e248:	f43f af51 	beq.w	800e0ee <_printf_float+0xc2>
 800e24c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e250:	429a      	cmp	r2, r3
 800e252:	db02      	blt.n	800e25a <_printf_float+0x22e>
 800e254:	6823      	ldr	r3, [r4, #0]
 800e256:	07d8      	lsls	r0, r3, #31
 800e258:	d510      	bpl.n	800e27c <_printf_float+0x250>
 800e25a:	ee18 3a10 	vmov	r3, s16
 800e25e:	4652      	mov	r2, sl
 800e260:	4631      	mov	r1, r6
 800e262:	4628      	mov	r0, r5
 800e264:	47b8      	blx	r7
 800e266:	3001      	adds	r0, #1
 800e268:	f43f af41 	beq.w	800e0ee <_printf_float+0xc2>
 800e26c:	f04f 0800 	mov.w	r8, #0
 800e270:	f104 091a 	add.w	r9, r4, #26
 800e274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e276:	3b01      	subs	r3, #1
 800e278:	4543      	cmp	r3, r8
 800e27a:	dc09      	bgt.n	800e290 <_printf_float+0x264>
 800e27c:	6823      	ldr	r3, [r4, #0]
 800e27e:	079b      	lsls	r3, r3, #30
 800e280:	f100 8105 	bmi.w	800e48e <_printf_float+0x462>
 800e284:	68e0      	ldr	r0, [r4, #12]
 800e286:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e288:	4298      	cmp	r0, r3
 800e28a:	bfb8      	it	lt
 800e28c:	4618      	movlt	r0, r3
 800e28e:	e730      	b.n	800e0f2 <_printf_float+0xc6>
 800e290:	2301      	movs	r3, #1
 800e292:	464a      	mov	r2, r9
 800e294:	4631      	mov	r1, r6
 800e296:	4628      	mov	r0, r5
 800e298:	47b8      	blx	r7
 800e29a:	3001      	adds	r0, #1
 800e29c:	f43f af27 	beq.w	800e0ee <_printf_float+0xc2>
 800e2a0:	f108 0801 	add.w	r8, r8, #1
 800e2a4:	e7e6      	b.n	800e274 <_printf_float+0x248>
 800e2a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	dc39      	bgt.n	800e320 <_printf_float+0x2f4>
 800e2ac:	4a1b      	ldr	r2, [pc, #108]	; (800e31c <_printf_float+0x2f0>)
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	4631      	mov	r1, r6
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	47b8      	blx	r7
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	f43f af19 	beq.w	800e0ee <_printf_float+0xc2>
 800e2bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e2c0:	4313      	orrs	r3, r2
 800e2c2:	d102      	bne.n	800e2ca <_printf_float+0x29e>
 800e2c4:	6823      	ldr	r3, [r4, #0]
 800e2c6:	07d9      	lsls	r1, r3, #31
 800e2c8:	d5d8      	bpl.n	800e27c <_printf_float+0x250>
 800e2ca:	ee18 3a10 	vmov	r3, s16
 800e2ce:	4652      	mov	r2, sl
 800e2d0:	4631      	mov	r1, r6
 800e2d2:	4628      	mov	r0, r5
 800e2d4:	47b8      	blx	r7
 800e2d6:	3001      	adds	r0, #1
 800e2d8:	f43f af09 	beq.w	800e0ee <_printf_float+0xc2>
 800e2dc:	f04f 0900 	mov.w	r9, #0
 800e2e0:	f104 0a1a 	add.w	sl, r4, #26
 800e2e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2e6:	425b      	negs	r3, r3
 800e2e8:	454b      	cmp	r3, r9
 800e2ea:	dc01      	bgt.n	800e2f0 <_printf_float+0x2c4>
 800e2ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2ee:	e792      	b.n	800e216 <_printf_float+0x1ea>
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	4652      	mov	r2, sl
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	47b8      	blx	r7
 800e2fa:	3001      	adds	r0, #1
 800e2fc:	f43f aef7 	beq.w	800e0ee <_printf_float+0xc2>
 800e300:	f109 0901 	add.w	r9, r9, #1
 800e304:	e7ee      	b.n	800e2e4 <_printf_float+0x2b8>
 800e306:	bf00      	nop
 800e308:	7fefffff 	.word	0x7fefffff
 800e30c:	08010af8 	.word	0x08010af8
 800e310:	08010afc 	.word	0x08010afc
 800e314:	08010b04 	.word	0x08010b04
 800e318:	08010b00 	.word	0x08010b00
 800e31c:	08010b08 	.word	0x08010b08
 800e320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e322:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e324:	429a      	cmp	r2, r3
 800e326:	bfa8      	it	ge
 800e328:	461a      	movge	r2, r3
 800e32a:	2a00      	cmp	r2, #0
 800e32c:	4691      	mov	r9, r2
 800e32e:	dc37      	bgt.n	800e3a0 <_printf_float+0x374>
 800e330:	f04f 0b00 	mov.w	fp, #0
 800e334:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e338:	f104 021a 	add.w	r2, r4, #26
 800e33c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e33e:	9305      	str	r3, [sp, #20]
 800e340:	eba3 0309 	sub.w	r3, r3, r9
 800e344:	455b      	cmp	r3, fp
 800e346:	dc33      	bgt.n	800e3b0 <_printf_float+0x384>
 800e348:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e34c:	429a      	cmp	r2, r3
 800e34e:	db3b      	blt.n	800e3c8 <_printf_float+0x39c>
 800e350:	6823      	ldr	r3, [r4, #0]
 800e352:	07da      	lsls	r2, r3, #31
 800e354:	d438      	bmi.n	800e3c8 <_printf_float+0x39c>
 800e356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e358:	9a05      	ldr	r2, [sp, #20]
 800e35a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e35c:	1a9a      	subs	r2, r3, r2
 800e35e:	eba3 0901 	sub.w	r9, r3, r1
 800e362:	4591      	cmp	r9, r2
 800e364:	bfa8      	it	ge
 800e366:	4691      	movge	r9, r2
 800e368:	f1b9 0f00 	cmp.w	r9, #0
 800e36c:	dc35      	bgt.n	800e3da <_printf_float+0x3ae>
 800e36e:	f04f 0800 	mov.w	r8, #0
 800e372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e376:	f104 0a1a 	add.w	sl, r4, #26
 800e37a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e37e:	1a9b      	subs	r3, r3, r2
 800e380:	eba3 0309 	sub.w	r3, r3, r9
 800e384:	4543      	cmp	r3, r8
 800e386:	f77f af79 	ble.w	800e27c <_printf_float+0x250>
 800e38a:	2301      	movs	r3, #1
 800e38c:	4652      	mov	r2, sl
 800e38e:	4631      	mov	r1, r6
 800e390:	4628      	mov	r0, r5
 800e392:	47b8      	blx	r7
 800e394:	3001      	adds	r0, #1
 800e396:	f43f aeaa 	beq.w	800e0ee <_printf_float+0xc2>
 800e39a:	f108 0801 	add.w	r8, r8, #1
 800e39e:	e7ec      	b.n	800e37a <_printf_float+0x34e>
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	4631      	mov	r1, r6
 800e3a4:	4642      	mov	r2, r8
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	47b8      	blx	r7
 800e3aa:	3001      	adds	r0, #1
 800e3ac:	d1c0      	bne.n	800e330 <_printf_float+0x304>
 800e3ae:	e69e      	b.n	800e0ee <_printf_float+0xc2>
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	4631      	mov	r1, r6
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	9205      	str	r2, [sp, #20]
 800e3b8:	47b8      	blx	r7
 800e3ba:	3001      	adds	r0, #1
 800e3bc:	f43f ae97 	beq.w	800e0ee <_printf_float+0xc2>
 800e3c0:	9a05      	ldr	r2, [sp, #20]
 800e3c2:	f10b 0b01 	add.w	fp, fp, #1
 800e3c6:	e7b9      	b.n	800e33c <_printf_float+0x310>
 800e3c8:	ee18 3a10 	vmov	r3, s16
 800e3cc:	4652      	mov	r2, sl
 800e3ce:	4631      	mov	r1, r6
 800e3d0:	4628      	mov	r0, r5
 800e3d2:	47b8      	blx	r7
 800e3d4:	3001      	adds	r0, #1
 800e3d6:	d1be      	bne.n	800e356 <_printf_float+0x32a>
 800e3d8:	e689      	b.n	800e0ee <_printf_float+0xc2>
 800e3da:	9a05      	ldr	r2, [sp, #20]
 800e3dc:	464b      	mov	r3, r9
 800e3de:	4442      	add	r2, r8
 800e3e0:	4631      	mov	r1, r6
 800e3e2:	4628      	mov	r0, r5
 800e3e4:	47b8      	blx	r7
 800e3e6:	3001      	adds	r0, #1
 800e3e8:	d1c1      	bne.n	800e36e <_printf_float+0x342>
 800e3ea:	e680      	b.n	800e0ee <_printf_float+0xc2>
 800e3ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3ee:	2a01      	cmp	r2, #1
 800e3f0:	dc01      	bgt.n	800e3f6 <_printf_float+0x3ca>
 800e3f2:	07db      	lsls	r3, r3, #31
 800e3f4:	d538      	bpl.n	800e468 <_printf_float+0x43c>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	4642      	mov	r2, r8
 800e3fa:	4631      	mov	r1, r6
 800e3fc:	4628      	mov	r0, r5
 800e3fe:	47b8      	blx	r7
 800e400:	3001      	adds	r0, #1
 800e402:	f43f ae74 	beq.w	800e0ee <_printf_float+0xc2>
 800e406:	ee18 3a10 	vmov	r3, s16
 800e40a:	4652      	mov	r2, sl
 800e40c:	4631      	mov	r1, r6
 800e40e:	4628      	mov	r0, r5
 800e410:	47b8      	blx	r7
 800e412:	3001      	adds	r0, #1
 800e414:	f43f ae6b 	beq.w	800e0ee <_printf_float+0xc2>
 800e418:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e41c:	2200      	movs	r2, #0
 800e41e:	2300      	movs	r3, #0
 800e420:	f7f2 fb7a 	bl	8000b18 <__aeabi_dcmpeq>
 800e424:	b9d8      	cbnz	r0, 800e45e <_printf_float+0x432>
 800e426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e428:	f108 0201 	add.w	r2, r8, #1
 800e42c:	3b01      	subs	r3, #1
 800e42e:	4631      	mov	r1, r6
 800e430:	4628      	mov	r0, r5
 800e432:	47b8      	blx	r7
 800e434:	3001      	adds	r0, #1
 800e436:	d10e      	bne.n	800e456 <_printf_float+0x42a>
 800e438:	e659      	b.n	800e0ee <_printf_float+0xc2>
 800e43a:	2301      	movs	r3, #1
 800e43c:	4652      	mov	r2, sl
 800e43e:	4631      	mov	r1, r6
 800e440:	4628      	mov	r0, r5
 800e442:	47b8      	blx	r7
 800e444:	3001      	adds	r0, #1
 800e446:	f43f ae52 	beq.w	800e0ee <_printf_float+0xc2>
 800e44a:	f108 0801 	add.w	r8, r8, #1
 800e44e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e450:	3b01      	subs	r3, #1
 800e452:	4543      	cmp	r3, r8
 800e454:	dcf1      	bgt.n	800e43a <_printf_float+0x40e>
 800e456:	464b      	mov	r3, r9
 800e458:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e45c:	e6dc      	b.n	800e218 <_printf_float+0x1ec>
 800e45e:	f04f 0800 	mov.w	r8, #0
 800e462:	f104 0a1a 	add.w	sl, r4, #26
 800e466:	e7f2      	b.n	800e44e <_printf_float+0x422>
 800e468:	2301      	movs	r3, #1
 800e46a:	4642      	mov	r2, r8
 800e46c:	e7df      	b.n	800e42e <_printf_float+0x402>
 800e46e:	2301      	movs	r3, #1
 800e470:	464a      	mov	r2, r9
 800e472:	4631      	mov	r1, r6
 800e474:	4628      	mov	r0, r5
 800e476:	47b8      	blx	r7
 800e478:	3001      	adds	r0, #1
 800e47a:	f43f ae38 	beq.w	800e0ee <_printf_float+0xc2>
 800e47e:	f108 0801 	add.w	r8, r8, #1
 800e482:	68e3      	ldr	r3, [r4, #12]
 800e484:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e486:	1a5b      	subs	r3, r3, r1
 800e488:	4543      	cmp	r3, r8
 800e48a:	dcf0      	bgt.n	800e46e <_printf_float+0x442>
 800e48c:	e6fa      	b.n	800e284 <_printf_float+0x258>
 800e48e:	f04f 0800 	mov.w	r8, #0
 800e492:	f104 0919 	add.w	r9, r4, #25
 800e496:	e7f4      	b.n	800e482 <_printf_float+0x456>

0800e498 <_printf_common>:
 800e498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e49c:	4616      	mov	r6, r2
 800e49e:	4699      	mov	r9, r3
 800e4a0:	688a      	ldr	r2, [r1, #8]
 800e4a2:	690b      	ldr	r3, [r1, #16]
 800e4a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4a8:	4293      	cmp	r3, r2
 800e4aa:	bfb8      	it	lt
 800e4ac:	4613      	movlt	r3, r2
 800e4ae:	6033      	str	r3, [r6, #0]
 800e4b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e4b4:	4607      	mov	r7, r0
 800e4b6:	460c      	mov	r4, r1
 800e4b8:	b10a      	cbz	r2, 800e4be <_printf_common+0x26>
 800e4ba:	3301      	adds	r3, #1
 800e4bc:	6033      	str	r3, [r6, #0]
 800e4be:	6823      	ldr	r3, [r4, #0]
 800e4c0:	0699      	lsls	r1, r3, #26
 800e4c2:	bf42      	ittt	mi
 800e4c4:	6833      	ldrmi	r3, [r6, #0]
 800e4c6:	3302      	addmi	r3, #2
 800e4c8:	6033      	strmi	r3, [r6, #0]
 800e4ca:	6825      	ldr	r5, [r4, #0]
 800e4cc:	f015 0506 	ands.w	r5, r5, #6
 800e4d0:	d106      	bne.n	800e4e0 <_printf_common+0x48>
 800e4d2:	f104 0a19 	add.w	sl, r4, #25
 800e4d6:	68e3      	ldr	r3, [r4, #12]
 800e4d8:	6832      	ldr	r2, [r6, #0]
 800e4da:	1a9b      	subs	r3, r3, r2
 800e4dc:	42ab      	cmp	r3, r5
 800e4de:	dc26      	bgt.n	800e52e <_printf_common+0x96>
 800e4e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e4e4:	1e13      	subs	r3, r2, #0
 800e4e6:	6822      	ldr	r2, [r4, #0]
 800e4e8:	bf18      	it	ne
 800e4ea:	2301      	movne	r3, #1
 800e4ec:	0692      	lsls	r2, r2, #26
 800e4ee:	d42b      	bmi.n	800e548 <_printf_common+0xb0>
 800e4f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e4f4:	4649      	mov	r1, r9
 800e4f6:	4638      	mov	r0, r7
 800e4f8:	47c0      	blx	r8
 800e4fa:	3001      	adds	r0, #1
 800e4fc:	d01e      	beq.n	800e53c <_printf_common+0xa4>
 800e4fe:	6823      	ldr	r3, [r4, #0]
 800e500:	68e5      	ldr	r5, [r4, #12]
 800e502:	6832      	ldr	r2, [r6, #0]
 800e504:	f003 0306 	and.w	r3, r3, #6
 800e508:	2b04      	cmp	r3, #4
 800e50a:	bf08      	it	eq
 800e50c:	1aad      	subeq	r5, r5, r2
 800e50e:	68a3      	ldr	r3, [r4, #8]
 800e510:	6922      	ldr	r2, [r4, #16]
 800e512:	bf0c      	ite	eq
 800e514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e518:	2500      	movne	r5, #0
 800e51a:	4293      	cmp	r3, r2
 800e51c:	bfc4      	itt	gt
 800e51e:	1a9b      	subgt	r3, r3, r2
 800e520:	18ed      	addgt	r5, r5, r3
 800e522:	2600      	movs	r6, #0
 800e524:	341a      	adds	r4, #26
 800e526:	42b5      	cmp	r5, r6
 800e528:	d11a      	bne.n	800e560 <_printf_common+0xc8>
 800e52a:	2000      	movs	r0, #0
 800e52c:	e008      	b.n	800e540 <_printf_common+0xa8>
 800e52e:	2301      	movs	r3, #1
 800e530:	4652      	mov	r2, sl
 800e532:	4649      	mov	r1, r9
 800e534:	4638      	mov	r0, r7
 800e536:	47c0      	blx	r8
 800e538:	3001      	adds	r0, #1
 800e53a:	d103      	bne.n	800e544 <_printf_common+0xac>
 800e53c:	f04f 30ff 	mov.w	r0, #4294967295
 800e540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e544:	3501      	adds	r5, #1
 800e546:	e7c6      	b.n	800e4d6 <_printf_common+0x3e>
 800e548:	18e1      	adds	r1, r4, r3
 800e54a:	1c5a      	adds	r2, r3, #1
 800e54c:	2030      	movs	r0, #48	; 0x30
 800e54e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e552:	4422      	add	r2, r4
 800e554:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e558:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e55c:	3302      	adds	r3, #2
 800e55e:	e7c7      	b.n	800e4f0 <_printf_common+0x58>
 800e560:	2301      	movs	r3, #1
 800e562:	4622      	mov	r2, r4
 800e564:	4649      	mov	r1, r9
 800e566:	4638      	mov	r0, r7
 800e568:	47c0      	blx	r8
 800e56a:	3001      	adds	r0, #1
 800e56c:	d0e6      	beq.n	800e53c <_printf_common+0xa4>
 800e56e:	3601      	adds	r6, #1
 800e570:	e7d9      	b.n	800e526 <_printf_common+0x8e>
	...

0800e574 <_printf_i>:
 800e574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e578:	7e0f      	ldrb	r7, [r1, #24]
 800e57a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e57c:	2f78      	cmp	r7, #120	; 0x78
 800e57e:	4691      	mov	r9, r2
 800e580:	4680      	mov	r8, r0
 800e582:	460c      	mov	r4, r1
 800e584:	469a      	mov	sl, r3
 800e586:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e58a:	d807      	bhi.n	800e59c <_printf_i+0x28>
 800e58c:	2f62      	cmp	r7, #98	; 0x62
 800e58e:	d80a      	bhi.n	800e5a6 <_printf_i+0x32>
 800e590:	2f00      	cmp	r7, #0
 800e592:	f000 80d8 	beq.w	800e746 <_printf_i+0x1d2>
 800e596:	2f58      	cmp	r7, #88	; 0x58
 800e598:	f000 80a3 	beq.w	800e6e2 <_printf_i+0x16e>
 800e59c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e5a4:	e03a      	b.n	800e61c <_printf_i+0xa8>
 800e5a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e5aa:	2b15      	cmp	r3, #21
 800e5ac:	d8f6      	bhi.n	800e59c <_printf_i+0x28>
 800e5ae:	a101      	add	r1, pc, #4	; (adr r1, 800e5b4 <_printf_i+0x40>)
 800e5b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e5b4:	0800e60d 	.word	0x0800e60d
 800e5b8:	0800e621 	.word	0x0800e621
 800e5bc:	0800e59d 	.word	0x0800e59d
 800e5c0:	0800e59d 	.word	0x0800e59d
 800e5c4:	0800e59d 	.word	0x0800e59d
 800e5c8:	0800e59d 	.word	0x0800e59d
 800e5cc:	0800e621 	.word	0x0800e621
 800e5d0:	0800e59d 	.word	0x0800e59d
 800e5d4:	0800e59d 	.word	0x0800e59d
 800e5d8:	0800e59d 	.word	0x0800e59d
 800e5dc:	0800e59d 	.word	0x0800e59d
 800e5e0:	0800e72d 	.word	0x0800e72d
 800e5e4:	0800e651 	.word	0x0800e651
 800e5e8:	0800e70f 	.word	0x0800e70f
 800e5ec:	0800e59d 	.word	0x0800e59d
 800e5f0:	0800e59d 	.word	0x0800e59d
 800e5f4:	0800e74f 	.word	0x0800e74f
 800e5f8:	0800e59d 	.word	0x0800e59d
 800e5fc:	0800e651 	.word	0x0800e651
 800e600:	0800e59d 	.word	0x0800e59d
 800e604:	0800e59d 	.word	0x0800e59d
 800e608:	0800e717 	.word	0x0800e717
 800e60c:	682b      	ldr	r3, [r5, #0]
 800e60e:	1d1a      	adds	r2, r3, #4
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	602a      	str	r2, [r5, #0]
 800e614:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e618:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e61c:	2301      	movs	r3, #1
 800e61e:	e0a3      	b.n	800e768 <_printf_i+0x1f4>
 800e620:	6820      	ldr	r0, [r4, #0]
 800e622:	6829      	ldr	r1, [r5, #0]
 800e624:	0606      	lsls	r6, r0, #24
 800e626:	f101 0304 	add.w	r3, r1, #4
 800e62a:	d50a      	bpl.n	800e642 <_printf_i+0xce>
 800e62c:	680e      	ldr	r6, [r1, #0]
 800e62e:	602b      	str	r3, [r5, #0]
 800e630:	2e00      	cmp	r6, #0
 800e632:	da03      	bge.n	800e63c <_printf_i+0xc8>
 800e634:	232d      	movs	r3, #45	; 0x2d
 800e636:	4276      	negs	r6, r6
 800e638:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e63c:	485e      	ldr	r0, [pc, #376]	; (800e7b8 <_printf_i+0x244>)
 800e63e:	230a      	movs	r3, #10
 800e640:	e019      	b.n	800e676 <_printf_i+0x102>
 800e642:	680e      	ldr	r6, [r1, #0]
 800e644:	602b      	str	r3, [r5, #0]
 800e646:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e64a:	bf18      	it	ne
 800e64c:	b236      	sxthne	r6, r6
 800e64e:	e7ef      	b.n	800e630 <_printf_i+0xbc>
 800e650:	682b      	ldr	r3, [r5, #0]
 800e652:	6820      	ldr	r0, [r4, #0]
 800e654:	1d19      	adds	r1, r3, #4
 800e656:	6029      	str	r1, [r5, #0]
 800e658:	0601      	lsls	r1, r0, #24
 800e65a:	d501      	bpl.n	800e660 <_printf_i+0xec>
 800e65c:	681e      	ldr	r6, [r3, #0]
 800e65e:	e002      	b.n	800e666 <_printf_i+0xf2>
 800e660:	0646      	lsls	r6, r0, #25
 800e662:	d5fb      	bpl.n	800e65c <_printf_i+0xe8>
 800e664:	881e      	ldrh	r6, [r3, #0]
 800e666:	4854      	ldr	r0, [pc, #336]	; (800e7b8 <_printf_i+0x244>)
 800e668:	2f6f      	cmp	r7, #111	; 0x6f
 800e66a:	bf0c      	ite	eq
 800e66c:	2308      	moveq	r3, #8
 800e66e:	230a      	movne	r3, #10
 800e670:	2100      	movs	r1, #0
 800e672:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e676:	6865      	ldr	r5, [r4, #4]
 800e678:	60a5      	str	r5, [r4, #8]
 800e67a:	2d00      	cmp	r5, #0
 800e67c:	bfa2      	ittt	ge
 800e67e:	6821      	ldrge	r1, [r4, #0]
 800e680:	f021 0104 	bicge.w	r1, r1, #4
 800e684:	6021      	strge	r1, [r4, #0]
 800e686:	b90e      	cbnz	r6, 800e68c <_printf_i+0x118>
 800e688:	2d00      	cmp	r5, #0
 800e68a:	d04d      	beq.n	800e728 <_printf_i+0x1b4>
 800e68c:	4615      	mov	r5, r2
 800e68e:	fbb6 f1f3 	udiv	r1, r6, r3
 800e692:	fb03 6711 	mls	r7, r3, r1, r6
 800e696:	5dc7      	ldrb	r7, [r0, r7]
 800e698:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e69c:	4637      	mov	r7, r6
 800e69e:	42bb      	cmp	r3, r7
 800e6a0:	460e      	mov	r6, r1
 800e6a2:	d9f4      	bls.n	800e68e <_printf_i+0x11a>
 800e6a4:	2b08      	cmp	r3, #8
 800e6a6:	d10b      	bne.n	800e6c0 <_printf_i+0x14c>
 800e6a8:	6823      	ldr	r3, [r4, #0]
 800e6aa:	07de      	lsls	r6, r3, #31
 800e6ac:	d508      	bpl.n	800e6c0 <_printf_i+0x14c>
 800e6ae:	6923      	ldr	r3, [r4, #16]
 800e6b0:	6861      	ldr	r1, [r4, #4]
 800e6b2:	4299      	cmp	r1, r3
 800e6b4:	bfde      	ittt	le
 800e6b6:	2330      	movle	r3, #48	; 0x30
 800e6b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e6bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e6c0:	1b52      	subs	r2, r2, r5
 800e6c2:	6122      	str	r2, [r4, #16]
 800e6c4:	f8cd a000 	str.w	sl, [sp]
 800e6c8:	464b      	mov	r3, r9
 800e6ca:	aa03      	add	r2, sp, #12
 800e6cc:	4621      	mov	r1, r4
 800e6ce:	4640      	mov	r0, r8
 800e6d0:	f7ff fee2 	bl	800e498 <_printf_common>
 800e6d4:	3001      	adds	r0, #1
 800e6d6:	d14c      	bne.n	800e772 <_printf_i+0x1fe>
 800e6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6dc:	b004      	add	sp, #16
 800e6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6e2:	4835      	ldr	r0, [pc, #212]	; (800e7b8 <_printf_i+0x244>)
 800e6e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e6e8:	6829      	ldr	r1, [r5, #0]
 800e6ea:	6823      	ldr	r3, [r4, #0]
 800e6ec:	f851 6b04 	ldr.w	r6, [r1], #4
 800e6f0:	6029      	str	r1, [r5, #0]
 800e6f2:	061d      	lsls	r5, r3, #24
 800e6f4:	d514      	bpl.n	800e720 <_printf_i+0x1ac>
 800e6f6:	07df      	lsls	r7, r3, #31
 800e6f8:	bf44      	itt	mi
 800e6fa:	f043 0320 	orrmi.w	r3, r3, #32
 800e6fe:	6023      	strmi	r3, [r4, #0]
 800e700:	b91e      	cbnz	r6, 800e70a <_printf_i+0x196>
 800e702:	6823      	ldr	r3, [r4, #0]
 800e704:	f023 0320 	bic.w	r3, r3, #32
 800e708:	6023      	str	r3, [r4, #0]
 800e70a:	2310      	movs	r3, #16
 800e70c:	e7b0      	b.n	800e670 <_printf_i+0xfc>
 800e70e:	6823      	ldr	r3, [r4, #0]
 800e710:	f043 0320 	orr.w	r3, r3, #32
 800e714:	6023      	str	r3, [r4, #0]
 800e716:	2378      	movs	r3, #120	; 0x78
 800e718:	4828      	ldr	r0, [pc, #160]	; (800e7bc <_printf_i+0x248>)
 800e71a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e71e:	e7e3      	b.n	800e6e8 <_printf_i+0x174>
 800e720:	0659      	lsls	r1, r3, #25
 800e722:	bf48      	it	mi
 800e724:	b2b6      	uxthmi	r6, r6
 800e726:	e7e6      	b.n	800e6f6 <_printf_i+0x182>
 800e728:	4615      	mov	r5, r2
 800e72a:	e7bb      	b.n	800e6a4 <_printf_i+0x130>
 800e72c:	682b      	ldr	r3, [r5, #0]
 800e72e:	6826      	ldr	r6, [r4, #0]
 800e730:	6961      	ldr	r1, [r4, #20]
 800e732:	1d18      	adds	r0, r3, #4
 800e734:	6028      	str	r0, [r5, #0]
 800e736:	0635      	lsls	r5, r6, #24
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	d501      	bpl.n	800e740 <_printf_i+0x1cc>
 800e73c:	6019      	str	r1, [r3, #0]
 800e73e:	e002      	b.n	800e746 <_printf_i+0x1d2>
 800e740:	0670      	lsls	r0, r6, #25
 800e742:	d5fb      	bpl.n	800e73c <_printf_i+0x1c8>
 800e744:	8019      	strh	r1, [r3, #0]
 800e746:	2300      	movs	r3, #0
 800e748:	6123      	str	r3, [r4, #16]
 800e74a:	4615      	mov	r5, r2
 800e74c:	e7ba      	b.n	800e6c4 <_printf_i+0x150>
 800e74e:	682b      	ldr	r3, [r5, #0]
 800e750:	1d1a      	adds	r2, r3, #4
 800e752:	602a      	str	r2, [r5, #0]
 800e754:	681d      	ldr	r5, [r3, #0]
 800e756:	6862      	ldr	r2, [r4, #4]
 800e758:	2100      	movs	r1, #0
 800e75a:	4628      	mov	r0, r5
 800e75c:	f7f1 fd68 	bl	8000230 <memchr>
 800e760:	b108      	cbz	r0, 800e766 <_printf_i+0x1f2>
 800e762:	1b40      	subs	r0, r0, r5
 800e764:	6060      	str	r0, [r4, #4]
 800e766:	6863      	ldr	r3, [r4, #4]
 800e768:	6123      	str	r3, [r4, #16]
 800e76a:	2300      	movs	r3, #0
 800e76c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e770:	e7a8      	b.n	800e6c4 <_printf_i+0x150>
 800e772:	6923      	ldr	r3, [r4, #16]
 800e774:	462a      	mov	r2, r5
 800e776:	4649      	mov	r1, r9
 800e778:	4640      	mov	r0, r8
 800e77a:	47d0      	blx	sl
 800e77c:	3001      	adds	r0, #1
 800e77e:	d0ab      	beq.n	800e6d8 <_printf_i+0x164>
 800e780:	6823      	ldr	r3, [r4, #0]
 800e782:	079b      	lsls	r3, r3, #30
 800e784:	d413      	bmi.n	800e7ae <_printf_i+0x23a>
 800e786:	68e0      	ldr	r0, [r4, #12]
 800e788:	9b03      	ldr	r3, [sp, #12]
 800e78a:	4298      	cmp	r0, r3
 800e78c:	bfb8      	it	lt
 800e78e:	4618      	movlt	r0, r3
 800e790:	e7a4      	b.n	800e6dc <_printf_i+0x168>
 800e792:	2301      	movs	r3, #1
 800e794:	4632      	mov	r2, r6
 800e796:	4649      	mov	r1, r9
 800e798:	4640      	mov	r0, r8
 800e79a:	47d0      	blx	sl
 800e79c:	3001      	adds	r0, #1
 800e79e:	d09b      	beq.n	800e6d8 <_printf_i+0x164>
 800e7a0:	3501      	adds	r5, #1
 800e7a2:	68e3      	ldr	r3, [r4, #12]
 800e7a4:	9903      	ldr	r1, [sp, #12]
 800e7a6:	1a5b      	subs	r3, r3, r1
 800e7a8:	42ab      	cmp	r3, r5
 800e7aa:	dcf2      	bgt.n	800e792 <_printf_i+0x21e>
 800e7ac:	e7eb      	b.n	800e786 <_printf_i+0x212>
 800e7ae:	2500      	movs	r5, #0
 800e7b0:	f104 0619 	add.w	r6, r4, #25
 800e7b4:	e7f5      	b.n	800e7a2 <_printf_i+0x22e>
 800e7b6:	bf00      	nop
 800e7b8:	08010b0a 	.word	0x08010b0a
 800e7bc:	08010b1b 	.word	0x08010b1b

0800e7c0 <iprintf>:
 800e7c0:	b40f      	push	{r0, r1, r2, r3}
 800e7c2:	4b0a      	ldr	r3, [pc, #40]	; (800e7ec <iprintf+0x2c>)
 800e7c4:	b513      	push	{r0, r1, r4, lr}
 800e7c6:	681c      	ldr	r4, [r3, #0]
 800e7c8:	b124      	cbz	r4, 800e7d4 <iprintf+0x14>
 800e7ca:	69a3      	ldr	r3, [r4, #24]
 800e7cc:	b913      	cbnz	r3, 800e7d4 <iprintf+0x14>
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	f000 fef8 	bl	800f5c4 <__sinit>
 800e7d4:	ab05      	add	r3, sp, #20
 800e7d6:	9a04      	ldr	r2, [sp, #16]
 800e7d8:	68a1      	ldr	r1, [r4, #8]
 800e7da:	9301      	str	r3, [sp, #4]
 800e7dc:	4620      	mov	r0, r4
 800e7de:	f001 fc43 	bl	8010068 <_vfiprintf_r>
 800e7e2:	b002      	add	sp, #8
 800e7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7e8:	b004      	add	sp, #16
 800e7ea:	4770      	bx	lr
 800e7ec:	20002858 	.word	0x20002858

0800e7f0 <putchar>:
 800e7f0:	4b09      	ldr	r3, [pc, #36]	; (800e818 <putchar+0x28>)
 800e7f2:	b513      	push	{r0, r1, r4, lr}
 800e7f4:	681c      	ldr	r4, [r3, #0]
 800e7f6:	4601      	mov	r1, r0
 800e7f8:	b134      	cbz	r4, 800e808 <putchar+0x18>
 800e7fa:	69a3      	ldr	r3, [r4, #24]
 800e7fc:	b923      	cbnz	r3, 800e808 <putchar+0x18>
 800e7fe:	9001      	str	r0, [sp, #4]
 800e800:	4620      	mov	r0, r4
 800e802:	f000 fedf 	bl	800f5c4 <__sinit>
 800e806:	9901      	ldr	r1, [sp, #4]
 800e808:	68a2      	ldr	r2, [r4, #8]
 800e80a:	4620      	mov	r0, r4
 800e80c:	b002      	add	sp, #8
 800e80e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e812:	f001 bd59 	b.w	80102c8 <_putc_r>
 800e816:	bf00      	nop
 800e818:	20002858 	.word	0x20002858

0800e81c <quorem>:
 800e81c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e820:	6903      	ldr	r3, [r0, #16]
 800e822:	690c      	ldr	r4, [r1, #16]
 800e824:	42a3      	cmp	r3, r4
 800e826:	4607      	mov	r7, r0
 800e828:	f2c0 8081 	blt.w	800e92e <quorem+0x112>
 800e82c:	3c01      	subs	r4, #1
 800e82e:	f101 0814 	add.w	r8, r1, #20
 800e832:	f100 0514 	add.w	r5, r0, #20
 800e836:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e83a:	9301      	str	r3, [sp, #4]
 800e83c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e840:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e844:	3301      	adds	r3, #1
 800e846:	429a      	cmp	r2, r3
 800e848:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e84c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e850:	fbb2 f6f3 	udiv	r6, r2, r3
 800e854:	d331      	bcc.n	800e8ba <quorem+0x9e>
 800e856:	f04f 0e00 	mov.w	lr, #0
 800e85a:	4640      	mov	r0, r8
 800e85c:	46ac      	mov	ip, r5
 800e85e:	46f2      	mov	sl, lr
 800e860:	f850 2b04 	ldr.w	r2, [r0], #4
 800e864:	b293      	uxth	r3, r2
 800e866:	fb06 e303 	mla	r3, r6, r3, lr
 800e86a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e86e:	b29b      	uxth	r3, r3
 800e870:	ebaa 0303 	sub.w	r3, sl, r3
 800e874:	f8dc a000 	ldr.w	sl, [ip]
 800e878:	0c12      	lsrs	r2, r2, #16
 800e87a:	fa13 f38a 	uxtah	r3, r3, sl
 800e87e:	fb06 e202 	mla	r2, r6, r2, lr
 800e882:	9300      	str	r3, [sp, #0]
 800e884:	9b00      	ldr	r3, [sp, #0]
 800e886:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e88a:	b292      	uxth	r2, r2
 800e88c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e894:	f8bd 3000 	ldrh.w	r3, [sp]
 800e898:	4581      	cmp	r9, r0
 800e89a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e89e:	f84c 3b04 	str.w	r3, [ip], #4
 800e8a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e8a6:	d2db      	bcs.n	800e860 <quorem+0x44>
 800e8a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800e8ac:	b92b      	cbnz	r3, 800e8ba <quorem+0x9e>
 800e8ae:	9b01      	ldr	r3, [sp, #4]
 800e8b0:	3b04      	subs	r3, #4
 800e8b2:	429d      	cmp	r5, r3
 800e8b4:	461a      	mov	r2, r3
 800e8b6:	d32e      	bcc.n	800e916 <quorem+0xfa>
 800e8b8:	613c      	str	r4, [r7, #16]
 800e8ba:	4638      	mov	r0, r7
 800e8bc:	f001 f9b2 	bl	800fc24 <__mcmp>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	db24      	blt.n	800e90e <quorem+0xf2>
 800e8c4:	3601      	adds	r6, #1
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	f04f 0c00 	mov.w	ip, #0
 800e8cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800e8d0:	f8d0 e000 	ldr.w	lr, [r0]
 800e8d4:	b293      	uxth	r3, r2
 800e8d6:	ebac 0303 	sub.w	r3, ip, r3
 800e8da:	0c12      	lsrs	r2, r2, #16
 800e8dc:	fa13 f38e 	uxtah	r3, r3, lr
 800e8e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e8e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e8e8:	b29b      	uxth	r3, r3
 800e8ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e8ee:	45c1      	cmp	r9, r8
 800e8f0:	f840 3b04 	str.w	r3, [r0], #4
 800e8f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e8f8:	d2e8      	bcs.n	800e8cc <quorem+0xb0>
 800e8fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e8fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e902:	b922      	cbnz	r2, 800e90e <quorem+0xf2>
 800e904:	3b04      	subs	r3, #4
 800e906:	429d      	cmp	r5, r3
 800e908:	461a      	mov	r2, r3
 800e90a:	d30a      	bcc.n	800e922 <quorem+0x106>
 800e90c:	613c      	str	r4, [r7, #16]
 800e90e:	4630      	mov	r0, r6
 800e910:	b003      	add	sp, #12
 800e912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e916:	6812      	ldr	r2, [r2, #0]
 800e918:	3b04      	subs	r3, #4
 800e91a:	2a00      	cmp	r2, #0
 800e91c:	d1cc      	bne.n	800e8b8 <quorem+0x9c>
 800e91e:	3c01      	subs	r4, #1
 800e920:	e7c7      	b.n	800e8b2 <quorem+0x96>
 800e922:	6812      	ldr	r2, [r2, #0]
 800e924:	3b04      	subs	r3, #4
 800e926:	2a00      	cmp	r2, #0
 800e928:	d1f0      	bne.n	800e90c <quorem+0xf0>
 800e92a:	3c01      	subs	r4, #1
 800e92c:	e7eb      	b.n	800e906 <quorem+0xea>
 800e92e:	2000      	movs	r0, #0
 800e930:	e7ee      	b.n	800e910 <quorem+0xf4>
 800e932:	0000      	movs	r0, r0
 800e934:	0000      	movs	r0, r0
	...

0800e938 <_dtoa_r>:
 800e938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e93c:	ed2d 8b04 	vpush	{d8-d9}
 800e940:	ec57 6b10 	vmov	r6, r7, d0
 800e944:	b093      	sub	sp, #76	; 0x4c
 800e946:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e948:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e94c:	9106      	str	r1, [sp, #24]
 800e94e:	ee10 aa10 	vmov	sl, s0
 800e952:	4604      	mov	r4, r0
 800e954:	9209      	str	r2, [sp, #36]	; 0x24
 800e956:	930c      	str	r3, [sp, #48]	; 0x30
 800e958:	46bb      	mov	fp, r7
 800e95a:	b975      	cbnz	r5, 800e97a <_dtoa_r+0x42>
 800e95c:	2010      	movs	r0, #16
 800e95e:	f000 fed7 	bl	800f710 <malloc>
 800e962:	4602      	mov	r2, r0
 800e964:	6260      	str	r0, [r4, #36]	; 0x24
 800e966:	b920      	cbnz	r0, 800e972 <_dtoa_r+0x3a>
 800e968:	4ba7      	ldr	r3, [pc, #668]	; (800ec08 <_dtoa_r+0x2d0>)
 800e96a:	21ea      	movs	r1, #234	; 0xea
 800e96c:	48a7      	ldr	r0, [pc, #668]	; (800ec0c <_dtoa_r+0x2d4>)
 800e96e:	f001 fe19 	bl	80105a4 <__assert_func>
 800e972:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e976:	6005      	str	r5, [r0, #0]
 800e978:	60c5      	str	r5, [r0, #12]
 800e97a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e97c:	6819      	ldr	r1, [r3, #0]
 800e97e:	b151      	cbz	r1, 800e996 <_dtoa_r+0x5e>
 800e980:	685a      	ldr	r2, [r3, #4]
 800e982:	604a      	str	r2, [r1, #4]
 800e984:	2301      	movs	r3, #1
 800e986:	4093      	lsls	r3, r2
 800e988:	608b      	str	r3, [r1, #8]
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 ff08 	bl	800f7a0 <_Bfree>
 800e990:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e992:	2200      	movs	r2, #0
 800e994:	601a      	str	r2, [r3, #0]
 800e996:	1e3b      	subs	r3, r7, #0
 800e998:	bfaa      	itet	ge
 800e99a:	2300      	movge	r3, #0
 800e99c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e9a0:	f8c8 3000 	strge.w	r3, [r8]
 800e9a4:	4b9a      	ldr	r3, [pc, #616]	; (800ec10 <_dtoa_r+0x2d8>)
 800e9a6:	bfbc      	itt	lt
 800e9a8:	2201      	movlt	r2, #1
 800e9aa:	f8c8 2000 	strlt.w	r2, [r8]
 800e9ae:	ea33 030b 	bics.w	r3, r3, fp
 800e9b2:	d11b      	bne.n	800e9ec <_dtoa_r+0xb4>
 800e9b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800e9ba:	6013      	str	r3, [r2, #0]
 800e9bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e9c0:	4333      	orrs	r3, r6
 800e9c2:	f000 8592 	beq.w	800f4ea <_dtoa_r+0xbb2>
 800e9c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e9c8:	b963      	cbnz	r3, 800e9e4 <_dtoa_r+0xac>
 800e9ca:	4b92      	ldr	r3, [pc, #584]	; (800ec14 <_dtoa_r+0x2dc>)
 800e9cc:	e022      	b.n	800ea14 <_dtoa_r+0xdc>
 800e9ce:	4b92      	ldr	r3, [pc, #584]	; (800ec18 <_dtoa_r+0x2e0>)
 800e9d0:	9301      	str	r3, [sp, #4]
 800e9d2:	3308      	adds	r3, #8
 800e9d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e9d6:	6013      	str	r3, [r2, #0]
 800e9d8:	9801      	ldr	r0, [sp, #4]
 800e9da:	b013      	add	sp, #76	; 0x4c
 800e9dc:	ecbd 8b04 	vpop	{d8-d9}
 800e9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9e4:	4b8b      	ldr	r3, [pc, #556]	; (800ec14 <_dtoa_r+0x2dc>)
 800e9e6:	9301      	str	r3, [sp, #4]
 800e9e8:	3303      	adds	r3, #3
 800e9ea:	e7f3      	b.n	800e9d4 <_dtoa_r+0x9c>
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	4650      	mov	r0, sl
 800e9f2:	4659      	mov	r1, fp
 800e9f4:	f7f2 f890 	bl	8000b18 <__aeabi_dcmpeq>
 800e9f8:	ec4b ab19 	vmov	d9, sl, fp
 800e9fc:	4680      	mov	r8, r0
 800e9fe:	b158      	cbz	r0, 800ea18 <_dtoa_r+0xe0>
 800ea00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ea02:	2301      	movs	r3, #1
 800ea04:	6013      	str	r3, [r2, #0]
 800ea06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	f000 856b 	beq.w	800f4e4 <_dtoa_r+0xbac>
 800ea0e:	4883      	ldr	r0, [pc, #524]	; (800ec1c <_dtoa_r+0x2e4>)
 800ea10:	6018      	str	r0, [r3, #0]
 800ea12:	1e43      	subs	r3, r0, #1
 800ea14:	9301      	str	r3, [sp, #4]
 800ea16:	e7df      	b.n	800e9d8 <_dtoa_r+0xa0>
 800ea18:	ec4b ab10 	vmov	d0, sl, fp
 800ea1c:	aa10      	add	r2, sp, #64	; 0x40
 800ea1e:	a911      	add	r1, sp, #68	; 0x44
 800ea20:	4620      	mov	r0, r4
 800ea22:	f001 f9a5 	bl	800fd70 <__d2b>
 800ea26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ea2a:	ee08 0a10 	vmov	s16, r0
 800ea2e:	2d00      	cmp	r5, #0
 800ea30:	f000 8084 	beq.w	800eb3c <_dtoa_r+0x204>
 800ea34:	ee19 3a90 	vmov	r3, s19
 800ea38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ea40:	4656      	mov	r6, sl
 800ea42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ea46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ea4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ea4e:	4b74      	ldr	r3, [pc, #464]	; (800ec20 <_dtoa_r+0x2e8>)
 800ea50:	2200      	movs	r2, #0
 800ea52:	4630      	mov	r0, r6
 800ea54:	4639      	mov	r1, r7
 800ea56:	f7f1 fc3f 	bl	80002d8 <__aeabi_dsub>
 800ea5a:	a365      	add	r3, pc, #404	; (adr r3, 800ebf0 <_dtoa_r+0x2b8>)
 800ea5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea60:	f7f1 fdf2 	bl	8000648 <__aeabi_dmul>
 800ea64:	a364      	add	r3, pc, #400	; (adr r3, 800ebf8 <_dtoa_r+0x2c0>)
 800ea66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea6a:	f7f1 fc37 	bl	80002dc <__adddf3>
 800ea6e:	4606      	mov	r6, r0
 800ea70:	4628      	mov	r0, r5
 800ea72:	460f      	mov	r7, r1
 800ea74:	f7f1 fd7e 	bl	8000574 <__aeabi_i2d>
 800ea78:	a361      	add	r3, pc, #388	; (adr r3, 800ec00 <_dtoa_r+0x2c8>)
 800ea7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea7e:	f7f1 fde3 	bl	8000648 <__aeabi_dmul>
 800ea82:	4602      	mov	r2, r0
 800ea84:	460b      	mov	r3, r1
 800ea86:	4630      	mov	r0, r6
 800ea88:	4639      	mov	r1, r7
 800ea8a:	f7f1 fc27 	bl	80002dc <__adddf3>
 800ea8e:	4606      	mov	r6, r0
 800ea90:	460f      	mov	r7, r1
 800ea92:	f7f2 f889 	bl	8000ba8 <__aeabi_d2iz>
 800ea96:	2200      	movs	r2, #0
 800ea98:	9000      	str	r0, [sp, #0]
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	4639      	mov	r1, r7
 800eaa0:	f7f2 f844 	bl	8000b2c <__aeabi_dcmplt>
 800eaa4:	b150      	cbz	r0, 800eabc <_dtoa_r+0x184>
 800eaa6:	9800      	ldr	r0, [sp, #0]
 800eaa8:	f7f1 fd64 	bl	8000574 <__aeabi_i2d>
 800eaac:	4632      	mov	r2, r6
 800eaae:	463b      	mov	r3, r7
 800eab0:	f7f2 f832 	bl	8000b18 <__aeabi_dcmpeq>
 800eab4:	b910      	cbnz	r0, 800eabc <_dtoa_r+0x184>
 800eab6:	9b00      	ldr	r3, [sp, #0]
 800eab8:	3b01      	subs	r3, #1
 800eaba:	9300      	str	r3, [sp, #0]
 800eabc:	9b00      	ldr	r3, [sp, #0]
 800eabe:	2b16      	cmp	r3, #22
 800eac0:	d85a      	bhi.n	800eb78 <_dtoa_r+0x240>
 800eac2:	9a00      	ldr	r2, [sp, #0]
 800eac4:	4b57      	ldr	r3, [pc, #348]	; (800ec24 <_dtoa_r+0x2ec>)
 800eac6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eaca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eace:	ec51 0b19 	vmov	r0, r1, d9
 800ead2:	f7f2 f82b 	bl	8000b2c <__aeabi_dcmplt>
 800ead6:	2800      	cmp	r0, #0
 800ead8:	d050      	beq.n	800eb7c <_dtoa_r+0x244>
 800eada:	9b00      	ldr	r3, [sp, #0]
 800eadc:	3b01      	subs	r3, #1
 800eade:	9300      	str	r3, [sp, #0]
 800eae0:	2300      	movs	r3, #0
 800eae2:	930b      	str	r3, [sp, #44]	; 0x2c
 800eae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eae6:	1b5d      	subs	r5, r3, r5
 800eae8:	1e6b      	subs	r3, r5, #1
 800eaea:	9305      	str	r3, [sp, #20]
 800eaec:	bf45      	ittet	mi
 800eaee:	f1c5 0301 	rsbmi	r3, r5, #1
 800eaf2:	9304      	strmi	r3, [sp, #16]
 800eaf4:	2300      	movpl	r3, #0
 800eaf6:	2300      	movmi	r3, #0
 800eaf8:	bf4c      	ite	mi
 800eafa:	9305      	strmi	r3, [sp, #20]
 800eafc:	9304      	strpl	r3, [sp, #16]
 800eafe:	9b00      	ldr	r3, [sp, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	db3d      	blt.n	800eb80 <_dtoa_r+0x248>
 800eb04:	9b05      	ldr	r3, [sp, #20]
 800eb06:	9a00      	ldr	r2, [sp, #0]
 800eb08:	920a      	str	r2, [sp, #40]	; 0x28
 800eb0a:	4413      	add	r3, r2
 800eb0c:	9305      	str	r3, [sp, #20]
 800eb0e:	2300      	movs	r3, #0
 800eb10:	9307      	str	r3, [sp, #28]
 800eb12:	9b06      	ldr	r3, [sp, #24]
 800eb14:	2b09      	cmp	r3, #9
 800eb16:	f200 8089 	bhi.w	800ec2c <_dtoa_r+0x2f4>
 800eb1a:	2b05      	cmp	r3, #5
 800eb1c:	bfc4      	itt	gt
 800eb1e:	3b04      	subgt	r3, #4
 800eb20:	9306      	strgt	r3, [sp, #24]
 800eb22:	9b06      	ldr	r3, [sp, #24]
 800eb24:	f1a3 0302 	sub.w	r3, r3, #2
 800eb28:	bfcc      	ite	gt
 800eb2a:	2500      	movgt	r5, #0
 800eb2c:	2501      	movle	r5, #1
 800eb2e:	2b03      	cmp	r3, #3
 800eb30:	f200 8087 	bhi.w	800ec42 <_dtoa_r+0x30a>
 800eb34:	e8df f003 	tbb	[pc, r3]
 800eb38:	59383a2d 	.word	0x59383a2d
 800eb3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800eb40:	441d      	add	r5, r3
 800eb42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eb46:	2b20      	cmp	r3, #32
 800eb48:	bfc1      	itttt	gt
 800eb4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800eb4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800eb52:	fa0b f303 	lslgt.w	r3, fp, r3
 800eb56:	fa26 f000 	lsrgt.w	r0, r6, r0
 800eb5a:	bfda      	itte	le
 800eb5c:	f1c3 0320 	rsble	r3, r3, #32
 800eb60:	fa06 f003 	lslle.w	r0, r6, r3
 800eb64:	4318      	orrgt	r0, r3
 800eb66:	f7f1 fcf5 	bl	8000554 <__aeabi_ui2d>
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	4606      	mov	r6, r0
 800eb6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800eb72:	3d01      	subs	r5, #1
 800eb74:	930e      	str	r3, [sp, #56]	; 0x38
 800eb76:	e76a      	b.n	800ea4e <_dtoa_r+0x116>
 800eb78:	2301      	movs	r3, #1
 800eb7a:	e7b2      	b.n	800eae2 <_dtoa_r+0x1aa>
 800eb7c:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb7e:	e7b1      	b.n	800eae4 <_dtoa_r+0x1ac>
 800eb80:	9b04      	ldr	r3, [sp, #16]
 800eb82:	9a00      	ldr	r2, [sp, #0]
 800eb84:	1a9b      	subs	r3, r3, r2
 800eb86:	9304      	str	r3, [sp, #16]
 800eb88:	4253      	negs	r3, r2
 800eb8a:	9307      	str	r3, [sp, #28]
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	930a      	str	r3, [sp, #40]	; 0x28
 800eb90:	e7bf      	b.n	800eb12 <_dtoa_r+0x1da>
 800eb92:	2300      	movs	r3, #0
 800eb94:	9308      	str	r3, [sp, #32]
 800eb96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	dc55      	bgt.n	800ec48 <_dtoa_r+0x310>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800eba2:	461a      	mov	r2, r3
 800eba4:	9209      	str	r2, [sp, #36]	; 0x24
 800eba6:	e00c      	b.n	800ebc2 <_dtoa_r+0x28a>
 800eba8:	2301      	movs	r3, #1
 800ebaa:	e7f3      	b.n	800eb94 <_dtoa_r+0x25c>
 800ebac:	2300      	movs	r3, #0
 800ebae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebb0:	9308      	str	r3, [sp, #32]
 800ebb2:	9b00      	ldr	r3, [sp, #0]
 800ebb4:	4413      	add	r3, r2
 800ebb6:	9302      	str	r3, [sp, #8]
 800ebb8:	3301      	adds	r3, #1
 800ebba:	2b01      	cmp	r3, #1
 800ebbc:	9303      	str	r3, [sp, #12]
 800ebbe:	bfb8      	it	lt
 800ebc0:	2301      	movlt	r3, #1
 800ebc2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	6042      	str	r2, [r0, #4]
 800ebc8:	2204      	movs	r2, #4
 800ebca:	f102 0614 	add.w	r6, r2, #20
 800ebce:	429e      	cmp	r6, r3
 800ebd0:	6841      	ldr	r1, [r0, #4]
 800ebd2:	d93d      	bls.n	800ec50 <_dtoa_r+0x318>
 800ebd4:	4620      	mov	r0, r4
 800ebd6:	f000 fda3 	bl	800f720 <_Balloc>
 800ebda:	9001      	str	r0, [sp, #4]
 800ebdc:	2800      	cmp	r0, #0
 800ebde:	d13b      	bne.n	800ec58 <_dtoa_r+0x320>
 800ebe0:	4b11      	ldr	r3, [pc, #68]	; (800ec28 <_dtoa_r+0x2f0>)
 800ebe2:	4602      	mov	r2, r0
 800ebe4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ebe8:	e6c0      	b.n	800e96c <_dtoa_r+0x34>
 800ebea:	2301      	movs	r3, #1
 800ebec:	e7df      	b.n	800ebae <_dtoa_r+0x276>
 800ebee:	bf00      	nop
 800ebf0:	636f4361 	.word	0x636f4361
 800ebf4:	3fd287a7 	.word	0x3fd287a7
 800ebf8:	8b60c8b3 	.word	0x8b60c8b3
 800ebfc:	3fc68a28 	.word	0x3fc68a28
 800ec00:	509f79fb 	.word	0x509f79fb
 800ec04:	3fd34413 	.word	0x3fd34413
 800ec08:	08010b39 	.word	0x08010b39
 800ec0c:	08010b50 	.word	0x08010b50
 800ec10:	7ff00000 	.word	0x7ff00000
 800ec14:	08010b35 	.word	0x08010b35
 800ec18:	08010b2c 	.word	0x08010b2c
 800ec1c:	08010b09 	.word	0x08010b09
 800ec20:	3ff80000 	.word	0x3ff80000
 800ec24:	08010ca0 	.word	0x08010ca0
 800ec28:	08010bab 	.word	0x08010bab
 800ec2c:	2501      	movs	r5, #1
 800ec2e:	2300      	movs	r3, #0
 800ec30:	9306      	str	r3, [sp, #24]
 800ec32:	9508      	str	r5, [sp, #32]
 800ec34:	f04f 33ff 	mov.w	r3, #4294967295
 800ec38:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	2312      	movs	r3, #18
 800ec40:	e7b0      	b.n	800eba4 <_dtoa_r+0x26c>
 800ec42:	2301      	movs	r3, #1
 800ec44:	9308      	str	r3, [sp, #32]
 800ec46:	e7f5      	b.n	800ec34 <_dtoa_r+0x2fc>
 800ec48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ec4e:	e7b8      	b.n	800ebc2 <_dtoa_r+0x28a>
 800ec50:	3101      	adds	r1, #1
 800ec52:	6041      	str	r1, [r0, #4]
 800ec54:	0052      	lsls	r2, r2, #1
 800ec56:	e7b8      	b.n	800ebca <_dtoa_r+0x292>
 800ec58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec5a:	9a01      	ldr	r2, [sp, #4]
 800ec5c:	601a      	str	r2, [r3, #0]
 800ec5e:	9b03      	ldr	r3, [sp, #12]
 800ec60:	2b0e      	cmp	r3, #14
 800ec62:	f200 809d 	bhi.w	800eda0 <_dtoa_r+0x468>
 800ec66:	2d00      	cmp	r5, #0
 800ec68:	f000 809a 	beq.w	800eda0 <_dtoa_r+0x468>
 800ec6c:	9b00      	ldr	r3, [sp, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	dd32      	ble.n	800ecd8 <_dtoa_r+0x3a0>
 800ec72:	4ab7      	ldr	r2, [pc, #732]	; (800ef50 <_dtoa_r+0x618>)
 800ec74:	f003 030f 	and.w	r3, r3, #15
 800ec78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ec7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec80:	9b00      	ldr	r3, [sp, #0]
 800ec82:	05d8      	lsls	r0, r3, #23
 800ec84:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ec88:	d516      	bpl.n	800ecb8 <_dtoa_r+0x380>
 800ec8a:	4bb2      	ldr	r3, [pc, #712]	; (800ef54 <_dtoa_r+0x61c>)
 800ec8c:	ec51 0b19 	vmov	r0, r1, d9
 800ec90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ec94:	f7f1 fe02 	bl	800089c <__aeabi_ddiv>
 800ec98:	f007 070f 	and.w	r7, r7, #15
 800ec9c:	4682      	mov	sl, r0
 800ec9e:	468b      	mov	fp, r1
 800eca0:	2503      	movs	r5, #3
 800eca2:	4eac      	ldr	r6, [pc, #688]	; (800ef54 <_dtoa_r+0x61c>)
 800eca4:	b957      	cbnz	r7, 800ecbc <_dtoa_r+0x384>
 800eca6:	4642      	mov	r2, r8
 800eca8:	464b      	mov	r3, r9
 800ecaa:	4650      	mov	r0, sl
 800ecac:	4659      	mov	r1, fp
 800ecae:	f7f1 fdf5 	bl	800089c <__aeabi_ddiv>
 800ecb2:	4682      	mov	sl, r0
 800ecb4:	468b      	mov	fp, r1
 800ecb6:	e028      	b.n	800ed0a <_dtoa_r+0x3d2>
 800ecb8:	2502      	movs	r5, #2
 800ecba:	e7f2      	b.n	800eca2 <_dtoa_r+0x36a>
 800ecbc:	07f9      	lsls	r1, r7, #31
 800ecbe:	d508      	bpl.n	800ecd2 <_dtoa_r+0x39a>
 800ecc0:	4640      	mov	r0, r8
 800ecc2:	4649      	mov	r1, r9
 800ecc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ecc8:	f7f1 fcbe 	bl	8000648 <__aeabi_dmul>
 800eccc:	3501      	adds	r5, #1
 800ecce:	4680      	mov	r8, r0
 800ecd0:	4689      	mov	r9, r1
 800ecd2:	107f      	asrs	r7, r7, #1
 800ecd4:	3608      	adds	r6, #8
 800ecd6:	e7e5      	b.n	800eca4 <_dtoa_r+0x36c>
 800ecd8:	f000 809b 	beq.w	800ee12 <_dtoa_r+0x4da>
 800ecdc:	9b00      	ldr	r3, [sp, #0]
 800ecde:	4f9d      	ldr	r7, [pc, #628]	; (800ef54 <_dtoa_r+0x61c>)
 800ece0:	425e      	negs	r6, r3
 800ece2:	4b9b      	ldr	r3, [pc, #620]	; (800ef50 <_dtoa_r+0x618>)
 800ece4:	f006 020f 	and.w	r2, r6, #15
 800ece8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ecec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf0:	ec51 0b19 	vmov	r0, r1, d9
 800ecf4:	f7f1 fca8 	bl	8000648 <__aeabi_dmul>
 800ecf8:	1136      	asrs	r6, r6, #4
 800ecfa:	4682      	mov	sl, r0
 800ecfc:	468b      	mov	fp, r1
 800ecfe:	2300      	movs	r3, #0
 800ed00:	2502      	movs	r5, #2
 800ed02:	2e00      	cmp	r6, #0
 800ed04:	d17a      	bne.n	800edfc <_dtoa_r+0x4c4>
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d1d3      	bne.n	800ecb2 <_dtoa_r+0x37a>
 800ed0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	f000 8082 	beq.w	800ee16 <_dtoa_r+0x4de>
 800ed12:	4b91      	ldr	r3, [pc, #580]	; (800ef58 <_dtoa_r+0x620>)
 800ed14:	2200      	movs	r2, #0
 800ed16:	4650      	mov	r0, sl
 800ed18:	4659      	mov	r1, fp
 800ed1a:	f7f1 ff07 	bl	8000b2c <__aeabi_dcmplt>
 800ed1e:	2800      	cmp	r0, #0
 800ed20:	d079      	beq.n	800ee16 <_dtoa_r+0x4de>
 800ed22:	9b03      	ldr	r3, [sp, #12]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d076      	beq.n	800ee16 <_dtoa_r+0x4de>
 800ed28:	9b02      	ldr	r3, [sp, #8]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	dd36      	ble.n	800ed9c <_dtoa_r+0x464>
 800ed2e:	9b00      	ldr	r3, [sp, #0]
 800ed30:	4650      	mov	r0, sl
 800ed32:	4659      	mov	r1, fp
 800ed34:	1e5f      	subs	r7, r3, #1
 800ed36:	2200      	movs	r2, #0
 800ed38:	4b88      	ldr	r3, [pc, #544]	; (800ef5c <_dtoa_r+0x624>)
 800ed3a:	f7f1 fc85 	bl	8000648 <__aeabi_dmul>
 800ed3e:	9e02      	ldr	r6, [sp, #8]
 800ed40:	4682      	mov	sl, r0
 800ed42:	468b      	mov	fp, r1
 800ed44:	3501      	adds	r5, #1
 800ed46:	4628      	mov	r0, r5
 800ed48:	f7f1 fc14 	bl	8000574 <__aeabi_i2d>
 800ed4c:	4652      	mov	r2, sl
 800ed4e:	465b      	mov	r3, fp
 800ed50:	f7f1 fc7a 	bl	8000648 <__aeabi_dmul>
 800ed54:	4b82      	ldr	r3, [pc, #520]	; (800ef60 <_dtoa_r+0x628>)
 800ed56:	2200      	movs	r2, #0
 800ed58:	f7f1 fac0 	bl	80002dc <__adddf3>
 800ed5c:	46d0      	mov	r8, sl
 800ed5e:	46d9      	mov	r9, fp
 800ed60:	4682      	mov	sl, r0
 800ed62:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ed66:	2e00      	cmp	r6, #0
 800ed68:	d158      	bne.n	800ee1c <_dtoa_r+0x4e4>
 800ed6a:	4b7e      	ldr	r3, [pc, #504]	; (800ef64 <_dtoa_r+0x62c>)
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	4640      	mov	r0, r8
 800ed70:	4649      	mov	r1, r9
 800ed72:	f7f1 fab1 	bl	80002d8 <__aeabi_dsub>
 800ed76:	4652      	mov	r2, sl
 800ed78:	465b      	mov	r3, fp
 800ed7a:	4680      	mov	r8, r0
 800ed7c:	4689      	mov	r9, r1
 800ed7e:	f7f1 fef3 	bl	8000b68 <__aeabi_dcmpgt>
 800ed82:	2800      	cmp	r0, #0
 800ed84:	f040 8295 	bne.w	800f2b2 <_dtoa_r+0x97a>
 800ed88:	4652      	mov	r2, sl
 800ed8a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ed8e:	4640      	mov	r0, r8
 800ed90:	4649      	mov	r1, r9
 800ed92:	f7f1 fecb 	bl	8000b2c <__aeabi_dcmplt>
 800ed96:	2800      	cmp	r0, #0
 800ed98:	f040 8289 	bne.w	800f2ae <_dtoa_r+0x976>
 800ed9c:	ec5b ab19 	vmov	sl, fp, d9
 800eda0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	f2c0 8148 	blt.w	800f038 <_dtoa_r+0x700>
 800eda8:	9a00      	ldr	r2, [sp, #0]
 800edaa:	2a0e      	cmp	r2, #14
 800edac:	f300 8144 	bgt.w	800f038 <_dtoa_r+0x700>
 800edb0:	4b67      	ldr	r3, [pc, #412]	; (800ef50 <_dtoa_r+0x618>)
 800edb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edb6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800edba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	f280 80d5 	bge.w	800ef6c <_dtoa_r+0x634>
 800edc2:	9b03      	ldr	r3, [sp, #12]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	f300 80d1 	bgt.w	800ef6c <_dtoa_r+0x634>
 800edca:	f040 826f 	bne.w	800f2ac <_dtoa_r+0x974>
 800edce:	4b65      	ldr	r3, [pc, #404]	; (800ef64 <_dtoa_r+0x62c>)
 800edd0:	2200      	movs	r2, #0
 800edd2:	4640      	mov	r0, r8
 800edd4:	4649      	mov	r1, r9
 800edd6:	f7f1 fc37 	bl	8000648 <__aeabi_dmul>
 800edda:	4652      	mov	r2, sl
 800eddc:	465b      	mov	r3, fp
 800edde:	f7f1 feb9 	bl	8000b54 <__aeabi_dcmpge>
 800ede2:	9e03      	ldr	r6, [sp, #12]
 800ede4:	4637      	mov	r7, r6
 800ede6:	2800      	cmp	r0, #0
 800ede8:	f040 8245 	bne.w	800f276 <_dtoa_r+0x93e>
 800edec:	9d01      	ldr	r5, [sp, #4]
 800edee:	2331      	movs	r3, #49	; 0x31
 800edf0:	f805 3b01 	strb.w	r3, [r5], #1
 800edf4:	9b00      	ldr	r3, [sp, #0]
 800edf6:	3301      	adds	r3, #1
 800edf8:	9300      	str	r3, [sp, #0]
 800edfa:	e240      	b.n	800f27e <_dtoa_r+0x946>
 800edfc:	07f2      	lsls	r2, r6, #31
 800edfe:	d505      	bpl.n	800ee0c <_dtoa_r+0x4d4>
 800ee00:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee04:	f7f1 fc20 	bl	8000648 <__aeabi_dmul>
 800ee08:	3501      	adds	r5, #1
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	1076      	asrs	r6, r6, #1
 800ee0e:	3708      	adds	r7, #8
 800ee10:	e777      	b.n	800ed02 <_dtoa_r+0x3ca>
 800ee12:	2502      	movs	r5, #2
 800ee14:	e779      	b.n	800ed0a <_dtoa_r+0x3d2>
 800ee16:	9f00      	ldr	r7, [sp, #0]
 800ee18:	9e03      	ldr	r6, [sp, #12]
 800ee1a:	e794      	b.n	800ed46 <_dtoa_r+0x40e>
 800ee1c:	9901      	ldr	r1, [sp, #4]
 800ee1e:	4b4c      	ldr	r3, [pc, #304]	; (800ef50 <_dtoa_r+0x618>)
 800ee20:	4431      	add	r1, r6
 800ee22:	910d      	str	r1, [sp, #52]	; 0x34
 800ee24:	9908      	ldr	r1, [sp, #32]
 800ee26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ee2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ee2e:	2900      	cmp	r1, #0
 800ee30:	d043      	beq.n	800eeba <_dtoa_r+0x582>
 800ee32:	494d      	ldr	r1, [pc, #308]	; (800ef68 <_dtoa_r+0x630>)
 800ee34:	2000      	movs	r0, #0
 800ee36:	f7f1 fd31 	bl	800089c <__aeabi_ddiv>
 800ee3a:	4652      	mov	r2, sl
 800ee3c:	465b      	mov	r3, fp
 800ee3e:	f7f1 fa4b 	bl	80002d8 <__aeabi_dsub>
 800ee42:	9d01      	ldr	r5, [sp, #4]
 800ee44:	4682      	mov	sl, r0
 800ee46:	468b      	mov	fp, r1
 800ee48:	4649      	mov	r1, r9
 800ee4a:	4640      	mov	r0, r8
 800ee4c:	f7f1 feac 	bl	8000ba8 <__aeabi_d2iz>
 800ee50:	4606      	mov	r6, r0
 800ee52:	f7f1 fb8f 	bl	8000574 <__aeabi_i2d>
 800ee56:	4602      	mov	r2, r0
 800ee58:	460b      	mov	r3, r1
 800ee5a:	4640      	mov	r0, r8
 800ee5c:	4649      	mov	r1, r9
 800ee5e:	f7f1 fa3b 	bl	80002d8 <__aeabi_dsub>
 800ee62:	3630      	adds	r6, #48	; 0x30
 800ee64:	f805 6b01 	strb.w	r6, [r5], #1
 800ee68:	4652      	mov	r2, sl
 800ee6a:	465b      	mov	r3, fp
 800ee6c:	4680      	mov	r8, r0
 800ee6e:	4689      	mov	r9, r1
 800ee70:	f7f1 fe5c 	bl	8000b2c <__aeabi_dcmplt>
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d163      	bne.n	800ef40 <_dtoa_r+0x608>
 800ee78:	4642      	mov	r2, r8
 800ee7a:	464b      	mov	r3, r9
 800ee7c:	4936      	ldr	r1, [pc, #216]	; (800ef58 <_dtoa_r+0x620>)
 800ee7e:	2000      	movs	r0, #0
 800ee80:	f7f1 fa2a 	bl	80002d8 <__aeabi_dsub>
 800ee84:	4652      	mov	r2, sl
 800ee86:	465b      	mov	r3, fp
 800ee88:	f7f1 fe50 	bl	8000b2c <__aeabi_dcmplt>
 800ee8c:	2800      	cmp	r0, #0
 800ee8e:	f040 80b5 	bne.w	800effc <_dtoa_r+0x6c4>
 800ee92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee94:	429d      	cmp	r5, r3
 800ee96:	d081      	beq.n	800ed9c <_dtoa_r+0x464>
 800ee98:	4b30      	ldr	r3, [pc, #192]	; (800ef5c <_dtoa_r+0x624>)
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	4650      	mov	r0, sl
 800ee9e:	4659      	mov	r1, fp
 800eea0:	f7f1 fbd2 	bl	8000648 <__aeabi_dmul>
 800eea4:	4b2d      	ldr	r3, [pc, #180]	; (800ef5c <_dtoa_r+0x624>)
 800eea6:	4682      	mov	sl, r0
 800eea8:	468b      	mov	fp, r1
 800eeaa:	4640      	mov	r0, r8
 800eeac:	4649      	mov	r1, r9
 800eeae:	2200      	movs	r2, #0
 800eeb0:	f7f1 fbca 	bl	8000648 <__aeabi_dmul>
 800eeb4:	4680      	mov	r8, r0
 800eeb6:	4689      	mov	r9, r1
 800eeb8:	e7c6      	b.n	800ee48 <_dtoa_r+0x510>
 800eeba:	4650      	mov	r0, sl
 800eebc:	4659      	mov	r1, fp
 800eebe:	f7f1 fbc3 	bl	8000648 <__aeabi_dmul>
 800eec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eec4:	9d01      	ldr	r5, [sp, #4]
 800eec6:	930f      	str	r3, [sp, #60]	; 0x3c
 800eec8:	4682      	mov	sl, r0
 800eeca:	468b      	mov	fp, r1
 800eecc:	4649      	mov	r1, r9
 800eece:	4640      	mov	r0, r8
 800eed0:	f7f1 fe6a 	bl	8000ba8 <__aeabi_d2iz>
 800eed4:	4606      	mov	r6, r0
 800eed6:	f7f1 fb4d 	bl	8000574 <__aeabi_i2d>
 800eeda:	3630      	adds	r6, #48	; 0x30
 800eedc:	4602      	mov	r2, r0
 800eede:	460b      	mov	r3, r1
 800eee0:	4640      	mov	r0, r8
 800eee2:	4649      	mov	r1, r9
 800eee4:	f7f1 f9f8 	bl	80002d8 <__aeabi_dsub>
 800eee8:	f805 6b01 	strb.w	r6, [r5], #1
 800eeec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eeee:	429d      	cmp	r5, r3
 800eef0:	4680      	mov	r8, r0
 800eef2:	4689      	mov	r9, r1
 800eef4:	f04f 0200 	mov.w	r2, #0
 800eef8:	d124      	bne.n	800ef44 <_dtoa_r+0x60c>
 800eefa:	4b1b      	ldr	r3, [pc, #108]	; (800ef68 <_dtoa_r+0x630>)
 800eefc:	4650      	mov	r0, sl
 800eefe:	4659      	mov	r1, fp
 800ef00:	f7f1 f9ec 	bl	80002dc <__adddf3>
 800ef04:	4602      	mov	r2, r0
 800ef06:	460b      	mov	r3, r1
 800ef08:	4640      	mov	r0, r8
 800ef0a:	4649      	mov	r1, r9
 800ef0c:	f7f1 fe2c 	bl	8000b68 <__aeabi_dcmpgt>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d173      	bne.n	800effc <_dtoa_r+0x6c4>
 800ef14:	4652      	mov	r2, sl
 800ef16:	465b      	mov	r3, fp
 800ef18:	4913      	ldr	r1, [pc, #76]	; (800ef68 <_dtoa_r+0x630>)
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	f7f1 f9dc 	bl	80002d8 <__aeabi_dsub>
 800ef20:	4602      	mov	r2, r0
 800ef22:	460b      	mov	r3, r1
 800ef24:	4640      	mov	r0, r8
 800ef26:	4649      	mov	r1, r9
 800ef28:	f7f1 fe00 	bl	8000b2c <__aeabi_dcmplt>
 800ef2c:	2800      	cmp	r0, #0
 800ef2e:	f43f af35 	beq.w	800ed9c <_dtoa_r+0x464>
 800ef32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ef34:	1e6b      	subs	r3, r5, #1
 800ef36:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ef3c:	2b30      	cmp	r3, #48	; 0x30
 800ef3e:	d0f8      	beq.n	800ef32 <_dtoa_r+0x5fa>
 800ef40:	9700      	str	r7, [sp, #0]
 800ef42:	e049      	b.n	800efd8 <_dtoa_r+0x6a0>
 800ef44:	4b05      	ldr	r3, [pc, #20]	; (800ef5c <_dtoa_r+0x624>)
 800ef46:	f7f1 fb7f 	bl	8000648 <__aeabi_dmul>
 800ef4a:	4680      	mov	r8, r0
 800ef4c:	4689      	mov	r9, r1
 800ef4e:	e7bd      	b.n	800eecc <_dtoa_r+0x594>
 800ef50:	08010ca0 	.word	0x08010ca0
 800ef54:	08010c78 	.word	0x08010c78
 800ef58:	3ff00000 	.word	0x3ff00000
 800ef5c:	40240000 	.word	0x40240000
 800ef60:	401c0000 	.word	0x401c0000
 800ef64:	40140000 	.word	0x40140000
 800ef68:	3fe00000 	.word	0x3fe00000
 800ef6c:	9d01      	ldr	r5, [sp, #4]
 800ef6e:	4656      	mov	r6, sl
 800ef70:	465f      	mov	r7, fp
 800ef72:	4642      	mov	r2, r8
 800ef74:	464b      	mov	r3, r9
 800ef76:	4630      	mov	r0, r6
 800ef78:	4639      	mov	r1, r7
 800ef7a:	f7f1 fc8f 	bl	800089c <__aeabi_ddiv>
 800ef7e:	f7f1 fe13 	bl	8000ba8 <__aeabi_d2iz>
 800ef82:	4682      	mov	sl, r0
 800ef84:	f7f1 faf6 	bl	8000574 <__aeabi_i2d>
 800ef88:	4642      	mov	r2, r8
 800ef8a:	464b      	mov	r3, r9
 800ef8c:	f7f1 fb5c 	bl	8000648 <__aeabi_dmul>
 800ef90:	4602      	mov	r2, r0
 800ef92:	460b      	mov	r3, r1
 800ef94:	4630      	mov	r0, r6
 800ef96:	4639      	mov	r1, r7
 800ef98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ef9c:	f7f1 f99c 	bl	80002d8 <__aeabi_dsub>
 800efa0:	f805 6b01 	strb.w	r6, [r5], #1
 800efa4:	9e01      	ldr	r6, [sp, #4]
 800efa6:	9f03      	ldr	r7, [sp, #12]
 800efa8:	1bae      	subs	r6, r5, r6
 800efaa:	42b7      	cmp	r7, r6
 800efac:	4602      	mov	r2, r0
 800efae:	460b      	mov	r3, r1
 800efb0:	d135      	bne.n	800f01e <_dtoa_r+0x6e6>
 800efb2:	f7f1 f993 	bl	80002dc <__adddf3>
 800efb6:	4642      	mov	r2, r8
 800efb8:	464b      	mov	r3, r9
 800efba:	4606      	mov	r6, r0
 800efbc:	460f      	mov	r7, r1
 800efbe:	f7f1 fdd3 	bl	8000b68 <__aeabi_dcmpgt>
 800efc2:	b9d0      	cbnz	r0, 800effa <_dtoa_r+0x6c2>
 800efc4:	4642      	mov	r2, r8
 800efc6:	464b      	mov	r3, r9
 800efc8:	4630      	mov	r0, r6
 800efca:	4639      	mov	r1, r7
 800efcc:	f7f1 fda4 	bl	8000b18 <__aeabi_dcmpeq>
 800efd0:	b110      	cbz	r0, 800efd8 <_dtoa_r+0x6a0>
 800efd2:	f01a 0f01 	tst.w	sl, #1
 800efd6:	d110      	bne.n	800effa <_dtoa_r+0x6c2>
 800efd8:	4620      	mov	r0, r4
 800efda:	ee18 1a10 	vmov	r1, s16
 800efde:	f000 fbdf 	bl	800f7a0 <_Bfree>
 800efe2:	2300      	movs	r3, #0
 800efe4:	9800      	ldr	r0, [sp, #0]
 800efe6:	702b      	strb	r3, [r5, #0]
 800efe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800efea:	3001      	adds	r0, #1
 800efec:	6018      	str	r0, [r3, #0]
 800efee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	f43f acf1 	beq.w	800e9d8 <_dtoa_r+0xa0>
 800eff6:	601d      	str	r5, [r3, #0]
 800eff8:	e4ee      	b.n	800e9d8 <_dtoa_r+0xa0>
 800effa:	9f00      	ldr	r7, [sp, #0]
 800effc:	462b      	mov	r3, r5
 800effe:	461d      	mov	r5, r3
 800f000:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f004:	2a39      	cmp	r2, #57	; 0x39
 800f006:	d106      	bne.n	800f016 <_dtoa_r+0x6de>
 800f008:	9a01      	ldr	r2, [sp, #4]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d1f7      	bne.n	800effe <_dtoa_r+0x6c6>
 800f00e:	9901      	ldr	r1, [sp, #4]
 800f010:	2230      	movs	r2, #48	; 0x30
 800f012:	3701      	adds	r7, #1
 800f014:	700a      	strb	r2, [r1, #0]
 800f016:	781a      	ldrb	r2, [r3, #0]
 800f018:	3201      	adds	r2, #1
 800f01a:	701a      	strb	r2, [r3, #0]
 800f01c:	e790      	b.n	800ef40 <_dtoa_r+0x608>
 800f01e:	4ba6      	ldr	r3, [pc, #664]	; (800f2b8 <_dtoa_r+0x980>)
 800f020:	2200      	movs	r2, #0
 800f022:	f7f1 fb11 	bl	8000648 <__aeabi_dmul>
 800f026:	2200      	movs	r2, #0
 800f028:	2300      	movs	r3, #0
 800f02a:	4606      	mov	r6, r0
 800f02c:	460f      	mov	r7, r1
 800f02e:	f7f1 fd73 	bl	8000b18 <__aeabi_dcmpeq>
 800f032:	2800      	cmp	r0, #0
 800f034:	d09d      	beq.n	800ef72 <_dtoa_r+0x63a>
 800f036:	e7cf      	b.n	800efd8 <_dtoa_r+0x6a0>
 800f038:	9a08      	ldr	r2, [sp, #32]
 800f03a:	2a00      	cmp	r2, #0
 800f03c:	f000 80d7 	beq.w	800f1ee <_dtoa_r+0x8b6>
 800f040:	9a06      	ldr	r2, [sp, #24]
 800f042:	2a01      	cmp	r2, #1
 800f044:	f300 80ba 	bgt.w	800f1bc <_dtoa_r+0x884>
 800f048:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f04a:	2a00      	cmp	r2, #0
 800f04c:	f000 80b2 	beq.w	800f1b4 <_dtoa_r+0x87c>
 800f050:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f054:	9e07      	ldr	r6, [sp, #28]
 800f056:	9d04      	ldr	r5, [sp, #16]
 800f058:	9a04      	ldr	r2, [sp, #16]
 800f05a:	441a      	add	r2, r3
 800f05c:	9204      	str	r2, [sp, #16]
 800f05e:	9a05      	ldr	r2, [sp, #20]
 800f060:	2101      	movs	r1, #1
 800f062:	441a      	add	r2, r3
 800f064:	4620      	mov	r0, r4
 800f066:	9205      	str	r2, [sp, #20]
 800f068:	f000 fc52 	bl	800f910 <__i2b>
 800f06c:	4607      	mov	r7, r0
 800f06e:	2d00      	cmp	r5, #0
 800f070:	dd0c      	ble.n	800f08c <_dtoa_r+0x754>
 800f072:	9b05      	ldr	r3, [sp, #20]
 800f074:	2b00      	cmp	r3, #0
 800f076:	dd09      	ble.n	800f08c <_dtoa_r+0x754>
 800f078:	42ab      	cmp	r3, r5
 800f07a:	9a04      	ldr	r2, [sp, #16]
 800f07c:	bfa8      	it	ge
 800f07e:	462b      	movge	r3, r5
 800f080:	1ad2      	subs	r2, r2, r3
 800f082:	9204      	str	r2, [sp, #16]
 800f084:	9a05      	ldr	r2, [sp, #20]
 800f086:	1aed      	subs	r5, r5, r3
 800f088:	1ad3      	subs	r3, r2, r3
 800f08a:	9305      	str	r3, [sp, #20]
 800f08c:	9b07      	ldr	r3, [sp, #28]
 800f08e:	b31b      	cbz	r3, 800f0d8 <_dtoa_r+0x7a0>
 800f090:	9b08      	ldr	r3, [sp, #32]
 800f092:	2b00      	cmp	r3, #0
 800f094:	f000 80af 	beq.w	800f1f6 <_dtoa_r+0x8be>
 800f098:	2e00      	cmp	r6, #0
 800f09a:	dd13      	ble.n	800f0c4 <_dtoa_r+0x78c>
 800f09c:	4639      	mov	r1, r7
 800f09e:	4632      	mov	r2, r6
 800f0a0:	4620      	mov	r0, r4
 800f0a2:	f000 fcf5 	bl	800fa90 <__pow5mult>
 800f0a6:	ee18 2a10 	vmov	r2, s16
 800f0aa:	4601      	mov	r1, r0
 800f0ac:	4607      	mov	r7, r0
 800f0ae:	4620      	mov	r0, r4
 800f0b0:	f000 fc44 	bl	800f93c <__multiply>
 800f0b4:	ee18 1a10 	vmov	r1, s16
 800f0b8:	4680      	mov	r8, r0
 800f0ba:	4620      	mov	r0, r4
 800f0bc:	f000 fb70 	bl	800f7a0 <_Bfree>
 800f0c0:	ee08 8a10 	vmov	s16, r8
 800f0c4:	9b07      	ldr	r3, [sp, #28]
 800f0c6:	1b9a      	subs	r2, r3, r6
 800f0c8:	d006      	beq.n	800f0d8 <_dtoa_r+0x7a0>
 800f0ca:	ee18 1a10 	vmov	r1, s16
 800f0ce:	4620      	mov	r0, r4
 800f0d0:	f000 fcde 	bl	800fa90 <__pow5mult>
 800f0d4:	ee08 0a10 	vmov	s16, r0
 800f0d8:	2101      	movs	r1, #1
 800f0da:	4620      	mov	r0, r4
 800f0dc:	f000 fc18 	bl	800f910 <__i2b>
 800f0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	4606      	mov	r6, r0
 800f0e6:	f340 8088 	ble.w	800f1fa <_dtoa_r+0x8c2>
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	4601      	mov	r1, r0
 800f0ee:	4620      	mov	r0, r4
 800f0f0:	f000 fcce 	bl	800fa90 <__pow5mult>
 800f0f4:	9b06      	ldr	r3, [sp, #24]
 800f0f6:	2b01      	cmp	r3, #1
 800f0f8:	4606      	mov	r6, r0
 800f0fa:	f340 8081 	ble.w	800f200 <_dtoa_r+0x8c8>
 800f0fe:	f04f 0800 	mov.w	r8, #0
 800f102:	6933      	ldr	r3, [r6, #16]
 800f104:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f108:	6918      	ldr	r0, [r3, #16]
 800f10a:	f000 fbb1 	bl	800f870 <__hi0bits>
 800f10e:	f1c0 0020 	rsb	r0, r0, #32
 800f112:	9b05      	ldr	r3, [sp, #20]
 800f114:	4418      	add	r0, r3
 800f116:	f010 001f 	ands.w	r0, r0, #31
 800f11a:	f000 8092 	beq.w	800f242 <_dtoa_r+0x90a>
 800f11e:	f1c0 0320 	rsb	r3, r0, #32
 800f122:	2b04      	cmp	r3, #4
 800f124:	f340 808a 	ble.w	800f23c <_dtoa_r+0x904>
 800f128:	f1c0 001c 	rsb	r0, r0, #28
 800f12c:	9b04      	ldr	r3, [sp, #16]
 800f12e:	4403      	add	r3, r0
 800f130:	9304      	str	r3, [sp, #16]
 800f132:	9b05      	ldr	r3, [sp, #20]
 800f134:	4403      	add	r3, r0
 800f136:	4405      	add	r5, r0
 800f138:	9305      	str	r3, [sp, #20]
 800f13a:	9b04      	ldr	r3, [sp, #16]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	dd07      	ble.n	800f150 <_dtoa_r+0x818>
 800f140:	ee18 1a10 	vmov	r1, s16
 800f144:	461a      	mov	r2, r3
 800f146:	4620      	mov	r0, r4
 800f148:	f000 fcfc 	bl	800fb44 <__lshift>
 800f14c:	ee08 0a10 	vmov	s16, r0
 800f150:	9b05      	ldr	r3, [sp, #20]
 800f152:	2b00      	cmp	r3, #0
 800f154:	dd05      	ble.n	800f162 <_dtoa_r+0x82a>
 800f156:	4631      	mov	r1, r6
 800f158:	461a      	mov	r2, r3
 800f15a:	4620      	mov	r0, r4
 800f15c:	f000 fcf2 	bl	800fb44 <__lshift>
 800f160:	4606      	mov	r6, r0
 800f162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f164:	2b00      	cmp	r3, #0
 800f166:	d06e      	beq.n	800f246 <_dtoa_r+0x90e>
 800f168:	ee18 0a10 	vmov	r0, s16
 800f16c:	4631      	mov	r1, r6
 800f16e:	f000 fd59 	bl	800fc24 <__mcmp>
 800f172:	2800      	cmp	r0, #0
 800f174:	da67      	bge.n	800f246 <_dtoa_r+0x90e>
 800f176:	9b00      	ldr	r3, [sp, #0]
 800f178:	3b01      	subs	r3, #1
 800f17a:	ee18 1a10 	vmov	r1, s16
 800f17e:	9300      	str	r3, [sp, #0]
 800f180:	220a      	movs	r2, #10
 800f182:	2300      	movs	r3, #0
 800f184:	4620      	mov	r0, r4
 800f186:	f000 fb2d 	bl	800f7e4 <__multadd>
 800f18a:	9b08      	ldr	r3, [sp, #32]
 800f18c:	ee08 0a10 	vmov	s16, r0
 800f190:	2b00      	cmp	r3, #0
 800f192:	f000 81b1 	beq.w	800f4f8 <_dtoa_r+0xbc0>
 800f196:	2300      	movs	r3, #0
 800f198:	4639      	mov	r1, r7
 800f19a:	220a      	movs	r2, #10
 800f19c:	4620      	mov	r0, r4
 800f19e:	f000 fb21 	bl	800f7e4 <__multadd>
 800f1a2:	9b02      	ldr	r3, [sp, #8]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	4607      	mov	r7, r0
 800f1a8:	f300 808e 	bgt.w	800f2c8 <_dtoa_r+0x990>
 800f1ac:	9b06      	ldr	r3, [sp, #24]
 800f1ae:	2b02      	cmp	r3, #2
 800f1b0:	dc51      	bgt.n	800f256 <_dtoa_r+0x91e>
 800f1b2:	e089      	b.n	800f2c8 <_dtoa_r+0x990>
 800f1b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f1b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f1ba:	e74b      	b.n	800f054 <_dtoa_r+0x71c>
 800f1bc:	9b03      	ldr	r3, [sp, #12]
 800f1be:	1e5e      	subs	r6, r3, #1
 800f1c0:	9b07      	ldr	r3, [sp, #28]
 800f1c2:	42b3      	cmp	r3, r6
 800f1c4:	bfbf      	itttt	lt
 800f1c6:	9b07      	ldrlt	r3, [sp, #28]
 800f1c8:	9607      	strlt	r6, [sp, #28]
 800f1ca:	1af2      	sublt	r2, r6, r3
 800f1cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f1ce:	bfb6      	itet	lt
 800f1d0:	189b      	addlt	r3, r3, r2
 800f1d2:	1b9e      	subge	r6, r3, r6
 800f1d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f1d6:	9b03      	ldr	r3, [sp, #12]
 800f1d8:	bfb8      	it	lt
 800f1da:	2600      	movlt	r6, #0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	bfb7      	itett	lt
 800f1e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f1e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f1e8:	1a9d      	sublt	r5, r3, r2
 800f1ea:	2300      	movlt	r3, #0
 800f1ec:	e734      	b.n	800f058 <_dtoa_r+0x720>
 800f1ee:	9e07      	ldr	r6, [sp, #28]
 800f1f0:	9d04      	ldr	r5, [sp, #16]
 800f1f2:	9f08      	ldr	r7, [sp, #32]
 800f1f4:	e73b      	b.n	800f06e <_dtoa_r+0x736>
 800f1f6:	9a07      	ldr	r2, [sp, #28]
 800f1f8:	e767      	b.n	800f0ca <_dtoa_r+0x792>
 800f1fa:	9b06      	ldr	r3, [sp, #24]
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	dc18      	bgt.n	800f232 <_dtoa_r+0x8fa>
 800f200:	f1ba 0f00 	cmp.w	sl, #0
 800f204:	d115      	bne.n	800f232 <_dtoa_r+0x8fa>
 800f206:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f20a:	b993      	cbnz	r3, 800f232 <_dtoa_r+0x8fa>
 800f20c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f210:	0d1b      	lsrs	r3, r3, #20
 800f212:	051b      	lsls	r3, r3, #20
 800f214:	b183      	cbz	r3, 800f238 <_dtoa_r+0x900>
 800f216:	9b04      	ldr	r3, [sp, #16]
 800f218:	3301      	adds	r3, #1
 800f21a:	9304      	str	r3, [sp, #16]
 800f21c:	9b05      	ldr	r3, [sp, #20]
 800f21e:	3301      	adds	r3, #1
 800f220:	9305      	str	r3, [sp, #20]
 800f222:	f04f 0801 	mov.w	r8, #1
 800f226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f228:	2b00      	cmp	r3, #0
 800f22a:	f47f af6a 	bne.w	800f102 <_dtoa_r+0x7ca>
 800f22e:	2001      	movs	r0, #1
 800f230:	e76f      	b.n	800f112 <_dtoa_r+0x7da>
 800f232:	f04f 0800 	mov.w	r8, #0
 800f236:	e7f6      	b.n	800f226 <_dtoa_r+0x8ee>
 800f238:	4698      	mov	r8, r3
 800f23a:	e7f4      	b.n	800f226 <_dtoa_r+0x8ee>
 800f23c:	f43f af7d 	beq.w	800f13a <_dtoa_r+0x802>
 800f240:	4618      	mov	r0, r3
 800f242:	301c      	adds	r0, #28
 800f244:	e772      	b.n	800f12c <_dtoa_r+0x7f4>
 800f246:	9b03      	ldr	r3, [sp, #12]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	dc37      	bgt.n	800f2bc <_dtoa_r+0x984>
 800f24c:	9b06      	ldr	r3, [sp, #24]
 800f24e:	2b02      	cmp	r3, #2
 800f250:	dd34      	ble.n	800f2bc <_dtoa_r+0x984>
 800f252:	9b03      	ldr	r3, [sp, #12]
 800f254:	9302      	str	r3, [sp, #8]
 800f256:	9b02      	ldr	r3, [sp, #8]
 800f258:	b96b      	cbnz	r3, 800f276 <_dtoa_r+0x93e>
 800f25a:	4631      	mov	r1, r6
 800f25c:	2205      	movs	r2, #5
 800f25e:	4620      	mov	r0, r4
 800f260:	f000 fac0 	bl	800f7e4 <__multadd>
 800f264:	4601      	mov	r1, r0
 800f266:	4606      	mov	r6, r0
 800f268:	ee18 0a10 	vmov	r0, s16
 800f26c:	f000 fcda 	bl	800fc24 <__mcmp>
 800f270:	2800      	cmp	r0, #0
 800f272:	f73f adbb 	bgt.w	800edec <_dtoa_r+0x4b4>
 800f276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f278:	9d01      	ldr	r5, [sp, #4]
 800f27a:	43db      	mvns	r3, r3
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	f04f 0800 	mov.w	r8, #0
 800f282:	4631      	mov	r1, r6
 800f284:	4620      	mov	r0, r4
 800f286:	f000 fa8b 	bl	800f7a0 <_Bfree>
 800f28a:	2f00      	cmp	r7, #0
 800f28c:	f43f aea4 	beq.w	800efd8 <_dtoa_r+0x6a0>
 800f290:	f1b8 0f00 	cmp.w	r8, #0
 800f294:	d005      	beq.n	800f2a2 <_dtoa_r+0x96a>
 800f296:	45b8      	cmp	r8, r7
 800f298:	d003      	beq.n	800f2a2 <_dtoa_r+0x96a>
 800f29a:	4641      	mov	r1, r8
 800f29c:	4620      	mov	r0, r4
 800f29e:	f000 fa7f 	bl	800f7a0 <_Bfree>
 800f2a2:	4639      	mov	r1, r7
 800f2a4:	4620      	mov	r0, r4
 800f2a6:	f000 fa7b 	bl	800f7a0 <_Bfree>
 800f2aa:	e695      	b.n	800efd8 <_dtoa_r+0x6a0>
 800f2ac:	2600      	movs	r6, #0
 800f2ae:	4637      	mov	r7, r6
 800f2b0:	e7e1      	b.n	800f276 <_dtoa_r+0x93e>
 800f2b2:	9700      	str	r7, [sp, #0]
 800f2b4:	4637      	mov	r7, r6
 800f2b6:	e599      	b.n	800edec <_dtoa_r+0x4b4>
 800f2b8:	40240000 	.word	0x40240000
 800f2bc:	9b08      	ldr	r3, [sp, #32]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	f000 80ca 	beq.w	800f458 <_dtoa_r+0xb20>
 800f2c4:	9b03      	ldr	r3, [sp, #12]
 800f2c6:	9302      	str	r3, [sp, #8]
 800f2c8:	2d00      	cmp	r5, #0
 800f2ca:	dd05      	ble.n	800f2d8 <_dtoa_r+0x9a0>
 800f2cc:	4639      	mov	r1, r7
 800f2ce:	462a      	mov	r2, r5
 800f2d0:	4620      	mov	r0, r4
 800f2d2:	f000 fc37 	bl	800fb44 <__lshift>
 800f2d6:	4607      	mov	r7, r0
 800f2d8:	f1b8 0f00 	cmp.w	r8, #0
 800f2dc:	d05b      	beq.n	800f396 <_dtoa_r+0xa5e>
 800f2de:	6879      	ldr	r1, [r7, #4]
 800f2e0:	4620      	mov	r0, r4
 800f2e2:	f000 fa1d 	bl	800f720 <_Balloc>
 800f2e6:	4605      	mov	r5, r0
 800f2e8:	b928      	cbnz	r0, 800f2f6 <_dtoa_r+0x9be>
 800f2ea:	4b87      	ldr	r3, [pc, #540]	; (800f508 <_dtoa_r+0xbd0>)
 800f2ec:	4602      	mov	r2, r0
 800f2ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f2f2:	f7ff bb3b 	b.w	800e96c <_dtoa_r+0x34>
 800f2f6:	693a      	ldr	r2, [r7, #16]
 800f2f8:	3202      	adds	r2, #2
 800f2fa:	0092      	lsls	r2, r2, #2
 800f2fc:	f107 010c 	add.w	r1, r7, #12
 800f300:	300c      	adds	r0, #12
 800f302:	f7fe fddd 	bl	800dec0 <memcpy>
 800f306:	2201      	movs	r2, #1
 800f308:	4629      	mov	r1, r5
 800f30a:	4620      	mov	r0, r4
 800f30c:	f000 fc1a 	bl	800fb44 <__lshift>
 800f310:	9b01      	ldr	r3, [sp, #4]
 800f312:	f103 0901 	add.w	r9, r3, #1
 800f316:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f31a:	4413      	add	r3, r2
 800f31c:	9305      	str	r3, [sp, #20]
 800f31e:	f00a 0301 	and.w	r3, sl, #1
 800f322:	46b8      	mov	r8, r7
 800f324:	9304      	str	r3, [sp, #16]
 800f326:	4607      	mov	r7, r0
 800f328:	4631      	mov	r1, r6
 800f32a:	ee18 0a10 	vmov	r0, s16
 800f32e:	f7ff fa75 	bl	800e81c <quorem>
 800f332:	4641      	mov	r1, r8
 800f334:	9002      	str	r0, [sp, #8]
 800f336:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f33a:	ee18 0a10 	vmov	r0, s16
 800f33e:	f000 fc71 	bl	800fc24 <__mcmp>
 800f342:	463a      	mov	r2, r7
 800f344:	9003      	str	r0, [sp, #12]
 800f346:	4631      	mov	r1, r6
 800f348:	4620      	mov	r0, r4
 800f34a:	f000 fc87 	bl	800fc5c <__mdiff>
 800f34e:	68c2      	ldr	r2, [r0, #12]
 800f350:	f109 3bff 	add.w	fp, r9, #4294967295
 800f354:	4605      	mov	r5, r0
 800f356:	bb02      	cbnz	r2, 800f39a <_dtoa_r+0xa62>
 800f358:	4601      	mov	r1, r0
 800f35a:	ee18 0a10 	vmov	r0, s16
 800f35e:	f000 fc61 	bl	800fc24 <__mcmp>
 800f362:	4602      	mov	r2, r0
 800f364:	4629      	mov	r1, r5
 800f366:	4620      	mov	r0, r4
 800f368:	9207      	str	r2, [sp, #28]
 800f36a:	f000 fa19 	bl	800f7a0 <_Bfree>
 800f36e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f372:	ea43 0102 	orr.w	r1, r3, r2
 800f376:	9b04      	ldr	r3, [sp, #16]
 800f378:	430b      	orrs	r3, r1
 800f37a:	464d      	mov	r5, r9
 800f37c:	d10f      	bne.n	800f39e <_dtoa_r+0xa66>
 800f37e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f382:	d02a      	beq.n	800f3da <_dtoa_r+0xaa2>
 800f384:	9b03      	ldr	r3, [sp, #12]
 800f386:	2b00      	cmp	r3, #0
 800f388:	dd02      	ble.n	800f390 <_dtoa_r+0xa58>
 800f38a:	9b02      	ldr	r3, [sp, #8]
 800f38c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f390:	f88b a000 	strb.w	sl, [fp]
 800f394:	e775      	b.n	800f282 <_dtoa_r+0x94a>
 800f396:	4638      	mov	r0, r7
 800f398:	e7ba      	b.n	800f310 <_dtoa_r+0x9d8>
 800f39a:	2201      	movs	r2, #1
 800f39c:	e7e2      	b.n	800f364 <_dtoa_r+0xa2c>
 800f39e:	9b03      	ldr	r3, [sp, #12]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	db04      	blt.n	800f3ae <_dtoa_r+0xa76>
 800f3a4:	9906      	ldr	r1, [sp, #24]
 800f3a6:	430b      	orrs	r3, r1
 800f3a8:	9904      	ldr	r1, [sp, #16]
 800f3aa:	430b      	orrs	r3, r1
 800f3ac:	d122      	bne.n	800f3f4 <_dtoa_r+0xabc>
 800f3ae:	2a00      	cmp	r2, #0
 800f3b0:	ddee      	ble.n	800f390 <_dtoa_r+0xa58>
 800f3b2:	ee18 1a10 	vmov	r1, s16
 800f3b6:	2201      	movs	r2, #1
 800f3b8:	4620      	mov	r0, r4
 800f3ba:	f000 fbc3 	bl	800fb44 <__lshift>
 800f3be:	4631      	mov	r1, r6
 800f3c0:	ee08 0a10 	vmov	s16, r0
 800f3c4:	f000 fc2e 	bl	800fc24 <__mcmp>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	dc03      	bgt.n	800f3d4 <_dtoa_r+0xa9c>
 800f3cc:	d1e0      	bne.n	800f390 <_dtoa_r+0xa58>
 800f3ce:	f01a 0f01 	tst.w	sl, #1
 800f3d2:	d0dd      	beq.n	800f390 <_dtoa_r+0xa58>
 800f3d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f3d8:	d1d7      	bne.n	800f38a <_dtoa_r+0xa52>
 800f3da:	2339      	movs	r3, #57	; 0x39
 800f3dc:	f88b 3000 	strb.w	r3, [fp]
 800f3e0:	462b      	mov	r3, r5
 800f3e2:	461d      	mov	r5, r3
 800f3e4:	3b01      	subs	r3, #1
 800f3e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f3ea:	2a39      	cmp	r2, #57	; 0x39
 800f3ec:	d071      	beq.n	800f4d2 <_dtoa_r+0xb9a>
 800f3ee:	3201      	adds	r2, #1
 800f3f0:	701a      	strb	r2, [r3, #0]
 800f3f2:	e746      	b.n	800f282 <_dtoa_r+0x94a>
 800f3f4:	2a00      	cmp	r2, #0
 800f3f6:	dd07      	ble.n	800f408 <_dtoa_r+0xad0>
 800f3f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f3fc:	d0ed      	beq.n	800f3da <_dtoa_r+0xaa2>
 800f3fe:	f10a 0301 	add.w	r3, sl, #1
 800f402:	f88b 3000 	strb.w	r3, [fp]
 800f406:	e73c      	b.n	800f282 <_dtoa_r+0x94a>
 800f408:	9b05      	ldr	r3, [sp, #20]
 800f40a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f40e:	4599      	cmp	r9, r3
 800f410:	d047      	beq.n	800f4a2 <_dtoa_r+0xb6a>
 800f412:	ee18 1a10 	vmov	r1, s16
 800f416:	2300      	movs	r3, #0
 800f418:	220a      	movs	r2, #10
 800f41a:	4620      	mov	r0, r4
 800f41c:	f000 f9e2 	bl	800f7e4 <__multadd>
 800f420:	45b8      	cmp	r8, r7
 800f422:	ee08 0a10 	vmov	s16, r0
 800f426:	f04f 0300 	mov.w	r3, #0
 800f42a:	f04f 020a 	mov.w	r2, #10
 800f42e:	4641      	mov	r1, r8
 800f430:	4620      	mov	r0, r4
 800f432:	d106      	bne.n	800f442 <_dtoa_r+0xb0a>
 800f434:	f000 f9d6 	bl	800f7e4 <__multadd>
 800f438:	4680      	mov	r8, r0
 800f43a:	4607      	mov	r7, r0
 800f43c:	f109 0901 	add.w	r9, r9, #1
 800f440:	e772      	b.n	800f328 <_dtoa_r+0x9f0>
 800f442:	f000 f9cf 	bl	800f7e4 <__multadd>
 800f446:	4639      	mov	r1, r7
 800f448:	4680      	mov	r8, r0
 800f44a:	2300      	movs	r3, #0
 800f44c:	220a      	movs	r2, #10
 800f44e:	4620      	mov	r0, r4
 800f450:	f000 f9c8 	bl	800f7e4 <__multadd>
 800f454:	4607      	mov	r7, r0
 800f456:	e7f1      	b.n	800f43c <_dtoa_r+0xb04>
 800f458:	9b03      	ldr	r3, [sp, #12]
 800f45a:	9302      	str	r3, [sp, #8]
 800f45c:	9d01      	ldr	r5, [sp, #4]
 800f45e:	ee18 0a10 	vmov	r0, s16
 800f462:	4631      	mov	r1, r6
 800f464:	f7ff f9da 	bl	800e81c <quorem>
 800f468:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f46c:	9b01      	ldr	r3, [sp, #4]
 800f46e:	f805 ab01 	strb.w	sl, [r5], #1
 800f472:	1aea      	subs	r2, r5, r3
 800f474:	9b02      	ldr	r3, [sp, #8]
 800f476:	4293      	cmp	r3, r2
 800f478:	dd09      	ble.n	800f48e <_dtoa_r+0xb56>
 800f47a:	ee18 1a10 	vmov	r1, s16
 800f47e:	2300      	movs	r3, #0
 800f480:	220a      	movs	r2, #10
 800f482:	4620      	mov	r0, r4
 800f484:	f000 f9ae 	bl	800f7e4 <__multadd>
 800f488:	ee08 0a10 	vmov	s16, r0
 800f48c:	e7e7      	b.n	800f45e <_dtoa_r+0xb26>
 800f48e:	9b02      	ldr	r3, [sp, #8]
 800f490:	2b00      	cmp	r3, #0
 800f492:	bfc8      	it	gt
 800f494:	461d      	movgt	r5, r3
 800f496:	9b01      	ldr	r3, [sp, #4]
 800f498:	bfd8      	it	le
 800f49a:	2501      	movle	r5, #1
 800f49c:	441d      	add	r5, r3
 800f49e:	f04f 0800 	mov.w	r8, #0
 800f4a2:	ee18 1a10 	vmov	r1, s16
 800f4a6:	2201      	movs	r2, #1
 800f4a8:	4620      	mov	r0, r4
 800f4aa:	f000 fb4b 	bl	800fb44 <__lshift>
 800f4ae:	4631      	mov	r1, r6
 800f4b0:	ee08 0a10 	vmov	s16, r0
 800f4b4:	f000 fbb6 	bl	800fc24 <__mcmp>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	dc91      	bgt.n	800f3e0 <_dtoa_r+0xaa8>
 800f4bc:	d102      	bne.n	800f4c4 <_dtoa_r+0xb8c>
 800f4be:	f01a 0f01 	tst.w	sl, #1
 800f4c2:	d18d      	bne.n	800f3e0 <_dtoa_r+0xaa8>
 800f4c4:	462b      	mov	r3, r5
 800f4c6:	461d      	mov	r5, r3
 800f4c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4cc:	2a30      	cmp	r2, #48	; 0x30
 800f4ce:	d0fa      	beq.n	800f4c6 <_dtoa_r+0xb8e>
 800f4d0:	e6d7      	b.n	800f282 <_dtoa_r+0x94a>
 800f4d2:	9a01      	ldr	r2, [sp, #4]
 800f4d4:	429a      	cmp	r2, r3
 800f4d6:	d184      	bne.n	800f3e2 <_dtoa_r+0xaaa>
 800f4d8:	9b00      	ldr	r3, [sp, #0]
 800f4da:	3301      	adds	r3, #1
 800f4dc:	9300      	str	r3, [sp, #0]
 800f4de:	2331      	movs	r3, #49	; 0x31
 800f4e0:	7013      	strb	r3, [r2, #0]
 800f4e2:	e6ce      	b.n	800f282 <_dtoa_r+0x94a>
 800f4e4:	4b09      	ldr	r3, [pc, #36]	; (800f50c <_dtoa_r+0xbd4>)
 800f4e6:	f7ff ba95 	b.w	800ea14 <_dtoa_r+0xdc>
 800f4ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	f47f aa6e 	bne.w	800e9ce <_dtoa_r+0x96>
 800f4f2:	4b07      	ldr	r3, [pc, #28]	; (800f510 <_dtoa_r+0xbd8>)
 800f4f4:	f7ff ba8e 	b.w	800ea14 <_dtoa_r+0xdc>
 800f4f8:	9b02      	ldr	r3, [sp, #8]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	dcae      	bgt.n	800f45c <_dtoa_r+0xb24>
 800f4fe:	9b06      	ldr	r3, [sp, #24]
 800f500:	2b02      	cmp	r3, #2
 800f502:	f73f aea8 	bgt.w	800f256 <_dtoa_r+0x91e>
 800f506:	e7a9      	b.n	800f45c <_dtoa_r+0xb24>
 800f508:	08010bab 	.word	0x08010bab
 800f50c:	08010b08 	.word	0x08010b08
 800f510:	08010b2c 	.word	0x08010b2c

0800f514 <std>:
 800f514:	2300      	movs	r3, #0
 800f516:	b510      	push	{r4, lr}
 800f518:	4604      	mov	r4, r0
 800f51a:	e9c0 3300 	strd	r3, r3, [r0]
 800f51e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f522:	6083      	str	r3, [r0, #8]
 800f524:	8181      	strh	r1, [r0, #12]
 800f526:	6643      	str	r3, [r0, #100]	; 0x64
 800f528:	81c2      	strh	r2, [r0, #14]
 800f52a:	6183      	str	r3, [r0, #24]
 800f52c:	4619      	mov	r1, r3
 800f52e:	2208      	movs	r2, #8
 800f530:	305c      	adds	r0, #92	; 0x5c
 800f532:	f7fe fcd3 	bl	800dedc <memset>
 800f536:	4b05      	ldr	r3, [pc, #20]	; (800f54c <std+0x38>)
 800f538:	6263      	str	r3, [r4, #36]	; 0x24
 800f53a:	4b05      	ldr	r3, [pc, #20]	; (800f550 <std+0x3c>)
 800f53c:	62a3      	str	r3, [r4, #40]	; 0x28
 800f53e:	4b05      	ldr	r3, [pc, #20]	; (800f554 <std+0x40>)
 800f540:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f542:	4b05      	ldr	r3, [pc, #20]	; (800f558 <std+0x44>)
 800f544:	6224      	str	r4, [r4, #32]
 800f546:	6323      	str	r3, [r4, #48]	; 0x30
 800f548:	bd10      	pop	{r4, pc}
 800f54a:	bf00      	nop
 800f54c:	08010379 	.word	0x08010379
 800f550:	0801039b 	.word	0x0801039b
 800f554:	080103d3 	.word	0x080103d3
 800f558:	080103f7 	.word	0x080103f7

0800f55c <_cleanup_r>:
 800f55c:	4901      	ldr	r1, [pc, #4]	; (800f564 <_cleanup_r+0x8>)
 800f55e:	f000 b8af 	b.w	800f6c0 <_fwalk_reent>
 800f562:	bf00      	nop
 800f564:	0801070d 	.word	0x0801070d

0800f568 <__sfmoreglue>:
 800f568:	b570      	push	{r4, r5, r6, lr}
 800f56a:	2268      	movs	r2, #104	; 0x68
 800f56c:	1e4d      	subs	r5, r1, #1
 800f56e:	4355      	muls	r5, r2
 800f570:	460e      	mov	r6, r1
 800f572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f576:	f000 fcd9 	bl	800ff2c <_malloc_r>
 800f57a:	4604      	mov	r4, r0
 800f57c:	b140      	cbz	r0, 800f590 <__sfmoreglue+0x28>
 800f57e:	2100      	movs	r1, #0
 800f580:	e9c0 1600 	strd	r1, r6, [r0]
 800f584:	300c      	adds	r0, #12
 800f586:	60a0      	str	r0, [r4, #8]
 800f588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f58c:	f7fe fca6 	bl	800dedc <memset>
 800f590:	4620      	mov	r0, r4
 800f592:	bd70      	pop	{r4, r5, r6, pc}

0800f594 <__sfp_lock_acquire>:
 800f594:	4801      	ldr	r0, [pc, #4]	; (800f59c <__sfp_lock_acquire+0x8>)
 800f596:	f000 b8b8 	b.w	800f70a <__retarget_lock_acquire_recursive>
 800f59a:	bf00      	nop
 800f59c:	200046f9 	.word	0x200046f9

0800f5a0 <__sfp_lock_release>:
 800f5a0:	4801      	ldr	r0, [pc, #4]	; (800f5a8 <__sfp_lock_release+0x8>)
 800f5a2:	f000 b8b3 	b.w	800f70c <__retarget_lock_release_recursive>
 800f5a6:	bf00      	nop
 800f5a8:	200046f9 	.word	0x200046f9

0800f5ac <__sinit_lock_acquire>:
 800f5ac:	4801      	ldr	r0, [pc, #4]	; (800f5b4 <__sinit_lock_acquire+0x8>)
 800f5ae:	f000 b8ac 	b.w	800f70a <__retarget_lock_acquire_recursive>
 800f5b2:	bf00      	nop
 800f5b4:	200046fa 	.word	0x200046fa

0800f5b8 <__sinit_lock_release>:
 800f5b8:	4801      	ldr	r0, [pc, #4]	; (800f5c0 <__sinit_lock_release+0x8>)
 800f5ba:	f000 b8a7 	b.w	800f70c <__retarget_lock_release_recursive>
 800f5be:	bf00      	nop
 800f5c0:	200046fa 	.word	0x200046fa

0800f5c4 <__sinit>:
 800f5c4:	b510      	push	{r4, lr}
 800f5c6:	4604      	mov	r4, r0
 800f5c8:	f7ff fff0 	bl	800f5ac <__sinit_lock_acquire>
 800f5cc:	69a3      	ldr	r3, [r4, #24]
 800f5ce:	b11b      	cbz	r3, 800f5d8 <__sinit+0x14>
 800f5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5d4:	f7ff bff0 	b.w	800f5b8 <__sinit_lock_release>
 800f5d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f5dc:	6523      	str	r3, [r4, #80]	; 0x50
 800f5de:	4b13      	ldr	r3, [pc, #76]	; (800f62c <__sinit+0x68>)
 800f5e0:	4a13      	ldr	r2, [pc, #76]	; (800f630 <__sinit+0x6c>)
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800f5e6:	42a3      	cmp	r3, r4
 800f5e8:	bf04      	itt	eq
 800f5ea:	2301      	moveq	r3, #1
 800f5ec:	61a3      	streq	r3, [r4, #24]
 800f5ee:	4620      	mov	r0, r4
 800f5f0:	f000 f820 	bl	800f634 <__sfp>
 800f5f4:	6060      	str	r0, [r4, #4]
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	f000 f81c 	bl	800f634 <__sfp>
 800f5fc:	60a0      	str	r0, [r4, #8]
 800f5fe:	4620      	mov	r0, r4
 800f600:	f000 f818 	bl	800f634 <__sfp>
 800f604:	2200      	movs	r2, #0
 800f606:	60e0      	str	r0, [r4, #12]
 800f608:	2104      	movs	r1, #4
 800f60a:	6860      	ldr	r0, [r4, #4]
 800f60c:	f7ff ff82 	bl	800f514 <std>
 800f610:	68a0      	ldr	r0, [r4, #8]
 800f612:	2201      	movs	r2, #1
 800f614:	2109      	movs	r1, #9
 800f616:	f7ff ff7d 	bl	800f514 <std>
 800f61a:	68e0      	ldr	r0, [r4, #12]
 800f61c:	2202      	movs	r2, #2
 800f61e:	2112      	movs	r1, #18
 800f620:	f7ff ff78 	bl	800f514 <std>
 800f624:	2301      	movs	r3, #1
 800f626:	61a3      	str	r3, [r4, #24]
 800f628:	e7d2      	b.n	800f5d0 <__sinit+0xc>
 800f62a:	bf00      	nop
 800f62c:	08010af4 	.word	0x08010af4
 800f630:	0800f55d 	.word	0x0800f55d

0800f634 <__sfp>:
 800f634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f636:	4607      	mov	r7, r0
 800f638:	f7ff ffac 	bl	800f594 <__sfp_lock_acquire>
 800f63c:	4b1e      	ldr	r3, [pc, #120]	; (800f6b8 <__sfp+0x84>)
 800f63e:	681e      	ldr	r6, [r3, #0]
 800f640:	69b3      	ldr	r3, [r6, #24]
 800f642:	b913      	cbnz	r3, 800f64a <__sfp+0x16>
 800f644:	4630      	mov	r0, r6
 800f646:	f7ff ffbd 	bl	800f5c4 <__sinit>
 800f64a:	3648      	adds	r6, #72	; 0x48
 800f64c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f650:	3b01      	subs	r3, #1
 800f652:	d503      	bpl.n	800f65c <__sfp+0x28>
 800f654:	6833      	ldr	r3, [r6, #0]
 800f656:	b30b      	cbz	r3, 800f69c <__sfp+0x68>
 800f658:	6836      	ldr	r6, [r6, #0]
 800f65a:	e7f7      	b.n	800f64c <__sfp+0x18>
 800f65c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f660:	b9d5      	cbnz	r5, 800f698 <__sfp+0x64>
 800f662:	4b16      	ldr	r3, [pc, #88]	; (800f6bc <__sfp+0x88>)
 800f664:	60e3      	str	r3, [r4, #12]
 800f666:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f66a:	6665      	str	r5, [r4, #100]	; 0x64
 800f66c:	f000 f84c 	bl	800f708 <__retarget_lock_init_recursive>
 800f670:	f7ff ff96 	bl	800f5a0 <__sfp_lock_release>
 800f674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f67c:	6025      	str	r5, [r4, #0]
 800f67e:	61a5      	str	r5, [r4, #24]
 800f680:	2208      	movs	r2, #8
 800f682:	4629      	mov	r1, r5
 800f684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f688:	f7fe fc28 	bl	800dedc <memset>
 800f68c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f694:	4620      	mov	r0, r4
 800f696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f698:	3468      	adds	r4, #104	; 0x68
 800f69a:	e7d9      	b.n	800f650 <__sfp+0x1c>
 800f69c:	2104      	movs	r1, #4
 800f69e:	4638      	mov	r0, r7
 800f6a0:	f7ff ff62 	bl	800f568 <__sfmoreglue>
 800f6a4:	4604      	mov	r4, r0
 800f6a6:	6030      	str	r0, [r6, #0]
 800f6a8:	2800      	cmp	r0, #0
 800f6aa:	d1d5      	bne.n	800f658 <__sfp+0x24>
 800f6ac:	f7ff ff78 	bl	800f5a0 <__sfp_lock_release>
 800f6b0:	230c      	movs	r3, #12
 800f6b2:	603b      	str	r3, [r7, #0]
 800f6b4:	e7ee      	b.n	800f694 <__sfp+0x60>
 800f6b6:	bf00      	nop
 800f6b8:	08010af4 	.word	0x08010af4
 800f6bc:	ffff0001 	.word	0xffff0001

0800f6c0 <_fwalk_reent>:
 800f6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6c4:	4606      	mov	r6, r0
 800f6c6:	4688      	mov	r8, r1
 800f6c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f6cc:	2700      	movs	r7, #0
 800f6ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f6d2:	f1b9 0901 	subs.w	r9, r9, #1
 800f6d6:	d505      	bpl.n	800f6e4 <_fwalk_reent+0x24>
 800f6d8:	6824      	ldr	r4, [r4, #0]
 800f6da:	2c00      	cmp	r4, #0
 800f6dc:	d1f7      	bne.n	800f6ce <_fwalk_reent+0xe>
 800f6de:	4638      	mov	r0, r7
 800f6e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6e4:	89ab      	ldrh	r3, [r5, #12]
 800f6e6:	2b01      	cmp	r3, #1
 800f6e8:	d907      	bls.n	800f6fa <_fwalk_reent+0x3a>
 800f6ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	d003      	beq.n	800f6fa <_fwalk_reent+0x3a>
 800f6f2:	4629      	mov	r1, r5
 800f6f4:	4630      	mov	r0, r6
 800f6f6:	47c0      	blx	r8
 800f6f8:	4307      	orrs	r7, r0
 800f6fa:	3568      	adds	r5, #104	; 0x68
 800f6fc:	e7e9      	b.n	800f6d2 <_fwalk_reent+0x12>
	...

0800f700 <_localeconv_r>:
 800f700:	4800      	ldr	r0, [pc, #0]	; (800f704 <_localeconv_r+0x4>)
 800f702:	4770      	bx	lr
 800f704:	200029ac 	.word	0x200029ac

0800f708 <__retarget_lock_init_recursive>:
 800f708:	4770      	bx	lr

0800f70a <__retarget_lock_acquire_recursive>:
 800f70a:	4770      	bx	lr

0800f70c <__retarget_lock_release_recursive>:
 800f70c:	4770      	bx	lr
	...

0800f710 <malloc>:
 800f710:	4b02      	ldr	r3, [pc, #8]	; (800f71c <malloc+0xc>)
 800f712:	4601      	mov	r1, r0
 800f714:	6818      	ldr	r0, [r3, #0]
 800f716:	f000 bc09 	b.w	800ff2c <_malloc_r>
 800f71a:	bf00      	nop
 800f71c:	20002858 	.word	0x20002858

0800f720 <_Balloc>:
 800f720:	b570      	push	{r4, r5, r6, lr}
 800f722:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f724:	4604      	mov	r4, r0
 800f726:	460d      	mov	r5, r1
 800f728:	b976      	cbnz	r6, 800f748 <_Balloc+0x28>
 800f72a:	2010      	movs	r0, #16
 800f72c:	f7ff fff0 	bl	800f710 <malloc>
 800f730:	4602      	mov	r2, r0
 800f732:	6260      	str	r0, [r4, #36]	; 0x24
 800f734:	b920      	cbnz	r0, 800f740 <_Balloc+0x20>
 800f736:	4b18      	ldr	r3, [pc, #96]	; (800f798 <_Balloc+0x78>)
 800f738:	4818      	ldr	r0, [pc, #96]	; (800f79c <_Balloc+0x7c>)
 800f73a:	2166      	movs	r1, #102	; 0x66
 800f73c:	f000 ff32 	bl	80105a4 <__assert_func>
 800f740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f744:	6006      	str	r6, [r0, #0]
 800f746:	60c6      	str	r6, [r0, #12]
 800f748:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f74a:	68f3      	ldr	r3, [r6, #12]
 800f74c:	b183      	cbz	r3, 800f770 <_Balloc+0x50>
 800f74e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f750:	68db      	ldr	r3, [r3, #12]
 800f752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f756:	b9b8      	cbnz	r0, 800f788 <_Balloc+0x68>
 800f758:	2101      	movs	r1, #1
 800f75a:	fa01 f605 	lsl.w	r6, r1, r5
 800f75e:	1d72      	adds	r2, r6, #5
 800f760:	0092      	lsls	r2, r2, #2
 800f762:	4620      	mov	r0, r4
 800f764:	f000 fb60 	bl	800fe28 <_calloc_r>
 800f768:	b160      	cbz	r0, 800f784 <_Balloc+0x64>
 800f76a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f76e:	e00e      	b.n	800f78e <_Balloc+0x6e>
 800f770:	2221      	movs	r2, #33	; 0x21
 800f772:	2104      	movs	r1, #4
 800f774:	4620      	mov	r0, r4
 800f776:	f000 fb57 	bl	800fe28 <_calloc_r>
 800f77a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f77c:	60f0      	str	r0, [r6, #12]
 800f77e:	68db      	ldr	r3, [r3, #12]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d1e4      	bne.n	800f74e <_Balloc+0x2e>
 800f784:	2000      	movs	r0, #0
 800f786:	bd70      	pop	{r4, r5, r6, pc}
 800f788:	6802      	ldr	r2, [r0, #0]
 800f78a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f78e:	2300      	movs	r3, #0
 800f790:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f794:	e7f7      	b.n	800f786 <_Balloc+0x66>
 800f796:	bf00      	nop
 800f798:	08010b39 	.word	0x08010b39
 800f79c:	08010c1c 	.word	0x08010c1c

0800f7a0 <_Bfree>:
 800f7a0:	b570      	push	{r4, r5, r6, lr}
 800f7a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f7a4:	4605      	mov	r5, r0
 800f7a6:	460c      	mov	r4, r1
 800f7a8:	b976      	cbnz	r6, 800f7c8 <_Bfree+0x28>
 800f7aa:	2010      	movs	r0, #16
 800f7ac:	f7ff ffb0 	bl	800f710 <malloc>
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	6268      	str	r0, [r5, #36]	; 0x24
 800f7b4:	b920      	cbnz	r0, 800f7c0 <_Bfree+0x20>
 800f7b6:	4b09      	ldr	r3, [pc, #36]	; (800f7dc <_Bfree+0x3c>)
 800f7b8:	4809      	ldr	r0, [pc, #36]	; (800f7e0 <_Bfree+0x40>)
 800f7ba:	218a      	movs	r1, #138	; 0x8a
 800f7bc:	f000 fef2 	bl	80105a4 <__assert_func>
 800f7c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7c4:	6006      	str	r6, [r0, #0]
 800f7c6:	60c6      	str	r6, [r0, #12]
 800f7c8:	b13c      	cbz	r4, 800f7da <_Bfree+0x3a>
 800f7ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f7cc:	6862      	ldr	r2, [r4, #4]
 800f7ce:	68db      	ldr	r3, [r3, #12]
 800f7d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f7d4:	6021      	str	r1, [r4, #0]
 800f7d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f7da:	bd70      	pop	{r4, r5, r6, pc}
 800f7dc:	08010b39 	.word	0x08010b39
 800f7e0:	08010c1c 	.word	0x08010c1c

0800f7e4 <__multadd>:
 800f7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e8:	690d      	ldr	r5, [r1, #16]
 800f7ea:	4607      	mov	r7, r0
 800f7ec:	460c      	mov	r4, r1
 800f7ee:	461e      	mov	r6, r3
 800f7f0:	f101 0c14 	add.w	ip, r1, #20
 800f7f4:	2000      	movs	r0, #0
 800f7f6:	f8dc 3000 	ldr.w	r3, [ip]
 800f7fa:	b299      	uxth	r1, r3
 800f7fc:	fb02 6101 	mla	r1, r2, r1, r6
 800f800:	0c1e      	lsrs	r6, r3, #16
 800f802:	0c0b      	lsrs	r3, r1, #16
 800f804:	fb02 3306 	mla	r3, r2, r6, r3
 800f808:	b289      	uxth	r1, r1
 800f80a:	3001      	adds	r0, #1
 800f80c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f810:	4285      	cmp	r5, r0
 800f812:	f84c 1b04 	str.w	r1, [ip], #4
 800f816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f81a:	dcec      	bgt.n	800f7f6 <__multadd+0x12>
 800f81c:	b30e      	cbz	r6, 800f862 <__multadd+0x7e>
 800f81e:	68a3      	ldr	r3, [r4, #8]
 800f820:	42ab      	cmp	r3, r5
 800f822:	dc19      	bgt.n	800f858 <__multadd+0x74>
 800f824:	6861      	ldr	r1, [r4, #4]
 800f826:	4638      	mov	r0, r7
 800f828:	3101      	adds	r1, #1
 800f82a:	f7ff ff79 	bl	800f720 <_Balloc>
 800f82e:	4680      	mov	r8, r0
 800f830:	b928      	cbnz	r0, 800f83e <__multadd+0x5a>
 800f832:	4602      	mov	r2, r0
 800f834:	4b0c      	ldr	r3, [pc, #48]	; (800f868 <__multadd+0x84>)
 800f836:	480d      	ldr	r0, [pc, #52]	; (800f86c <__multadd+0x88>)
 800f838:	21b5      	movs	r1, #181	; 0xb5
 800f83a:	f000 feb3 	bl	80105a4 <__assert_func>
 800f83e:	6922      	ldr	r2, [r4, #16]
 800f840:	3202      	adds	r2, #2
 800f842:	f104 010c 	add.w	r1, r4, #12
 800f846:	0092      	lsls	r2, r2, #2
 800f848:	300c      	adds	r0, #12
 800f84a:	f7fe fb39 	bl	800dec0 <memcpy>
 800f84e:	4621      	mov	r1, r4
 800f850:	4638      	mov	r0, r7
 800f852:	f7ff ffa5 	bl	800f7a0 <_Bfree>
 800f856:	4644      	mov	r4, r8
 800f858:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f85c:	3501      	adds	r5, #1
 800f85e:	615e      	str	r6, [r3, #20]
 800f860:	6125      	str	r5, [r4, #16]
 800f862:	4620      	mov	r0, r4
 800f864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f868:	08010bab 	.word	0x08010bab
 800f86c:	08010c1c 	.word	0x08010c1c

0800f870 <__hi0bits>:
 800f870:	0c03      	lsrs	r3, r0, #16
 800f872:	041b      	lsls	r3, r3, #16
 800f874:	b9d3      	cbnz	r3, 800f8ac <__hi0bits+0x3c>
 800f876:	0400      	lsls	r0, r0, #16
 800f878:	2310      	movs	r3, #16
 800f87a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f87e:	bf04      	itt	eq
 800f880:	0200      	lsleq	r0, r0, #8
 800f882:	3308      	addeq	r3, #8
 800f884:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f888:	bf04      	itt	eq
 800f88a:	0100      	lsleq	r0, r0, #4
 800f88c:	3304      	addeq	r3, #4
 800f88e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f892:	bf04      	itt	eq
 800f894:	0080      	lsleq	r0, r0, #2
 800f896:	3302      	addeq	r3, #2
 800f898:	2800      	cmp	r0, #0
 800f89a:	db05      	blt.n	800f8a8 <__hi0bits+0x38>
 800f89c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f8a0:	f103 0301 	add.w	r3, r3, #1
 800f8a4:	bf08      	it	eq
 800f8a6:	2320      	moveq	r3, #32
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	4770      	bx	lr
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	e7e4      	b.n	800f87a <__hi0bits+0xa>

0800f8b0 <__lo0bits>:
 800f8b0:	6803      	ldr	r3, [r0, #0]
 800f8b2:	f013 0207 	ands.w	r2, r3, #7
 800f8b6:	4601      	mov	r1, r0
 800f8b8:	d00b      	beq.n	800f8d2 <__lo0bits+0x22>
 800f8ba:	07da      	lsls	r2, r3, #31
 800f8bc:	d423      	bmi.n	800f906 <__lo0bits+0x56>
 800f8be:	0798      	lsls	r0, r3, #30
 800f8c0:	bf49      	itett	mi
 800f8c2:	085b      	lsrmi	r3, r3, #1
 800f8c4:	089b      	lsrpl	r3, r3, #2
 800f8c6:	2001      	movmi	r0, #1
 800f8c8:	600b      	strmi	r3, [r1, #0]
 800f8ca:	bf5c      	itt	pl
 800f8cc:	600b      	strpl	r3, [r1, #0]
 800f8ce:	2002      	movpl	r0, #2
 800f8d0:	4770      	bx	lr
 800f8d2:	b298      	uxth	r0, r3
 800f8d4:	b9a8      	cbnz	r0, 800f902 <__lo0bits+0x52>
 800f8d6:	0c1b      	lsrs	r3, r3, #16
 800f8d8:	2010      	movs	r0, #16
 800f8da:	b2da      	uxtb	r2, r3
 800f8dc:	b90a      	cbnz	r2, 800f8e2 <__lo0bits+0x32>
 800f8de:	3008      	adds	r0, #8
 800f8e0:	0a1b      	lsrs	r3, r3, #8
 800f8e2:	071a      	lsls	r2, r3, #28
 800f8e4:	bf04      	itt	eq
 800f8e6:	091b      	lsreq	r3, r3, #4
 800f8e8:	3004      	addeq	r0, #4
 800f8ea:	079a      	lsls	r2, r3, #30
 800f8ec:	bf04      	itt	eq
 800f8ee:	089b      	lsreq	r3, r3, #2
 800f8f0:	3002      	addeq	r0, #2
 800f8f2:	07da      	lsls	r2, r3, #31
 800f8f4:	d403      	bmi.n	800f8fe <__lo0bits+0x4e>
 800f8f6:	085b      	lsrs	r3, r3, #1
 800f8f8:	f100 0001 	add.w	r0, r0, #1
 800f8fc:	d005      	beq.n	800f90a <__lo0bits+0x5a>
 800f8fe:	600b      	str	r3, [r1, #0]
 800f900:	4770      	bx	lr
 800f902:	4610      	mov	r0, r2
 800f904:	e7e9      	b.n	800f8da <__lo0bits+0x2a>
 800f906:	2000      	movs	r0, #0
 800f908:	4770      	bx	lr
 800f90a:	2020      	movs	r0, #32
 800f90c:	4770      	bx	lr
	...

0800f910 <__i2b>:
 800f910:	b510      	push	{r4, lr}
 800f912:	460c      	mov	r4, r1
 800f914:	2101      	movs	r1, #1
 800f916:	f7ff ff03 	bl	800f720 <_Balloc>
 800f91a:	4602      	mov	r2, r0
 800f91c:	b928      	cbnz	r0, 800f92a <__i2b+0x1a>
 800f91e:	4b05      	ldr	r3, [pc, #20]	; (800f934 <__i2b+0x24>)
 800f920:	4805      	ldr	r0, [pc, #20]	; (800f938 <__i2b+0x28>)
 800f922:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f926:	f000 fe3d 	bl	80105a4 <__assert_func>
 800f92a:	2301      	movs	r3, #1
 800f92c:	6144      	str	r4, [r0, #20]
 800f92e:	6103      	str	r3, [r0, #16]
 800f930:	bd10      	pop	{r4, pc}
 800f932:	bf00      	nop
 800f934:	08010bab 	.word	0x08010bab
 800f938:	08010c1c 	.word	0x08010c1c

0800f93c <__multiply>:
 800f93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f940:	4691      	mov	r9, r2
 800f942:	690a      	ldr	r2, [r1, #16]
 800f944:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f948:	429a      	cmp	r2, r3
 800f94a:	bfb8      	it	lt
 800f94c:	460b      	movlt	r3, r1
 800f94e:	460c      	mov	r4, r1
 800f950:	bfbc      	itt	lt
 800f952:	464c      	movlt	r4, r9
 800f954:	4699      	movlt	r9, r3
 800f956:	6927      	ldr	r7, [r4, #16]
 800f958:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f95c:	68a3      	ldr	r3, [r4, #8]
 800f95e:	6861      	ldr	r1, [r4, #4]
 800f960:	eb07 060a 	add.w	r6, r7, sl
 800f964:	42b3      	cmp	r3, r6
 800f966:	b085      	sub	sp, #20
 800f968:	bfb8      	it	lt
 800f96a:	3101      	addlt	r1, #1
 800f96c:	f7ff fed8 	bl	800f720 <_Balloc>
 800f970:	b930      	cbnz	r0, 800f980 <__multiply+0x44>
 800f972:	4602      	mov	r2, r0
 800f974:	4b44      	ldr	r3, [pc, #272]	; (800fa88 <__multiply+0x14c>)
 800f976:	4845      	ldr	r0, [pc, #276]	; (800fa8c <__multiply+0x150>)
 800f978:	f240 115d 	movw	r1, #349	; 0x15d
 800f97c:	f000 fe12 	bl	80105a4 <__assert_func>
 800f980:	f100 0514 	add.w	r5, r0, #20
 800f984:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f988:	462b      	mov	r3, r5
 800f98a:	2200      	movs	r2, #0
 800f98c:	4543      	cmp	r3, r8
 800f98e:	d321      	bcc.n	800f9d4 <__multiply+0x98>
 800f990:	f104 0314 	add.w	r3, r4, #20
 800f994:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f998:	f109 0314 	add.w	r3, r9, #20
 800f99c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f9a0:	9202      	str	r2, [sp, #8]
 800f9a2:	1b3a      	subs	r2, r7, r4
 800f9a4:	3a15      	subs	r2, #21
 800f9a6:	f022 0203 	bic.w	r2, r2, #3
 800f9aa:	3204      	adds	r2, #4
 800f9ac:	f104 0115 	add.w	r1, r4, #21
 800f9b0:	428f      	cmp	r7, r1
 800f9b2:	bf38      	it	cc
 800f9b4:	2204      	movcc	r2, #4
 800f9b6:	9201      	str	r2, [sp, #4]
 800f9b8:	9a02      	ldr	r2, [sp, #8]
 800f9ba:	9303      	str	r3, [sp, #12]
 800f9bc:	429a      	cmp	r2, r3
 800f9be:	d80c      	bhi.n	800f9da <__multiply+0x9e>
 800f9c0:	2e00      	cmp	r6, #0
 800f9c2:	dd03      	ble.n	800f9cc <__multiply+0x90>
 800f9c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d05a      	beq.n	800fa82 <__multiply+0x146>
 800f9cc:	6106      	str	r6, [r0, #16]
 800f9ce:	b005      	add	sp, #20
 800f9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9d4:	f843 2b04 	str.w	r2, [r3], #4
 800f9d8:	e7d8      	b.n	800f98c <__multiply+0x50>
 800f9da:	f8b3 a000 	ldrh.w	sl, [r3]
 800f9de:	f1ba 0f00 	cmp.w	sl, #0
 800f9e2:	d024      	beq.n	800fa2e <__multiply+0xf2>
 800f9e4:	f104 0e14 	add.w	lr, r4, #20
 800f9e8:	46a9      	mov	r9, r5
 800f9ea:	f04f 0c00 	mov.w	ip, #0
 800f9ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f9f2:	f8d9 1000 	ldr.w	r1, [r9]
 800f9f6:	fa1f fb82 	uxth.w	fp, r2
 800f9fa:	b289      	uxth	r1, r1
 800f9fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800fa00:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fa04:	f8d9 2000 	ldr.w	r2, [r9]
 800fa08:	4461      	add	r1, ip
 800fa0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fa0e:	fb0a c20b 	mla	r2, sl, fp, ip
 800fa12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fa16:	b289      	uxth	r1, r1
 800fa18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fa1c:	4577      	cmp	r7, lr
 800fa1e:	f849 1b04 	str.w	r1, [r9], #4
 800fa22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fa26:	d8e2      	bhi.n	800f9ee <__multiply+0xb2>
 800fa28:	9a01      	ldr	r2, [sp, #4]
 800fa2a:	f845 c002 	str.w	ip, [r5, r2]
 800fa2e:	9a03      	ldr	r2, [sp, #12]
 800fa30:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fa34:	3304      	adds	r3, #4
 800fa36:	f1b9 0f00 	cmp.w	r9, #0
 800fa3a:	d020      	beq.n	800fa7e <__multiply+0x142>
 800fa3c:	6829      	ldr	r1, [r5, #0]
 800fa3e:	f104 0c14 	add.w	ip, r4, #20
 800fa42:	46ae      	mov	lr, r5
 800fa44:	f04f 0a00 	mov.w	sl, #0
 800fa48:	f8bc b000 	ldrh.w	fp, [ip]
 800fa4c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fa50:	fb09 220b 	mla	r2, r9, fp, r2
 800fa54:	4492      	add	sl, r2
 800fa56:	b289      	uxth	r1, r1
 800fa58:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800fa5c:	f84e 1b04 	str.w	r1, [lr], #4
 800fa60:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fa64:	f8be 1000 	ldrh.w	r1, [lr]
 800fa68:	0c12      	lsrs	r2, r2, #16
 800fa6a:	fb09 1102 	mla	r1, r9, r2, r1
 800fa6e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800fa72:	4567      	cmp	r7, ip
 800fa74:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fa78:	d8e6      	bhi.n	800fa48 <__multiply+0x10c>
 800fa7a:	9a01      	ldr	r2, [sp, #4]
 800fa7c:	50a9      	str	r1, [r5, r2]
 800fa7e:	3504      	adds	r5, #4
 800fa80:	e79a      	b.n	800f9b8 <__multiply+0x7c>
 800fa82:	3e01      	subs	r6, #1
 800fa84:	e79c      	b.n	800f9c0 <__multiply+0x84>
 800fa86:	bf00      	nop
 800fa88:	08010bab 	.word	0x08010bab
 800fa8c:	08010c1c 	.word	0x08010c1c

0800fa90 <__pow5mult>:
 800fa90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa94:	4615      	mov	r5, r2
 800fa96:	f012 0203 	ands.w	r2, r2, #3
 800fa9a:	4606      	mov	r6, r0
 800fa9c:	460f      	mov	r7, r1
 800fa9e:	d007      	beq.n	800fab0 <__pow5mult+0x20>
 800faa0:	4c25      	ldr	r4, [pc, #148]	; (800fb38 <__pow5mult+0xa8>)
 800faa2:	3a01      	subs	r2, #1
 800faa4:	2300      	movs	r3, #0
 800faa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800faaa:	f7ff fe9b 	bl	800f7e4 <__multadd>
 800faae:	4607      	mov	r7, r0
 800fab0:	10ad      	asrs	r5, r5, #2
 800fab2:	d03d      	beq.n	800fb30 <__pow5mult+0xa0>
 800fab4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fab6:	b97c      	cbnz	r4, 800fad8 <__pow5mult+0x48>
 800fab8:	2010      	movs	r0, #16
 800faba:	f7ff fe29 	bl	800f710 <malloc>
 800fabe:	4602      	mov	r2, r0
 800fac0:	6270      	str	r0, [r6, #36]	; 0x24
 800fac2:	b928      	cbnz	r0, 800fad0 <__pow5mult+0x40>
 800fac4:	4b1d      	ldr	r3, [pc, #116]	; (800fb3c <__pow5mult+0xac>)
 800fac6:	481e      	ldr	r0, [pc, #120]	; (800fb40 <__pow5mult+0xb0>)
 800fac8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800facc:	f000 fd6a 	bl	80105a4 <__assert_func>
 800fad0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fad4:	6004      	str	r4, [r0, #0]
 800fad6:	60c4      	str	r4, [r0, #12]
 800fad8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fadc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fae0:	b94c      	cbnz	r4, 800faf6 <__pow5mult+0x66>
 800fae2:	f240 2171 	movw	r1, #625	; 0x271
 800fae6:	4630      	mov	r0, r6
 800fae8:	f7ff ff12 	bl	800f910 <__i2b>
 800faec:	2300      	movs	r3, #0
 800faee:	f8c8 0008 	str.w	r0, [r8, #8]
 800faf2:	4604      	mov	r4, r0
 800faf4:	6003      	str	r3, [r0, #0]
 800faf6:	f04f 0900 	mov.w	r9, #0
 800fafa:	07eb      	lsls	r3, r5, #31
 800fafc:	d50a      	bpl.n	800fb14 <__pow5mult+0x84>
 800fafe:	4639      	mov	r1, r7
 800fb00:	4622      	mov	r2, r4
 800fb02:	4630      	mov	r0, r6
 800fb04:	f7ff ff1a 	bl	800f93c <__multiply>
 800fb08:	4639      	mov	r1, r7
 800fb0a:	4680      	mov	r8, r0
 800fb0c:	4630      	mov	r0, r6
 800fb0e:	f7ff fe47 	bl	800f7a0 <_Bfree>
 800fb12:	4647      	mov	r7, r8
 800fb14:	106d      	asrs	r5, r5, #1
 800fb16:	d00b      	beq.n	800fb30 <__pow5mult+0xa0>
 800fb18:	6820      	ldr	r0, [r4, #0]
 800fb1a:	b938      	cbnz	r0, 800fb2c <__pow5mult+0x9c>
 800fb1c:	4622      	mov	r2, r4
 800fb1e:	4621      	mov	r1, r4
 800fb20:	4630      	mov	r0, r6
 800fb22:	f7ff ff0b 	bl	800f93c <__multiply>
 800fb26:	6020      	str	r0, [r4, #0]
 800fb28:	f8c0 9000 	str.w	r9, [r0]
 800fb2c:	4604      	mov	r4, r0
 800fb2e:	e7e4      	b.n	800fafa <__pow5mult+0x6a>
 800fb30:	4638      	mov	r0, r7
 800fb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb36:	bf00      	nop
 800fb38:	08010d68 	.word	0x08010d68
 800fb3c:	08010b39 	.word	0x08010b39
 800fb40:	08010c1c 	.word	0x08010c1c

0800fb44 <__lshift>:
 800fb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb48:	460c      	mov	r4, r1
 800fb4a:	6849      	ldr	r1, [r1, #4]
 800fb4c:	6923      	ldr	r3, [r4, #16]
 800fb4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb52:	68a3      	ldr	r3, [r4, #8]
 800fb54:	4607      	mov	r7, r0
 800fb56:	4691      	mov	r9, r2
 800fb58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb5c:	f108 0601 	add.w	r6, r8, #1
 800fb60:	42b3      	cmp	r3, r6
 800fb62:	db0b      	blt.n	800fb7c <__lshift+0x38>
 800fb64:	4638      	mov	r0, r7
 800fb66:	f7ff fddb 	bl	800f720 <_Balloc>
 800fb6a:	4605      	mov	r5, r0
 800fb6c:	b948      	cbnz	r0, 800fb82 <__lshift+0x3e>
 800fb6e:	4602      	mov	r2, r0
 800fb70:	4b2a      	ldr	r3, [pc, #168]	; (800fc1c <__lshift+0xd8>)
 800fb72:	482b      	ldr	r0, [pc, #172]	; (800fc20 <__lshift+0xdc>)
 800fb74:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fb78:	f000 fd14 	bl	80105a4 <__assert_func>
 800fb7c:	3101      	adds	r1, #1
 800fb7e:	005b      	lsls	r3, r3, #1
 800fb80:	e7ee      	b.n	800fb60 <__lshift+0x1c>
 800fb82:	2300      	movs	r3, #0
 800fb84:	f100 0114 	add.w	r1, r0, #20
 800fb88:	f100 0210 	add.w	r2, r0, #16
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	4553      	cmp	r3, sl
 800fb90:	db37      	blt.n	800fc02 <__lshift+0xbe>
 800fb92:	6920      	ldr	r0, [r4, #16]
 800fb94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fb98:	f104 0314 	add.w	r3, r4, #20
 800fb9c:	f019 091f 	ands.w	r9, r9, #31
 800fba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fba4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800fba8:	d02f      	beq.n	800fc0a <__lshift+0xc6>
 800fbaa:	f1c9 0e20 	rsb	lr, r9, #32
 800fbae:	468a      	mov	sl, r1
 800fbb0:	f04f 0c00 	mov.w	ip, #0
 800fbb4:	681a      	ldr	r2, [r3, #0]
 800fbb6:	fa02 f209 	lsl.w	r2, r2, r9
 800fbba:	ea42 020c 	orr.w	r2, r2, ip
 800fbbe:	f84a 2b04 	str.w	r2, [sl], #4
 800fbc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbc6:	4298      	cmp	r0, r3
 800fbc8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800fbcc:	d8f2      	bhi.n	800fbb4 <__lshift+0x70>
 800fbce:	1b03      	subs	r3, r0, r4
 800fbd0:	3b15      	subs	r3, #21
 800fbd2:	f023 0303 	bic.w	r3, r3, #3
 800fbd6:	3304      	adds	r3, #4
 800fbd8:	f104 0215 	add.w	r2, r4, #21
 800fbdc:	4290      	cmp	r0, r2
 800fbde:	bf38      	it	cc
 800fbe0:	2304      	movcc	r3, #4
 800fbe2:	f841 c003 	str.w	ip, [r1, r3]
 800fbe6:	f1bc 0f00 	cmp.w	ip, #0
 800fbea:	d001      	beq.n	800fbf0 <__lshift+0xac>
 800fbec:	f108 0602 	add.w	r6, r8, #2
 800fbf0:	3e01      	subs	r6, #1
 800fbf2:	4638      	mov	r0, r7
 800fbf4:	612e      	str	r6, [r5, #16]
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	f7ff fdd2 	bl	800f7a0 <_Bfree>
 800fbfc:	4628      	mov	r0, r5
 800fbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc02:	f842 0f04 	str.w	r0, [r2, #4]!
 800fc06:	3301      	adds	r3, #1
 800fc08:	e7c1      	b.n	800fb8e <__lshift+0x4a>
 800fc0a:	3904      	subs	r1, #4
 800fc0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc10:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc14:	4298      	cmp	r0, r3
 800fc16:	d8f9      	bhi.n	800fc0c <__lshift+0xc8>
 800fc18:	e7ea      	b.n	800fbf0 <__lshift+0xac>
 800fc1a:	bf00      	nop
 800fc1c:	08010bab 	.word	0x08010bab
 800fc20:	08010c1c 	.word	0x08010c1c

0800fc24 <__mcmp>:
 800fc24:	b530      	push	{r4, r5, lr}
 800fc26:	6902      	ldr	r2, [r0, #16]
 800fc28:	690c      	ldr	r4, [r1, #16]
 800fc2a:	1b12      	subs	r2, r2, r4
 800fc2c:	d10e      	bne.n	800fc4c <__mcmp+0x28>
 800fc2e:	f100 0314 	add.w	r3, r0, #20
 800fc32:	3114      	adds	r1, #20
 800fc34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fc38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fc3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fc40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fc44:	42a5      	cmp	r5, r4
 800fc46:	d003      	beq.n	800fc50 <__mcmp+0x2c>
 800fc48:	d305      	bcc.n	800fc56 <__mcmp+0x32>
 800fc4a:	2201      	movs	r2, #1
 800fc4c:	4610      	mov	r0, r2
 800fc4e:	bd30      	pop	{r4, r5, pc}
 800fc50:	4283      	cmp	r3, r0
 800fc52:	d3f3      	bcc.n	800fc3c <__mcmp+0x18>
 800fc54:	e7fa      	b.n	800fc4c <__mcmp+0x28>
 800fc56:	f04f 32ff 	mov.w	r2, #4294967295
 800fc5a:	e7f7      	b.n	800fc4c <__mcmp+0x28>

0800fc5c <__mdiff>:
 800fc5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc60:	460c      	mov	r4, r1
 800fc62:	4606      	mov	r6, r0
 800fc64:	4611      	mov	r1, r2
 800fc66:	4620      	mov	r0, r4
 800fc68:	4690      	mov	r8, r2
 800fc6a:	f7ff ffdb 	bl	800fc24 <__mcmp>
 800fc6e:	1e05      	subs	r5, r0, #0
 800fc70:	d110      	bne.n	800fc94 <__mdiff+0x38>
 800fc72:	4629      	mov	r1, r5
 800fc74:	4630      	mov	r0, r6
 800fc76:	f7ff fd53 	bl	800f720 <_Balloc>
 800fc7a:	b930      	cbnz	r0, 800fc8a <__mdiff+0x2e>
 800fc7c:	4b3a      	ldr	r3, [pc, #232]	; (800fd68 <__mdiff+0x10c>)
 800fc7e:	4602      	mov	r2, r0
 800fc80:	f240 2132 	movw	r1, #562	; 0x232
 800fc84:	4839      	ldr	r0, [pc, #228]	; (800fd6c <__mdiff+0x110>)
 800fc86:	f000 fc8d 	bl	80105a4 <__assert_func>
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fc90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc94:	bfa4      	itt	ge
 800fc96:	4643      	movge	r3, r8
 800fc98:	46a0      	movge	r8, r4
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fca0:	bfa6      	itte	ge
 800fca2:	461c      	movge	r4, r3
 800fca4:	2500      	movge	r5, #0
 800fca6:	2501      	movlt	r5, #1
 800fca8:	f7ff fd3a 	bl	800f720 <_Balloc>
 800fcac:	b920      	cbnz	r0, 800fcb8 <__mdiff+0x5c>
 800fcae:	4b2e      	ldr	r3, [pc, #184]	; (800fd68 <__mdiff+0x10c>)
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fcb6:	e7e5      	b.n	800fc84 <__mdiff+0x28>
 800fcb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fcbc:	6926      	ldr	r6, [r4, #16]
 800fcbe:	60c5      	str	r5, [r0, #12]
 800fcc0:	f104 0914 	add.w	r9, r4, #20
 800fcc4:	f108 0514 	add.w	r5, r8, #20
 800fcc8:	f100 0e14 	add.w	lr, r0, #20
 800fccc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fcd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fcd4:	f108 0210 	add.w	r2, r8, #16
 800fcd8:	46f2      	mov	sl, lr
 800fcda:	2100      	movs	r1, #0
 800fcdc:	f859 3b04 	ldr.w	r3, [r9], #4
 800fce0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fce4:	fa1f f883 	uxth.w	r8, r3
 800fce8:	fa11 f18b 	uxtah	r1, r1, fp
 800fcec:	0c1b      	lsrs	r3, r3, #16
 800fcee:	eba1 0808 	sub.w	r8, r1, r8
 800fcf2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fcf6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fcfa:	fa1f f888 	uxth.w	r8, r8
 800fcfe:	1419      	asrs	r1, r3, #16
 800fd00:	454e      	cmp	r6, r9
 800fd02:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fd06:	f84a 3b04 	str.w	r3, [sl], #4
 800fd0a:	d8e7      	bhi.n	800fcdc <__mdiff+0x80>
 800fd0c:	1b33      	subs	r3, r6, r4
 800fd0e:	3b15      	subs	r3, #21
 800fd10:	f023 0303 	bic.w	r3, r3, #3
 800fd14:	3304      	adds	r3, #4
 800fd16:	3415      	adds	r4, #21
 800fd18:	42a6      	cmp	r6, r4
 800fd1a:	bf38      	it	cc
 800fd1c:	2304      	movcc	r3, #4
 800fd1e:	441d      	add	r5, r3
 800fd20:	4473      	add	r3, lr
 800fd22:	469e      	mov	lr, r3
 800fd24:	462e      	mov	r6, r5
 800fd26:	4566      	cmp	r6, ip
 800fd28:	d30e      	bcc.n	800fd48 <__mdiff+0xec>
 800fd2a:	f10c 0203 	add.w	r2, ip, #3
 800fd2e:	1b52      	subs	r2, r2, r5
 800fd30:	f022 0203 	bic.w	r2, r2, #3
 800fd34:	3d03      	subs	r5, #3
 800fd36:	45ac      	cmp	ip, r5
 800fd38:	bf38      	it	cc
 800fd3a:	2200      	movcc	r2, #0
 800fd3c:	441a      	add	r2, r3
 800fd3e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fd42:	b17b      	cbz	r3, 800fd64 <__mdiff+0x108>
 800fd44:	6107      	str	r7, [r0, #16]
 800fd46:	e7a3      	b.n	800fc90 <__mdiff+0x34>
 800fd48:	f856 8b04 	ldr.w	r8, [r6], #4
 800fd4c:	fa11 f288 	uxtah	r2, r1, r8
 800fd50:	1414      	asrs	r4, r2, #16
 800fd52:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fd56:	b292      	uxth	r2, r2
 800fd58:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fd5c:	f84e 2b04 	str.w	r2, [lr], #4
 800fd60:	1421      	asrs	r1, r4, #16
 800fd62:	e7e0      	b.n	800fd26 <__mdiff+0xca>
 800fd64:	3f01      	subs	r7, #1
 800fd66:	e7ea      	b.n	800fd3e <__mdiff+0xe2>
 800fd68:	08010bab 	.word	0x08010bab
 800fd6c:	08010c1c 	.word	0x08010c1c

0800fd70 <__d2b>:
 800fd70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd74:	4689      	mov	r9, r1
 800fd76:	2101      	movs	r1, #1
 800fd78:	ec57 6b10 	vmov	r6, r7, d0
 800fd7c:	4690      	mov	r8, r2
 800fd7e:	f7ff fccf 	bl	800f720 <_Balloc>
 800fd82:	4604      	mov	r4, r0
 800fd84:	b930      	cbnz	r0, 800fd94 <__d2b+0x24>
 800fd86:	4602      	mov	r2, r0
 800fd88:	4b25      	ldr	r3, [pc, #148]	; (800fe20 <__d2b+0xb0>)
 800fd8a:	4826      	ldr	r0, [pc, #152]	; (800fe24 <__d2b+0xb4>)
 800fd8c:	f240 310a 	movw	r1, #778	; 0x30a
 800fd90:	f000 fc08 	bl	80105a4 <__assert_func>
 800fd94:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fd98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fd9c:	bb35      	cbnz	r5, 800fdec <__d2b+0x7c>
 800fd9e:	2e00      	cmp	r6, #0
 800fda0:	9301      	str	r3, [sp, #4]
 800fda2:	d028      	beq.n	800fdf6 <__d2b+0x86>
 800fda4:	4668      	mov	r0, sp
 800fda6:	9600      	str	r6, [sp, #0]
 800fda8:	f7ff fd82 	bl	800f8b0 <__lo0bits>
 800fdac:	9900      	ldr	r1, [sp, #0]
 800fdae:	b300      	cbz	r0, 800fdf2 <__d2b+0x82>
 800fdb0:	9a01      	ldr	r2, [sp, #4]
 800fdb2:	f1c0 0320 	rsb	r3, r0, #32
 800fdb6:	fa02 f303 	lsl.w	r3, r2, r3
 800fdba:	430b      	orrs	r3, r1
 800fdbc:	40c2      	lsrs	r2, r0
 800fdbe:	6163      	str	r3, [r4, #20]
 800fdc0:	9201      	str	r2, [sp, #4]
 800fdc2:	9b01      	ldr	r3, [sp, #4]
 800fdc4:	61a3      	str	r3, [r4, #24]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	bf14      	ite	ne
 800fdca:	2202      	movne	r2, #2
 800fdcc:	2201      	moveq	r2, #1
 800fdce:	6122      	str	r2, [r4, #16]
 800fdd0:	b1d5      	cbz	r5, 800fe08 <__d2b+0x98>
 800fdd2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fdd6:	4405      	add	r5, r0
 800fdd8:	f8c9 5000 	str.w	r5, [r9]
 800fddc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fde0:	f8c8 0000 	str.w	r0, [r8]
 800fde4:	4620      	mov	r0, r4
 800fde6:	b003      	add	sp, #12
 800fde8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fdec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fdf0:	e7d5      	b.n	800fd9e <__d2b+0x2e>
 800fdf2:	6161      	str	r1, [r4, #20]
 800fdf4:	e7e5      	b.n	800fdc2 <__d2b+0x52>
 800fdf6:	a801      	add	r0, sp, #4
 800fdf8:	f7ff fd5a 	bl	800f8b0 <__lo0bits>
 800fdfc:	9b01      	ldr	r3, [sp, #4]
 800fdfe:	6163      	str	r3, [r4, #20]
 800fe00:	2201      	movs	r2, #1
 800fe02:	6122      	str	r2, [r4, #16]
 800fe04:	3020      	adds	r0, #32
 800fe06:	e7e3      	b.n	800fdd0 <__d2b+0x60>
 800fe08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fe0c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fe10:	f8c9 0000 	str.w	r0, [r9]
 800fe14:	6918      	ldr	r0, [r3, #16]
 800fe16:	f7ff fd2b 	bl	800f870 <__hi0bits>
 800fe1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe1e:	e7df      	b.n	800fde0 <__d2b+0x70>
 800fe20:	08010bab 	.word	0x08010bab
 800fe24:	08010c1c 	.word	0x08010c1c

0800fe28 <_calloc_r>:
 800fe28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe2a:	fba1 2402 	umull	r2, r4, r1, r2
 800fe2e:	b94c      	cbnz	r4, 800fe44 <_calloc_r+0x1c>
 800fe30:	4611      	mov	r1, r2
 800fe32:	9201      	str	r2, [sp, #4]
 800fe34:	f000 f87a 	bl	800ff2c <_malloc_r>
 800fe38:	9a01      	ldr	r2, [sp, #4]
 800fe3a:	4605      	mov	r5, r0
 800fe3c:	b930      	cbnz	r0, 800fe4c <_calloc_r+0x24>
 800fe3e:	4628      	mov	r0, r5
 800fe40:	b003      	add	sp, #12
 800fe42:	bd30      	pop	{r4, r5, pc}
 800fe44:	220c      	movs	r2, #12
 800fe46:	6002      	str	r2, [r0, #0]
 800fe48:	2500      	movs	r5, #0
 800fe4a:	e7f8      	b.n	800fe3e <_calloc_r+0x16>
 800fe4c:	4621      	mov	r1, r4
 800fe4e:	f7fe f845 	bl	800dedc <memset>
 800fe52:	e7f4      	b.n	800fe3e <_calloc_r+0x16>

0800fe54 <_free_r>:
 800fe54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe56:	2900      	cmp	r1, #0
 800fe58:	d044      	beq.n	800fee4 <_free_r+0x90>
 800fe5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe5e:	9001      	str	r0, [sp, #4]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	f1a1 0404 	sub.w	r4, r1, #4
 800fe66:	bfb8      	it	lt
 800fe68:	18e4      	addlt	r4, r4, r3
 800fe6a:	f000 fd27 	bl	80108bc <__malloc_lock>
 800fe6e:	4a1e      	ldr	r2, [pc, #120]	; (800fee8 <_free_r+0x94>)
 800fe70:	9801      	ldr	r0, [sp, #4]
 800fe72:	6813      	ldr	r3, [r2, #0]
 800fe74:	b933      	cbnz	r3, 800fe84 <_free_r+0x30>
 800fe76:	6063      	str	r3, [r4, #4]
 800fe78:	6014      	str	r4, [r2, #0]
 800fe7a:	b003      	add	sp, #12
 800fe7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe80:	f000 bd22 	b.w	80108c8 <__malloc_unlock>
 800fe84:	42a3      	cmp	r3, r4
 800fe86:	d908      	bls.n	800fe9a <_free_r+0x46>
 800fe88:	6825      	ldr	r5, [r4, #0]
 800fe8a:	1961      	adds	r1, r4, r5
 800fe8c:	428b      	cmp	r3, r1
 800fe8e:	bf01      	itttt	eq
 800fe90:	6819      	ldreq	r1, [r3, #0]
 800fe92:	685b      	ldreq	r3, [r3, #4]
 800fe94:	1949      	addeq	r1, r1, r5
 800fe96:	6021      	streq	r1, [r4, #0]
 800fe98:	e7ed      	b.n	800fe76 <_free_r+0x22>
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	685b      	ldr	r3, [r3, #4]
 800fe9e:	b10b      	cbz	r3, 800fea4 <_free_r+0x50>
 800fea0:	42a3      	cmp	r3, r4
 800fea2:	d9fa      	bls.n	800fe9a <_free_r+0x46>
 800fea4:	6811      	ldr	r1, [r2, #0]
 800fea6:	1855      	adds	r5, r2, r1
 800fea8:	42a5      	cmp	r5, r4
 800feaa:	d10b      	bne.n	800fec4 <_free_r+0x70>
 800feac:	6824      	ldr	r4, [r4, #0]
 800feae:	4421      	add	r1, r4
 800feb0:	1854      	adds	r4, r2, r1
 800feb2:	42a3      	cmp	r3, r4
 800feb4:	6011      	str	r1, [r2, #0]
 800feb6:	d1e0      	bne.n	800fe7a <_free_r+0x26>
 800feb8:	681c      	ldr	r4, [r3, #0]
 800feba:	685b      	ldr	r3, [r3, #4]
 800febc:	6053      	str	r3, [r2, #4]
 800febe:	4421      	add	r1, r4
 800fec0:	6011      	str	r1, [r2, #0]
 800fec2:	e7da      	b.n	800fe7a <_free_r+0x26>
 800fec4:	d902      	bls.n	800fecc <_free_r+0x78>
 800fec6:	230c      	movs	r3, #12
 800fec8:	6003      	str	r3, [r0, #0]
 800feca:	e7d6      	b.n	800fe7a <_free_r+0x26>
 800fecc:	6825      	ldr	r5, [r4, #0]
 800fece:	1961      	adds	r1, r4, r5
 800fed0:	428b      	cmp	r3, r1
 800fed2:	bf04      	itt	eq
 800fed4:	6819      	ldreq	r1, [r3, #0]
 800fed6:	685b      	ldreq	r3, [r3, #4]
 800fed8:	6063      	str	r3, [r4, #4]
 800feda:	bf04      	itt	eq
 800fedc:	1949      	addeq	r1, r1, r5
 800fede:	6021      	streq	r1, [r4, #0]
 800fee0:	6054      	str	r4, [r2, #4]
 800fee2:	e7ca      	b.n	800fe7a <_free_r+0x26>
 800fee4:	b003      	add	sp, #12
 800fee6:	bd30      	pop	{r4, r5, pc}
 800fee8:	200046fc 	.word	0x200046fc

0800feec <sbrk_aligned>:
 800feec:	b570      	push	{r4, r5, r6, lr}
 800feee:	4e0e      	ldr	r6, [pc, #56]	; (800ff28 <sbrk_aligned+0x3c>)
 800fef0:	460c      	mov	r4, r1
 800fef2:	6831      	ldr	r1, [r6, #0]
 800fef4:	4605      	mov	r5, r0
 800fef6:	b911      	cbnz	r1, 800fefe <sbrk_aligned+0x12>
 800fef8:	f000 fa2e 	bl	8010358 <_sbrk_r>
 800fefc:	6030      	str	r0, [r6, #0]
 800fefe:	4621      	mov	r1, r4
 800ff00:	4628      	mov	r0, r5
 800ff02:	f000 fa29 	bl	8010358 <_sbrk_r>
 800ff06:	1c43      	adds	r3, r0, #1
 800ff08:	d00a      	beq.n	800ff20 <sbrk_aligned+0x34>
 800ff0a:	1cc4      	adds	r4, r0, #3
 800ff0c:	f024 0403 	bic.w	r4, r4, #3
 800ff10:	42a0      	cmp	r0, r4
 800ff12:	d007      	beq.n	800ff24 <sbrk_aligned+0x38>
 800ff14:	1a21      	subs	r1, r4, r0
 800ff16:	4628      	mov	r0, r5
 800ff18:	f000 fa1e 	bl	8010358 <_sbrk_r>
 800ff1c:	3001      	adds	r0, #1
 800ff1e:	d101      	bne.n	800ff24 <sbrk_aligned+0x38>
 800ff20:	f04f 34ff 	mov.w	r4, #4294967295
 800ff24:	4620      	mov	r0, r4
 800ff26:	bd70      	pop	{r4, r5, r6, pc}
 800ff28:	20004700 	.word	0x20004700

0800ff2c <_malloc_r>:
 800ff2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff30:	1ccd      	adds	r5, r1, #3
 800ff32:	f025 0503 	bic.w	r5, r5, #3
 800ff36:	3508      	adds	r5, #8
 800ff38:	2d0c      	cmp	r5, #12
 800ff3a:	bf38      	it	cc
 800ff3c:	250c      	movcc	r5, #12
 800ff3e:	2d00      	cmp	r5, #0
 800ff40:	4607      	mov	r7, r0
 800ff42:	db01      	blt.n	800ff48 <_malloc_r+0x1c>
 800ff44:	42a9      	cmp	r1, r5
 800ff46:	d905      	bls.n	800ff54 <_malloc_r+0x28>
 800ff48:	230c      	movs	r3, #12
 800ff4a:	603b      	str	r3, [r7, #0]
 800ff4c:	2600      	movs	r6, #0
 800ff4e:	4630      	mov	r0, r6
 800ff50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff54:	4e2e      	ldr	r6, [pc, #184]	; (8010010 <_malloc_r+0xe4>)
 800ff56:	f000 fcb1 	bl	80108bc <__malloc_lock>
 800ff5a:	6833      	ldr	r3, [r6, #0]
 800ff5c:	461c      	mov	r4, r3
 800ff5e:	bb34      	cbnz	r4, 800ffae <_malloc_r+0x82>
 800ff60:	4629      	mov	r1, r5
 800ff62:	4638      	mov	r0, r7
 800ff64:	f7ff ffc2 	bl	800feec <sbrk_aligned>
 800ff68:	1c43      	adds	r3, r0, #1
 800ff6a:	4604      	mov	r4, r0
 800ff6c:	d14d      	bne.n	801000a <_malloc_r+0xde>
 800ff6e:	6834      	ldr	r4, [r6, #0]
 800ff70:	4626      	mov	r6, r4
 800ff72:	2e00      	cmp	r6, #0
 800ff74:	d140      	bne.n	800fff8 <_malloc_r+0xcc>
 800ff76:	6823      	ldr	r3, [r4, #0]
 800ff78:	4631      	mov	r1, r6
 800ff7a:	4638      	mov	r0, r7
 800ff7c:	eb04 0803 	add.w	r8, r4, r3
 800ff80:	f000 f9ea 	bl	8010358 <_sbrk_r>
 800ff84:	4580      	cmp	r8, r0
 800ff86:	d13a      	bne.n	800fffe <_malloc_r+0xd2>
 800ff88:	6821      	ldr	r1, [r4, #0]
 800ff8a:	3503      	adds	r5, #3
 800ff8c:	1a6d      	subs	r5, r5, r1
 800ff8e:	f025 0503 	bic.w	r5, r5, #3
 800ff92:	3508      	adds	r5, #8
 800ff94:	2d0c      	cmp	r5, #12
 800ff96:	bf38      	it	cc
 800ff98:	250c      	movcc	r5, #12
 800ff9a:	4629      	mov	r1, r5
 800ff9c:	4638      	mov	r0, r7
 800ff9e:	f7ff ffa5 	bl	800feec <sbrk_aligned>
 800ffa2:	3001      	adds	r0, #1
 800ffa4:	d02b      	beq.n	800fffe <_malloc_r+0xd2>
 800ffa6:	6823      	ldr	r3, [r4, #0]
 800ffa8:	442b      	add	r3, r5
 800ffaa:	6023      	str	r3, [r4, #0]
 800ffac:	e00e      	b.n	800ffcc <_malloc_r+0xa0>
 800ffae:	6822      	ldr	r2, [r4, #0]
 800ffb0:	1b52      	subs	r2, r2, r5
 800ffb2:	d41e      	bmi.n	800fff2 <_malloc_r+0xc6>
 800ffb4:	2a0b      	cmp	r2, #11
 800ffb6:	d916      	bls.n	800ffe6 <_malloc_r+0xba>
 800ffb8:	1961      	adds	r1, r4, r5
 800ffba:	42a3      	cmp	r3, r4
 800ffbc:	6025      	str	r5, [r4, #0]
 800ffbe:	bf18      	it	ne
 800ffc0:	6059      	strne	r1, [r3, #4]
 800ffc2:	6863      	ldr	r3, [r4, #4]
 800ffc4:	bf08      	it	eq
 800ffc6:	6031      	streq	r1, [r6, #0]
 800ffc8:	5162      	str	r2, [r4, r5]
 800ffca:	604b      	str	r3, [r1, #4]
 800ffcc:	4638      	mov	r0, r7
 800ffce:	f104 060b 	add.w	r6, r4, #11
 800ffd2:	f000 fc79 	bl	80108c8 <__malloc_unlock>
 800ffd6:	f026 0607 	bic.w	r6, r6, #7
 800ffda:	1d23      	adds	r3, r4, #4
 800ffdc:	1af2      	subs	r2, r6, r3
 800ffde:	d0b6      	beq.n	800ff4e <_malloc_r+0x22>
 800ffe0:	1b9b      	subs	r3, r3, r6
 800ffe2:	50a3      	str	r3, [r4, r2]
 800ffe4:	e7b3      	b.n	800ff4e <_malloc_r+0x22>
 800ffe6:	6862      	ldr	r2, [r4, #4]
 800ffe8:	42a3      	cmp	r3, r4
 800ffea:	bf0c      	ite	eq
 800ffec:	6032      	streq	r2, [r6, #0]
 800ffee:	605a      	strne	r2, [r3, #4]
 800fff0:	e7ec      	b.n	800ffcc <_malloc_r+0xa0>
 800fff2:	4623      	mov	r3, r4
 800fff4:	6864      	ldr	r4, [r4, #4]
 800fff6:	e7b2      	b.n	800ff5e <_malloc_r+0x32>
 800fff8:	4634      	mov	r4, r6
 800fffa:	6876      	ldr	r6, [r6, #4]
 800fffc:	e7b9      	b.n	800ff72 <_malloc_r+0x46>
 800fffe:	230c      	movs	r3, #12
 8010000:	603b      	str	r3, [r7, #0]
 8010002:	4638      	mov	r0, r7
 8010004:	f000 fc60 	bl	80108c8 <__malloc_unlock>
 8010008:	e7a1      	b.n	800ff4e <_malloc_r+0x22>
 801000a:	6025      	str	r5, [r4, #0]
 801000c:	e7de      	b.n	800ffcc <_malloc_r+0xa0>
 801000e:	bf00      	nop
 8010010:	200046fc 	.word	0x200046fc

08010014 <__sfputc_r>:
 8010014:	6893      	ldr	r3, [r2, #8]
 8010016:	3b01      	subs	r3, #1
 8010018:	2b00      	cmp	r3, #0
 801001a:	b410      	push	{r4}
 801001c:	6093      	str	r3, [r2, #8]
 801001e:	da08      	bge.n	8010032 <__sfputc_r+0x1e>
 8010020:	6994      	ldr	r4, [r2, #24]
 8010022:	42a3      	cmp	r3, r4
 8010024:	db01      	blt.n	801002a <__sfputc_r+0x16>
 8010026:	290a      	cmp	r1, #10
 8010028:	d103      	bne.n	8010032 <__sfputc_r+0x1e>
 801002a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801002e:	f000 b9e7 	b.w	8010400 <__swbuf_r>
 8010032:	6813      	ldr	r3, [r2, #0]
 8010034:	1c58      	adds	r0, r3, #1
 8010036:	6010      	str	r0, [r2, #0]
 8010038:	7019      	strb	r1, [r3, #0]
 801003a:	4608      	mov	r0, r1
 801003c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010040:	4770      	bx	lr

08010042 <__sfputs_r>:
 8010042:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010044:	4606      	mov	r6, r0
 8010046:	460f      	mov	r7, r1
 8010048:	4614      	mov	r4, r2
 801004a:	18d5      	adds	r5, r2, r3
 801004c:	42ac      	cmp	r4, r5
 801004e:	d101      	bne.n	8010054 <__sfputs_r+0x12>
 8010050:	2000      	movs	r0, #0
 8010052:	e007      	b.n	8010064 <__sfputs_r+0x22>
 8010054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010058:	463a      	mov	r2, r7
 801005a:	4630      	mov	r0, r6
 801005c:	f7ff ffda 	bl	8010014 <__sfputc_r>
 8010060:	1c43      	adds	r3, r0, #1
 8010062:	d1f3      	bne.n	801004c <__sfputs_r+0xa>
 8010064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010068 <_vfiprintf_r>:
 8010068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801006c:	460d      	mov	r5, r1
 801006e:	b09d      	sub	sp, #116	; 0x74
 8010070:	4614      	mov	r4, r2
 8010072:	4698      	mov	r8, r3
 8010074:	4606      	mov	r6, r0
 8010076:	b118      	cbz	r0, 8010080 <_vfiprintf_r+0x18>
 8010078:	6983      	ldr	r3, [r0, #24]
 801007a:	b90b      	cbnz	r3, 8010080 <_vfiprintf_r+0x18>
 801007c:	f7ff faa2 	bl	800f5c4 <__sinit>
 8010080:	4b89      	ldr	r3, [pc, #548]	; (80102a8 <_vfiprintf_r+0x240>)
 8010082:	429d      	cmp	r5, r3
 8010084:	d11b      	bne.n	80100be <_vfiprintf_r+0x56>
 8010086:	6875      	ldr	r5, [r6, #4]
 8010088:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801008a:	07d9      	lsls	r1, r3, #31
 801008c:	d405      	bmi.n	801009a <_vfiprintf_r+0x32>
 801008e:	89ab      	ldrh	r3, [r5, #12]
 8010090:	059a      	lsls	r2, r3, #22
 8010092:	d402      	bmi.n	801009a <_vfiprintf_r+0x32>
 8010094:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010096:	f7ff fb38 	bl	800f70a <__retarget_lock_acquire_recursive>
 801009a:	89ab      	ldrh	r3, [r5, #12]
 801009c:	071b      	lsls	r3, r3, #28
 801009e:	d501      	bpl.n	80100a4 <_vfiprintf_r+0x3c>
 80100a0:	692b      	ldr	r3, [r5, #16]
 80100a2:	b9eb      	cbnz	r3, 80100e0 <_vfiprintf_r+0x78>
 80100a4:	4629      	mov	r1, r5
 80100a6:	4630      	mov	r0, r6
 80100a8:	f000 fa0e 	bl	80104c8 <__swsetup_r>
 80100ac:	b1c0      	cbz	r0, 80100e0 <_vfiprintf_r+0x78>
 80100ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100b0:	07dc      	lsls	r4, r3, #31
 80100b2:	d50e      	bpl.n	80100d2 <_vfiprintf_r+0x6a>
 80100b4:	f04f 30ff 	mov.w	r0, #4294967295
 80100b8:	b01d      	add	sp, #116	; 0x74
 80100ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100be:	4b7b      	ldr	r3, [pc, #492]	; (80102ac <_vfiprintf_r+0x244>)
 80100c0:	429d      	cmp	r5, r3
 80100c2:	d101      	bne.n	80100c8 <_vfiprintf_r+0x60>
 80100c4:	68b5      	ldr	r5, [r6, #8]
 80100c6:	e7df      	b.n	8010088 <_vfiprintf_r+0x20>
 80100c8:	4b79      	ldr	r3, [pc, #484]	; (80102b0 <_vfiprintf_r+0x248>)
 80100ca:	429d      	cmp	r5, r3
 80100cc:	bf08      	it	eq
 80100ce:	68f5      	ldreq	r5, [r6, #12]
 80100d0:	e7da      	b.n	8010088 <_vfiprintf_r+0x20>
 80100d2:	89ab      	ldrh	r3, [r5, #12]
 80100d4:	0598      	lsls	r0, r3, #22
 80100d6:	d4ed      	bmi.n	80100b4 <_vfiprintf_r+0x4c>
 80100d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100da:	f7ff fb17 	bl	800f70c <__retarget_lock_release_recursive>
 80100de:	e7e9      	b.n	80100b4 <_vfiprintf_r+0x4c>
 80100e0:	2300      	movs	r3, #0
 80100e2:	9309      	str	r3, [sp, #36]	; 0x24
 80100e4:	2320      	movs	r3, #32
 80100e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80100ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80100ee:	2330      	movs	r3, #48	; 0x30
 80100f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80102b4 <_vfiprintf_r+0x24c>
 80100f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80100f8:	f04f 0901 	mov.w	r9, #1
 80100fc:	4623      	mov	r3, r4
 80100fe:	469a      	mov	sl, r3
 8010100:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010104:	b10a      	cbz	r2, 801010a <_vfiprintf_r+0xa2>
 8010106:	2a25      	cmp	r2, #37	; 0x25
 8010108:	d1f9      	bne.n	80100fe <_vfiprintf_r+0x96>
 801010a:	ebba 0b04 	subs.w	fp, sl, r4
 801010e:	d00b      	beq.n	8010128 <_vfiprintf_r+0xc0>
 8010110:	465b      	mov	r3, fp
 8010112:	4622      	mov	r2, r4
 8010114:	4629      	mov	r1, r5
 8010116:	4630      	mov	r0, r6
 8010118:	f7ff ff93 	bl	8010042 <__sfputs_r>
 801011c:	3001      	adds	r0, #1
 801011e:	f000 80aa 	beq.w	8010276 <_vfiprintf_r+0x20e>
 8010122:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010124:	445a      	add	r2, fp
 8010126:	9209      	str	r2, [sp, #36]	; 0x24
 8010128:	f89a 3000 	ldrb.w	r3, [sl]
 801012c:	2b00      	cmp	r3, #0
 801012e:	f000 80a2 	beq.w	8010276 <_vfiprintf_r+0x20e>
 8010132:	2300      	movs	r3, #0
 8010134:	f04f 32ff 	mov.w	r2, #4294967295
 8010138:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801013c:	f10a 0a01 	add.w	sl, sl, #1
 8010140:	9304      	str	r3, [sp, #16]
 8010142:	9307      	str	r3, [sp, #28]
 8010144:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010148:	931a      	str	r3, [sp, #104]	; 0x68
 801014a:	4654      	mov	r4, sl
 801014c:	2205      	movs	r2, #5
 801014e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010152:	4858      	ldr	r0, [pc, #352]	; (80102b4 <_vfiprintf_r+0x24c>)
 8010154:	f7f0 f86c 	bl	8000230 <memchr>
 8010158:	9a04      	ldr	r2, [sp, #16]
 801015a:	b9d8      	cbnz	r0, 8010194 <_vfiprintf_r+0x12c>
 801015c:	06d1      	lsls	r1, r2, #27
 801015e:	bf44      	itt	mi
 8010160:	2320      	movmi	r3, #32
 8010162:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010166:	0713      	lsls	r3, r2, #28
 8010168:	bf44      	itt	mi
 801016a:	232b      	movmi	r3, #43	; 0x2b
 801016c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010170:	f89a 3000 	ldrb.w	r3, [sl]
 8010174:	2b2a      	cmp	r3, #42	; 0x2a
 8010176:	d015      	beq.n	80101a4 <_vfiprintf_r+0x13c>
 8010178:	9a07      	ldr	r2, [sp, #28]
 801017a:	4654      	mov	r4, sl
 801017c:	2000      	movs	r0, #0
 801017e:	f04f 0c0a 	mov.w	ip, #10
 8010182:	4621      	mov	r1, r4
 8010184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010188:	3b30      	subs	r3, #48	; 0x30
 801018a:	2b09      	cmp	r3, #9
 801018c:	d94e      	bls.n	801022c <_vfiprintf_r+0x1c4>
 801018e:	b1b0      	cbz	r0, 80101be <_vfiprintf_r+0x156>
 8010190:	9207      	str	r2, [sp, #28]
 8010192:	e014      	b.n	80101be <_vfiprintf_r+0x156>
 8010194:	eba0 0308 	sub.w	r3, r0, r8
 8010198:	fa09 f303 	lsl.w	r3, r9, r3
 801019c:	4313      	orrs	r3, r2
 801019e:	9304      	str	r3, [sp, #16]
 80101a0:	46a2      	mov	sl, r4
 80101a2:	e7d2      	b.n	801014a <_vfiprintf_r+0xe2>
 80101a4:	9b03      	ldr	r3, [sp, #12]
 80101a6:	1d19      	adds	r1, r3, #4
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	9103      	str	r1, [sp, #12]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	bfbb      	ittet	lt
 80101b0:	425b      	neglt	r3, r3
 80101b2:	f042 0202 	orrlt.w	r2, r2, #2
 80101b6:	9307      	strge	r3, [sp, #28]
 80101b8:	9307      	strlt	r3, [sp, #28]
 80101ba:	bfb8      	it	lt
 80101bc:	9204      	strlt	r2, [sp, #16]
 80101be:	7823      	ldrb	r3, [r4, #0]
 80101c0:	2b2e      	cmp	r3, #46	; 0x2e
 80101c2:	d10c      	bne.n	80101de <_vfiprintf_r+0x176>
 80101c4:	7863      	ldrb	r3, [r4, #1]
 80101c6:	2b2a      	cmp	r3, #42	; 0x2a
 80101c8:	d135      	bne.n	8010236 <_vfiprintf_r+0x1ce>
 80101ca:	9b03      	ldr	r3, [sp, #12]
 80101cc:	1d1a      	adds	r2, r3, #4
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	9203      	str	r2, [sp, #12]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	bfb8      	it	lt
 80101d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80101da:	3402      	adds	r4, #2
 80101dc:	9305      	str	r3, [sp, #20]
 80101de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80102c4 <_vfiprintf_r+0x25c>
 80101e2:	7821      	ldrb	r1, [r4, #0]
 80101e4:	2203      	movs	r2, #3
 80101e6:	4650      	mov	r0, sl
 80101e8:	f7f0 f822 	bl	8000230 <memchr>
 80101ec:	b140      	cbz	r0, 8010200 <_vfiprintf_r+0x198>
 80101ee:	2340      	movs	r3, #64	; 0x40
 80101f0:	eba0 000a 	sub.w	r0, r0, sl
 80101f4:	fa03 f000 	lsl.w	r0, r3, r0
 80101f8:	9b04      	ldr	r3, [sp, #16]
 80101fa:	4303      	orrs	r3, r0
 80101fc:	3401      	adds	r4, #1
 80101fe:	9304      	str	r3, [sp, #16]
 8010200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010204:	482c      	ldr	r0, [pc, #176]	; (80102b8 <_vfiprintf_r+0x250>)
 8010206:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801020a:	2206      	movs	r2, #6
 801020c:	f7f0 f810 	bl	8000230 <memchr>
 8010210:	2800      	cmp	r0, #0
 8010212:	d03f      	beq.n	8010294 <_vfiprintf_r+0x22c>
 8010214:	4b29      	ldr	r3, [pc, #164]	; (80102bc <_vfiprintf_r+0x254>)
 8010216:	bb1b      	cbnz	r3, 8010260 <_vfiprintf_r+0x1f8>
 8010218:	9b03      	ldr	r3, [sp, #12]
 801021a:	3307      	adds	r3, #7
 801021c:	f023 0307 	bic.w	r3, r3, #7
 8010220:	3308      	adds	r3, #8
 8010222:	9303      	str	r3, [sp, #12]
 8010224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010226:	443b      	add	r3, r7
 8010228:	9309      	str	r3, [sp, #36]	; 0x24
 801022a:	e767      	b.n	80100fc <_vfiprintf_r+0x94>
 801022c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010230:	460c      	mov	r4, r1
 8010232:	2001      	movs	r0, #1
 8010234:	e7a5      	b.n	8010182 <_vfiprintf_r+0x11a>
 8010236:	2300      	movs	r3, #0
 8010238:	3401      	adds	r4, #1
 801023a:	9305      	str	r3, [sp, #20]
 801023c:	4619      	mov	r1, r3
 801023e:	f04f 0c0a 	mov.w	ip, #10
 8010242:	4620      	mov	r0, r4
 8010244:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010248:	3a30      	subs	r2, #48	; 0x30
 801024a:	2a09      	cmp	r2, #9
 801024c:	d903      	bls.n	8010256 <_vfiprintf_r+0x1ee>
 801024e:	2b00      	cmp	r3, #0
 8010250:	d0c5      	beq.n	80101de <_vfiprintf_r+0x176>
 8010252:	9105      	str	r1, [sp, #20]
 8010254:	e7c3      	b.n	80101de <_vfiprintf_r+0x176>
 8010256:	fb0c 2101 	mla	r1, ip, r1, r2
 801025a:	4604      	mov	r4, r0
 801025c:	2301      	movs	r3, #1
 801025e:	e7f0      	b.n	8010242 <_vfiprintf_r+0x1da>
 8010260:	ab03      	add	r3, sp, #12
 8010262:	9300      	str	r3, [sp, #0]
 8010264:	462a      	mov	r2, r5
 8010266:	4b16      	ldr	r3, [pc, #88]	; (80102c0 <_vfiprintf_r+0x258>)
 8010268:	a904      	add	r1, sp, #16
 801026a:	4630      	mov	r0, r6
 801026c:	f7fd fede 	bl	800e02c <_printf_float>
 8010270:	4607      	mov	r7, r0
 8010272:	1c78      	adds	r0, r7, #1
 8010274:	d1d6      	bne.n	8010224 <_vfiprintf_r+0x1bc>
 8010276:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010278:	07d9      	lsls	r1, r3, #31
 801027a:	d405      	bmi.n	8010288 <_vfiprintf_r+0x220>
 801027c:	89ab      	ldrh	r3, [r5, #12]
 801027e:	059a      	lsls	r2, r3, #22
 8010280:	d402      	bmi.n	8010288 <_vfiprintf_r+0x220>
 8010282:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010284:	f7ff fa42 	bl	800f70c <__retarget_lock_release_recursive>
 8010288:	89ab      	ldrh	r3, [r5, #12]
 801028a:	065b      	lsls	r3, r3, #25
 801028c:	f53f af12 	bmi.w	80100b4 <_vfiprintf_r+0x4c>
 8010290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010292:	e711      	b.n	80100b8 <_vfiprintf_r+0x50>
 8010294:	ab03      	add	r3, sp, #12
 8010296:	9300      	str	r3, [sp, #0]
 8010298:	462a      	mov	r2, r5
 801029a:	4b09      	ldr	r3, [pc, #36]	; (80102c0 <_vfiprintf_r+0x258>)
 801029c:	a904      	add	r1, sp, #16
 801029e:	4630      	mov	r0, r6
 80102a0:	f7fe f968 	bl	800e574 <_printf_i>
 80102a4:	e7e4      	b.n	8010270 <_vfiprintf_r+0x208>
 80102a6:	bf00      	nop
 80102a8:	08010bdc 	.word	0x08010bdc
 80102ac:	08010bfc 	.word	0x08010bfc
 80102b0:	08010bbc 	.word	0x08010bbc
 80102b4:	08010d74 	.word	0x08010d74
 80102b8:	08010d7e 	.word	0x08010d7e
 80102bc:	0800e02d 	.word	0x0800e02d
 80102c0:	08010043 	.word	0x08010043
 80102c4:	08010d7a 	.word	0x08010d7a

080102c8 <_putc_r>:
 80102c8:	b570      	push	{r4, r5, r6, lr}
 80102ca:	460d      	mov	r5, r1
 80102cc:	4614      	mov	r4, r2
 80102ce:	4606      	mov	r6, r0
 80102d0:	b118      	cbz	r0, 80102da <_putc_r+0x12>
 80102d2:	6983      	ldr	r3, [r0, #24]
 80102d4:	b90b      	cbnz	r3, 80102da <_putc_r+0x12>
 80102d6:	f7ff f975 	bl	800f5c4 <__sinit>
 80102da:	4b1c      	ldr	r3, [pc, #112]	; (801034c <_putc_r+0x84>)
 80102dc:	429c      	cmp	r4, r3
 80102de:	d124      	bne.n	801032a <_putc_r+0x62>
 80102e0:	6874      	ldr	r4, [r6, #4]
 80102e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80102e4:	07d8      	lsls	r0, r3, #31
 80102e6:	d405      	bmi.n	80102f4 <_putc_r+0x2c>
 80102e8:	89a3      	ldrh	r3, [r4, #12]
 80102ea:	0599      	lsls	r1, r3, #22
 80102ec:	d402      	bmi.n	80102f4 <_putc_r+0x2c>
 80102ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80102f0:	f7ff fa0b 	bl	800f70a <__retarget_lock_acquire_recursive>
 80102f4:	68a3      	ldr	r3, [r4, #8]
 80102f6:	3b01      	subs	r3, #1
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	60a3      	str	r3, [r4, #8]
 80102fc:	da05      	bge.n	801030a <_putc_r+0x42>
 80102fe:	69a2      	ldr	r2, [r4, #24]
 8010300:	4293      	cmp	r3, r2
 8010302:	db1c      	blt.n	801033e <_putc_r+0x76>
 8010304:	b2eb      	uxtb	r3, r5
 8010306:	2b0a      	cmp	r3, #10
 8010308:	d019      	beq.n	801033e <_putc_r+0x76>
 801030a:	6823      	ldr	r3, [r4, #0]
 801030c:	1c5a      	adds	r2, r3, #1
 801030e:	6022      	str	r2, [r4, #0]
 8010310:	701d      	strb	r5, [r3, #0]
 8010312:	b2ed      	uxtb	r5, r5
 8010314:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010316:	07da      	lsls	r2, r3, #31
 8010318:	d405      	bmi.n	8010326 <_putc_r+0x5e>
 801031a:	89a3      	ldrh	r3, [r4, #12]
 801031c:	059b      	lsls	r3, r3, #22
 801031e:	d402      	bmi.n	8010326 <_putc_r+0x5e>
 8010320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010322:	f7ff f9f3 	bl	800f70c <__retarget_lock_release_recursive>
 8010326:	4628      	mov	r0, r5
 8010328:	bd70      	pop	{r4, r5, r6, pc}
 801032a:	4b09      	ldr	r3, [pc, #36]	; (8010350 <_putc_r+0x88>)
 801032c:	429c      	cmp	r4, r3
 801032e:	d101      	bne.n	8010334 <_putc_r+0x6c>
 8010330:	68b4      	ldr	r4, [r6, #8]
 8010332:	e7d6      	b.n	80102e2 <_putc_r+0x1a>
 8010334:	4b07      	ldr	r3, [pc, #28]	; (8010354 <_putc_r+0x8c>)
 8010336:	429c      	cmp	r4, r3
 8010338:	bf08      	it	eq
 801033a:	68f4      	ldreq	r4, [r6, #12]
 801033c:	e7d1      	b.n	80102e2 <_putc_r+0x1a>
 801033e:	4629      	mov	r1, r5
 8010340:	4622      	mov	r2, r4
 8010342:	4630      	mov	r0, r6
 8010344:	f000 f85c 	bl	8010400 <__swbuf_r>
 8010348:	4605      	mov	r5, r0
 801034a:	e7e3      	b.n	8010314 <_putc_r+0x4c>
 801034c:	08010bdc 	.word	0x08010bdc
 8010350:	08010bfc 	.word	0x08010bfc
 8010354:	08010bbc 	.word	0x08010bbc

08010358 <_sbrk_r>:
 8010358:	b538      	push	{r3, r4, r5, lr}
 801035a:	4d06      	ldr	r5, [pc, #24]	; (8010374 <_sbrk_r+0x1c>)
 801035c:	2300      	movs	r3, #0
 801035e:	4604      	mov	r4, r0
 8010360:	4608      	mov	r0, r1
 8010362:	602b      	str	r3, [r5, #0]
 8010364:	f7f1 fc72 	bl	8001c4c <_sbrk>
 8010368:	1c43      	adds	r3, r0, #1
 801036a:	d102      	bne.n	8010372 <_sbrk_r+0x1a>
 801036c:	682b      	ldr	r3, [r5, #0]
 801036e:	b103      	cbz	r3, 8010372 <_sbrk_r+0x1a>
 8010370:	6023      	str	r3, [r4, #0]
 8010372:	bd38      	pop	{r3, r4, r5, pc}
 8010374:	20004704 	.word	0x20004704

08010378 <__sread>:
 8010378:	b510      	push	{r4, lr}
 801037a:	460c      	mov	r4, r1
 801037c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010380:	f000 faa8 	bl	80108d4 <_read_r>
 8010384:	2800      	cmp	r0, #0
 8010386:	bfab      	itete	ge
 8010388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801038a:	89a3      	ldrhlt	r3, [r4, #12]
 801038c:	181b      	addge	r3, r3, r0
 801038e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010392:	bfac      	ite	ge
 8010394:	6563      	strge	r3, [r4, #84]	; 0x54
 8010396:	81a3      	strhlt	r3, [r4, #12]
 8010398:	bd10      	pop	{r4, pc}

0801039a <__swrite>:
 801039a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801039e:	461f      	mov	r7, r3
 80103a0:	898b      	ldrh	r3, [r1, #12]
 80103a2:	05db      	lsls	r3, r3, #23
 80103a4:	4605      	mov	r5, r0
 80103a6:	460c      	mov	r4, r1
 80103a8:	4616      	mov	r6, r2
 80103aa:	d505      	bpl.n	80103b8 <__swrite+0x1e>
 80103ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103b0:	2302      	movs	r3, #2
 80103b2:	2200      	movs	r2, #0
 80103b4:	f000 f9f8 	bl	80107a8 <_lseek_r>
 80103b8:	89a3      	ldrh	r3, [r4, #12]
 80103ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80103c2:	81a3      	strh	r3, [r4, #12]
 80103c4:	4632      	mov	r2, r6
 80103c6:	463b      	mov	r3, r7
 80103c8:	4628      	mov	r0, r5
 80103ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103ce:	f000 b869 	b.w	80104a4 <_write_r>

080103d2 <__sseek>:
 80103d2:	b510      	push	{r4, lr}
 80103d4:	460c      	mov	r4, r1
 80103d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103da:	f000 f9e5 	bl	80107a8 <_lseek_r>
 80103de:	1c43      	adds	r3, r0, #1
 80103e0:	89a3      	ldrh	r3, [r4, #12]
 80103e2:	bf15      	itete	ne
 80103e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80103e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80103ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80103ee:	81a3      	strheq	r3, [r4, #12]
 80103f0:	bf18      	it	ne
 80103f2:	81a3      	strhne	r3, [r4, #12]
 80103f4:	bd10      	pop	{r4, pc}

080103f6 <__sclose>:
 80103f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103fa:	f000 b8f1 	b.w	80105e0 <_close_r>
	...

08010400 <__swbuf_r>:
 8010400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010402:	460e      	mov	r6, r1
 8010404:	4614      	mov	r4, r2
 8010406:	4605      	mov	r5, r0
 8010408:	b118      	cbz	r0, 8010412 <__swbuf_r+0x12>
 801040a:	6983      	ldr	r3, [r0, #24]
 801040c:	b90b      	cbnz	r3, 8010412 <__swbuf_r+0x12>
 801040e:	f7ff f8d9 	bl	800f5c4 <__sinit>
 8010412:	4b21      	ldr	r3, [pc, #132]	; (8010498 <__swbuf_r+0x98>)
 8010414:	429c      	cmp	r4, r3
 8010416:	d12b      	bne.n	8010470 <__swbuf_r+0x70>
 8010418:	686c      	ldr	r4, [r5, #4]
 801041a:	69a3      	ldr	r3, [r4, #24]
 801041c:	60a3      	str	r3, [r4, #8]
 801041e:	89a3      	ldrh	r3, [r4, #12]
 8010420:	071a      	lsls	r2, r3, #28
 8010422:	d52f      	bpl.n	8010484 <__swbuf_r+0x84>
 8010424:	6923      	ldr	r3, [r4, #16]
 8010426:	b36b      	cbz	r3, 8010484 <__swbuf_r+0x84>
 8010428:	6923      	ldr	r3, [r4, #16]
 801042a:	6820      	ldr	r0, [r4, #0]
 801042c:	1ac0      	subs	r0, r0, r3
 801042e:	6963      	ldr	r3, [r4, #20]
 8010430:	b2f6      	uxtb	r6, r6
 8010432:	4283      	cmp	r3, r0
 8010434:	4637      	mov	r7, r6
 8010436:	dc04      	bgt.n	8010442 <__swbuf_r+0x42>
 8010438:	4621      	mov	r1, r4
 801043a:	4628      	mov	r0, r5
 801043c:	f000 f966 	bl	801070c <_fflush_r>
 8010440:	bb30      	cbnz	r0, 8010490 <__swbuf_r+0x90>
 8010442:	68a3      	ldr	r3, [r4, #8]
 8010444:	3b01      	subs	r3, #1
 8010446:	60a3      	str	r3, [r4, #8]
 8010448:	6823      	ldr	r3, [r4, #0]
 801044a:	1c5a      	adds	r2, r3, #1
 801044c:	6022      	str	r2, [r4, #0]
 801044e:	701e      	strb	r6, [r3, #0]
 8010450:	6963      	ldr	r3, [r4, #20]
 8010452:	3001      	adds	r0, #1
 8010454:	4283      	cmp	r3, r0
 8010456:	d004      	beq.n	8010462 <__swbuf_r+0x62>
 8010458:	89a3      	ldrh	r3, [r4, #12]
 801045a:	07db      	lsls	r3, r3, #31
 801045c:	d506      	bpl.n	801046c <__swbuf_r+0x6c>
 801045e:	2e0a      	cmp	r6, #10
 8010460:	d104      	bne.n	801046c <__swbuf_r+0x6c>
 8010462:	4621      	mov	r1, r4
 8010464:	4628      	mov	r0, r5
 8010466:	f000 f951 	bl	801070c <_fflush_r>
 801046a:	b988      	cbnz	r0, 8010490 <__swbuf_r+0x90>
 801046c:	4638      	mov	r0, r7
 801046e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010470:	4b0a      	ldr	r3, [pc, #40]	; (801049c <__swbuf_r+0x9c>)
 8010472:	429c      	cmp	r4, r3
 8010474:	d101      	bne.n	801047a <__swbuf_r+0x7a>
 8010476:	68ac      	ldr	r4, [r5, #8]
 8010478:	e7cf      	b.n	801041a <__swbuf_r+0x1a>
 801047a:	4b09      	ldr	r3, [pc, #36]	; (80104a0 <__swbuf_r+0xa0>)
 801047c:	429c      	cmp	r4, r3
 801047e:	bf08      	it	eq
 8010480:	68ec      	ldreq	r4, [r5, #12]
 8010482:	e7ca      	b.n	801041a <__swbuf_r+0x1a>
 8010484:	4621      	mov	r1, r4
 8010486:	4628      	mov	r0, r5
 8010488:	f000 f81e 	bl	80104c8 <__swsetup_r>
 801048c:	2800      	cmp	r0, #0
 801048e:	d0cb      	beq.n	8010428 <__swbuf_r+0x28>
 8010490:	f04f 37ff 	mov.w	r7, #4294967295
 8010494:	e7ea      	b.n	801046c <__swbuf_r+0x6c>
 8010496:	bf00      	nop
 8010498:	08010bdc 	.word	0x08010bdc
 801049c:	08010bfc 	.word	0x08010bfc
 80104a0:	08010bbc 	.word	0x08010bbc

080104a4 <_write_r>:
 80104a4:	b538      	push	{r3, r4, r5, lr}
 80104a6:	4d07      	ldr	r5, [pc, #28]	; (80104c4 <_write_r+0x20>)
 80104a8:	4604      	mov	r4, r0
 80104aa:	4608      	mov	r0, r1
 80104ac:	4611      	mov	r1, r2
 80104ae:	2200      	movs	r2, #0
 80104b0:	602a      	str	r2, [r5, #0]
 80104b2:	461a      	mov	r2, r3
 80104b4:	f7f1 fb79 	bl	8001baa <_write>
 80104b8:	1c43      	adds	r3, r0, #1
 80104ba:	d102      	bne.n	80104c2 <_write_r+0x1e>
 80104bc:	682b      	ldr	r3, [r5, #0]
 80104be:	b103      	cbz	r3, 80104c2 <_write_r+0x1e>
 80104c0:	6023      	str	r3, [r4, #0]
 80104c2:	bd38      	pop	{r3, r4, r5, pc}
 80104c4:	20004704 	.word	0x20004704

080104c8 <__swsetup_r>:
 80104c8:	4b32      	ldr	r3, [pc, #200]	; (8010594 <__swsetup_r+0xcc>)
 80104ca:	b570      	push	{r4, r5, r6, lr}
 80104cc:	681d      	ldr	r5, [r3, #0]
 80104ce:	4606      	mov	r6, r0
 80104d0:	460c      	mov	r4, r1
 80104d2:	b125      	cbz	r5, 80104de <__swsetup_r+0x16>
 80104d4:	69ab      	ldr	r3, [r5, #24]
 80104d6:	b913      	cbnz	r3, 80104de <__swsetup_r+0x16>
 80104d8:	4628      	mov	r0, r5
 80104da:	f7ff f873 	bl	800f5c4 <__sinit>
 80104de:	4b2e      	ldr	r3, [pc, #184]	; (8010598 <__swsetup_r+0xd0>)
 80104e0:	429c      	cmp	r4, r3
 80104e2:	d10f      	bne.n	8010504 <__swsetup_r+0x3c>
 80104e4:	686c      	ldr	r4, [r5, #4]
 80104e6:	89a3      	ldrh	r3, [r4, #12]
 80104e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80104ec:	0719      	lsls	r1, r3, #28
 80104ee:	d42c      	bmi.n	801054a <__swsetup_r+0x82>
 80104f0:	06dd      	lsls	r5, r3, #27
 80104f2:	d411      	bmi.n	8010518 <__swsetup_r+0x50>
 80104f4:	2309      	movs	r3, #9
 80104f6:	6033      	str	r3, [r6, #0]
 80104f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80104fc:	81a3      	strh	r3, [r4, #12]
 80104fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010502:	e03e      	b.n	8010582 <__swsetup_r+0xba>
 8010504:	4b25      	ldr	r3, [pc, #148]	; (801059c <__swsetup_r+0xd4>)
 8010506:	429c      	cmp	r4, r3
 8010508:	d101      	bne.n	801050e <__swsetup_r+0x46>
 801050a:	68ac      	ldr	r4, [r5, #8]
 801050c:	e7eb      	b.n	80104e6 <__swsetup_r+0x1e>
 801050e:	4b24      	ldr	r3, [pc, #144]	; (80105a0 <__swsetup_r+0xd8>)
 8010510:	429c      	cmp	r4, r3
 8010512:	bf08      	it	eq
 8010514:	68ec      	ldreq	r4, [r5, #12]
 8010516:	e7e6      	b.n	80104e6 <__swsetup_r+0x1e>
 8010518:	0758      	lsls	r0, r3, #29
 801051a:	d512      	bpl.n	8010542 <__swsetup_r+0x7a>
 801051c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801051e:	b141      	cbz	r1, 8010532 <__swsetup_r+0x6a>
 8010520:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010524:	4299      	cmp	r1, r3
 8010526:	d002      	beq.n	801052e <__swsetup_r+0x66>
 8010528:	4630      	mov	r0, r6
 801052a:	f7ff fc93 	bl	800fe54 <_free_r>
 801052e:	2300      	movs	r3, #0
 8010530:	6363      	str	r3, [r4, #52]	; 0x34
 8010532:	89a3      	ldrh	r3, [r4, #12]
 8010534:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010538:	81a3      	strh	r3, [r4, #12]
 801053a:	2300      	movs	r3, #0
 801053c:	6063      	str	r3, [r4, #4]
 801053e:	6923      	ldr	r3, [r4, #16]
 8010540:	6023      	str	r3, [r4, #0]
 8010542:	89a3      	ldrh	r3, [r4, #12]
 8010544:	f043 0308 	orr.w	r3, r3, #8
 8010548:	81a3      	strh	r3, [r4, #12]
 801054a:	6923      	ldr	r3, [r4, #16]
 801054c:	b94b      	cbnz	r3, 8010562 <__swsetup_r+0x9a>
 801054e:	89a3      	ldrh	r3, [r4, #12]
 8010550:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010558:	d003      	beq.n	8010562 <__swsetup_r+0x9a>
 801055a:	4621      	mov	r1, r4
 801055c:	4630      	mov	r0, r6
 801055e:	f000 f95b 	bl	8010818 <__smakebuf_r>
 8010562:	89a0      	ldrh	r0, [r4, #12]
 8010564:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010568:	f010 0301 	ands.w	r3, r0, #1
 801056c:	d00a      	beq.n	8010584 <__swsetup_r+0xbc>
 801056e:	2300      	movs	r3, #0
 8010570:	60a3      	str	r3, [r4, #8]
 8010572:	6963      	ldr	r3, [r4, #20]
 8010574:	425b      	negs	r3, r3
 8010576:	61a3      	str	r3, [r4, #24]
 8010578:	6923      	ldr	r3, [r4, #16]
 801057a:	b943      	cbnz	r3, 801058e <__swsetup_r+0xc6>
 801057c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010580:	d1ba      	bne.n	80104f8 <__swsetup_r+0x30>
 8010582:	bd70      	pop	{r4, r5, r6, pc}
 8010584:	0781      	lsls	r1, r0, #30
 8010586:	bf58      	it	pl
 8010588:	6963      	ldrpl	r3, [r4, #20]
 801058a:	60a3      	str	r3, [r4, #8]
 801058c:	e7f4      	b.n	8010578 <__swsetup_r+0xb0>
 801058e:	2000      	movs	r0, #0
 8010590:	e7f7      	b.n	8010582 <__swsetup_r+0xba>
 8010592:	bf00      	nop
 8010594:	20002858 	.word	0x20002858
 8010598:	08010bdc 	.word	0x08010bdc
 801059c:	08010bfc 	.word	0x08010bfc
 80105a0:	08010bbc 	.word	0x08010bbc

080105a4 <__assert_func>:
 80105a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80105a6:	4614      	mov	r4, r2
 80105a8:	461a      	mov	r2, r3
 80105aa:	4b09      	ldr	r3, [pc, #36]	; (80105d0 <__assert_func+0x2c>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	4605      	mov	r5, r0
 80105b0:	68d8      	ldr	r0, [r3, #12]
 80105b2:	b14c      	cbz	r4, 80105c8 <__assert_func+0x24>
 80105b4:	4b07      	ldr	r3, [pc, #28]	; (80105d4 <__assert_func+0x30>)
 80105b6:	9100      	str	r1, [sp, #0]
 80105b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80105bc:	4906      	ldr	r1, [pc, #24]	; (80105d8 <__assert_func+0x34>)
 80105be:	462b      	mov	r3, r5
 80105c0:	f000 f8e0 	bl	8010784 <fiprintf>
 80105c4:	f000 f9a5 	bl	8010912 <abort>
 80105c8:	4b04      	ldr	r3, [pc, #16]	; (80105dc <__assert_func+0x38>)
 80105ca:	461c      	mov	r4, r3
 80105cc:	e7f3      	b.n	80105b6 <__assert_func+0x12>
 80105ce:	bf00      	nop
 80105d0:	20002858 	.word	0x20002858
 80105d4:	08010d85 	.word	0x08010d85
 80105d8:	08010d92 	.word	0x08010d92
 80105dc:	08010dc0 	.word	0x08010dc0

080105e0 <_close_r>:
 80105e0:	b538      	push	{r3, r4, r5, lr}
 80105e2:	4d06      	ldr	r5, [pc, #24]	; (80105fc <_close_r+0x1c>)
 80105e4:	2300      	movs	r3, #0
 80105e6:	4604      	mov	r4, r0
 80105e8:	4608      	mov	r0, r1
 80105ea:	602b      	str	r3, [r5, #0]
 80105ec:	f7f1 faf9 	bl	8001be2 <_close>
 80105f0:	1c43      	adds	r3, r0, #1
 80105f2:	d102      	bne.n	80105fa <_close_r+0x1a>
 80105f4:	682b      	ldr	r3, [r5, #0]
 80105f6:	b103      	cbz	r3, 80105fa <_close_r+0x1a>
 80105f8:	6023      	str	r3, [r4, #0]
 80105fa:	bd38      	pop	{r3, r4, r5, pc}
 80105fc:	20004704 	.word	0x20004704

08010600 <__sflush_r>:
 8010600:	898a      	ldrh	r2, [r1, #12]
 8010602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010606:	4605      	mov	r5, r0
 8010608:	0710      	lsls	r0, r2, #28
 801060a:	460c      	mov	r4, r1
 801060c:	d458      	bmi.n	80106c0 <__sflush_r+0xc0>
 801060e:	684b      	ldr	r3, [r1, #4]
 8010610:	2b00      	cmp	r3, #0
 8010612:	dc05      	bgt.n	8010620 <__sflush_r+0x20>
 8010614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010616:	2b00      	cmp	r3, #0
 8010618:	dc02      	bgt.n	8010620 <__sflush_r+0x20>
 801061a:	2000      	movs	r0, #0
 801061c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010622:	2e00      	cmp	r6, #0
 8010624:	d0f9      	beq.n	801061a <__sflush_r+0x1a>
 8010626:	2300      	movs	r3, #0
 8010628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801062c:	682f      	ldr	r7, [r5, #0]
 801062e:	602b      	str	r3, [r5, #0]
 8010630:	d032      	beq.n	8010698 <__sflush_r+0x98>
 8010632:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010634:	89a3      	ldrh	r3, [r4, #12]
 8010636:	075a      	lsls	r2, r3, #29
 8010638:	d505      	bpl.n	8010646 <__sflush_r+0x46>
 801063a:	6863      	ldr	r3, [r4, #4]
 801063c:	1ac0      	subs	r0, r0, r3
 801063e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010640:	b10b      	cbz	r3, 8010646 <__sflush_r+0x46>
 8010642:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010644:	1ac0      	subs	r0, r0, r3
 8010646:	2300      	movs	r3, #0
 8010648:	4602      	mov	r2, r0
 801064a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801064c:	6a21      	ldr	r1, [r4, #32]
 801064e:	4628      	mov	r0, r5
 8010650:	47b0      	blx	r6
 8010652:	1c43      	adds	r3, r0, #1
 8010654:	89a3      	ldrh	r3, [r4, #12]
 8010656:	d106      	bne.n	8010666 <__sflush_r+0x66>
 8010658:	6829      	ldr	r1, [r5, #0]
 801065a:	291d      	cmp	r1, #29
 801065c:	d82c      	bhi.n	80106b8 <__sflush_r+0xb8>
 801065e:	4a2a      	ldr	r2, [pc, #168]	; (8010708 <__sflush_r+0x108>)
 8010660:	40ca      	lsrs	r2, r1
 8010662:	07d6      	lsls	r6, r2, #31
 8010664:	d528      	bpl.n	80106b8 <__sflush_r+0xb8>
 8010666:	2200      	movs	r2, #0
 8010668:	6062      	str	r2, [r4, #4]
 801066a:	04d9      	lsls	r1, r3, #19
 801066c:	6922      	ldr	r2, [r4, #16]
 801066e:	6022      	str	r2, [r4, #0]
 8010670:	d504      	bpl.n	801067c <__sflush_r+0x7c>
 8010672:	1c42      	adds	r2, r0, #1
 8010674:	d101      	bne.n	801067a <__sflush_r+0x7a>
 8010676:	682b      	ldr	r3, [r5, #0]
 8010678:	b903      	cbnz	r3, 801067c <__sflush_r+0x7c>
 801067a:	6560      	str	r0, [r4, #84]	; 0x54
 801067c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801067e:	602f      	str	r7, [r5, #0]
 8010680:	2900      	cmp	r1, #0
 8010682:	d0ca      	beq.n	801061a <__sflush_r+0x1a>
 8010684:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010688:	4299      	cmp	r1, r3
 801068a:	d002      	beq.n	8010692 <__sflush_r+0x92>
 801068c:	4628      	mov	r0, r5
 801068e:	f7ff fbe1 	bl	800fe54 <_free_r>
 8010692:	2000      	movs	r0, #0
 8010694:	6360      	str	r0, [r4, #52]	; 0x34
 8010696:	e7c1      	b.n	801061c <__sflush_r+0x1c>
 8010698:	6a21      	ldr	r1, [r4, #32]
 801069a:	2301      	movs	r3, #1
 801069c:	4628      	mov	r0, r5
 801069e:	47b0      	blx	r6
 80106a0:	1c41      	adds	r1, r0, #1
 80106a2:	d1c7      	bne.n	8010634 <__sflush_r+0x34>
 80106a4:	682b      	ldr	r3, [r5, #0]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d0c4      	beq.n	8010634 <__sflush_r+0x34>
 80106aa:	2b1d      	cmp	r3, #29
 80106ac:	d001      	beq.n	80106b2 <__sflush_r+0xb2>
 80106ae:	2b16      	cmp	r3, #22
 80106b0:	d101      	bne.n	80106b6 <__sflush_r+0xb6>
 80106b2:	602f      	str	r7, [r5, #0]
 80106b4:	e7b1      	b.n	801061a <__sflush_r+0x1a>
 80106b6:	89a3      	ldrh	r3, [r4, #12]
 80106b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106bc:	81a3      	strh	r3, [r4, #12]
 80106be:	e7ad      	b.n	801061c <__sflush_r+0x1c>
 80106c0:	690f      	ldr	r7, [r1, #16]
 80106c2:	2f00      	cmp	r7, #0
 80106c4:	d0a9      	beq.n	801061a <__sflush_r+0x1a>
 80106c6:	0793      	lsls	r3, r2, #30
 80106c8:	680e      	ldr	r6, [r1, #0]
 80106ca:	bf08      	it	eq
 80106cc:	694b      	ldreq	r3, [r1, #20]
 80106ce:	600f      	str	r7, [r1, #0]
 80106d0:	bf18      	it	ne
 80106d2:	2300      	movne	r3, #0
 80106d4:	eba6 0807 	sub.w	r8, r6, r7
 80106d8:	608b      	str	r3, [r1, #8]
 80106da:	f1b8 0f00 	cmp.w	r8, #0
 80106de:	dd9c      	ble.n	801061a <__sflush_r+0x1a>
 80106e0:	6a21      	ldr	r1, [r4, #32]
 80106e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80106e4:	4643      	mov	r3, r8
 80106e6:	463a      	mov	r2, r7
 80106e8:	4628      	mov	r0, r5
 80106ea:	47b0      	blx	r6
 80106ec:	2800      	cmp	r0, #0
 80106ee:	dc06      	bgt.n	80106fe <__sflush_r+0xfe>
 80106f0:	89a3      	ldrh	r3, [r4, #12]
 80106f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106f6:	81a3      	strh	r3, [r4, #12]
 80106f8:	f04f 30ff 	mov.w	r0, #4294967295
 80106fc:	e78e      	b.n	801061c <__sflush_r+0x1c>
 80106fe:	4407      	add	r7, r0
 8010700:	eba8 0800 	sub.w	r8, r8, r0
 8010704:	e7e9      	b.n	80106da <__sflush_r+0xda>
 8010706:	bf00      	nop
 8010708:	20400001 	.word	0x20400001

0801070c <_fflush_r>:
 801070c:	b538      	push	{r3, r4, r5, lr}
 801070e:	690b      	ldr	r3, [r1, #16]
 8010710:	4605      	mov	r5, r0
 8010712:	460c      	mov	r4, r1
 8010714:	b913      	cbnz	r3, 801071c <_fflush_r+0x10>
 8010716:	2500      	movs	r5, #0
 8010718:	4628      	mov	r0, r5
 801071a:	bd38      	pop	{r3, r4, r5, pc}
 801071c:	b118      	cbz	r0, 8010726 <_fflush_r+0x1a>
 801071e:	6983      	ldr	r3, [r0, #24]
 8010720:	b90b      	cbnz	r3, 8010726 <_fflush_r+0x1a>
 8010722:	f7fe ff4f 	bl	800f5c4 <__sinit>
 8010726:	4b14      	ldr	r3, [pc, #80]	; (8010778 <_fflush_r+0x6c>)
 8010728:	429c      	cmp	r4, r3
 801072a:	d11b      	bne.n	8010764 <_fflush_r+0x58>
 801072c:	686c      	ldr	r4, [r5, #4]
 801072e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d0ef      	beq.n	8010716 <_fflush_r+0xa>
 8010736:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010738:	07d0      	lsls	r0, r2, #31
 801073a:	d404      	bmi.n	8010746 <_fflush_r+0x3a>
 801073c:	0599      	lsls	r1, r3, #22
 801073e:	d402      	bmi.n	8010746 <_fflush_r+0x3a>
 8010740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010742:	f7fe ffe2 	bl	800f70a <__retarget_lock_acquire_recursive>
 8010746:	4628      	mov	r0, r5
 8010748:	4621      	mov	r1, r4
 801074a:	f7ff ff59 	bl	8010600 <__sflush_r>
 801074e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010750:	07da      	lsls	r2, r3, #31
 8010752:	4605      	mov	r5, r0
 8010754:	d4e0      	bmi.n	8010718 <_fflush_r+0xc>
 8010756:	89a3      	ldrh	r3, [r4, #12]
 8010758:	059b      	lsls	r3, r3, #22
 801075a:	d4dd      	bmi.n	8010718 <_fflush_r+0xc>
 801075c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801075e:	f7fe ffd5 	bl	800f70c <__retarget_lock_release_recursive>
 8010762:	e7d9      	b.n	8010718 <_fflush_r+0xc>
 8010764:	4b05      	ldr	r3, [pc, #20]	; (801077c <_fflush_r+0x70>)
 8010766:	429c      	cmp	r4, r3
 8010768:	d101      	bne.n	801076e <_fflush_r+0x62>
 801076a:	68ac      	ldr	r4, [r5, #8]
 801076c:	e7df      	b.n	801072e <_fflush_r+0x22>
 801076e:	4b04      	ldr	r3, [pc, #16]	; (8010780 <_fflush_r+0x74>)
 8010770:	429c      	cmp	r4, r3
 8010772:	bf08      	it	eq
 8010774:	68ec      	ldreq	r4, [r5, #12]
 8010776:	e7da      	b.n	801072e <_fflush_r+0x22>
 8010778:	08010bdc 	.word	0x08010bdc
 801077c:	08010bfc 	.word	0x08010bfc
 8010780:	08010bbc 	.word	0x08010bbc

08010784 <fiprintf>:
 8010784:	b40e      	push	{r1, r2, r3}
 8010786:	b503      	push	{r0, r1, lr}
 8010788:	4601      	mov	r1, r0
 801078a:	ab03      	add	r3, sp, #12
 801078c:	4805      	ldr	r0, [pc, #20]	; (80107a4 <fiprintf+0x20>)
 801078e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010792:	6800      	ldr	r0, [r0, #0]
 8010794:	9301      	str	r3, [sp, #4]
 8010796:	f7ff fc67 	bl	8010068 <_vfiprintf_r>
 801079a:	b002      	add	sp, #8
 801079c:	f85d eb04 	ldr.w	lr, [sp], #4
 80107a0:	b003      	add	sp, #12
 80107a2:	4770      	bx	lr
 80107a4:	20002858 	.word	0x20002858

080107a8 <_lseek_r>:
 80107a8:	b538      	push	{r3, r4, r5, lr}
 80107aa:	4d07      	ldr	r5, [pc, #28]	; (80107c8 <_lseek_r+0x20>)
 80107ac:	4604      	mov	r4, r0
 80107ae:	4608      	mov	r0, r1
 80107b0:	4611      	mov	r1, r2
 80107b2:	2200      	movs	r2, #0
 80107b4:	602a      	str	r2, [r5, #0]
 80107b6:	461a      	mov	r2, r3
 80107b8:	f7f1 fa3a 	bl	8001c30 <_lseek>
 80107bc:	1c43      	adds	r3, r0, #1
 80107be:	d102      	bne.n	80107c6 <_lseek_r+0x1e>
 80107c0:	682b      	ldr	r3, [r5, #0]
 80107c2:	b103      	cbz	r3, 80107c6 <_lseek_r+0x1e>
 80107c4:	6023      	str	r3, [r4, #0]
 80107c6:	bd38      	pop	{r3, r4, r5, pc}
 80107c8:	20004704 	.word	0x20004704

080107cc <__swhatbuf_r>:
 80107cc:	b570      	push	{r4, r5, r6, lr}
 80107ce:	460e      	mov	r6, r1
 80107d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107d4:	2900      	cmp	r1, #0
 80107d6:	b096      	sub	sp, #88	; 0x58
 80107d8:	4614      	mov	r4, r2
 80107da:	461d      	mov	r5, r3
 80107dc:	da08      	bge.n	80107f0 <__swhatbuf_r+0x24>
 80107de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80107e2:	2200      	movs	r2, #0
 80107e4:	602a      	str	r2, [r5, #0]
 80107e6:	061a      	lsls	r2, r3, #24
 80107e8:	d410      	bmi.n	801080c <__swhatbuf_r+0x40>
 80107ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107ee:	e00e      	b.n	801080e <__swhatbuf_r+0x42>
 80107f0:	466a      	mov	r2, sp
 80107f2:	f000 f895 	bl	8010920 <_fstat_r>
 80107f6:	2800      	cmp	r0, #0
 80107f8:	dbf1      	blt.n	80107de <__swhatbuf_r+0x12>
 80107fa:	9a01      	ldr	r2, [sp, #4]
 80107fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010800:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010804:	425a      	negs	r2, r3
 8010806:	415a      	adcs	r2, r3
 8010808:	602a      	str	r2, [r5, #0]
 801080a:	e7ee      	b.n	80107ea <__swhatbuf_r+0x1e>
 801080c:	2340      	movs	r3, #64	; 0x40
 801080e:	2000      	movs	r0, #0
 8010810:	6023      	str	r3, [r4, #0]
 8010812:	b016      	add	sp, #88	; 0x58
 8010814:	bd70      	pop	{r4, r5, r6, pc}
	...

08010818 <__smakebuf_r>:
 8010818:	898b      	ldrh	r3, [r1, #12]
 801081a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801081c:	079d      	lsls	r5, r3, #30
 801081e:	4606      	mov	r6, r0
 8010820:	460c      	mov	r4, r1
 8010822:	d507      	bpl.n	8010834 <__smakebuf_r+0x1c>
 8010824:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010828:	6023      	str	r3, [r4, #0]
 801082a:	6123      	str	r3, [r4, #16]
 801082c:	2301      	movs	r3, #1
 801082e:	6163      	str	r3, [r4, #20]
 8010830:	b002      	add	sp, #8
 8010832:	bd70      	pop	{r4, r5, r6, pc}
 8010834:	ab01      	add	r3, sp, #4
 8010836:	466a      	mov	r2, sp
 8010838:	f7ff ffc8 	bl	80107cc <__swhatbuf_r>
 801083c:	9900      	ldr	r1, [sp, #0]
 801083e:	4605      	mov	r5, r0
 8010840:	4630      	mov	r0, r6
 8010842:	f7ff fb73 	bl	800ff2c <_malloc_r>
 8010846:	b948      	cbnz	r0, 801085c <__smakebuf_r+0x44>
 8010848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801084c:	059a      	lsls	r2, r3, #22
 801084e:	d4ef      	bmi.n	8010830 <__smakebuf_r+0x18>
 8010850:	f023 0303 	bic.w	r3, r3, #3
 8010854:	f043 0302 	orr.w	r3, r3, #2
 8010858:	81a3      	strh	r3, [r4, #12]
 801085a:	e7e3      	b.n	8010824 <__smakebuf_r+0xc>
 801085c:	4b0d      	ldr	r3, [pc, #52]	; (8010894 <__smakebuf_r+0x7c>)
 801085e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010860:	89a3      	ldrh	r3, [r4, #12]
 8010862:	6020      	str	r0, [r4, #0]
 8010864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010868:	81a3      	strh	r3, [r4, #12]
 801086a:	9b00      	ldr	r3, [sp, #0]
 801086c:	6163      	str	r3, [r4, #20]
 801086e:	9b01      	ldr	r3, [sp, #4]
 8010870:	6120      	str	r0, [r4, #16]
 8010872:	b15b      	cbz	r3, 801088c <__smakebuf_r+0x74>
 8010874:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010878:	4630      	mov	r0, r6
 801087a:	f000 f863 	bl	8010944 <_isatty_r>
 801087e:	b128      	cbz	r0, 801088c <__smakebuf_r+0x74>
 8010880:	89a3      	ldrh	r3, [r4, #12]
 8010882:	f023 0303 	bic.w	r3, r3, #3
 8010886:	f043 0301 	orr.w	r3, r3, #1
 801088a:	81a3      	strh	r3, [r4, #12]
 801088c:	89a0      	ldrh	r0, [r4, #12]
 801088e:	4305      	orrs	r5, r0
 8010890:	81a5      	strh	r5, [r4, #12]
 8010892:	e7cd      	b.n	8010830 <__smakebuf_r+0x18>
 8010894:	0800f55d 	.word	0x0800f55d

08010898 <__ascii_mbtowc>:
 8010898:	b082      	sub	sp, #8
 801089a:	b901      	cbnz	r1, 801089e <__ascii_mbtowc+0x6>
 801089c:	a901      	add	r1, sp, #4
 801089e:	b142      	cbz	r2, 80108b2 <__ascii_mbtowc+0x1a>
 80108a0:	b14b      	cbz	r3, 80108b6 <__ascii_mbtowc+0x1e>
 80108a2:	7813      	ldrb	r3, [r2, #0]
 80108a4:	600b      	str	r3, [r1, #0]
 80108a6:	7812      	ldrb	r2, [r2, #0]
 80108a8:	1e10      	subs	r0, r2, #0
 80108aa:	bf18      	it	ne
 80108ac:	2001      	movne	r0, #1
 80108ae:	b002      	add	sp, #8
 80108b0:	4770      	bx	lr
 80108b2:	4610      	mov	r0, r2
 80108b4:	e7fb      	b.n	80108ae <__ascii_mbtowc+0x16>
 80108b6:	f06f 0001 	mvn.w	r0, #1
 80108ba:	e7f8      	b.n	80108ae <__ascii_mbtowc+0x16>

080108bc <__malloc_lock>:
 80108bc:	4801      	ldr	r0, [pc, #4]	; (80108c4 <__malloc_lock+0x8>)
 80108be:	f7fe bf24 	b.w	800f70a <__retarget_lock_acquire_recursive>
 80108c2:	bf00      	nop
 80108c4:	200046f8 	.word	0x200046f8

080108c8 <__malloc_unlock>:
 80108c8:	4801      	ldr	r0, [pc, #4]	; (80108d0 <__malloc_unlock+0x8>)
 80108ca:	f7fe bf1f 	b.w	800f70c <__retarget_lock_release_recursive>
 80108ce:	bf00      	nop
 80108d0:	200046f8 	.word	0x200046f8

080108d4 <_read_r>:
 80108d4:	b538      	push	{r3, r4, r5, lr}
 80108d6:	4d07      	ldr	r5, [pc, #28]	; (80108f4 <_read_r+0x20>)
 80108d8:	4604      	mov	r4, r0
 80108da:	4608      	mov	r0, r1
 80108dc:	4611      	mov	r1, r2
 80108de:	2200      	movs	r2, #0
 80108e0:	602a      	str	r2, [r5, #0]
 80108e2:	461a      	mov	r2, r3
 80108e4:	f7f1 f944 	bl	8001b70 <_read>
 80108e8:	1c43      	adds	r3, r0, #1
 80108ea:	d102      	bne.n	80108f2 <_read_r+0x1e>
 80108ec:	682b      	ldr	r3, [r5, #0]
 80108ee:	b103      	cbz	r3, 80108f2 <_read_r+0x1e>
 80108f0:	6023      	str	r3, [r4, #0]
 80108f2:	bd38      	pop	{r3, r4, r5, pc}
 80108f4:	20004704 	.word	0x20004704

080108f8 <__ascii_wctomb>:
 80108f8:	b149      	cbz	r1, 801090e <__ascii_wctomb+0x16>
 80108fa:	2aff      	cmp	r2, #255	; 0xff
 80108fc:	bf85      	ittet	hi
 80108fe:	238a      	movhi	r3, #138	; 0x8a
 8010900:	6003      	strhi	r3, [r0, #0]
 8010902:	700a      	strbls	r2, [r1, #0]
 8010904:	f04f 30ff 	movhi.w	r0, #4294967295
 8010908:	bf98      	it	ls
 801090a:	2001      	movls	r0, #1
 801090c:	4770      	bx	lr
 801090e:	4608      	mov	r0, r1
 8010910:	4770      	bx	lr

08010912 <abort>:
 8010912:	b508      	push	{r3, lr}
 8010914:	2006      	movs	r0, #6
 8010916:	f000 f84d 	bl	80109b4 <raise>
 801091a:	2001      	movs	r0, #1
 801091c:	f7f1 f91e 	bl	8001b5c <_exit>

08010920 <_fstat_r>:
 8010920:	b538      	push	{r3, r4, r5, lr}
 8010922:	4d07      	ldr	r5, [pc, #28]	; (8010940 <_fstat_r+0x20>)
 8010924:	2300      	movs	r3, #0
 8010926:	4604      	mov	r4, r0
 8010928:	4608      	mov	r0, r1
 801092a:	4611      	mov	r1, r2
 801092c:	602b      	str	r3, [r5, #0]
 801092e:	f7f1 f964 	bl	8001bfa <_fstat>
 8010932:	1c43      	adds	r3, r0, #1
 8010934:	d102      	bne.n	801093c <_fstat_r+0x1c>
 8010936:	682b      	ldr	r3, [r5, #0]
 8010938:	b103      	cbz	r3, 801093c <_fstat_r+0x1c>
 801093a:	6023      	str	r3, [r4, #0]
 801093c:	bd38      	pop	{r3, r4, r5, pc}
 801093e:	bf00      	nop
 8010940:	20004704 	.word	0x20004704

08010944 <_isatty_r>:
 8010944:	b538      	push	{r3, r4, r5, lr}
 8010946:	4d06      	ldr	r5, [pc, #24]	; (8010960 <_isatty_r+0x1c>)
 8010948:	2300      	movs	r3, #0
 801094a:	4604      	mov	r4, r0
 801094c:	4608      	mov	r0, r1
 801094e:	602b      	str	r3, [r5, #0]
 8010950:	f7f1 f963 	bl	8001c1a <_isatty>
 8010954:	1c43      	adds	r3, r0, #1
 8010956:	d102      	bne.n	801095e <_isatty_r+0x1a>
 8010958:	682b      	ldr	r3, [r5, #0]
 801095a:	b103      	cbz	r3, 801095e <_isatty_r+0x1a>
 801095c:	6023      	str	r3, [r4, #0]
 801095e:	bd38      	pop	{r3, r4, r5, pc}
 8010960:	20004704 	.word	0x20004704

08010964 <_raise_r>:
 8010964:	291f      	cmp	r1, #31
 8010966:	b538      	push	{r3, r4, r5, lr}
 8010968:	4604      	mov	r4, r0
 801096a:	460d      	mov	r5, r1
 801096c:	d904      	bls.n	8010978 <_raise_r+0x14>
 801096e:	2316      	movs	r3, #22
 8010970:	6003      	str	r3, [r0, #0]
 8010972:	f04f 30ff 	mov.w	r0, #4294967295
 8010976:	bd38      	pop	{r3, r4, r5, pc}
 8010978:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801097a:	b112      	cbz	r2, 8010982 <_raise_r+0x1e>
 801097c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010980:	b94b      	cbnz	r3, 8010996 <_raise_r+0x32>
 8010982:	4620      	mov	r0, r4
 8010984:	f000 f830 	bl	80109e8 <_getpid_r>
 8010988:	462a      	mov	r2, r5
 801098a:	4601      	mov	r1, r0
 801098c:	4620      	mov	r0, r4
 801098e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010992:	f000 b817 	b.w	80109c4 <_kill_r>
 8010996:	2b01      	cmp	r3, #1
 8010998:	d00a      	beq.n	80109b0 <_raise_r+0x4c>
 801099a:	1c59      	adds	r1, r3, #1
 801099c:	d103      	bne.n	80109a6 <_raise_r+0x42>
 801099e:	2316      	movs	r3, #22
 80109a0:	6003      	str	r3, [r0, #0]
 80109a2:	2001      	movs	r0, #1
 80109a4:	e7e7      	b.n	8010976 <_raise_r+0x12>
 80109a6:	2400      	movs	r4, #0
 80109a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80109ac:	4628      	mov	r0, r5
 80109ae:	4798      	blx	r3
 80109b0:	2000      	movs	r0, #0
 80109b2:	e7e0      	b.n	8010976 <_raise_r+0x12>

080109b4 <raise>:
 80109b4:	4b02      	ldr	r3, [pc, #8]	; (80109c0 <raise+0xc>)
 80109b6:	4601      	mov	r1, r0
 80109b8:	6818      	ldr	r0, [r3, #0]
 80109ba:	f7ff bfd3 	b.w	8010964 <_raise_r>
 80109be:	bf00      	nop
 80109c0:	20002858 	.word	0x20002858

080109c4 <_kill_r>:
 80109c4:	b538      	push	{r3, r4, r5, lr}
 80109c6:	4d07      	ldr	r5, [pc, #28]	; (80109e4 <_kill_r+0x20>)
 80109c8:	2300      	movs	r3, #0
 80109ca:	4604      	mov	r4, r0
 80109cc:	4608      	mov	r0, r1
 80109ce:	4611      	mov	r1, r2
 80109d0:	602b      	str	r3, [r5, #0]
 80109d2:	f7f1 f8b3 	bl	8001b3c <_kill>
 80109d6:	1c43      	adds	r3, r0, #1
 80109d8:	d102      	bne.n	80109e0 <_kill_r+0x1c>
 80109da:	682b      	ldr	r3, [r5, #0]
 80109dc:	b103      	cbz	r3, 80109e0 <_kill_r+0x1c>
 80109de:	6023      	str	r3, [r4, #0]
 80109e0:	bd38      	pop	{r3, r4, r5, pc}
 80109e2:	bf00      	nop
 80109e4:	20004704 	.word	0x20004704

080109e8 <_getpid_r>:
 80109e8:	f7f1 b8a0 	b.w	8001b2c <_getpid>

080109ec <_init>:
 80109ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ee:	bf00      	nop
 80109f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109f2:	bc08      	pop	{r3}
 80109f4:	469e      	mov	lr, r3
 80109f6:	4770      	bx	lr

080109f8 <_fini>:
 80109f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109fa:	bf00      	nop
 80109fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109fe:	bc08      	pop	{r3}
 8010a00:	469e      	mov	lr, r3
 8010a02:	4770      	bx	lr
