<stg><name>fc_layer1</name>


<trans_list>

<trans id="946" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="9" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="49" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="56" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %output_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %output_V_addr = getelementptr i32 %output_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %store_ln731 = store i32 0, i4 %output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i4 %add_ln17, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln17 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln17 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln17 = br i1 %icmp_ln17, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
.split:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %output_V_addr_10 = getelementptr i32 %output_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split:3 %store_ln18 = store i32 0, i4 %output_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_V_addr_1 = getelementptr i32 %output_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:9 %output_V_load = load i4 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
:10 %output_V_load_1 = load i4 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %output_V_addr_2 = getelementptr i32 %output_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %output_V_addr_3 = getelementptr i32 %output_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:9 %output_V_load = load i4 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
:10 %output_V_load_1 = load i4 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
:11 %output_V_load_2 = load i4 %output_V_addr_2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
:12 %output_V_load_3 = load i4 %output_V_addr_3

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %output_V_addr_4 = getelementptr i32 %output_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %output_V_addr_5 = getelementptr i32 %output_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
:11 %output_V_load_2 = load i4 %output_V_addr_2

]]></Node>
<StgValue><ssdm name="output_V_load_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
:12 %output_V_load_3 = load i4 %output_V_addr_3

]]></Node>
<StgValue><ssdm name="output_V_load_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
:13 %output_V_load_4 = load i4 %output_V_addr_4

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:14 %output_V_load_5 = load i4 %output_V_addr_5

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %output_V_addr_6 = getelementptr i32 %output_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_V_addr_6"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %output_V_addr_7 = getelementptr i32 %output_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_V_addr_7"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
:13 %output_V_load_4 = load i4 %output_V_addr_4

]]></Node>
<StgValue><ssdm name="output_V_load_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:14 %output_V_load_5 = load i4 %output_V_addr_5

]]></Node>
<StgValue><ssdm name="output_V_load_5"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:15 %output_V_load_6 = load i4 %output_V_addr_6

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
:16 %output_V_load_7 = load i4 %output_V_addr_7

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %output_V_addr_8 = getelementptr i32 %output_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_V_addr_8"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %output_V_addr_9 = getelementptr i32 %output_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_V_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:15 %output_V_load_6 = load i4 %output_V_addr_6

]]></Node>
<StgValue><ssdm name="output_V_load_6"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
:16 %output_V_load_7 = load i4 %output_V_addr_7

]]></Node>
<StgValue><ssdm name="output_V_load_7"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:17 %output_V_load_8 = load i4 %output_V_addr_8

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:18 %output_V_load_9 = load i4 %output_V_addr_9

]]></Node>
<StgValue><ssdm name="output_V_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:17 %output_V_load_8 = load i4 %output_V_addr_8

]]></Node>
<StgValue><ssdm name="output_V_load_8"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:18 %output_V_load_9 = load i4 %output_V_addr_9

]]></Node>
<StgValue><ssdm name="output_V_load_9"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln20 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %j = phi i8 %add_ln20, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i8 0, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %lhs_18 = phi i32 %trunc_ln708_8, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_9, void

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %lhs_16 = phi i32 %trunc_ln708_7, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_8, void

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %lhs_14 = phi i32 %trunc_ln708_6, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_7, void

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %lhs_12 = phi i32 %trunc_ln708_5, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_6, void

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %lhs_10 = phi i32 %trunc_ln708_4, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_5, void

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %lhs_8 = phi i32 %trunc_ln708_3, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_4, void

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7 %lhs_6 = phi i32 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_3, void

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %lhs_4 = phi i32 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_2, void

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9 %lhs_2 = phi i32 %trunc_ln708_s, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_1, void

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10 %lhs = phi i32 %trunc_ln, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load, void

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11 %add_ln20 = add i8 %j, i8 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12 %icmp_ln20 = icmp_eq  i8 %j, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14 %br_ln20 = br i1 %icmp_ln20, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %zext_ln20 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %fc_layer1_weights_V_0_addr = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %r_V = load i11 %fc_layer1_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:19 %fc_layer1_weights_V_1_addr = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:20 %r_V_2 = load i11 %fc_layer1_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:26 %fc_layer1_weights_V_2_addr = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:27 %r_V_4 = load i11 %fc_layer1_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:33 %fc_layer1_weights_V_3_addr = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:34 %r_V_6 = load i11 %fc_layer1_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:40 %fc_layer1_weights_V_4_addr = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:41 %r_V_8 = load i11 %fc_layer1_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:47 %fc_layer1_weights_V_5_addr = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:48 %r_V_10 = load i11 %fc_layer1_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:54 %fc_layer1_weights_V_6_addr = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:55 %r_V_12 = load i11 %fc_layer1_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:61 %fc_layer1_weights_V_7_addr = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:62 %r_V_14 = load i11 %fc_layer1_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:68 %fc_layer1_weights_V_8_addr = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:69 %r_V_16 = load i11 %fc_layer1_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:75 %fc_layer1_weights_V_9_addr = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:76 %r_V_18 = load i11 %fc_layer1_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %zext_ln20_3 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %read_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %sext_ln1116_3 = sext i32 %read_V

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %sext_ln1116_4 = sext i32 %read_V

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %r_V = load i11 %fc_layer1_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %sext_ln1115 = sext i22 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:15 %r_V_1 = mul i53 %sext_ln1115, i53 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:16 %lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:17 %sext_ln703 = sext i53 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:18 %ret_V = add i56 %lhs_1, i56 %sext_ln703

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:20 %r_V_2 = load i11 %fc_layer1_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:21 %sext_ln1115_1 = sext i23 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:22 %r_V_3 = mul i54 %sext_ln1115_1, i54 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:23 %lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:24 %sext_ln703_1 = sext i54 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:25 %ret_V_1 = add i56 %lhs_3, i56 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:27 %r_V_4 = load i11 %fc_layer1_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:34 %r_V_6 = load i11 %fc_layer1_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:41 %r_V_8 = load i11 %fc_layer1_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:48 %r_V_10 = load i11 %fc_layer1_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:55 %r_V_12 = load i11 %fc_layer1_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:62 %r_V_14 = load i11 %fc_layer1_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:69 %r_V_16 = load i11 %fc_layer1_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:76 %r_V_18 = load i11 %fc_layer1_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:83 %empty_13 = add i9 %zext_ln20_3, i9 196

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:84 %p_cast45 = zext i9 %empty_13

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:90 %fc_layer1_weights_V_0_addr_1 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:91 %r_V_20 = load i11 %fc_layer1_weights_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:94 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:98 %fc_layer1_weights_V_1_addr_1 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:99 %r_V_22 = load i11 %fc_layer1_weights_V_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:102 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:106 %fc_layer1_weights_V_2_addr_1 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:107 %r_V_24 = load i11 %fc_layer1_weights_V_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:114 %fc_layer1_weights_V_3_addr_1 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:115 %r_V_26 = load i11 %fc_layer1_weights_V_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:122 %fc_layer1_weights_V_4_addr_1 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:123 %r_V_28 = load i11 %fc_layer1_weights_V_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:130 %fc_layer1_weights_V_5_addr_1 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:131 %r_V_30 = load i11 %fc_layer1_weights_V_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:138 %fc_layer1_weights_V_6_addr_1 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:139 %r_V_32 = load i11 %fc_layer1_weights_V_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:146 %fc_layer1_weights_V_7_addr_1 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:147 %r_V_34 = load i11 %fc_layer1_weights_V_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:154 %fc_layer1_weights_V_8_addr_1 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:155 %r_V_36 = load i11 %fc_layer1_weights_V_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:162 %fc_layer1_weights_V_9_addr_1 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:163 %r_V_38 = load i11 %fc_layer1_weights_V_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %zext_ln20_1 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %zext_ln20_2 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:28 %sext_ln1115_2 = sext i23 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:29 %r_V_5 = mul i54 %sext_ln1115_2, i54 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:30 %lhs_5 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_4, i24 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:31 %sext_ln703_2 = sext i54 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:32 %ret_V_2 = add i56 %lhs_5, i56 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:35 %sext_ln1115_3 = sext i23 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:36 %r_V_7 = mul i54 %sext_ln1115_3, i54 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:37 %lhs_7 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_6, i24 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:38 %sext_ln703_3 = sext i54 %r_V_7

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:39 %ret_V_3 = add i56 %lhs_7, i56 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:82 %read_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:91 %r_V_20 = load i11 %fc_layer1_weights_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:99 %r_V_22 = load i11 %fc_layer1_weights_V_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:107 %r_V_24 = load i11 %fc_layer1_weights_V_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:110 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_2, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:115 %r_V_26 = load i11 %fc_layer1_weights_V_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:118 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_3, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:123 %r_V_28 = load i11 %fc_layer1_weights_V_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:131 %r_V_30 = load i11 %fc_layer1_weights_V_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:139 %r_V_32 = load i11 %fc_layer1_weights_V_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:147 %r_V_34 = load i11 %fc_layer1_weights_V_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:155 %r_V_36 = load i11 %fc_layer1_weights_V_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:163 %r_V_38 = load i11 %fc_layer1_weights_V_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:171 %empty_14 = add i10 %zext_ln20_2, i10 392

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:172 %p_cast46 = zext i10 %empty_14

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:178 %fc_layer1_weights_V_0_addr_2 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:179 %r_V_40 = load i11 %fc_layer1_weights_V_0_addr_2

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:186 %fc_layer1_weights_V_1_addr_2 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:187 %r_V_42 = load i11 %fc_layer1_weights_V_1_addr_2

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:194 %fc_layer1_weights_V_2_addr_2 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:195 %r_V_44 = load i11 %fc_layer1_weights_V_2_addr_2

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:202 %fc_layer1_weights_V_3_addr_2 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:203 %r_V_46 = load i11 %fc_layer1_weights_V_3_addr_2

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:210 %fc_layer1_weights_V_4_addr_2 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:211 %r_V_48 = load i11 %fc_layer1_weights_V_4_addr_2

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:218 %fc_layer1_weights_V_5_addr_2 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:219 %r_V_50 = load i11 %fc_layer1_weights_V_5_addr_2

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:226 %fc_layer1_weights_V_6_addr_2 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:227 %r_V_52 = load i11 %fc_layer1_weights_V_6_addr_2

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:234 %fc_layer1_weights_V_7_addr_2 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:235 %r_V_54 = load i11 %fc_layer1_weights_V_7_addr_2

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:242 %fc_layer1_weights_V_8_addr_2 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:243 %r_V_56 = load i11 %fc_layer1_weights_V_8_addr_2

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:250 %fc_layer1_weights_V_9_addr_2 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:251 %r_V_58 = load i11 %fc_layer1_weights_V_9_addr_2

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %sext_ln1116_2 = sext i32 %read_V

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:42 %sext_ln1115_4 = sext i24 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1115_4"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:43 %r_V_9 = mul i55 %sext_ln1115_4, i55 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:44 %lhs_9 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_8, i24 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:45 %sext_ln703_4 = sext i55 %r_V_9

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:46 %ret_V_4 = add i56 %lhs_9, i56 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:49 %sext_ln1115_5 = sext i23 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1115_5"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:50 %r_V_11 = mul i54 %sext_ln1115_5, i54 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:51 %lhs_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_10, i24 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:52 %sext_ln703_5 = sext i54 %r_V_11

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:53 %ret_V_5 = add i56 %lhs_11, i56 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:126 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_4, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:134 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_5, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:170 %read_V_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:179 %r_V_40 = load i11 %fc_layer1_weights_V_0_addr_2

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:187 %r_V_42 = load i11 %fc_layer1_weights_V_1_addr_2

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:195 %r_V_44 = load i11 %fc_layer1_weights_V_2_addr_2

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:203 %r_V_46 = load i11 %fc_layer1_weights_V_3_addr_2

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:211 %r_V_48 = load i11 %fc_layer1_weights_V_4_addr_2

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:219 %r_V_50 = load i11 %fc_layer1_weights_V_5_addr_2

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:227 %r_V_52 = load i11 %fc_layer1_weights_V_6_addr_2

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:235 %r_V_54 = load i11 %fc_layer1_weights_V_7_addr_2

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:243 %r_V_56 = load i11 %fc_layer1_weights_V_8_addr_2

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:251 %r_V_58 = load i11 %fc_layer1_weights_V_9_addr_2

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:259 %empty_15 = add i10 %zext_ln20_2, i10 588

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:260 %p_cast47 = zext i10 %empty_15

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:266 %fc_layer1_weights_V_0_addr_3 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_3"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:267 %r_V_60 = load i11 %fc_layer1_weights_V_0_addr_3

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:274 %fc_layer1_weights_V_1_addr_3 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:275 %r_V_62 = load i11 %fc_layer1_weights_V_1_addr_3

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:282 %fc_layer1_weights_V_2_addr_3 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:283 %r_V_64 = load i11 %fc_layer1_weights_V_2_addr_3

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:290 %fc_layer1_weights_V_3_addr_3 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_3"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:291 %r_V_66 = load i11 %fc_layer1_weights_V_3_addr_3

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:298 %fc_layer1_weights_V_4_addr_3 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_3"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:299 %r_V_68 = load i11 %fc_layer1_weights_V_4_addr_3

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:306 %fc_layer1_weights_V_5_addr_3 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:307 %r_V_70 = load i11 %fc_layer1_weights_V_5_addr_3

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:314 %fc_layer1_weights_V_6_addr_3 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:315 %r_V_72 = load i11 %fc_layer1_weights_V_6_addr_3

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:322 %fc_layer1_weights_V_7_addr_3 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:323 %r_V_74 = load i11 %fc_layer1_weights_V_7_addr_3

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:330 %fc_layer1_weights_V_8_addr_3 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_3"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:331 %r_V_76 = load i11 %fc_layer1_weights_V_8_addr_3

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:338 %fc_layer1_weights_V_9_addr_3 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_3"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:339 %r_V_78 = load i11 %fc_layer1_weights_V_9_addr_3

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %sext_ln1116_1 = sext i32 %read_V

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:56 %sext_ln1115_6 = sext i21 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1115_6"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:57 %r_V_13 = mul i52 %sext_ln1115_6, i52 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:58 %lhs_13 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_12, i24 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:59 %sext_ln703_6 = sext i52 %r_V_13

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:60 %ret_V_6 = add i56 %lhs_13, i56 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:63 %sext_ln1115_7 = sext i22 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1115_7"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:64 %r_V_15 = mul i53 %sext_ln1115_7, i53 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:65 %lhs_15 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_14, i24 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:66 %sext_ln703_7 = sext i53 %r_V_15

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:67 %ret_V_7 = add i56 %lhs_15, i56 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:142 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_6, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:150 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_7, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:258 %read_V_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_3"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:267 %r_V_60 = load i11 %fc_layer1_weights_V_0_addr_3

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:275 %r_V_62 = load i11 %fc_layer1_weights_V_1_addr_3

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:283 %r_V_64 = load i11 %fc_layer1_weights_V_2_addr_3

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:291 %r_V_66 = load i11 %fc_layer1_weights_V_3_addr_3

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:299 %r_V_68 = load i11 %fc_layer1_weights_V_4_addr_3

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:307 %r_V_70 = load i11 %fc_layer1_weights_V_5_addr_3

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:315 %r_V_72 = load i11 %fc_layer1_weights_V_6_addr_3

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:323 %r_V_74 = load i11 %fc_layer1_weights_V_7_addr_3

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:331 %r_V_76 = load i11 %fc_layer1_weights_V_8_addr_3

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:339 %r_V_78 = load i11 %fc_layer1_weights_V_9_addr_3

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:347 %empty_16 = add i9 %zext_ln20_3, i9 272

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:348 %p_cast48_cast_cast = sext i9 %empty_16

]]></Node>
<StgValue><ssdm name="p_cast48_cast_cast"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:349 %p_cast48_cast_cast_cast = zext i10 %p_cast48_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast48_cast_cast_cast"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:355 %fc_layer1_weights_V_0_addr_4 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_4"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:356 %r_V_80 = load i11 %fc_layer1_weights_V_0_addr_4

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:363 %fc_layer1_weights_V_1_addr_4 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:364 %r_V_82 = load i11 %fc_layer1_weights_V_1_addr_4

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:371 %fc_layer1_weights_V_2_addr_4 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:372 %r_V_84 = load i11 %fc_layer1_weights_V_2_addr_4

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:379 %fc_layer1_weights_V_3_addr_4 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:380 %r_V_86 = load i11 %fc_layer1_weights_V_3_addr_4

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:387 %fc_layer1_weights_V_4_addr_4 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:388 %r_V_88 = load i11 %fc_layer1_weights_V_4_addr_4

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:395 %fc_layer1_weights_V_5_addr_4 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_4"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:396 %r_V_90 = load i11 %fc_layer1_weights_V_5_addr_4

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:403 %fc_layer1_weights_V_6_addr_4 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_4"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:404 %r_V_92 = load i11 %fc_layer1_weights_V_6_addr_4

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:411 %fc_layer1_weights_V_7_addr_4 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_4"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:412 %r_V_94 = load i11 %fc_layer1_weights_V_7_addr_4

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:419 %fc_layer1_weights_V_8_addr_4 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_4"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:420 %r_V_96 = load i11 %fc_layer1_weights_V_8_addr_4

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:427 %fc_layer1_weights_V_9_addr_4 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast48_cast_cast_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_4"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:428 %r_V_98 = load i11 %fc_layer1_weights_V_9_addr_4

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %sext_ln1116 = sext i32 %read_V

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:70 %sext_ln1115_8 = sext i20 %r_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1115_8"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:71 %r_V_17 = mul i51 %sext_ln1115_8, i51 %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:72 %lhs_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_16, i24 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:73 %sext_ln703_8 = sext i51 %r_V_17

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:74 %ret_V_8 = add i56 %lhs_17, i56 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:77 %sext_ln1115_9 = sext i23 %r_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1115_9"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:78 %r_V_19 = mul i54 %sext_ln1115_9, i54 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:79 %lhs_19 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_18, i24 0

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:80 %sext_ln703_9 = sext i54 %r_V_19

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:81 %ret_V_9 = add i56 %lhs_19, i56 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:158 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_8, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:166 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_9, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:346 %read_V_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_4"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:356 %r_V_80 = load i11 %fc_layer1_weights_V_0_addr_4

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:364 %r_V_82 = load i11 %fc_layer1_weights_V_1_addr_4

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:372 %r_V_84 = load i11 %fc_layer1_weights_V_2_addr_4

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:380 %r_V_86 = load i11 %fc_layer1_weights_V_3_addr_4

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:388 %r_V_88 = load i11 %fc_layer1_weights_V_4_addr_4

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:396 %r_V_90 = load i11 %fc_layer1_weights_V_5_addr_4

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:404 %r_V_92 = load i11 %fc_layer1_weights_V_6_addr_4

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:412 %r_V_94 = load i11 %fc_layer1_weights_V_7_addr_4

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:420 %r_V_96 = load i11 %fc_layer1_weights_V_8_addr_4

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:428 %r_V_98 = load i11 %fc_layer1_weights_V_9_addr_4

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:436 %empty_17 = add i11 %zext_ln20_1, i11 980

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:437 %p_cast49 = zext i11 %empty_17

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:443 %fc_layer1_weights_V_0_addr_5 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_5"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:444 %r_V_100 = load i11 %fc_layer1_weights_V_0_addr_5

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:451 %fc_layer1_weights_V_1_addr_5 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_5"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:452 %r_V_102 = load i11 %fc_layer1_weights_V_1_addr_5

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:459 %fc_layer1_weights_V_2_addr_5 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_5"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:460 %r_V_104 = load i11 %fc_layer1_weights_V_2_addr_5

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:467 %fc_layer1_weights_V_3_addr_5 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_5"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:468 %r_V_106 = load i11 %fc_layer1_weights_V_3_addr_5

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:475 %fc_layer1_weights_V_4_addr_5 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_5"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:476 %r_V_108 = load i11 %fc_layer1_weights_V_4_addr_5

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:483 %fc_layer1_weights_V_5_addr_5 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:484 %r_V_110 = load i11 %fc_layer1_weights_V_5_addr_5

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:491 %fc_layer1_weights_V_6_addr_5 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_5"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:492 %r_V_112 = load i11 %fc_layer1_weights_V_6_addr_5

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:499 %fc_layer1_weights_V_7_addr_5 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_5"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:500 %r_V_114 = load i11 %fc_layer1_weights_V_7_addr_5

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:507 %fc_layer1_weights_V_8_addr_5 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_5"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:508 %r_V_116 = load i11 %fc_layer1_weights_V_8_addr_5

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:515 %fc_layer1_weights_V_9_addr_5 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_5"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:516 %r_V_118 = load i11 %fc_layer1_weights_V_9_addr_5

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:88 %sext_ln1116_8 = sext i32 %read_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:89 %sext_ln1116_9 = sext i32 %read_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:92 %sext_ln1115_10 = sext i22 %r_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1115_10"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:93 %r_V_21 = mul i53 %sext_ln1115_10, i53 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:95 %lhs_20 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:96 %sext_ln703_10 = sext i53 %r_V_21

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:97 %ret_V_10 = add i56 %lhs_20, i56 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:100 %sext_ln1115_11 = sext i23 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1115_11"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:101 %r_V_23 = mul i54 %sext_ln1115_11, i54 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:103 %lhs_21 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_1, i24 0

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:104 %sext_ln703_11 = sext i54 %r_V_23

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:105 %ret_V_11 = add i56 %lhs_21, i56 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:182 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_10, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:190 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_11, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:435 %read_V_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_5"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:444 %r_V_100 = load i11 %fc_layer1_weights_V_0_addr_5

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:452 %r_V_102 = load i11 %fc_layer1_weights_V_1_addr_5

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:460 %r_V_104 = load i11 %fc_layer1_weights_V_2_addr_5

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:468 %r_V_106 = load i11 %fc_layer1_weights_V_3_addr_5

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:476 %r_V_108 = load i11 %fc_layer1_weights_V_4_addr_5

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:484 %r_V_110 = load i11 %fc_layer1_weights_V_5_addr_5

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:492 %r_V_112 = load i11 %fc_layer1_weights_V_6_addr_5

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:500 %r_V_114 = load i11 %fc_layer1_weights_V_7_addr_5

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:508 %r_V_116 = load i11 %fc_layer1_weights_V_8_addr_5

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:516 %r_V_118 = load i11 %fc_layer1_weights_V_9_addr_5

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:524 %empty_18 = add i11 %zext_ln20_1, i11 1176

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:525 %p_cast50 = zext i11 %empty_18

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:531 %fc_layer1_weights_V_0_addr_6 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_6"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:532 %r_V_120 = load i11 %fc_layer1_weights_V_0_addr_6

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:539 %fc_layer1_weights_V_1_addr_6 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_6"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:540 %r_V_122 = load i11 %fc_layer1_weights_V_1_addr_6

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:547 %fc_layer1_weights_V_2_addr_6 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_6"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:548 %r_V_124 = load i11 %fc_layer1_weights_V_2_addr_6

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:555 %fc_layer1_weights_V_3_addr_6 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_6"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:556 %r_V_126 = load i11 %fc_layer1_weights_V_3_addr_6

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:563 %fc_layer1_weights_V_4_addr_6 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_6"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:564 %r_V_128 = load i11 %fc_layer1_weights_V_4_addr_6

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:571 %fc_layer1_weights_V_5_addr_6 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_6"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:572 %r_V_130 = load i11 %fc_layer1_weights_V_5_addr_6

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:579 %fc_layer1_weights_V_6_addr_6 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_6"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:580 %r_V_132 = load i11 %fc_layer1_weights_V_6_addr_6

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:587 %fc_layer1_weights_V_7_addr_6 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_6"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:588 %r_V_134 = load i11 %fc_layer1_weights_V_7_addr_6

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:595 %fc_layer1_weights_V_8_addr_6 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_6"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:596 %r_V_136 = load i11 %fc_layer1_weights_V_8_addr_6

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:603 %fc_layer1_weights_V_9_addr_6 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:604 %r_V_138 = load i11 %fc_layer1_weights_V_9_addr_6

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:108 %sext_ln1115_12 = sext i23 %r_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1115_12"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:109 %r_V_25 = mul i54 %sext_ln1115_12, i54 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:111 %lhs_22 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_2, i24 0

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:112 %sext_ln703_12 = sext i54 %r_V_25

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:113 %ret_V_12 = add i56 %lhs_22, i56 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:116 %sext_ln1115_13 = sext i23 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1115_13"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:117 %r_V_27 = mul i54 %sext_ln1115_13, i54 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:119 %lhs_23 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_3, i24 0

]]></Node>
<StgValue><ssdm name="lhs_23"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:120 %sext_ln703_13 = sext i54 %r_V_27

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:121 %ret_V_13 = add i56 %lhs_23, i56 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:198 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_12, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:206 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_13, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:523 %read_V_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_6"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:532 %r_V_120 = load i11 %fc_layer1_weights_V_0_addr_6

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:540 %r_V_122 = load i11 %fc_layer1_weights_V_1_addr_6

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:548 %r_V_124 = load i11 %fc_layer1_weights_V_2_addr_6

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:556 %r_V_126 = load i11 %fc_layer1_weights_V_3_addr_6

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:564 %r_V_128 = load i11 %fc_layer1_weights_V_4_addr_6

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:572 %r_V_130 = load i11 %fc_layer1_weights_V_5_addr_6

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:580 %r_V_132 = load i11 %fc_layer1_weights_V_6_addr_6

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:588 %r_V_134 = load i11 %fc_layer1_weights_V_7_addr_6

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:596 %r_V_136 = load i11 %fc_layer1_weights_V_8_addr_6

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:604 %r_V_138 = load i11 %fc_layer1_weights_V_9_addr_6

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:612 %empty_19 = add i11 %zext_ln20_1, i11 1372

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:613 %p_cast51 = zext i11 %empty_19

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:619 %fc_layer1_weights_V_0_addr_7 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_0_addr_7"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:620 %r_V_140 = load i11 %fc_layer1_weights_V_0_addr_7

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:628 %fc_layer1_weights_V_1_addr_7 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_1_addr_7"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:629 %r_V_142 = load i11 %fc_layer1_weights_V_1_addr_7

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:637 %fc_layer1_weights_V_2_addr_7 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_2_addr_7"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:638 %r_V_144 = load i11 %fc_layer1_weights_V_2_addr_7

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:646 %fc_layer1_weights_V_3_addr_7 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_3_addr_7"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:647 %r_V_146 = load i11 %fc_layer1_weights_V_3_addr_7

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:655 %fc_layer1_weights_V_4_addr_7 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_4_addr_7"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:656 %r_V_148 = load i11 %fc_layer1_weights_V_4_addr_7

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:664 %fc_layer1_weights_V_5_addr_7 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_5_addr_7"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:665 %r_V_150 = load i11 %fc_layer1_weights_V_5_addr_7

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:673 %fc_layer1_weights_V_6_addr_7 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_6_addr_7"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:674 %r_V_152 = load i11 %fc_layer1_weights_V_6_addr_7

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:682 %fc_layer1_weights_V_7_addr_7 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_7_addr_7"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:683 %r_V_154 = load i11 %fc_layer1_weights_V_7_addr_7

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:691 %fc_layer1_weights_V_8_addr_7 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_8_addr_7"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:692 %r_V_156 = load i11 %fc_layer1_weights_V_8_addr_7

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:700 %fc_layer1_weights_V_9_addr_7 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_V_9_addr_7"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:701 %r_V_158 = load i11 %fc_layer1_weights_V_9_addr_7

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:87 %sext_ln1116_7 = sext i32 %read_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:124 %sext_ln1115_14 = sext i24 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1115_14"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:125 %r_V_29 = mul i55 %sext_ln1115_14, i55 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:127 %lhs_24 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_4, i24 0

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:128 %sext_ln703_14 = sext i55 %r_V_29

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:129 %ret_V_14 = add i56 %lhs_24, i56 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:132 %sext_ln1115_15 = sext i23 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1115_15"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:133 %r_V_31 = mul i54 %sext_ln1115_15, i54 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:135 %lhs_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_5, i24 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:136 %sext_ln703_15 = sext i54 %r_V_31

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:137 %ret_V_15 = add i56 %lhs_25, i56 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:214 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_14, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:222 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_15, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:611 %read_V_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="read_V_7"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:620 %r_V_140 = load i11 %fc_layer1_weights_V_0_addr_7

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:629 %r_V_142 = load i11 %fc_layer1_weights_V_1_addr_7

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:638 %r_V_144 = load i11 %fc_layer1_weights_V_2_addr_7

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:647 %r_V_146 = load i11 %fc_layer1_weights_V_3_addr_7

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:656 %r_V_148 = load i11 %fc_layer1_weights_V_4_addr_7

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:665 %r_V_150 = load i11 %fc_layer1_weights_V_5_addr_7

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="21" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:674 %r_V_152 = load i11 %fc_layer1_weights_V_6_addr_7

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="22" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:683 %r_V_154 = load i11 %fc_layer1_weights_V_7_addr_7

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:692 %r_V_156 = load i11 %fc_layer1_weights_V_8_addr_7

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="23" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:701 %r_V_158 = load i11 %fc_layer1_weights_V_9_addr_7

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:86 %sext_ln1116_6 = sext i32 %read_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:140 %sext_ln1115_16 = sext i21 %r_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1115_16"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:141 %r_V_33 = mul i52 %sext_ln1115_16, i52 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:143 %lhs_26 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_6, i24 0

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:144 %sext_ln703_16 = sext i52 %r_V_33

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:145 %ret_V_16 = add i56 %lhs_26, i56 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:148 %sext_ln1115_17 = sext i22 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1115_17"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:149 %r_V_35 = mul i53 %sext_ln1115_17, i53 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:151 %lhs_27 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_7, i24 0

]]></Node>
<StgValue><ssdm name="lhs_27"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:152 %sext_ln703_17 = sext i53 %r_V_35

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:153 %ret_V_17 = add i56 %lhs_27, i56 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:230 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_16, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:238 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_17, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:85 %sext_ln1116_5 = sext i32 %read_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:156 %sext_ln1115_18 = sext i20 %r_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1115_18"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:157 %r_V_37 = mul i51 %sext_ln1115_18, i51 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:159 %lhs_28 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_8, i24 0

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:160 %sext_ln703_18 = sext i51 %r_V_37

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:161 %ret_V_18 = add i56 %lhs_28, i56 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:164 %sext_ln1115_19 = sext i23 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1115_19"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:165 %r_V_39 = mul i54 %sext_ln1115_19, i54 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:167 %lhs_29 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_9, i24 0

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:168 %sext_ln703_19 = sext i54 %r_V_39

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:169 %ret_V_19 = add i56 %lhs_29, i56 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:246 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_18, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:254 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_19, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:176 %sext_ln1116_13 = sext i32 %read_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:177 %sext_ln1116_14 = sext i32 %read_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:180 %sext_ln1115_20 = sext i22 %r_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1115_20"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:181 %r_V_41 = mul i53 %sext_ln1115_20, i53 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:183 %lhs_30 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_s, i24 0

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:184 %sext_ln703_20 = sext i53 %r_V_41

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:185 %ret_V_20 = add i56 %lhs_30, i56 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:188 %sext_ln1115_21 = sext i23 %r_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1115_21"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:189 %r_V_43 = mul i54 %sext_ln1115_21, i54 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:191 %lhs_31 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_10, i24 0

]]></Node>
<StgValue><ssdm name="lhs_31"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:192 %sext_ln703_21 = sext i54 %r_V_43

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:193 %ret_V_21 = add i56 %lhs_31, i56 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:270 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_20, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:278 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_21, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:196 %sext_ln1115_22 = sext i23 %r_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1115_22"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:197 %r_V_45 = mul i54 %sext_ln1115_22, i54 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:199 %lhs_32 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_11, i24 0

]]></Node>
<StgValue><ssdm name="lhs_32"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:200 %sext_ln703_22 = sext i54 %r_V_45

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:201 %ret_V_22 = add i56 %lhs_32, i56 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:204 %sext_ln1115_23 = sext i23 %r_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1115_23"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:205 %r_V_47 = mul i54 %sext_ln1115_23, i54 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:207 %lhs_33 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_12, i24 0

]]></Node>
<StgValue><ssdm name="lhs_33"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:208 %sext_ln703_23 = sext i54 %r_V_47

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:209 %ret_V_23 = add i56 %lhs_33, i56 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:286 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_22, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:294 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_23, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:175 %sext_ln1116_12 = sext i32 %read_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:212 %sext_ln1115_24 = sext i24 %r_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1115_24"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:213 %r_V_49 = mul i55 %sext_ln1115_24, i55 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:215 %lhs_34 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_13, i24 0

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:216 %sext_ln703_24 = sext i55 %r_V_49

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:217 %ret_V_24 = add i56 %lhs_34, i56 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:220 %sext_ln1115_25 = sext i23 %r_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1115_25"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:221 %r_V_51 = mul i54 %sext_ln1115_25, i54 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:223 %lhs_35 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_14, i24 0

]]></Node>
<StgValue><ssdm name="lhs_35"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:224 %sext_ln703_25 = sext i54 %r_V_51

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:225 %ret_V_25 = add i56 %lhs_35, i56 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:302 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_24, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:310 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_25, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:174 %sext_ln1116_11 = sext i32 %read_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:228 %sext_ln1115_26 = sext i21 %r_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1115_26"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:229 %r_V_53 = mul i52 %sext_ln1115_26, i52 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:231 %lhs_36 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_15, i24 0

]]></Node>
<StgValue><ssdm name="lhs_36"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:232 %sext_ln703_26 = sext i52 %r_V_53

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:233 %ret_V_26 = add i56 %lhs_36, i56 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:236 %sext_ln1115_27 = sext i22 %r_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1115_27"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:237 %r_V_55 = mul i53 %sext_ln1115_27, i53 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:239 %lhs_37 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_16, i24 0

]]></Node>
<StgValue><ssdm name="lhs_37"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:240 %sext_ln703_27 = sext i53 %r_V_55

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:241 %ret_V_27 = add i56 %lhs_37, i56 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:318 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_26, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:326 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_27, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:173 %sext_ln1116_10 = sext i32 %read_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:244 %sext_ln1115_28 = sext i20 %r_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1115_28"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:245 %r_V_57 = mul i51 %sext_ln1115_28, i51 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:247 %lhs_38 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_17, i24 0

]]></Node>
<StgValue><ssdm name="lhs_38"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:248 %sext_ln703_28 = sext i51 %r_V_57

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:249 %ret_V_28 = add i56 %lhs_38, i56 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:252 %sext_ln1115_29 = sext i23 %r_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1115_29"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:253 %r_V_59 = mul i54 %sext_ln1115_29, i54 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:255 %lhs_39 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_18, i24 0

]]></Node>
<StgValue><ssdm name="lhs_39"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:256 %sext_ln703_29 = sext i54 %r_V_59

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:257 %ret_V_29 = add i56 %lhs_39, i56 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:334 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_28, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:342 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_29, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:264 %sext_ln1116_18 = sext i32 %read_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:265 %sext_ln1116_19 = sext i32 %read_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:268 %sext_ln1115_30 = sext i22 %r_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1115_30"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:269 %r_V_61 = mul i53 %sext_ln1115_30, i53 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:271 %lhs_40 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_19, i24 0

]]></Node>
<StgValue><ssdm name="lhs_40"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:272 %sext_ln703_30 = sext i53 %r_V_61

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:273 %ret_V_30 = add i56 %lhs_40, i56 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:276 %sext_ln1115_31 = sext i23 %r_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1115_31"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:277 %r_V_63 = mul i54 %sext_ln1115_31, i54 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:279 %lhs_41 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_20, i24 0

]]></Node>
<StgValue><ssdm name="lhs_41"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:280 %sext_ln703_31 = sext i54 %r_V_63

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:281 %ret_V_31 = add i56 %lhs_41, i56 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:359 %tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_30, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:367 %tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_31, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="596" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:284 %sext_ln1115_32 = sext i23 %r_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1115_32"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:285 %r_V_65 = mul i54 %sext_ln1115_32, i54 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:287 %lhs_42 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_21, i24 0

]]></Node>
<StgValue><ssdm name="lhs_42"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:288 %sext_ln703_32 = sext i54 %r_V_65

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:289 %ret_V_32 = add i56 %lhs_42, i56 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:292 %sext_ln1115_33 = sext i23 %r_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1115_33"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:293 %r_V_67 = mul i54 %sext_ln1115_33, i54 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:295 %lhs_43 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_22, i24 0

]]></Node>
<StgValue><ssdm name="lhs_43"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:296 %sext_ln703_33 = sext i54 %r_V_67

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:297 %ret_V_33 = add i56 %lhs_43, i56 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:375 %tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_32, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:383 %tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_33, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:263 %sext_ln1116_17 = sext i32 %read_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:300 %sext_ln1115_34 = sext i24 %r_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1115_34"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:301 %r_V_69 = mul i55 %sext_ln1115_34, i55 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:303 %lhs_44 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_23, i24 0

]]></Node>
<StgValue><ssdm name="lhs_44"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:304 %sext_ln703_34 = sext i55 %r_V_69

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:305 %ret_V_34 = add i56 %lhs_44, i56 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:308 %sext_ln1115_35 = sext i23 %r_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1115_35"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:309 %r_V_71 = mul i54 %sext_ln1115_35, i54 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:311 %lhs_45 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_24, i24 0

]]></Node>
<StgValue><ssdm name="lhs_45"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:312 %sext_ln703_35 = sext i54 %r_V_71

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:313 %ret_V_35 = add i56 %lhs_45, i56 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:391 %tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_34, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:399 %tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_35, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:262 %sext_ln1116_16 = sext i32 %read_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:316 %sext_ln1115_36 = sext i21 %r_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1115_36"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:317 %r_V_73 = mul i52 %sext_ln1115_36, i52 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:319 %lhs_46 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_25, i24 0

]]></Node>
<StgValue><ssdm name="lhs_46"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:320 %sext_ln703_36 = sext i52 %r_V_73

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:321 %ret_V_36 = add i56 %lhs_46, i56 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:324 %sext_ln1115_37 = sext i22 %r_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1115_37"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:325 %r_V_75 = mul i53 %sext_ln1115_37, i53 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:327 %lhs_47 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_26, i24 0

]]></Node>
<StgValue><ssdm name="lhs_47"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:328 %sext_ln703_37 = sext i53 %r_V_75

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:329 %ret_V_37 = add i56 %lhs_47, i56 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:407 %tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_36, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:415 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_37, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:261 %sext_ln1116_15 = sext i32 %read_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:332 %sext_ln1115_38 = sext i20 %r_V_76

]]></Node>
<StgValue><ssdm name="sext_ln1115_38"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:333 %r_V_77 = mul i51 %sext_ln1115_38, i51 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:335 %lhs_48 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_27, i24 0

]]></Node>
<StgValue><ssdm name="lhs_48"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:336 %sext_ln703_38 = sext i51 %r_V_77

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:337 %ret_V_38 = add i56 %lhs_48, i56 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:340 %sext_ln1115_39 = sext i23 %r_V_78

]]></Node>
<StgValue><ssdm name="sext_ln1115_39"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:341 %r_V_79 = mul i54 %sext_ln1115_39, i54 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:343 %lhs_49 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_28, i24 0

]]></Node>
<StgValue><ssdm name="lhs_49"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:344 %sext_ln703_39 = sext i54 %r_V_79

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:345 %ret_V_39 = add i56 %lhs_49, i56 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:423 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_38, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:431 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_39, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="647" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:353 %sext_ln1116_23 = sext i32 %read_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:354 %sext_ln1116_24 = sext i32 %read_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:357 %sext_ln1115_40 = sext i22 %r_V_80

]]></Node>
<StgValue><ssdm name="sext_ln1115_40"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:358 %r_V_81 = mul i53 %sext_ln1115_40, i53 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:360 %lhs_50 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_29, i24 0

]]></Node>
<StgValue><ssdm name="lhs_50"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:361 %sext_ln703_40 = sext i53 %r_V_81

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:362 %ret_V_40 = add i56 %lhs_50, i56 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:365 %sext_ln1115_41 = sext i23 %r_V_82

]]></Node>
<StgValue><ssdm name="sext_ln1115_41"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:366 %r_V_83 = mul i54 %sext_ln1115_41, i54 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:368 %lhs_51 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_30, i24 0

]]></Node>
<StgValue><ssdm name="lhs_51"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:369 %sext_ln703_41 = sext i54 %r_V_83

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:370 %ret_V_41 = add i56 %lhs_51, i56 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:447 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_40, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:455 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_41, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:373 %sext_ln1115_42 = sext i23 %r_V_84

]]></Node>
<StgValue><ssdm name="sext_ln1115_42"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:374 %r_V_85 = mul i54 %sext_ln1115_42, i54 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:376 %lhs_52 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_31, i24 0

]]></Node>
<StgValue><ssdm name="lhs_52"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:377 %sext_ln703_42 = sext i54 %r_V_85

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:378 %ret_V_42 = add i56 %lhs_52, i56 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:381 %sext_ln1115_43 = sext i23 %r_V_86

]]></Node>
<StgValue><ssdm name="sext_ln1115_43"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:382 %r_V_87 = mul i54 %sext_ln1115_43, i54 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:384 %lhs_53 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_32, i24 0

]]></Node>
<StgValue><ssdm name="lhs_53"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:385 %sext_ln703_43 = sext i54 %r_V_87

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:386 %ret_V_43 = add i56 %lhs_53, i56 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:463 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_42, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:471 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_43, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="673" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:352 %sext_ln1116_22 = sext i32 %read_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:389 %sext_ln1115_44 = sext i24 %r_V_88

]]></Node>
<StgValue><ssdm name="sext_ln1115_44"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:390 %r_V_89 = mul i55 %sext_ln1115_44, i55 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:392 %lhs_54 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_33, i24 0

]]></Node>
<StgValue><ssdm name="lhs_54"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:393 %sext_ln703_44 = sext i55 %r_V_89

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:394 %ret_V_44 = add i56 %lhs_54, i56 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:397 %sext_ln1115_45 = sext i23 %r_V_90

]]></Node>
<StgValue><ssdm name="sext_ln1115_45"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:398 %r_V_91 = mul i54 %sext_ln1115_45, i54 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:400 %lhs_55 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_34, i24 0

]]></Node>
<StgValue><ssdm name="lhs_55"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:401 %sext_ln703_45 = sext i54 %r_V_91

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:402 %ret_V_45 = add i56 %lhs_55, i56 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:479 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_44, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:487 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_45, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:351 %sext_ln1116_21 = sext i32 %read_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:405 %sext_ln1115_46 = sext i21 %r_V_92

]]></Node>
<StgValue><ssdm name="sext_ln1115_46"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:406 %r_V_93 = mul i52 %sext_ln1115_46, i52 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:408 %lhs_56 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_35, i24 0

]]></Node>
<StgValue><ssdm name="lhs_56"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:409 %sext_ln703_46 = sext i52 %r_V_93

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:410 %ret_V_46 = add i56 %lhs_56, i56 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:413 %sext_ln1115_47 = sext i22 %r_V_94

]]></Node>
<StgValue><ssdm name="sext_ln1115_47"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:414 %r_V_95 = mul i53 %sext_ln1115_47, i53 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:416 %lhs_57 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_36, i24 0

]]></Node>
<StgValue><ssdm name="lhs_57"/></StgValue>
</operation>

<operation id="695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:417 %sext_ln703_47 = sext i53 %r_V_95

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:418 %ret_V_47 = add i56 %lhs_57, i56 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="697" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:495 %tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_46, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:503 %tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_47, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:350 %sext_ln1116_20 = sext i32 %read_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:421 %sext_ln1115_48 = sext i20 %r_V_96

]]></Node>
<StgValue><ssdm name="sext_ln1115_48"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:422 %r_V_97 = mul i51 %sext_ln1115_48, i51 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:424 %lhs_58 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_37, i24 0

]]></Node>
<StgValue><ssdm name="lhs_58"/></StgValue>
</operation>

<operation id="703" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:425 %sext_ln703_48 = sext i51 %r_V_97

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="704" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:426 %ret_V_48 = add i56 %lhs_58, i56 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:429 %sext_ln1115_49 = sext i23 %r_V_98

]]></Node>
<StgValue><ssdm name="sext_ln1115_49"/></StgValue>
</operation>

<operation id="706" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:430 %r_V_99 = mul i54 %sext_ln1115_49, i54 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="707" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:432 %lhs_59 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_38, i24 0

]]></Node>
<StgValue><ssdm name="lhs_59"/></StgValue>
</operation>

<operation id="708" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:433 %sext_ln703_49 = sext i54 %r_V_99

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="709" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:434 %ret_V_49 = add i56 %lhs_59, i56 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="710" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:511 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_48, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="711" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:519 %tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_49, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="712" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:441 %sext_ln1116_28 = sext i32 %read_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="713" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:442 %sext_ln1116_29 = sext i32 %read_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="714" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:445 %sext_ln1115_50 = sext i22 %r_V_100

]]></Node>
<StgValue><ssdm name="sext_ln1115_50"/></StgValue>
</operation>

<operation id="715" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:446 %r_V_101 = mul i53 %sext_ln1115_50, i53 %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:448 %lhs_60 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_39, i24 0

]]></Node>
<StgValue><ssdm name="lhs_60"/></StgValue>
</operation>

<operation id="717" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:449 %sext_ln703_50 = sext i53 %r_V_101

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="718" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:450 %ret_V_50 = add i56 %lhs_60, i56 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="719" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:453 %sext_ln1115_51 = sext i23 %r_V_102

]]></Node>
<StgValue><ssdm name="sext_ln1115_51"/></StgValue>
</operation>

<operation id="720" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:454 %r_V_103 = mul i54 %sext_ln1115_51, i54 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="721" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:456 %lhs_61 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_40, i24 0

]]></Node>
<StgValue><ssdm name="lhs_61"/></StgValue>
</operation>

<operation id="722" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:457 %sext_ln703_51 = sext i54 %r_V_103

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="723" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:458 %ret_V_51 = add i56 %lhs_61, i56 %sext_ln703_51

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="724" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:535 %tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_50, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:543 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_51, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="726" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:461 %sext_ln1115_52 = sext i23 %r_V_104

]]></Node>
<StgValue><ssdm name="sext_ln1115_52"/></StgValue>
</operation>

<operation id="727" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:462 %r_V_105 = mul i54 %sext_ln1115_52, i54 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="728" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:464 %lhs_62 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_41, i24 0

]]></Node>
<StgValue><ssdm name="lhs_62"/></StgValue>
</operation>

<operation id="729" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:465 %sext_ln703_52 = sext i54 %r_V_105

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="730" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:466 %ret_V_52 = add i56 %lhs_62, i56 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="731" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:469 %sext_ln1115_53 = sext i23 %r_V_106

]]></Node>
<StgValue><ssdm name="sext_ln1115_53"/></StgValue>
</operation>

<operation id="732" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:470 %r_V_107 = mul i54 %sext_ln1115_53, i54 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="733" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:472 %lhs_63 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_42, i24 0

]]></Node>
<StgValue><ssdm name="lhs_63"/></StgValue>
</operation>

<operation id="734" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:473 %sext_ln703_53 = sext i54 %r_V_107

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="735" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:474 %ret_V_53 = add i56 %lhs_63, i56 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="736" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:551 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_52, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="737" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:559 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_53, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="738" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:440 %sext_ln1116_27 = sext i32 %read_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="739" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:477 %sext_ln1115_54 = sext i24 %r_V_108

]]></Node>
<StgValue><ssdm name="sext_ln1115_54"/></StgValue>
</operation>

<operation id="740" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:478 %r_V_109 = mul i55 %sext_ln1115_54, i55 %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="741" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:480 %lhs_64 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_43, i24 0

]]></Node>
<StgValue><ssdm name="lhs_64"/></StgValue>
</operation>

<operation id="742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:481 %sext_ln703_54 = sext i55 %r_V_109

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:482 %ret_V_54 = add i56 %lhs_64, i56 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:485 %sext_ln1115_55 = sext i23 %r_V_110

]]></Node>
<StgValue><ssdm name="sext_ln1115_55"/></StgValue>
</operation>

<operation id="745" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:486 %r_V_111 = mul i54 %sext_ln1115_55, i54 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="746" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:488 %lhs_65 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_44, i24 0

]]></Node>
<StgValue><ssdm name="lhs_65"/></StgValue>
</operation>

<operation id="747" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:489 %sext_ln703_55 = sext i54 %r_V_111

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="748" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:490 %ret_V_55 = add i56 %lhs_65, i56 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="749" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:567 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_54, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="750" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:575 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_55, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="751" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:439 %sext_ln1116_26 = sext i32 %read_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="752" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:493 %sext_ln1115_56 = sext i21 %r_V_112

]]></Node>
<StgValue><ssdm name="sext_ln1115_56"/></StgValue>
</operation>

<operation id="753" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:494 %r_V_113 = mul i52 %sext_ln1115_56, i52 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="754" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:496 %lhs_66 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_45, i24 0

]]></Node>
<StgValue><ssdm name="lhs_66"/></StgValue>
</operation>

<operation id="755" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:497 %sext_ln703_56 = sext i52 %r_V_113

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="756" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:498 %ret_V_56 = add i56 %lhs_66, i56 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="757" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:501 %sext_ln1115_57 = sext i22 %r_V_114

]]></Node>
<StgValue><ssdm name="sext_ln1115_57"/></StgValue>
</operation>

<operation id="758" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:502 %r_V_115 = mul i53 %sext_ln1115_57, i53 %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="759" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:504 %lhs_67 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_46, i24 0

]]></Node>
<StgValue><ssdm name="lhs_67"/></StgValue>
</operation>

<operation id="760" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:505 %sext_ln703_57 = sext i53 %r_V_115

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="761" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:506 %ret_V_57 = add i56 %lhs_67, i56 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="762" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:583 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_56, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="763" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:591 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_57, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="764" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:438 %sext_ln1116_25 = sext i32 %read_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="765" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:509 %sext_ln1115_58 = sext i20 %r_V_116

]]></Node>
<StgValue><ssdm name="sext_ln1115_58"/></StgValue>
</operation>

<operation id="766" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:510 %r_V_117 = mul i51 %sext_ln1115_58, i51 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="767" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:512 %lhs_68 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_47, i24 0

]]></Node>
<StgValue><ssdm name="lhs_68"/></StgValue>
</operation>

<operation id="768" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:513 %sext_ln703_58 = sext i51 %r_V_117

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="769" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:514 %ret_V_58 = add i56 %lhs_68, i56 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="770" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:517 %sext_ln1115_59 = sext i23 %r_V_118

]]></Node>
<StgValue><ssdm name="sext_ln1115_59"/></StgValue>
</operation>

<operation id="771" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:518 %r_V_119 = mul i54 %sext_ln1115_59, i54 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="772" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:520 %lhs_69 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_48, i24 0

]]></Node>
<StgValue><ssdm name="lhs_69"/></StgValue>
</operation>

<operation id="773" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:521 %sext_ln703_59 = sext i54 %r_V_119

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="774" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:522 %ret_V_59 = add i56 %lhs_69, i56 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="775" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:599 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_58, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="776" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:607 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_59, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:529 %sext_ln1116_33 = sext i32 %read_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:530 %sext_ln1116_34 = sext i32 %read_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="779" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:533 %sext_ln1115_60 = sext i22 %r_V_120

]]></Node>
<StgValue><ssdm name="sext_ln1115_60"/></StgValue>
</operation>

<operation id="780" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:534 %r_V_121 = mul i53 %sext_ln1115_60, i53 %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="781" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:536 %lhs_70 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_49, i24 0

]]></Node>
<StgValue><ssdm name="lhs_70"/></StgValue>
</operation>

<operation id="782" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:537 %sext_ln703_60 = sext i53 %r_V_121

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="783" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:538 %ret_V_60 = add i56 %lhs_70, i56 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="784" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:541 %sext_ln1115_61 = sext i23 %r_V_122

]]></Node>
<StgValue><ssdm name="sext_ln1115_61"/></StgValue>
</operation>

<operation id="785" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:542 %r_V_123 = mul i54 %sext_ln1115_61, i54 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="786" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:544 %lhs_71 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_50, i24 0

]]></Node>
<StgValue><ssdm name="lhs_71"/></StgValue>
</operation>

<operation id="787" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:545 %sext_ln703_61 = sext i54 %r_V_123

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="788" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:546 %ret_V_61 = add i56 %lhs_71, i56 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="789" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:623 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_60, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="790" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:632 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_61, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="791" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:549 %sext_ln1115_62 = sext i23 %r_V_124

]]></Node>
<StgValue><ssdm name="sext_ln1115_62"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:550 %r_V_125 = mul i54 %sext_ln1115_62, i54 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:552 %lhs_72 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_51, i24 0

]]></Node>
<StgValue><ssdm name="lhs_72"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:553 %sext_ln703_62 = sext i54 %r_V_125

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:554 %ret_V_62 = add i56 %lhs_72, i56 %sext_ln703_62

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:557 %sext_ln1115_63 = sext i23 %r_V_126

]]></Node>
<StgValue><ssdm name="sext_ln1115_63"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:558 %r_V_127 = mul i54 %sext_ln1115_63, i54 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:560 %lhs_73 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_52, i24 0

]]></Node>
<StgValue><ssdm name="lhs_73"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:561 %sext_ln703_63 = sext i54 %r_V_127

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:562 %ret_V_63 = add i56 %lhs_73, i56 %sext_ln703_63

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:641 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_62, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:650 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_63, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="803" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:528 %sext_ln1116_32 = sext i32 %read_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="804" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:565 %sext_ln1115_64 = sext i24 %r_V_128

]]></Node>
<StgValue><ssdm name="sext_ln1115_64"/></StgValue>
</operation>

<operation id="805" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:566 %r_V_129 = mul i55 %sext_ln1115_64, i55 %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="806" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:568 %lhs_74 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_53, i24 0

]]></Node>
<StgValue><ssdm name="lhs_74"/></StgValue>
</operation>

<operation id="807" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:569 %sext_ln703_64 = sext i55 %r_V_129

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="808" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:570 %ret_V_64 = add i56 %lhs_74, i56 %sext_ln703_64

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="809" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:573 %sext_ln1115_65 = sext i23 %r_V_130

]]></Node>
<StgValue><ssdm name="sext_ln1115_65"/></StgValue>
</operation>

<operation id="810" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:574 %r_V_131 = mul i54 %sext_ln1115_65, i54 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="811" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:576 %lhs_75 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_54, i24 0

]]></Node>
<StgValue><ssdm name="lhs_75"/></StgValue>
</operation>

<operation id="812" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:577 %sext_ln703_65 = sext i54 %r_V_131

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:578 %ret_V_65 = add i56 %lhs_75, i56 %sext_ln703_65

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="814" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:659 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_64, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="815" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:668 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_65, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="816" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:527 %sext_ln1116_31 = sext i32 %read_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="817" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:581 %sext_ln1115_66 = sext i21 %r_V_132

]]></Node>
<StgValue><ssdm name="sext_ln1115_66"/></StgValue>
</operation>

<operation id="818" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:582 %r_V_133 = mul i52 %sext_ln1115_66, i52 %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:584 %lhs_76 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_55, i24 0

]]></Node>
<StgValue><ssdm name="lhs_76"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:585 %sext_ln703_66 = sext i52 %r_V_133

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:586 %ret_V_66 = add i56 %lhs_76, i56 %sext_ln703_66

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:589 %sext_ln1115_67 = sext i22 %r_V_134

]]></Node>
<StgValue><ssdm name="sext_ln1115_67"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:590 %r_V_135 = mul i53 %sext_ln1115_67, i53 %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="824" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:592 %lhs_77 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_56, i24 0

]]></Node>
<StgValue><ssdm name="lhs_77"/></StgValue>
</operation>

<operation id="825" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:593 %sext_ln703_67 = sext i53 %r_V_135

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="826" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:594 %ret_V_67 = add i56 %lhs_77, i56 %sext_ln703_67

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:677 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_66, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:686 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_67, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:526 %sext_ln1116_30 = sext i32 %read_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:597 %sext_ln1115_68 = sext i20 %r_V_136

]]></Node>
<StgValue><ssdm name="sext_ln1115_68"/></StgValue>
</operation>

<operation id="831" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:598 %r_V_137 = mul i51 %sext_ln1115_68, i51 %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="832" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:600 %lhs_78 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_57, i24 0

]]></Node>
<StgValue><ssdm name="lhs_78"/></StgValue>
</operation>

<operation id="833" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:601 %sext_ln703_68 = sext i51 %r_V_137

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="834" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:602 %ret_V_68 = add i56 %lhs_78, i56 %sext_ln703_68

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="835" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:605 %sext_ln1115_69 = sext i23 %r_V_138

]]></Node>
<StgValue><ssdm name="sext_ln1115_69"/></StgValue>
</operation>

<operation id="836" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:606 %r_V_139 = mul i54 %sext_ln1115_69, i54 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="837" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:608 %lhs_79 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_58, i24 0

]]></Node>
<StgValue><ssdm name="lhs_79"/></StgValue>
</operation>

<operation id="838" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:609 %sext_ln703_69 = sext i54 %r_V_139

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="839" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:610 %ret_V_69 = add i56 %lhs_79, i56 %sext_ln703_69

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="840" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:695 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_68, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="841" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:704 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_69, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:617 %sext_ln1116_38 = sext i32 %read_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="843" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="53" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:618 %sext_ln1116_39 = sext i32 %read_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="844" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:621 %sext_ln1115_70 = sext i22 %r_V_140

]]></Node>
<StgValue><ssdm name="sext_ln1115_70"/></StgValue>
</operation>

<operation id="845" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:622 %r_V_141 = mul i53 %sext_ln1115_70, i53 %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="846" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:624 %lhs_80 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_59, i24 0

]]></Node>
<StgValue><ssdm name="lhs_80"/></StgValue>
</operation>

<operation id="847" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:625 %sext_ln703_70 = sext i53 %r_V_141

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="848" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:626 %ret_V_70 = add i56 %lhs_80, i56 %sext_ln703_70

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="849" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:627 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_70, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="850" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:630 %sext_ln1115_71 = sext i23 %r_V_142

]]></Node>
<StgValue><ssdm name="sext_ln1115_71"/></StgValue>
</operation>

<operation id="851" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:631 %r_V_143 = mul i54 %sext_ln1115_71, i54 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="852" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:633 %lhs_81 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_60, i24 0

]]></Node>
<StgValue><ssdm name="lhs_81"/></StgValue>
</operation>

<operation id="853" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:634 %sext_ln703_71 = sext i54 %r_V_143

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="854" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:635 %ret_V_71 = add i56 %lhs_81, i56 %sext_ln703_71

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="855" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:636 %trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_71, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="856" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:639 %sext_ln1115_72 = sext i23 %r_V_144

]]></Node>
<StgValue><ssdm name="sext_ln1115_72"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:640 %r_V_145 = mul i54 %sext_ln1115_72, i54 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:642 %lhs_82 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_61, i24 0

]]></Node>
<StgValue><ssdm name="lhs_82"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:643 %sext_ln703_72 = sext i54 %r_V_145

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:644 %ret_V_72 = add i56 %lhs_82, i56 %sext_ln703_72

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:645 %trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_72, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:648 %sext_ln1115_73 = sext i23 %r_V_146

]]></Node>
<StgValue><ssdm name="sext_ln1115_73"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:649 %r_V_147 = mul i54 %sext_ln1115_73, i54 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:651 %lhs_83 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_62, i24 0

]]></Node>
<StgValue><ssdm name="lhs_83"/></StgValue>
</operation>

<operation id="865" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:652 %sext_ln703_73 = sext i54 %r_V_147

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="866" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:653 %ret_V_73 = add i56 %lhs_83, i56 %sext_ln703_73

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="867" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:654 %trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_73, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="868" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="55" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:616 %sext_ln1116_37 = sext i32 %read_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="869" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="55" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:657 %sext_ln1115_74 = sext i24 %r_V_148

]]></Node>
<StgValue><ssdm name="sext_ln1115_74"/></StgValue>
</operation>

<operation id="870" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:658 %r_V_149 = mul i55 %sext_ln1115_74, i55 %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="871" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:660 %lhs_84 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_63, i24 0

]]></Node>
<StgValue><ssdm name="lhs_84"/></StgValue>
</operation>

<operation id="872" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="56" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:661 %sext_ln703_74 = sext i55 %r_V_149

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="873" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:662 %ret_V_74 = add i56 %lhs_84, i56 %sext_ln703_74

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="874" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:663 %trunc_ln708_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_74, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="875" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:666 %sext_ln1115_75 = sext i23 %r_V_150

]]></Node>
<StgValue><ssdm name="sext_ln1115_75"/></StgValue>
</operation>

<operation id="876" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:667 %r_V_151 = mul i54 %sext_ln1115_75, i54 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="877" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:669 %lhs_85 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_64, i24 0

]]></Node>
<StgValue><ssdm name="lhs_85"/></StgValue>
</operation>

<operation id="878" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:670 %sext_ln703_75 = sext i54 %r_V_151

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="879" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:671 %ret_V_75 = add i56 %lhs_85, i56 %sext_ln703_75

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="880" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:672 %trunc_ln708_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_75, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="881" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="52" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:615 %sext_ln1116_36 = sext i32 %read_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="882" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="52" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:675 %sext_ln1115_76 = sext i21 %r_V_152

]]></Node>
<StgValue><ssdm name="sext_ln1115_76"/></StgValue>
</operation>

<operation id="883" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:676 %r_V_153 = mul i52 %sext_ln1115_76, i52 %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="884" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:678 %lhs_86 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_65, i24 0

]]></Node>
<StgValue><ssdm name="lhs_86"/></StgValue>
</operation>

<operation id="885" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="56" op_0_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:679 %sext_ln703_76 = sext i52 %r_V_153

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="886" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:680 %ret_V_76 = add i56 %lhs_86, i56 %sext_ln703_76

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="887" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:681 %trunc_ln708_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_76, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="888" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="53" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:684 %sext_ln1115_77 = sext i22 %r_V_154

]]></Node>
<StgValue><ssdm name="sext_ln1115_77"/></StgValue>
</operation>

<operation id="889" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:685 %r_V_155 = mul i53 %sext_ln1115_77, i53 %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="890" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:687 %lhs_87 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_66, i24 0

]]></Node>
<StgValue><ssdm name="lhs_87"/></StgValue>
</operation>

<operation id="891" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="56" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:688 %sext_ln703_77 = sext i53 %r_V_155

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="892" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:689 %ret_V_77 = add i56 %lhs_87, i56 %sext_ln703_77

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="893" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:690 %trunc_ln708_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_77, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="894" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="895" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="896" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:614 %sext_ln1116_35 = sext i32 %read_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="897" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="51" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:693 %sext_ln1115_78 = sext i20 %r_V_156

]]></Node>
<StgValue><ssdm name="sext_ln1115_78"/></StgValue>
</operation>

<operation id="898" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:694 %r_V_157 = mul i51 %sext_ln1115_78, i51 %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="899" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:696 %lhs_88 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_67, i24 0

]]></Node>
<StgValue><ssdm name="lhs_88"/></StgValue>
</operation>

<operation id="900" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="56" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:697 %sext_ln703_78 = sext i51 %r_V_157

]]></Node>
<StgValue><ssdm name="sext_ln703_78"/></StgValue>
</operation>

<operation id="901" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:698 %ret_V_78 = add i56 %lhs_88, i56 %sext_ln703_78

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="902" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:699 %trunc_ln708_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_78, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="903" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="54" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:702 %sext_ln1115_79 = sext i23 %r_V_158

]]></Node>
<StgValue><ssdm name="sext_ln1115_79"/></StgValue>
</operation>

<operation id="904" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:703 %r_V_159 = mul i54 %sext_ln1115_79, i54 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="905" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:705 %lhs_89 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_68, i24 0

]]></Node>
<StgValue><ssdm name="lhs_89"/></StgValue>
</operation>

<operation id="906" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="56" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:706 %sext_ln703_79 = sext i54 %r_V_159

]]></Node>
<StgValue><ssdm name="sext_ln703_79"/></StgValue>
</operation>

<operation id="907" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:707 %ret_V_79 = add i56 %lhs_89, i56 %sext_ln703_79

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="908" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:708 %trunc_ln708_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_79, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="909" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:709 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="910" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0 %store_ln727 = store i32 %lhs, i4 %output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="911" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1 %store_ln727 = store i32 %lhs_2, i4 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="912" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2 %store_ln727 = store i32 %lhs_4, i4 %output_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="913" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3 %store_ln727 = store i32 %lhs_6, i4 %output_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="914" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4 %store_ln727 = store i32 %lhs_8, i4 %output_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="915" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5 %store_ln727 = store i32 %lhs_10, i4 %output_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="916" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6 %store_ln727 = store i32 %lhs_12, i4 %output_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="917" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7 %store_ln727 = store i32 %lhs_14, i4 %output_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="918" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8 %store_ln727 = store i32 %lhs_16, i4 %output_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="919" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9 %store_ln727 = store i32 %lhs_18, i4 %output_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="920" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln35 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="921" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %i_1 = phi i4 0, void, i4 %add_ln35, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="922" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %add_ln35 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="923" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="924" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %icmp_ln35 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="925" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="926" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %br_ln35 = br i1 %icmp_ln35, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="927" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:0 %i_1_cast = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="928" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:2 %output_V_addr_11 = getelementptr i32 %output_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_11"/></StgValue>
</operation>

<operation id="929" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %output_V_load_10 = load i4 %output_V_addr_11

]]></Node>
<StgValue><ssdm name="output_V_load_10"/></StgValue>
</operation>

<operation id="930" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="4" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %fc_layer1_bias_V_addr = getelementptr i23 %fc_layer1_bias_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_V_addr"/></StgValue>
</operation>

<operation id="931" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="23" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %fc_layer1_bias_V_load = load i4 %fc_layer1_bias_V_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_V_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="932" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:1 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="933" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %output_V_load_10 = load i4 %output_V_addr_11

]]></Node>
<StgValue><ssdm name="output_V_load_10"/></StgValue>
</operation>

<operation id="934" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="23" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %fc_layer1_bias_V_load = load i4 %fc_layer1_bias_V_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_V_load"/></StgValue>
</operation>

<operation id="935" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sext_ln703_80 = sext i23 %fc_layer1_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="936" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="31" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:7 %trunc_ln703 = trunc i32 %output_V_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="937" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="31" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %sext_ln703_81 = sext i23 %fc_layer1_bias_V_load

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="938" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %a_V = add i32 %sext_ln703_80, i32 %output_V_load_10

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="939" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:10 %add_ln32 = add i31 %sext_ln703_81, i31 %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="940" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %icmp_ln1494 = icmp_sgt  i32 %a_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="941" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:12 %select_ln34 = select i1 %icmp_ln1494, i31 %add_ln32, i31 0

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="942" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:13 %zext_ln174 = zext i31 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="943" st_id="56" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:14 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="944" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:15 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="945" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0">
<![CDATA[
:0 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
