{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 23:07:13 2022 " "Info: Processing started: Tue Jun 28 23:07:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourRegister -c FourRegister --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FourRegister -c FourRegister --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fourregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourRegister " "Info: Found entity 1: FourRegister" {  } { { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourRegister " "Info: Elaborating entity \"FourRegister\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch_reg8bit.tdf 1 1 " "Warning: Using design file lpm_latch_reg8bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch_reg8bit " "Info: Found entity 1: lpm_latch_reg8bit" {  } { { "lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch_reg8bit lpm_latch_reg8bit:inst " "Info: Elaborating entity \"lpm_latch_reg8bit\" for hierarchy \"lpm_latch_reg8bit:inst\"" {  } { { "FourRegister.bdf" "inst" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 144 320 480 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch_reg8bit.tdf" "lpm_latch_component" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch_reg8bit.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/lpm_latch_reg8bit.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 23:07:14 2022 " "Info: Processing ended: Tue Jun 28 23:07:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
