// Seed: 462929221
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_4;
  assign id_1 = 1;
  assign id_2 = id_2 * id_4 - id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6
);
  wire id_8;
  wire id_9;
  always @(posedge id_2) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
