{
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 146.765,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 27,
	"finish__design__instance__area__class:timing_repair_buffer": 1120.49,
	"finish__design__instance__count__class:inverter": 33,
	"finish__design__instance__area__class:inverter": 570.125,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 28.224,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 2116.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 172,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6858.43,
	"finish__design__instance__count": 265,
	"finish__design__instance__area": 10959.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.17113,
	"finish__clock__skew__setup": 0.00937628,
	"finish__clock__skew__hold": 0.00937628,
	"finish__timing__drv__max_slew_limit": 0.772527,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.978196,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00366573,
	"finish__power__switching__total": 0.00125328,
	"finish__power__leakage__total": 1.13991e-07,
	"finish__power__total": 0.00491913,
	"finish__design__io": 28,
	"finish__design__die__area": 49401.7,
	"finish__design__core__area": 46586.5,
	"finish__design__instance__count": 393,
	"finish__design__instance__area": 11681.9,
	"finish__design__instance__count__stdcell": 393,
	"finish__design__instance__area__stdcell": 11681.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.250757,
	"finish__design__instance__utilization__stdcell": 0.250757,
	"finish__design__rows": 42,
	"finish__design__rows:GF018hv5v_green_sc9": 42,
	"finish__design__sites": 16506,
	"finish__design__sites:GF018hv5v_green_sc9": 16506,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}