S. M. Alam, S. P. R. E. Jones, and A. Jain. 2009. Wafer level 3-d ics process technology. In Proceedings of the Quality of Electronic Design Conference (ISQED'09). IEEE, 569--575.
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]
Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international Design Automation Conference, p.612-616, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165066]
Huang, D.-K. 2010. A TSV-number-constrained bus system synthesizer for platform-based 3D IC design. M.S. Thesis, National Tsing Hua University, Hsinchu, Taiwan.
C.-M. Hung and Y.-L. Lin. 2010. Three-dimensional integrated circuits implementation of multiple applications emphasising manufacture reuse. IET Comput. Digital Tech. 5, 3, 179--185.
IBM. 2000. GSRC IBM benchmark. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/BST/.
ISPD. 2009. ISPD 2009 clock network synthesis contest benchmark. http://ispd.cc/contests/09/ispd09cts.html.
Tak-Yung Kim , Taewhan Kim, Clock tree embedding for 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Tak-Yung Kim , Taewhan Kim, Clock tree synthesis with pre-bond testability for 3D stacked IC designs, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837456]
Y.-L. Lin. 2009. Chipsburger: From IP/design reuse for SOCS to manufacture reuse for 3D ICS. In Proceedings of the System Design for 3D Silicon Integration Workshop (D43D). LETI.
Jacob Minz , Xin Zhao , Sung Kyu Lim, Buffered clock tree synthesis for 3D ICs under thermal variations, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
NGSPICE. 2011. NGSPICE. http://ngspice.sourceforge.net/.
PTM. 2011. Predictive technology model. http://ptm.asu.edu/.
RMST. 2003. RMST-pack. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/RSMT/.
C. S. Tan, R. J. Gutmann, and L. R. Reif. 2008. Wafer Level 3D-ICs Process Technology. Springer.
Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.497-502, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217577]
Xin Zhao , D. L. Lewis , H. -H.S. Lee , Sung Kyu Lim, Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.732-745, May 2011[doi>10.1109/TCAD.2010.2098130]
X. Zhao, J. Minz, and S. K. Lim. 2011b. Low-power and reliable clock network design for through silicon via based 3D IC. IEEE Trans. Components, Packag. Manufact. Technol. 1, 2, 732--745.
