ARM GAS  /tmp/ccqUQCQT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccqUQCQT.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  42:Core/Src/gpio.c ****         * the Code Generation settings)
  43:Core/Src/gpio.c **** */
  44:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  45:Core/Src/gpio.c **** {
  29              		.loc 1 45 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 47 3 view .LVU1
  44              		.loc 1 47 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 50 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 50 3 view .LVU4
  54 0010 0094     		str	r4, [sp]
  55              		.loc 1 50 3 view .LVU5
  56 0012 344B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00402 		orr	r2, r2, #4
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 50 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00402 		and	r2, r2, #4
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 50 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
ARM GAS  /tmp/ccqUQCQT.s 			page 3


  66              	.LBE2:
  67              		.loc 1 50 3 view .LVU8
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 51 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 51 3 view .LVU10
  71 0026 0194     		str	r4, [sp, #4]
  72              		.loc 1 51 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F08002 		orr	r2, r2, #128
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 51 3 view .LVU12
  77 0030 1A6B     		ldr	r2, [r3, #48]
  78 0032 02F08002 		and	r2, r2, #128
  79 0036 0192     		str	r2, [sp, #4]
  80              		.loc 1 51 3 view .LVU13
  81 0038 019A     		ldr	r2, [sp, #4]
  82              	.LBE3:
  83              		.loc 1 51 3 view .LVU14
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 52 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 52 3 view .LVU16
  87 003a 0294     		str	r4, [sp, #8]
  88              		.loc 1 52 3 view .LVU17
  89 003c 1A6B     		ldr	r2, [r3, #48]
  90 003e 42F00102 		orr	r2, r2, #1
  91 0042 1A63     		str	r2, [r3, #48]
  92              		.loc 1 52 3 view .LVU18
  93 0044 1A6B     		ldr	r2, [r3, #48]
  94 0046 02F00102 		and	r2, r2, #1
  95 004a 0292     		str	r2, [sp, #8]
  96              		.loc 1 52 3 view .LVU19
  97 004c 029A     		ldr	r2, [sp, #8]
  98              	.LBE4:
  99              		.loc 1 52 3 view .LVU20
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 100              		.loc 1 53 3 view .LVU21
 101              	.LBB5:
 102              		.loc 1 53 3 view .LVU22
 103 004e 0394     		str	r4, [sp, #12]
 104              		.loc 1 53 3 view .LVU23
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00202 		orr	r2, r2, #2
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 53 3 view .LVU24
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00202 		and	r2, r2, #2
 111 005e 0392     		str	r2, [sp, #12]
 112              		.loc 1 53 3 view .LVU25
 113 0060 039A     		ldr	r2, [sp, #12]
 114              	.LBE5:
 115              		.loc 1 53 3 view .LVU26
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 116              		.loc 1 54 3 view .LVU27
 117              	.LBB6:
 118              		.loc 1 54 3 view .LVU28
ARM GAS  /tmp/ccqUQCQT.s 			page 4


 119 0062 0494     		str	r4, [sp, #16]
 120              		.loc 1 54 3 view .LVU29
 121 0064 1A6B     		ldr	r2, [r3, #48]
 122 0066 42F00802 		orr	r2, r2, #8
 123 006a 1A63     		str	r2, [r3, #48]
 124              		.loc 1 54 3 view .LVU30
 125 006c 1B6B     		ldr	r3, [r3, #48]
 126 006e 03F00803 		and	r3, r3, #8
 127 0072 0493     		str	r3, [sp, #16]
 128              		.loc 1 54 3 view .LVU31
 129 0074 049B     		ldr	r3, [sp, #16]
 130              	.LBE6:
 131              		.loc 1 54 3 view .LVU32
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 132              		.loc 1 57 3 view .LVU33
 133 0076 1C4E     		ldr	r6, .L3+4
 134 0078 2246     		mov	r2, r4
 135 007a 2021     		movs	r1, #32
 136 007c 3046     		mov	r0, r6
 137 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 138              	.LVL0:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC0 PC3 PC4
  60:Core/Src/gpio.c ****                            PC5 PC6 PC7 PC8
  61:Core/Src/gpio.c ****                            PC9 PC10 PC11 PC12 */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4
 139              		.loc 1 62 3 view .LVU34
 140              		.loc 1 62 23 is_stmt 0 view .LVU35
 141 0082 43F6F973 		movw	r3, #16377
 142 0086 0593     		str	r3, [sp, #20]
  63:Core/Src/gpio.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
  64:Core/Src/gpio.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 143              		.loc 1 65 3 is_stmt 1 view .LVU36
 144              		.loc 1 65 24 is_stmt 0 view .LVU37
 145 0088 0325     		movs	r5, #3
 146 008a 0695     		str	r5, [sp, #24]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 66 3 is_stmt 1 view .LVU38
 148              		.loc 1 66 24 is_stmt 0 view .LVU39
 149 008c 0794     		str	r4, [sp, #28]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 150              		.loc 1 67 3 is_stmt 1 view .LVU40
 151 008e 05A9     		add	r1, sp, #20
 152 0090 1648     		ldr	r0, .L3+8
 153 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL1:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA4 PA6
  70:Core/Src/gpio.c ****                            PA7 PA8 PA9 PA10
  71:Core/Src/gpio.c ****                            PA11 PA12 PA15 */
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 155              		.loc 1 72 3 view .LVU41
 156              		.loc 1 72 23 is_stmt 0 view .LVU42
 157 0096 49F6D373 		movw	r3, #40915
ARM GAS  /tmp/ccqUQCQT.s 			page 5


 158 009a 0593     		str	r3, [sp, #20]
  73:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
  74:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 159              		.loc 1 75 3 is_stmt 1 view .LVU43
 160              		.loc 1 75 24 is_stmt 0 view .LVU44
 161 009c 0695     		str	r5, [sp, #24]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 76 3 is_stmt 1 view .LVU45
 163              		.loc 1 76 24 is_stmt 0 view .LVU46
 164 009e 0794     		str	r4, [sp, #28]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165              		.loc 1 77 3 is_stmt 1 view .LVU47
 166 00a0 05A9     		add	r1, sp, #20
 167 00a2 3046     		mov	r0, r6
 168 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL2:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 170              		.loc 1 80 3 view .LVU48
 171              		.loc 1 80 23 is_stmt 0 view .LVU49
 172 00a8 2023     		movs	r3, #32
 173 00aa 0593     		str	r3, [sp, #20]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 174              		.loc 1 81 3 is_stmt 1 view .LVU50
 175              		.loc 1 81 24 is_stmt 0 view .LVU51
 176 00ac 0123     		movs	r3, #1
 177 00ae 0693     		str	r3, [sp, #24]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 82 3 is_stmt 1 view .LVU52
 179              		.loc 1 82 24 is_stmt 0 view .LVU53
 180 00b0 0794     		str	r4, [sp, #28]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181              		.loc 1 83 3 is_stmt 1 view .LVU54
 182              		.loc 1 83 25 is_stmt 0 view .LVU55
 183 00b2 0894     		str	r4, [sp, #32]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 184              		.loc 1 84 3 is_stmt 1 view .LVU56
 185 00b4 05A9     		add	r1, sp, #20
 186 00b6 3046     		mov	r0, r6
 187 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL3:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB12
  87:Core/Src/gpio.c ****                            PB13 PB14 PB15 PB3
  88:Core/Src/gpio.c ****                            PB4 PB5 PB6 PB7
  89:Core/Src/gpio.c ****                            PB8 PB9 */
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 189              		.loc 1 90 3 view .LVU57
 190              		.loc 1 90 23 is_stmt 0 view .LVU58
 191 00bc 4FF2FF33 		movw	r3, #62463
 192 00c0 0593     		str	r3, [sp, #20]
  91:Core/Src/gpio.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
  92:Core/Src/gpio.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
  93:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_9;
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /tmp/ccqUQCQT.s 			page 6


 193              		.loc 1 94 3 is_stmt 1 view .LVU59
 194              		.loc 1 94 24 is_stmt 0 view .LVU60
 195 00c2 0695     		str	r5, [sp, #24]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 95 3 is_stmt 1 view .LVU61
 197              		.loc 1 95 24 is_stmt 0 view .LVU62
 198 00c4 0794     		str	r4, [sp, #28]
  96:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 199              		.loc 1 96 3 is_stmt 1 view .LVU63
 200 00c6 05A9     		add	r1, sp, #20
 201 00c8 0948     		ldr	r0, .L3+12
 202 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL4:
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c ****   /*Configure GPIO pin : PD2 */
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 204              		.loc 1 99 3 view .LVU64
 205              		.loc 1 99 23 is_stmt 0 view .LVU65
 206 00ce 0423     		movs	r3, #4
 207 00d0 0593     		str	r3, [sp, #20]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 208              		.loc 1 100 3 is_stmt 1 view .LVU66
 209              		.loc 1 100 24 is_stmt 0 view .LVU67
 210 00d2 0695     		str	r5, [sp, #24]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 101 3 is_stmt 1 view .LVU68
 212              		.loc 1 101 24 is_stmt 0 view .LVU69
 213 00d4 0794     		str	r4, [sp, #28]
 102:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 214              		.loc 1 102 3 is_stmt 1 view .LVU70
 215 00d6 05A9     		add	r1, sp, #20
 216 00d8 0648     		ldr	r0, .L3+16
 217 00da FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL5:
 103:Core/Src/gpio.c **** 
 104:Core/Src/gpio.c **** }
 219              		.loc 1 104 1 is_stmt 0 view .LVU71
 220 00de 0AB0     		add	sp, sp, #40
 221              	.LCFI2:
 222              		.cfi_def_cfa_offset 16
 223              		@ sp needed
 224 00e0 70BD     		pop	{r4, r5, r6, pc}
 225              	.L4:
 226 00e2 00BF     		.align	2
 227              	.L3:
 228 00e4 00380240 		.word	1073887232
 229 00e8 00000240 		.word	1073872896
 230 00ec 00080240 		.word	1073874944
 231 00f0 00040240 		.word	1073873920
 232 00f4 000C0240 		.word	1073875968
 233              		.cfi_endproc
 234              	.LFE130:
 236              		.text
 237              	.Letext0:
 238              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 239              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 240              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccqUQCQT.s 			page 7


ARM GAS  /tmp/ccqUQCQT.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccqUQCQT.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccqUQCQT.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccqUQCQT.s:228    .text.MX_GPIO_Init:00000000000000e4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
