/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *  Copyright (c) 2006-2014 by Vctr Informatik GmbH.                                             All rights reserved.
 *
 *                This software is copyright protected and proprietary to Vctr Informatik GmbH.
 *                Vctr Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vctr Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  Rte_HwAgArbn.h
 *     SW-C Type:  HwAgArbn
 *  Generated at:  Thu Aug 13 12:42:09 2015
 *
 *     Generator:  MICROSAR RTE Generator Version 4.3.0
 *                 RTE Core Version 1.3.0
 *       License:  Unlimited license CBD1400351 (THE ECU PRODUCT "STEERING SYSTEMS", THE ECU SUPPLIER "NXTR", THE VEHICLE MANUFACTURER "GENERAL MOTORS CORPORATION") for Nxtr Automotive Corporation
 *
 *   Description:  Application header file for SW-C <HwAgArbn> (Contract Phase)
 *********************************************************************************************************************/

/* double include prevention */
#ifndef _RTE_HWAGARBN_H
# define _RTE_HWAGARBN_H

# ifdef RTE_APPLICATION_HEADER_FILE
#  error Multiple application header files included.
# endif
# define RTE_APPLICATION_HEADER_FILE
# define RTE_PTR2ARRAYBASETYPE_PASSING

# ifdef __cplusplus
extern "C"
{
# endif /* __cplusplus */

/* include files */

# include "Rte_HwAgArbn_Type.h"
# include "Rte_DataHandleType.h"


/**********************************************************************************************************************
 * Component Data Structures and Port Data Structures
 *********************************************************************************************************************/

struct Rte_CDS_HwAgArbn
{
  /* PIM Handles section */
  P2VAR(uint8, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_HwAgARollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(uint8, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_HwAgAStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(uint8, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_HwAgBRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(uint8, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_HwAgBStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(float32, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_HwAgPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(boolean, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_dHwAgArbnAgAAvl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(boolean, TYPEDEF, RTE_VAR_DEFAULT_RTE_PIM_GROUP) Pim_dHwAgArbnAgBAvl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONSTP2CONST(struct Rte_CDS_HwAgArbn, RTE_CONST, RTE_CONST) Rte_Inst_HwAgArbn; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef P2CONST(struct Rte_CDS_HwAgArbn, TYPEDEF, RTE_CONST) Rte_Instance;


/**********************************************************************************************************************
 * Init Values for unqueued S/R communication (primitive types only)
 *********************************************************************************************************************/

# define Rte_InitValue_HwAg_Val (0.0F)
# define Rte_InitValue_HwAgA_Val (0.0F)
# define Rte_InitValue_HwAgAQlfr_Val (0U)
# define Rte_InitValue_HwAgARollgCntr_Val (0U)
# define Rte_InitValue_HwAgB_Val (0.0F)
# define Rte_InitValue_HwAgBQlfr_Val (0U)
# define Rte_InitValue_HwAgBRollgCntr_Val (0U)
# define Rte_InitValue_HwAgCorrlnSt_Val (3U)


# define RTE_START_SEC_CODE
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

/**********************************************************************************************************************
 * API prototypes
 *********************************************************************************************************************/
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgA_Val(P2VAR(float32, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgAQlfr_Val(P2VAR(SigQlfr1, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgARollgCntr_Val(P2VAR(uint8, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgB_Val(P2VAR(float32, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgBQlfr_Val(P2VAR(SigQlfr1, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgBRollgCntr_Val(P2VAR(uint8, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_HwAgArbn_HwAgCorrlnSt_Val(P2VAR(uint8, AUTOMATIC, RTE_HWAGARBN_APPL_VAR) data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_HwAgArbn_HwAg_Val(float32 data); /* PRQA S 0850 */ /* MD_MSR_19.8 */
FUNC(uint8, RTE_CODE) Rte_Prm_HwAgArbn_HwAgArbnHwAgMaxStall_Val(void); /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CODE
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */



/**********************************************************************************************************************
 * Rte_Read_<p>_<d> (explicit S/R communication with isQueued = false)
 *********************************************************************************************************************/
# define Rte_Read_HwAgA_Val Rte_Read_HwAgArbn_HwAgA_Val
# define Rte_Read_HwAgAQlfr_Val Rte_Read_HwAgArbn_HwAgAQlfr_Val
# define Rte_Read_HwAgARollgCntr_Val Rte_Read_HwAgArbn_HwAgARollgCntr_Val
# define Rte_Read_HwAgB_Val Rte_Read_HwAgArbn_HwAgB_Val
# define Rte_Read_HwAgBQlfr_Val Rte_Read_HwAgArbn_HwAgBQlfr_Val
# define Rte_Read_HwAgBRollgCntr_Val Rte_Read_HwAgArbn_HwAgBRollgCntr_Val
# define Rte_Read_HwAgCorrlnSt_Val Rte_Read_HwAgArbn_HwAgCorrlnSt_Val


/**********************************************************************************************************************
 * Rte_Write_<p>_<d> (explicit S/R communication with isQueued = false)
 *********************************************************************************************************************/
# define Rte_Write_HwAg_Val Rte_Write_HwAgArbn_HwAg_Val


/**********************************************************************************************************************
 * Rte_Prm (Calibration component calibration parameters)
 *********************************************************************************************************************/

# define Rte_Prm_HwAgArbnHwAgMaxStall_Val Rte_Prm_HwAgArbn_HwAgArbnHwAgMaxStall_Val

/**********************************************************************************************************************
 * Per-Instance Memory User Types
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Rte_Pim (Per-Instance Memory)
 *********************************************************************************************************************/

# define Rte_Pim_HwAgPrev() (Rte_Inst_HwAgArbn->Pim_HwAgPrev) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_HwAgARollgCntrPrev() (Rte_Inst_HwAgArbn->Pim_HwAgARollgCntrPrev) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_HwAgAStallCntrPrev() (Rte_Inst_HwAgArbn->Pim_HwAgAStallCntrPrev) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_HwAgBRollgCntrPrev() (Rte_Inst_HwAgArbn->Pim_HwAgBRollgCntrPrev) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_HwAgBStallCntrPrev() (Rte_Inst_HwAgArbn->Pim_HwAgBStallCntrPrev) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_dHwAgArbnAgAAvl() (Rte_Inst_HwAgArbn->Pim_dHwAgArbnAgAAvl) /* PRQA S 3453 */ /* MD_MSR_19.7 */

# define Rte_Pim_dHwAgArbnAgBAvl() (Rte_Inst_HwAgArbn->Pim_dHwAgArbnAgBAvl) /* PRQA S 3453 */ /* MD_MSR_19.7 */




/**********************************************************************************************************************
 *
 * APIs which are accessible from all runnable entities of the SW-C
 *
 **********************************************************************************************************************
 * Per-Instance Memory:
 * ====================
 *   float32 *Rte_Pim_HwAgPrev(void)
 *   uint8 *Rte_Pim_HwAgARollgCntrPrev(void)
 *   uint8 *Rte_Pim_HwAgAStallCntrPrev(void)
 *   uint8 *Rte_Pim_HwAgBRollgCntrPrev(void)
 *   uint8 *Rte_Pim_HwAgBStallCntrPrev(void)
 *   boolean *Rte_Pim_dHwAgArbnAgAAvl(void)
 *   boolean *Rte_Pim_dHwAgArbnAgBAvl(void)
 *
 * Calibration Parameters:
 * =======================
 *   Calibration Component Calibration Parameters:
 *   ---------------------------------------------
 *   uint8 Rte_Prm_HwAgArbnHwAgMaxStall_Val(void)
 *
 *********************************************************************************************************************/


# define HwAgArbn_START_SEC_CODE
# include "HwAgArbn_MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


/**********************************************************************************************************************
 *
 * Runnable Entity Name: HwAgArbnPer1
 *
 *---------------------------------------------------------------------------------------------------------------------
 *
 * Executed if at least one of the following trigger conditions occurred:
 *   - triggered on TimingEvent every 4ms
 *
 **********************************************************************************************************************
 *
 * Input Interfaces:
 * =================
 *   Explicit S/R API:
 *   -----------------
 *   Std_ReturnType Rte_Read_HwAgA_Val(float32 *data)
 *   Std_ReturnType Rte_Read_HwAgAQlfr_Val(SigQlfr1 *data)
 *   Std_ReturnType Rte_Read_HwAgARollgCntr_Val(uint8 *data)
 *   Std_ReturnType Rte_Read_HwAgB_Val(float32 *data)
 *   Std_ReturnType Rte_Read_HwAgBQlfr_Val(SigQlfr1 *data)
 *   Std_ReturnType Rte_Read_HwAgBRollgCntr_Val(uint8 *data)
 *   Std_ReturnType Rte_Read_HwAgCorrlnSt_Val(uint8 *data)
 *
 * Output Interfaces:
 * ==================
 *   Explicit S/R API:
 *   -----------------
 *   Std_ReturnType Rte_Write_HwAg_Val(float32 data)
 *
 *********************************************************************************************************************/

# define RTE_RUNNABLE_HwAgArbnPer1 HwAgArbnPer1
FUNC(void, HwAgArbn_CODE) HwAgArbnPer1(void); /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define HwAgArbn_STOP_SEC_CODE
# include "HwAgArbn_MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef __cplusplus
} /* extern "C" */
# endif /* __cplusplus */

/* begin Fileversion check */
# ifndef SKIP_MAGIC_NUMBER
#  ifdef RTE_MAGIC_NUMBER
#   if RTE_MAGIC_NUMBER != 1439489281
#    error "The magic number of the generated file <C:/Component/ES238A_HwAgArbn_Impl/tools/contract/Rte_HwAgArbn.h> is different. Please check time and date of the generated RTE files!"
#   endif
#  else
#   define RTE_MAGIC_NUMBER 1439489281
#  endif  /* RTE_MAGIC_NUMBER */
# endif  /* SKIP_MAGIC_NUMBER */
/* end Fileversion check */

#endif /* _RTE_HWAGARBN_H */
