--JB12_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

JB12_sload_path[7]_lut_out = JB12_sload_path[7] $ JB12L51;
JB12_sload_path[7] = DFFE(JB12_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12_cout is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB12_cout = CARRY(!JB12L51 # !JB12_sload_path[7]);


--JB12_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

JB12_sload_path[6]_lut_out = JB12_sload_path[6] $ !JB12L31;
JB12_sload_path[6] = DFFE(JB12_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

JB12L51 = CARRY(JB12_sload_path[6] & !JB12L31);


--JB12_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

JB12_sload_path[5]_lut_out = JB12_sload_path[5] $ JB12L11;
JB12_sload_path[5] = DFFE(JB12_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

JB12L31 = CARRY(!JB12L11 # !JB12_sload_path[5]);


--JB12_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

JB12_sload_path[4]_lut_out = JB12_sload_path[4] $ !JB12L9;
JB12_sload_path[4] = DFFE(JB12_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB12L11 = CARRY(JB12_sload_path[4] & !JB12L9);


--JB12_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB12_sload_path[3]_lut_out = JB12_sload_path[3] $ JB12L7;
JB12_sload_path[3] = DFFE(JB12_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB12L9 = CARRY(!JB12L7 # !JB12_sload_path[3]);


--JB12_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB12_sload_path[2]_lut_out = JB12_sload_path[2] $ !JB12L5;
JB12_sload_path[2] = DFFE(JB12_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB12L7 = CARRY(JB12_sload_path[2] & !JB12L5);


--JB12_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB12_sload_path[1]_lut_out = JB12_sload_path[1] $ JB12L3;
JB12_sload_path[1] = DFFE(JB12_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB12L5 = CARRY(!JB12L3 # !JB12_sload_path[1]);


--JB12_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB12_sload_path[0]_lut_out = !JB12_sload_path[0];
JB12_sload_path[0] = DFFE(JB12_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , !JB12L81);

--JB12L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB12L3 = CARRY(JB12_sload_path[0]);


--JB22_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

JB22_sload_path[14]_lut_out = JB22_sload_path[14] $ !JB22L92;
JB22_sload_path[14]_reg_input = !NC32_aeb_out & JB22_sload_path[14]_lut_out;
JB22_sload_path[14] = DFFE(JB22_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );


--JB22_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB22_sload_path[13]_lut_out = JB22_sload_path[13] $ JB22L72;
JB22_sload_path[13]_reg_input = !NC32_aeb_out & JB22_sload_path[13]_lut_out;
JB22_sload_path[13] = DFFE(JB22_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB22L92 = CARRY(!JB22L72 # !JB22_sload_path[13]);


--JB22_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB22_sload_path[12]_lut_out = JB22_sload_path[12] $ !JB22L52;
JB22_sload_path[12]_reg_input = !NC32_aeb_out & JB22_sload_path[12]_lut_out;
JB22_sload_path[12] = DFFE(JB22_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB22L72 = CARRY(JB22_sload_path[12] & !JB22L52);


--JB22_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB22_sload_path[11]_lut_out = JB22_sload_path[11] $ JB22L32;
JB22_sload_path[11]_reg_input = !NC32_aeb_out & JB22_sload_path[11]_lut_out;
JB22_sload_path[11] = DFFE(JB22_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB22L52 = CARRY(!JB22L32 # !JB22_sload_path[11]);


--JB22_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB22_sload_path[10]_lut_out = JB22_sload_path[10] $ !JB22L12;
JB22_sload_path[10]_reg_input = !NC32_aeb_out & JB22_sload_path[10]_lut_out;
JB22_sload_path[10] = DFFE(JB22_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB22L32 = CARRY(JB22_sload_path[10] & !JB22L12);


--JB22_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB22_sload_path[9]_lut_out = JB22_sload_path[9] $ JB22L91;
JB22_sload_path[9]_reg_input = !NC32_aeb_out & JB22_sload_path[9]_lut_out;
JB22_sload_path[9] = DFFE(JB22_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB22L12 = CARRY(!JB22L91 # !JB22_sload_path[9]);


--JB22_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB22_sload_path[8]_lut_out = JB22_sload_path[8] $ !JB22L71;
JB22_sload_path[8]_reg_input = !NC32_aeb_out & JB22_sload_path[8]_lut_out;
JB22_sload_path[8] = DFFE(JB22_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB22L91 = CARRY(JB22_sload_path[8] & !JB22L71);


--JB22_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB22_sload_path[7]_lut_out = JB22_sload_path[7] $ JB22L51;
JB22_sload_path[7]_reg_input = !NC32_aeb_out & JB22_sload_path[7]_lut_out;
JB22_sload_path[7] = DFFE(JB22_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB22L71 = CARRY(!JB22L51 # !JB22_sload_path[7]);


--JB22_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB22_sload_path[6]_lut_out = JB22_sload_path[6] $ !JB22L31;
JB22_sload_path[6]_reg_input = !NC32_aeb_out & JB22_sload_path[6]_lut_out;
JB22_sload_path[6] = DFFE(JB22_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB22L51 = CARRY(JB22_sload_path[6] & !JB22L31);


--JB22_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB22_sload_path[5]_lut_out = JB22_sload_path[5] $ JB22L11;
JB22_sload_path[5]_reg_input = !NC32_aeb_out & JB22_sload_path[5]_lut_out;
JB22_sload_path[5] = DFFE(JB22_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB22L31 = CARRY(!JB22L11 # !JB22_sload_path[5]);


--JB22_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB22_sload_path[4]_lut_out = JB22_sload_path[4] $ !JB22L9;
JB22_sload_path[4]_reg_input = !NC32_aeb_out & JB22_sload_path[4]_lut_out;
JB22_sload_path[4] = DFFE(JB22_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB22L11 = CARRY(JB22_sload_path[4] & !JB22L9);


--JB22_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB22_sload_path[3]_lut_out = JB22_sload_path[3] $ JB22L7;
JB22_sload_path[3]_reg_input = !NC32_aeb_out & JB22_sload_path[3]_lut_out;
JB22_sload_path[3] = DFFE(JB22_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB22L9 = CARRY(!JB22L7 # !JB22_sload_path[3]);


--JB22_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB22_sload_path[2]_lut_out = JB22_sload_path[2] $ !JB22L5;
JB22_sload_path[2]_reg_input = !NC32_aeb_out & JB22_sload_path[2]_lut_out;
JB22_sload_path[2] = DFFE(JB22_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB22L7 = CARRY(JB22_sload_path[2] & !JB22L5);


--JB22_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB22_sload_path[1]_lut_out = JB22_sload_path[1] $ JB22L3;
JB22_sload_path[1]_reg_input = !NC32_aeb_out & JB22_sload_path[1]_lut_out;
JB22_sload_path[1] = DFFE(JB22_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB22L5 = CARRY(!JB22L3 # !JB22_sload_path[1]);


--JB22_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB22_sload_path[0]_lut_out = !JB22_sload_path[0];
JB22_sload_path[0]_reg_input = !NC32_aeb_out & JB22_sload_path[0]_lut_out;
JB22_sload_path[0] = DFFE(JB22_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB22L3 = CARRY(JB22_sload_path[0]);


--JB5_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

JB5_sload_path[15]_lut_out = JB5_sload_path[15] $ JB5L13;
JB5_sload_path[15] = DFFE(JB5_sload_path[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB5_cout = CARRY(!JB5L13 # !JB5_sload_path[15]);


--JB5_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

JB5_sload_path[14]_lut_out = JB5_sload_path[14] $ !JB5L92;
JB5_sload_path[14] = DFFE(JB5_sload_path[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

JB5L13 = CARRY(JB5_sload_path[14] & !JB5L92);


--JB5_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

JB5_sload_path[13]_lut_out = JB5_sload_path[13] $ JB5L72;
JB5_sload_path[13] = DFFE(JB5_sload_path[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

JB5L92 = CARRY(!JB5L72 # !JB5_sload_path[13]);


--JB5_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

JB5_sload_path[12]_lut_out = JB5_sload_path[12] $ !JB5L52;
JB5_sload_path[12] = DFFE(JB5_sload_path[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

JB5L72 = CARRY(JB5_sload_path[12] & !JB5L52);


--JB5_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

JB5_sload_path[11]_lut_out = JB5_sload_path[11] $ JB5L32;
JB5_sload_path[11] = DFFE(JB5_sload_path[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

JB5L52 = CARRY(!JB5L32 # !JB5_sload_path[11]);


--JB5_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

JB5_sload_path[10]_lut_out = JB5_sload_path[10] $ !JB5L12;
JB5_sload_path[10] = DFFE(JB5_sload_path[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

JB5L32 = CARRY(JB5_sload_path[10] & !JB5L12);


--JB5_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

JB5_sload_path[9]_lut_out = JB5_sload_path[9] $ JB5L91;
JB5_sload_path[9] = DFFE(JB5_sload_path[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

JB5L12 = CARRY(!JB5L91 # !JB5_sload_path[9]);


--JB5_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

JB5_sload_path[8]_lut_out = JB5_sload_path[8] $ !JB5L71;
JB5_sload_path[8] = DFFE(JB5_sload_path[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

JB5L91 = CARRY(JB5_sload_path[8] & !JB5L71);


--JB5_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

JB5_sload_path[7]_lut_out = JB5_sload_path[7] $ JB5L51;
JB5_sload_path[7] = DFFE(JB5_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

JB5L71 = CARRY(!JB5L51 # !JB5_sload_path[7]);


--JB5_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

JB5_sload_path[6]_lut_out = JB5_sload_path[6] $ !JB5L31;
JB5_sload_path[6] = DFFE(JB5_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

JB5L51 = CARRY(JB5_sload_path[6] & !JB5L31);


--JB5_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

JB5_sload_path[5]_lut_out = JB5_sload_path[5] $ JB5L11;
JB5_sload_path[5] = DFFE(JB5_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

JB5L31 = CARRY(!JB5L11 # !JB5_sload_path[5]);


--JB5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

JB5_sload_path[4]_lut_out = JB5_sload_path[4] $ !JB5L9;
JB5_sload_path[4] = DFFE(JB5_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB5L11 = CARRY(JB5_sload_path[4] & !JB5L9);


--JB5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB5_sload_path[3]_lut_out = JB5_sload_path[3] $ JB5L7;
JB5_sload_path[3] = DFFE(JB5_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB5L9 = CARRY(!JB5L7 # !JB5_sload_path[3]);


--JB5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB5_sload_path[2]_lut_out = JB5_sload_path[2] $ !JB5L5;
JB5_sload_path[2] = DFFE(JB5_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB5L7 = CARRY(JB5_sload_path[2] & !JB5L5);


--JB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB5_sload_path[1]_lut_out = JB5_sload_path[1] $ JB5L3;
JB5_sload_path[1] = DFFE(JB5_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB5L5 = CARRY(!JB5L3 # !JB5_sload_path[1]);


--JB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB5_sload_path[0]_lut_out = !JB5_sload_path[0];
JB5_sload_path[0] = DFFE(JB5_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB5L3 = CARRY(JB5_sload_path[0]);


--JB7_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB7_sload_path[0]_lut_out = !JB7_sload_path[0];
JB7_sload_path[0] = DFFE(JB7_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

JB7_the_carries[1] = CARRY(LB1L3 $ !JB7_sload_path[0]);


--JB7_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

JB7_pre_out[1]_lut_out = JB7_pre_out[1] $ JB7_the_carries[1];
JB7_pre_out[1] = DFFE(JB7_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

JB7_the_carries[2] = CARRY(JB7_pre_out[1] $ LB1L3 # !JB7_the_carries[1]);


--JB7_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

JB7_pre_out[2]_lut_out = JB7_pre_out[2] $ !JB7_the_carries[2];
JB7_pre_out[2] = DFFE(JB7_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

JB7_the_carries[3] = CARRY(!JB7_the_carries[2] & (JB7_pre_out[2] $ !LB1L3));


--JB7_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

JB7_pre_out[3]_lut_out = JB7_pre_out[3] $ JB7_the_carries[3];
JB7_pre_out[3] = DFFE(JB7_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

JB7_the_carries[4] = CARRY(JB7_pre_out[3] $ LB1L3 # !JB7_the_carries[3]);


--JB7_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

JB7_pre_out[4]_lut_out = JB7_pre_out[4] $ !JB7_the_carries[4];
JB7_pre_out[4] = DFFE(JB7_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

JB7_the_carries[5] = CARRY(!JB7_the_carries[4] & (JB7_pre_out[4] $ !LB1L3));


--JB7_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

JB7_pre_out[5]_lut_out = JB7_pre_out[5] $ JB7_the_carries[5];
JB7_pre_out[5] = DFFE(JB7_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

JB7_the_carries[6] = CARRY(JB7_pre_out[5] $ LB1L3 # !JB7_the_carries[5]);


--JB7_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

JB7_pre_out[6]_lut_out = JB7_pre_out[6] $ !JB7_the_carries[6];
JB7_pre_out[6] = DFFE(JB7_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

JB7_the_carries[7] = CARRY(!JB7_the_carries[6] & (JB7_pre_out[6] $ !LB1L3));


--JB7_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

JB7_pre_out[7]_lut_out = JB7_pre_out[7] $ JB7_the_carries[7];
JB7_pre_out[7] = DFFE(JB7_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

JB7_the_carries[8] = CARRY(JB7_pre_out[7] $ LB1L3 # !JB7_the_carries[7]);


--JB7_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

JB7_pre_out[8]_lut_out = JB7_pre_out[8] $ !JB7_the_carries[8];
JB7_pre_out[8] = DFFE(JB7_pre_out[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

JB7_the_carries[9] = CARRY(!JB7_the_carries[8] & (JB7_pre_out[8] $ !LB1L3));


--JB7_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

JB7_pre_out[9]_lut_out = JB7_pre_out[9] $ JB7_the_carries[9];
JB7_pre_out[9] = DFFE(JB7_pre_out[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

JB7_the_carries[10] = CARRY(JB7_pre_out[9] $ LB1L3 # !JB7_the_carries[9]);


--JB7_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

JB7_pre_out[10]_lut_out = JB7_pre_out[10] $ !JB7_the_carries[10];
JB7_pre_out[10] = DFFE(JB7_pre_out[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

JB7_the_carries[11] = CARRY(!JB7_the_carries[10] & (JB7_pre_out[10] $ !LB1L3));


--JB7_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

JB7_pre_out[11]_lut_out = JB7_pre_out[11] $ JB7_the_carries[11];
JB7_pre_out[11] = DFFE(JB7_pre_out[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

JB7_the_carries[12] = CARRY(JB7_pre_out[11] $ LB1L3 # !JB7_the_carries[11]);


--JB7_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

JB7_pre_out[12]_lut_out = JB7_pre_out[12] $ !JB7_the_carries[12];
JB7_pre_out[12] = DFFE(JB7_pre_out[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

JB7_the_carries[13] = CARRY(!JB7_the_carries[12] & (JB7_pre_out[12] $ !LB1L3));


--JB7_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

JB7_pre_out[13]_lut_out = JB7_pre_out[13] $ JB7_the_carries[13];
JB7_pre_out[13] = DFFE(JB7_pre_out[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

JB7_the_carries[14] = CARRY(JB7_pre_out[13] $ LB1L3 # !JB7_the_carries[13]);


--JB7_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

JB7_pre_out[14]_lut_out = JB7_pre_out[14] $ !JB7_the_carries[14];
JB7_pre_out[14] = DFFE(JB7_pre_out[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

JB7_the_carries[15] = CARRY(!JB7_the_carries[14] & (JB7_pre_out[14] $ !LB1L3));


--JB7_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

JB7_pre_out[15]_lut_out = JB7_pre_out[15] $ JB7_the_carries[15];
JB7_pre_out[15] = DFFE(JB7_pre_out[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);


--JB8_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

JB8_q[15]_lut_out = JB8_q[15] $ JB8L13;
JB8_q[15]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[15]) # (!WB1_CRC_ERR & JB8_q[15]_lut_out);
JB8_q[15] = DFFE(JB8_q[15]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);


--JB8_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

JB8_q[14]_lut_out = JB8_q[14] $ !JB8L92;
JB8_q[14]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[14]) # (!WB1_CRC_ERR & JB8_q[14]_lut_out);
JB8_q[14] = DFFE(JB8_q[14]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB8L13 = CARRY(JB8_q[14] & !JB8L92);


--JB8_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

JB8_q[13]_lut_out = JB8_q[13] $ JB8L72;
JB8_q[13]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[13]) # (!WB1_CRC_ERR & JB8_q[13]_lut_out);
JB8_q[13] = DFFE(JB8_q[13]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB8L92 = CARRY(!JB8L72 # !JB8_q[13]);


--JB8_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

JB8_q[12]_lut_out = JB8_q[12] $ !JB8L52;
JB8_q[12]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[12]) # (!WB1_CRC_ERR & JB8_q[12]_lut_out);
JB8_q[12] = DFFE(JB8_q[12]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB8L72 = CARRY(JB8_q[12] & !JB8L52);


--JB8_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

JB8_q[11]_lut_out = JB8_q[11] $ JB8L32;
JB8_q[11]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[11]) # (!WB1_CRC_ERR & JB8_q[11]_lut_out);
JB8_q[11] = DFFE(JB8_q[11]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB8L52 = CARRY(!JB8L32 # !JB8_q[11]);


--JB8_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

JB8_q[10]_lut_out = JB8_q[10] $ !JB8L12;
JB8_q[10]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[10]) # (!WB1_CRC_ERR & JB8_q[10]_lut_out);
JB8_q[10] = DFFE(JB8_q[10]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB8L32 = CARRY(JB8_q[10] & !JB8L12);


--JB8_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

JB8_q[9]_lut_out = JB8_q[9] $ JB8L91;
JB8_q[9]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[9]) # (!WB1_CRC_ERR & JB8_q[9]_lut_out);
JB8_q[9] = DFFE(JB8_q[9]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB8L12 = CARRY(!JB8L91 # !JB8_q[9]);


--JB8_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

JB8_q[8]_lut_out = JB8_q[8] $ !JB8L71;
JB8_q[8]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[8]) # (!WB1_CRC_ERR & JB8_q[8]_lut_out);
JB8_q[8] = DFFE(JB8_q[8]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB8L91 = CARRY(JB8_q[8] & !JB8L71);


--JB8_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

JB8_q[7]_lut_out = JB8_q[7] $ JB8L51;
JB8_q[7]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[7]) # (!WB1_CRC_ERR & JB8_q[7]_lut_out);
JB8_q[7] = DFFE(JB8_q[7]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB8L71 = CARRY(!JB8L51 # !JB8_q[7]);


--JB8_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

JB8_q[6]_lut_out = JB8_q[6] $ !JB8L31;
JB8_q[6]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[6]) # (!WB1_CRC_ERR & JB8_q[6]_lut_out);
JB8_q[6] = DFFE(JB8_q[6]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB8L51 = CARRY(JB8_q[6] & !JB8L31);


--JB8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

JB8_q[5]_lut_out = JB8_q[5] $ JB8L11;
JB8_q[5]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[5]) # (!WB1_CRC_ERR & JB8_q[5]_lut_out);
JB8_q[5] = DFFE(JB8_q[5]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB8L31 = CARRY(!JB8L11 # !JB8_q[5]);


--JB8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

JB8_q[4]_lut_out = JB8_q[4] $ !JB8L9;
JB8_q[4]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[4]) # (!WB1_CRC_ERR & JB8_q[4]_lut_out);
JB8_q[4] = DFFE(JB8_q[4]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB8L11 = CARRY(JB8_q[4] & !JB8L9);


--JB8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

JB8_q[3]_lut_out = JB8_q[3] $ JB8L7;
JB8_q[3]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[3]) # (!WB1_CRC_ERR & JB8_q[3]_lut_out);
JB8_q[3] = DFFE(JB8_q[3]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB8L9 = CARRY(!JB8L7 # !JB8_q[3]);


--JB8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

JB8_q[2]_lut_out = JB8_q[2] $ !JB8L5;
JB8_q[2]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[2]) # (!WB1_CRC_ERR & JB8_q[2]_lut_out);
JB8_q[2] = DFFE(JB8_q[2]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB8L7 = CARRY(JB8_q[2] & !JB8L5);


--JB8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

JB8_q[1]_lut_out = JB8_q[1] $ JB8L3;
JB8_q[1]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[1]) # (!WB1_CRC_ERR & JB8_q[1]_lut_out);
JB8_q[1] = DFFE(JB8_q[1]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB8L5 = CARRY(!JB8L3 # !JB8_q[1]);


--JB8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

JB8_q[0]_lut_out = !JB8_q[0];
JB8_q[0]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[0]) # (!WB1_CRC_ERR & JB8_q[0]_lut_out);
JB8_q[0] = DFFE(JB8_q[0]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB8L3 = CARRY(JB8_q[0]);


--JB21_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

JB21_sload_path[5]_lut_out = JB21_sload_path[5] $ (PD1_valid_wreq & JB21L11);
JB21_sload_path[5] = DFFE(JB21_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB21_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

JB21_sload_path[4]_lut_out = JB21_sload_path[4] $ (PD1_valid_wreq & !JB21L9);
JB21_sload_path[4] = DFFE(JB21_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB21L11 = CARRY(JB21_sload_path[4] & !JB21L9);


--JB21_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB21_sload_path[3]_lut_out = JB21_sload_path[3] $ (PD1_valid_wreq & JB21L7);
JB21_sload_path[3] = DFFE(JB21_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB21L9 = CARRY(!JB21L7 # !JB21_sload_path[3]);


--JB21_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB21_sload_path[2]_lut_out = JB21_sload_path[2] $ (PD1_valid_wreq & !JB21L5);
JB21_sload_path[2] = DFFE(JB21_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB21L7 = CARRY(JB21_sload_path[2] & !JB21L5);


--JB21_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB21_sload_path[1]_lut_out = JB21_sload_path[1] $ (PD1_valid_wreq & JB21L3);
JB21_sload_path[1] = DFFE(JB21_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB21L5 = CARRY(!JB21L3 # !JB21_sload_path[1]);


--JB21_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB21_sload_path[0]_lut_out = PD1_valid_wreq $ JB21_sload_path[0];
JB21_sload_path[0] = DFFE(JB21_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB21L3 = CARRY(JB21_sload_path[0]);


--JB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

JB11_sload_path[4]_lut_out = JB11_sload_path[4] $ (PD1L1 & !JB11L9);
JB11_sload_path[4] = DFFE(JB11_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB11_sload_path[3]_lut_out = JB11_sload_path[3] $ (PD1L1 & JB11L7);
JB11_sload_path[3] = DFFE(JB11_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB11L9 = CARRY(!JB11L7 # !JB11_sload_path[3]);


--JB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB11_sload_path[2]_lut_out = JB11_sload_path[2] $ (PD1L1 & !JB11L5);
JB11_sload_path[2] = DFFE(JB11_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB11L7 = CARRY(JB11_sload_path[2] & !JB11L5);


--JB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB11_sload_path[1]_lut_out = JB11_sload_path[1] $ (PD1L1 & JB11L3);
JB11_sload_path[1] = DFFE(JB11_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB11L5 = CARRY(!JB11L3 # !JB11_sload_path[1]);


--JB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB11_sload_path[0]_lut_out = PD1L1 $ JB11_sload_path[0];
JB11_sload_path[0] = DFFE(JB11_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB11L3 = CARRY(JB11_sload_path[0]);


--JB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB01_sload_path[0]_lut_out = !JB01_sload_path[0];
JB01_sload_path[0]_sload_eqn = (QD1L1 & JB01_sload_path[0]) # (!QD1L1 & JB01_sload_path[0]_lut_out);
JB01_sload_path[0] = DFFE(JB01_sload_path[0]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

JB01_the_carries[1] = CARRY(PD1_valid_wreq $ !JB01_sload_path[0]);


--JB01_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

JB01_pre_out[1]_lut_out = JB01_pre_out[1] $ JB01_the_carries[1];
JB01_pre_out[1]_sload_eqn = (QD1L1 & JB01_pre_out[1]) # (!QD1L1 & JB01_pre_out[1]_lut_out);
JB01_pre_out[1] = DFFE(JB01_pre_out[1]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

JB01_the_carries[2] = CARRY(JB01_pre_out[1] $ PD1_valid_wreq # !JB01_the_carries[1]);


--JB01_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

JB01_pre_out[2]_lut_out = JB01_pre_out[2] $ !JB01_the_carries[2];
JB01_pre_out[2]_sload_eqn = (QD1L1 & JB01_pre_out[2]) # (!QD1L1 & JB01_pre_out[2]_lut_out);
JB01_pre_out[2] = DFFE(JB01_pre_out[2]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

JB01_the_carries[3] = CARRY(!JB01_the_carries[2] & (JB01_pre_out[2] $ !PD1_valid_wreq));


--JB01_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

JB01_pre_out[3]_lut_out = JB01_pre_out[3] $ JB01_the_carries[3];
JB01_pre_out[3]_sload_eqn = (QD1L1 & JB01_pre_out[3]) # (!QD1L1 & JB01_pre_out[3]_lut_out);
JB01_pre_out[3] = DFFE(JB01_pre_out[3]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

JB01_the_carries[4] = CARRY(JB01_pre_out[3] $ PD1_valid_wreq # !JB01_the_carries[3]);


--JB01_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

JB01_pre_out[4]_lut_out = JB01_pre_out[4] $ !JB01_the_carries[4];
JB01_pre_out[4]_sload_eqn = (QD1L1 & JB01_pre_out[4]) # (!QD1L1 & JB01_pre_out[4]_lut_out);
JB01_pre_out[4] = DFFE(JB01_pre_out[4]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

JB01_the_carries[5] = CARRY(!JB01_the_carries[4] & (JB01_pre_out[4] $ !PD1_valid_wreq));


--JB01_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

JB01_pre_out[5]_lut_out = JB01_pre_out[5] $ JB01_the_carries[5];
JB01_pre_out[5]_sload_eqn = (QD1L1 & JB01_pre_out[5]) # (!QD1L1 & JB01_pre_out[5]_lut_out);
JB01_pre_out[5] = DFFE(JB01_pre_out[5]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB9_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

JB9_q[5]_lut_out = JB9_q[5] $ JB9L11;
JB9_q[5]_sload_eqn = (HD1L02Q & VCC) # (!HD1L02Q & JB9_q[5]_lut_out);
JB9_q[5] = DFFE(JB9_q[5]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

JB9_cout = CARRY(JB9_q[5] # !JB9L11);


--JB9_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

JB9_q[4]_lut_out = JB9_q[4] $ !JB9L9;
JB9_q[4]_sload_eqn = (HD1L02Q & VCC) # (!HD1L02Q & JB9_q[4]_lut_out);
JB9_q[4] = DFFE(JB9_q[4]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB9L11 = CARRY(!JB9_q[4] & !JB9L9);


--JB9_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

JB9_q[3]_lut_out = JB9_q[3] $ JB9L7;
JB9_q[3]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[3]_lut_out);
JB9_q[3] = DFFE(JB9_q[3]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB9L9 = CARRY(JB9_q[3] # !JB9L7);


--JB9_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

JB9_q[2]_lut_out = JB9_q[2] $ !JB9L5;
JB9_q[2]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[2]_lut_out);
JB9_q[2] = DFFE(JB9_q[2]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB9L7 = CARRY(!JB9_q[2] & !JB9L5);


--JB9_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

JB9_q[1]_lut_out = JB9_q[1] $ JB9L3;
JB9_q[1]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[1]_lut_out);
JB9_q[1] = DFFE(JB9_q[1]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB9L5 = CARRY(JB9_q[1] # !JB9L3);


--JB9_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

JB9_q[0]_lut_out = !JB9_q[0];
JB9_q[0]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[0]_lut_out);
JB9_q[0] = DFFE(JB9_q[0]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB9L3 = CARRY(!JB9_q[0]);


--JB6_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB6_sload_path[1]_lut_out = JB6_sload_path[1] $ JB6L3;
JB6_sload_path[1] = DFFE(JB6_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );

--JB6_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB6_cout = CARRY(!JB6L3 # !JB6_sload_path[1]);


--JB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB6_sload_path[0]_lut_out = !JB6_sload_path[0];
JB6_sload_path[0] = DFFE(JB6_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );

--JB6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB6L3 = CARRY(JB6_sload_path[0]);


--JB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

JB4_sload_path[3]_lut_out = JB4_sload_path[3] $ JB4L7;
JB4_sload_path[3] = DFFE(JB4_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), RC1L42Q, , );


--JB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB4_sload_path[2]_lut_out = JB4_sload_path[2] $ !JB4L5;
JB4_sload_path[2] = DFFE(JB4_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), RC1L42Q, , );

--JB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB4L7 = CARRY(JB4_sload_path[2] & !JB4L5);


--JB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB4_sload_path[1]_lut_out = JB4_sload_path[1] $ JB4L3;
JB4_sload_path[1] = DFFE(JB4_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), RC1L42Q, , );

--JB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB4L5 = CARRY(!JB4L3 # !JB4_sload_path[1]);


--JB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB4_sload_path[0]_lut_out = !JB4_sload_path[0];
JB4_sload_path[0] = DFFE(JB4_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), RC1L42Q, , );

--JB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB4L3 = CARRY(JB4_sload_path[0]);


--JB2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB2_sload_path[4]_lut_out = JB2_sload_path[4] $ !JB2L9;
JB2_sload_path[4]_reg_input = !NC5_aeb_out & JB2_sload_path[4]_lut_out;
JB2_sload_path[4] = DFFE(JB2_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB2L11 = CARRY(JB2_sload_path[4] & !JB2L9);


--JB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB2_sload_path[3]_lut_out = JB2_sload_path[3] $ JB2L7;
JB2_sload_path[3]_reg_input = !NC5_aeb_out & JB2_sload_path[3]_lut_out;
JB2_sload_path[3] = DFFE(JB2_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB2L9 = CARRY(!JB2L7 # !JB2_sload_path[3]);


--JB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB2_sload_path[2]_lut_out = JB2_sload_path[2] $ !JB2L5;
JB2_sload_path[2]_reg_input = !NC5_aeb_out & JB2_sload_path[2]_lut_out;
JB2_sload_path[2] = DFFE(JB2_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB2L7 = CARRY(JB2_sload_path[2] & !JB2L5);


--JB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB2_sload_path[1]_lut_out = JB2_sload_path[1] $ JB2L3;
JB2_sload_path[1]_reg_input = !NC5_aeb_out & JB2_sload_path[1]_lut_out;
JB2_sload_path[1] = DFFE(JB2_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB2L5 = CARRY(!JB2L3 # !JB2_sload_path[1]);


--JB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB2_sload_path[0]_lut_out = !JB2_sload_path[0];
JB2_sload_path[0]_reg_input = !NC5_aeb_out & JB2_sload_path[0]_lut_out;
JB2_sload_path[0] = DFFE(JB2_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB2L3 = CARRY(JB2_sload_path[0]);


--JB2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

JB2L12 = NC5_aeb_out # JB2L11;

--JB2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB2_cout = CARRY(!NC5_aeb_out & !JB2L11);


--JB3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

JB3_sload_path[3]_lut_out = JB3_sload_path[3] $ JB3L7;
JB3_sload_path[3] = DFFE(JB3_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);


--JB3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB3_sload_path[2]_lut_out = JB3_sload_path[2] $ !JB3L5;
JB3_sload_path[2] = DFFE(JB3_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB3L7 = CARRY(JB3_sload_path[2] & !JB3L5);


--JB3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB3_sload_path[1]_lut_out = JB3_sload_path[1] $ JB3L3;
JB3_sload_path[1] = DFFE(JB3_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB3L5 = CARRY(!JB3L3 # !JB3_sload_path[1]);


--JB3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB3_sload_path[0]_lut_out = !JB3_sload_path[0];
JB3_sload_path[0] = DFFE(JB3_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB3L3 = CARRY(JB3_sload_path[0]);


--JB71_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

JB71_q[15]_lut_out = JB71_q[15] $ JB71L13;
JB71_q[15] = DFFE(JB71_q[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);


--JB71_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

JB71_q[14]_lut_out = JB71_q[14] $ !JB71L92;
JB71_q[14] = DFFE(JB71_q[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

JB71L13 = CARRY(JB71_q[14] & !JB71L92);


--JB71_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

JB71_q[13]_lut_out = JB71_q[13] $ JB71L72;
JB71_q[13] = DFFE(JB71_q[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

JB71L92 = CARRY(!JB71L72 # !JB71_q[13]);


--JB71_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

JB71_q[12]_lut_out = JB71_q[12] $ !JB71L52;
JB71_q[12] = DFFE(JB71_q[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

JB71L72 = CARRY(JB71_q[12] & !JB71L52);


--JB71_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

JB71_q[11]_lut_out = JB71_q[11] $ JB71L32;
JB71_q[11] = DFFE(JB71_q[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

JB71L52 = CARRY(!JB71L32 # !JB71_q[11]);


--JB71_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

JB71_q[10]_lut_out = JB71_q[10] $ !JB71L12;
JB71_q[10] = DFFE(JB71_q[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

JB71L32 = CARRY(JB71_q[10] & !JB71L12);


--JB71_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

JB71_q[9]_lut_out = JB71_q[9] $ JB71L91;
JB71_q[9] = DFFE(JB71_q[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

JB71L12 = CARRY(!JB71L91 # !JB71_q[9]);


--JB71_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

JB71_q[8]_lut_out = JB71_q[8] $ !JB71L71;
JB71_q[8] = DFFE(JB71_q[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

JB71L91 = CARRY(JB71_q[8] & !JB71L71);


--JB71_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

JB71_q[7]_lut_out = JB71_q[7] $ JB71L51;
JB71_q[7] = DFFE(JB71_q[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

JB71L71 = CARRY(!JB71L51 # !JB71_q[7]);


--JB71_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

JB71_q[6]_lut_out = JB71_q[6] $ !JB71L31;
JB71_q[6] = DFFE(JB71_q[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

JB71L51 = CARRY(JB71_q[6] & !JB71L31);


--JB71_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

JB71_q[5]_lut_out = JB71_q[5] $ JB71L11;
JB71_q[5] = DFFE(JB71_q[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

JB71L31 = CARRY(!JB71L11 # !JB71_q[5]);


--JB71_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

JB71_q[4]_lut_out = JB71_q[4] $ !JB71L9;
JB71_q[4] = DFFE(JB71_q[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB71L11 = CARRY(JB71_q[4] & !JB71L9);


--JB71_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

JB71_q[3]_lut_out = JB71_q[3] $ JB71L7;
JB71_q[3] = DFFE(JB71_q[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB71L9 = CARRY(!JB71L7 # !JB71_q[3]);


--JB71_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

JB71_q[2]_lut_out = JB71_q[2] $ !JB71L5;
JB71_q[2] = DFFE(JB71_q[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB71L7 = CARRY(JB71_q[2] & !JB71L5);


--JB71_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

JB71_q[1]_lut_out = JB71_q[1] $ JB71L3;
JB71_q[1] = DFFE(JB71_q[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB71L5 = CARRY(!JB71L3 # !JB71_q[1]);


--JB71_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

JB71_q[0]_lut_out = !JB71_q[0];
JB71_q[0] = DFFE(JB71_q[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB71L3 = CARRY(JB71_q[0]);


--JB02_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB02_sload_path[0]_lut_out = !JB02_sload_path[0];
JB02_sload_path[0] = DFFE(JB02_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

JB02_the_carries[1] = CARRY(MB1_inst46 $ !JB02_sload_path[0]);


--JB02_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

JB02_pre_out[1]_lut_out = JB02_pre_out[1] $ JB02_the_carries[1];
JB02_pre_out[1] = DFFE(JB02_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

JB02_the_carries[2] = CARRY(JB02_pre_out[1] $ MB1_inst46 # !JB02_the_carries[1]);


--JB02_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

JB02_pre_out[2]_lut_out = JB02_pre_out[2] $ !JB02_the_carries[2];
JB02_pre_out[2] = DFFE(JB02_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

JB02_the_carries[3] = CARRY(!JB02_the_carries[2] & (JB02_pre_out[2] $ !MB1_inst46));


--JB02_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

JB02_pre_out[3]_lut_out = JB02_pre_out[3] $ JB02_the_carries[3];
JB02_pre_out[3] = DFFE(JB02_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

JB02_the_carries[4] = CARRY(JB02_pre_out[3] $ MB1_inst46 # !JB02_the_carries[3]);


--JB02_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

JB02_pre_out[4]_lut_out = JB02_pre_out[4] $ !JB02_the_carries[4];
JB02_pre_out[4] = DFFE(JB02_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

JB02_the_carries[5] = CARRY(!JB02_the_carries[4] & (JB02_pre_out[4] $ !MB1_inst46));


--JB02_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

JB02_pre_out[5]_lut_out = JB02_pre_out[5] $ JB02_the_carries[5];
JB02_pre_out[5] = DFFE(JB02_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

JB02_the_carries[6] = CARRY(JB02_pre_out[5] $ MB1_inst46 # !JB02_the_carries[5]);


--JB02_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

JB02_pre_out[6]_lut_out = JB02_pre_out[6] $ !JB02_the_carries[6];
JB02_pre_out[6] = DFFE(JB02_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

JB02_the_carries[7] = CARRY(!JB02_the_carries[6] & (JB02_pre_out[6] $ !MB1_inst46));


--JB02_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

JB02_pre_out[7]_lut_out = JB02_pre_out[7] $ JB02_the_carries[7];
JB02_pre_out[7] = DFFE(JB02_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

JB02_the_carries[8] = CARRY(JB02_pre_out[7] $ MB1_inst46 # !JB02_the_carries[7]);


--JB02_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

JB02_pre_out[8]_lut_out = JB02_pre_out[8] $ !JB02_the_carries[8];
JB02_pre_out[8] = DFFE(JB02_pre_out[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

JB02_the_carries[9] = CARRY(!JB02_the_carries[8] & (JB02_pre_out[8] $ !MB1_inst46));


--JB02_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

JB02_pre_out[9]_lut_out = JB02_pre_out[9] $ JB02_the_carries[9];
JB02_pre_out[9] = DFFE(JB02_pre_out[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

JB02_the_carries[10] = CARRY(JB02_pre_out[9] $ MB1_inst46 # !JB02_the_carries[9]);


--JB02_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

JB02_pre_out[10]_lut_out = JB02_pre_out[10] $ !JB02_the_carries[10];
JB02_pre_out[10] = DFFE(JB02_pre_out[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

JB02_the_carries[11] = CARRY(!JB02_the_carries[10] & (JB02_pre_out[10] $ !MB1_inst46));


--JB02_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

JB02_pre_out[11]_lut_out = JB02_pre_out[11] $ JB02_the_carries[11];
JB02_pre_out[11] = DFFE(JB02_pre_out[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

JB02_the_carries[12] = CARRY(JB02_pre_out[11] $ MB1_inst46 # !JB02_the_carries[11]);


--JB02_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

JB02_pre_out[12]_lut_out = JB02_pre_out[12] $ !JB02_the_carries[12];
JB02_pre_out[12] = DFFE(JB02_pre_out[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

JB02_the_carries[13] = CARRY(!JB02_the_carries[12] & (JB02_pre_out[12] $ !MB1_inst46));


--JB02_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

JB02_pre_out[13]_lut_out = JB02_pre_out[13] $ JB02_the_carries[13];
JB02_pre_out[13] = DFFE(JB02_pre_out[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

JB02_the_carries[14] = CARRY(JB02_pre_out[13] $ MB1_inst46 # !JB02_the_carries[13]);


--JB02_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

JB02_pre_out[14]_lut_out = JB02_pre_out[14] $ !JB02_the_carries[14];
JB02_pre_out[14] = DFFE(JB02_pre_out[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

JB02_the_carries[15] = CARRY(!JB02_the_carries[14] & (JB02_pre_out[14] $ !MB1_inst46));


--JB02_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

JB02_pre_out[15]_lut_out = JB02_pre_out[15] $ JB02_the_carries[15];
JB02_pre_out[15] = DFFE(JB02_pre_out[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);


--JB81_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB81_sload_path[2]_lut_out = JB81_sload_path[2] $ !JB81L5;
JB81_sload_path[2] = DFFE(JB81_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB81_cout = CARRY(JB81_sload_path[2] & !JB81L5);


--JB81_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB81_sload_path[1]_lut_out = JB81_sload_path[1] $ JB81L3;
JB81_sload_path[1] = DFFE(JB81_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB81L5 = CARRY(!JB81L3 # !JB81_sload_path[1]);


--JB81_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

JB81_sload_path[0]_lut_out = !JB81_sload_path[0];
JB81_sload_path[0] = DFFE(JB81_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

JB81L3 = CARRY(JB81_sload_path[0]);


--JB91_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB91_sload_path[2]_lut_out = JB91_sload_path[2] $ JB91L6;
JB91_sload_path[2] = DFFE(JB91_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB91_cout = CARRY(!JB91L6 # !JB91_sload_path[2]);


--JB91_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB91_sload_path[1]_lut_out = JB91_sload_path[1] $ !JB91L4;
JB91_sload_path[1] = DFFE(JB91_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB91L6 = CARRY(JB91_sload_path[1] & !JB91L4);


--JB91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

JB91_sload_path[0]_lut_out = JB91_sload_path[0] $ JB91L3;
JB91_sload_path[0] = DFFE(JB91_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

JB91L4 = CARRY(!JB91L3 # !JB91_sload_path[0]);


--JB61_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

JB61_q[0]_lut_out = !JB61_q[0];
JB61_q[0]_sload_eqn = (YD1_STF & SE1_portadataout[2]) # (!YD1_STF & JB61_q[0]_lut_out);
JB61_q[0] = DFFE(JB61_q[0]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

JB61_the_carries[1] = CARRY(YD1_PL_INC $ !JB61_q[0]);


--JB61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

JB61_pre_out[1]_lut_out = JB61_pre_out[1] $ JB61_the_carries[1];
JB61_pre_out[1]_sload_eqn = (YD1_STF & SE1_portadataout[3]) # (!YD1_STF & JB61_pre_out[1]_lut_out);
JB61_pre_out[1] = DFFE(JB61_pre_out[1]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

JB61_the_carries[2] = CARRY(JB61_pre_out[1] $ YD1_PL_INC # !JB61_the_carries[1]);


--JB61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

JB61_pre_out[2]_lut_out = JB61_pre_out[2] $ !JB61_the_carries[2];
JB61_pre_out[2]_sload_eqn = (YD1_STF & SE1_portadataout[4]) # (!YD1_STF & JB61_pre_out[2]_lut_out);
JB61_pre_out[2] = DFFE(JB61_pre_out[2]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

JB61_the_carries[3] = CARRY(!JB61_the_carries[2] & (JB61_pre_out[2] $ !YD1_PL_INC));


--JB61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

JB61_pre_out[3]_lut_out = JB61_pre_out[3] $ JB61_the_carries[3];
JB61_pre_out[3]_sload_eqn = (YD1_STF & SE1_portadataout[5]) # (!YD1_STF & JB61_pre_out[3]_lut_out);
JB61_pre_out[3] = DFFE(JB61_pre_out[3]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

JB61_the_carries[4] = CARRY(JB61_pre_out[3] $ YD1_PL_INC # !JB61_the_carries[3]);


--JB61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

JB61_pre_out[4]_lut_out = JB61_pre_out[4] $ !JB61_the_carries[4];
JB61_pre_out[4]_sload_eqn = (YD1_STF & SE1_portadataout[6]) # (!YD1_STF & JB61_pre_out[4]_lut_out);
JB61_pre_out[4] = DFFE(JB61_pre_out[4]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

JB61_the_carries[5] = CARRY(!JB61_the_carries[4] & (JB61_pre_out[4] $ !YD1_PL_INC));


--JB61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

JB61_pre_out[5]_lut_out = JB61_pre_out[5] $ JB61_the_carries[5];
JB61_pre_out[5]_sload_eqn = (YD1_STF & SE1_portadataout[7]) # (!YD1_STF & JB61_pre_out[5]_lut_out);
JB61_pre_out[5] = DFFE(JB61_pre_out[5]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

JB61_the_carries[6] = CARRY(JB61_pre_out[5] $ YD1_PL_INC # !JB61_the_carries[5]);


--JB61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

JB61_pre_out[6]_lut_out = JB61_pre_out[6] $ !JB61_the_carries[6];
JB61_pre_out[6]_sload_eqn = (YD1_STF & SE1_portadataout[8]) # (!YD1_STF & JB61_pre_out[6]_lut_out);
JB61_pre_out[6] = DFFE(JB61_pre_out[6]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

JB61_the_carries[7] = CARRY(!JB61_the_carries[6] & (JB61_pre_out[6] $ !YD1_PL_INC));


--JB61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

JB61_pre_out[7]_lut_out = JB61_pre_out[7] $ JB61_the_carries[7];
JB61_pre_out[7]_sload_eqn = (YD1_STF & SE1_portadataout[9]) # (!YD1_STF & JB61_pre_out[7]_lut_out);
JB61_pre_out[7] = DFFE(JB61_pre_out[7]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

JB61_the_carries[8] = CARRY(JB61_pre_out[7] $ YD1_PL_INC # !JB61_the_carries[7]);


--JB61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

JB61_pre_out[8]_lut_out = JB61_pre_out[8] $ !JB61_the_carries[8];
JB61_pre_out[8]_sload_eqn = (YD1_STF & SE1_portadataout[10]) # (!YD1_STF & JB61_pre_out[8]_lut_out);
JB61_pre_out[8] = DFFE(JB61_pre_out[8]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

JB61_the_carries[9] = CARRY(!JB61_the_carries[8] & (JB61_pre_out[8] $ !YD1_PL_INC));


--JB61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is counter

JB61_pre_out[9]_lut_out = JB61_pre_out[9] $ JB61_the_carries[9];
JB61_pre_out[9]_sload_eqn = (YD1_STF & SE1_portadataout[11]) # (!YD1_STF & JB61_pre_out[9]_lut_out);
JB61_pre_out[9] = DFFE(JB61_pre_out[9]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is counter

JB61_the_carries[10] = CARRY(JB61_pre_out[9] $ YD1_PL_INC # !JB61_the_carries[9]);


--JB31_lsb is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb
--operation mode is qfbk_counter

JB31_lsb_lut_out = !JB31_lsb;
JB31_lsb = DFFE(JB31_lsb_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

JB31_the_carries[1] = CARRY(UD1L61 $ JB31_lsb);


--JB31_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

JB31_pre_out[1]_lut_out = JB31_pre_out[1] $ JB31_the_carries[1];
JB31_pre_out[1] = DFFE(JB31_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

JB31_the_carries[2] = CARRY(JB31_pre_out[1] $ !UD1L61 # !JB31_the_carries[1]);


--JB31_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

JB31_pre_out[2]_lut_out = JB31_pre_out[2] $ !JB31_the_carries[2];
JB31_pre_out[2] = DFFE(JB31_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

JB31_the_carries[3] = CARRY(!JB31_the_carries[2] & (JB31_pre_out[2] $ UD1L61));


--JB31_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

JB31_pre_out[3]_lut_out = JB31_pre_out[3] $ JB31_the_carries[3];
JB31_pre_out[3] = DFFE(JB31_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

JB31_the_carries[4] = CARRY(JB31_pre_out[3] $ !UD1L61 # !JB31_the_carries[3]);


--JB31_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

JB31_pre_out[4]_lut_out = JB31_pre_out[4] $ !JB31_the_carries[4];
JB31_pre_out[4] = DFFE(JB31_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

JB31_the_carries[5] = CARRY(!JB31_the_carries[4] & (JB31_pre_out[4] $ UD1L61));


--JB31_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

JB31_pre_out[5]_lut_out = JB31_pre_out[5] $ JB31_the_carries[5];
JB31_pre_out[5] = DFFE(JB31_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

JB31_the_carries[6] = CARRY(JB31_pre_out[5] $ !UD1L61 # !JB31_the_carries[5]);


--JB31_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

JB31_pre_out[6]_lut_out = JB31_pre_out[6] $ !JB31_the_carries[6];
JB31_pre_out[6] = DFFE(JB31_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

JB31_the_carries[7] = CARRY(!JB31_the_carries[6] & (JB31_pre_out[6] $ UD1L61));


--JB31_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

JB31_pre_out[7]_lut_out = JB31_pre_out[7] $ JB31_the_carries[7];
JB31_pre_out[7] = DFFE(JB31_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);


--JB41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB41_sload_path[4]_lut_out = JB41_sload_path[4] $ !JB41L9;
JB41_sload_path[4]_reg_input = !JB41_pre_sclr & JB41_sload_path[4]_lut_out;
JB41_sload_path[4] = DFFE(JB41_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB41L11 = CARRY(JB41_sload_path[4] & !JB41L9);


--JB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB41_sload_path[3]_lut_out = JB41_sload_path[3] $ JB41L7;
JB41_sload_path[3]_reg_input = !JB41_pre_sclr & JB41_sload_path[3]_lut_out;
JB41_sload_path[3] = DFFE(JB41_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB41L9 = CARRY(!JB41L7 # !JB41_sload_path[3]);


--JB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB41_sload_path[2]_lut_out = JB41_sload_path[2] $ !JB41L5;
JB41_sload_path[2]_reg_input = !JB41_pre_sclr & JB41_sload_path[2]_lut_out;
JB41_sload_path[2] = DFFE(JB41_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB41L7 = CARRY(JB41_sload_path[2] & !JB41L5);


--JB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB41_sload_path[1]_lut_out = JB41_sload_path[1] $ JB41L3;
JB41_sload_path[1]_reg_input = !JB41_pre_sclr & JB41_sload_path[1]_lut_out;
JB41_sload_path[1] = DFFE(JB41_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB41L5 = CARRY(!JB41L3 # !JB41_sload_path[1]);


--JB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB41_sload_path[0]_lut_out = !JB41_sload_path[0];
JB41_sload_path[0]_reg_input = !JB41_pre_sclr & JB41_sload_path[0]_lut_out;
JB41_sload_path[0] = DFFE(JB41_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB41L3 = CARRY(JB41_sload_path[0]);


--JB41L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

JB41L22 = NC51_aeb_out # JB41L11;

--JB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB41_cout = CARRY(!NC51_aeb_out & !JB41L11);


--JB51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB51_sload_path[3]_lut_out = JB51_sload_path[3] $ JB51L7;
JB51_sload_path[3]_reg_input = !NC61_aeb_out & JB51_sload_path[3]_lut_out;
JB51_sload_path[3] = DFFE(JB51_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB51L9 = CARRY(!JB51L7 # !JB51_sload_path[3]);


--JB51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB51_sload_path[2]_lut_out = JB51_sload_path[2] $ !JB51L5;
JB51_sload_path[2]_reg_input = !NC61_aeb_out & JB51_sload_path[2]_lut_out;
JB51_sload_path[2] = DFFE(JB51_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB51L7 = CARRY(JB51_sload_path[2] & !JB51L5);


--JB51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB51_sload_path[1]_lut_out = JB51_sload_path[1] $ JB51L3;
JB51_sload_path[1]_reg_input = !NC61_aeb_out & JB51_sload_path[1]_lut_out;
JB51_sload_path[1] = DFFE(JB51_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB51L5 = CARRY(!JB51L3 # !JB51_sload_path[1]);


--JB51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB51_sload_path[0]_lut_out = !JB51_sload_path[0];
JB51_sload_path[0]_reg_input = !NC61_aeb_out & JB51_sload_path[0]_lut_out;
JB51_sload_path[0] = DFFE(JB51_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB51L3 = CARRY(JB51_sload_path[0]);


--JB51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

JB51L81 = NC61_aeb_out # !JB51L9;

--JB51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

JB51_cout = CARRY(NC61_aeb_out # !JB51L9);


--QE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

QE1_lcell_hgrant = GND;


--QE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

QE1_lcell_hresp0 = !B1L43Q;


--QE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

QE1_lcell_hresp1 = VCC;


--LE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
LE2_outclock1 = PLL(CLK1p, , );


--LE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
LE1_outclock0 = PLL(CLK2p, , );

--LE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
LE1_outclock1 = PLL(CLK2p, , );


--UB1L151 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT
--operation mode is arithmetic

UB1L151 = !UB1_ina[0] & UB1_max_val[0];

--UB1L051 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6
--operation mode is arithmetic

UB1L051 = CARRY(!UB1_ina[0] & UB1_max_val[0]);


--UB1L351 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT
--operation mode is arithmetic

UB1L351 = UB1L131 & UB1_max_val[1] & UB1L051 # !UB1L131 & (UB1_max_val[1] # UB1L051);

--UB1L251 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7
--operation mode is arithmetic

UB1L251 = CARRY(UB1L131 & (!UB1L051 # !UB1_max_val[1]) # !UB1L131 & !UB1_max_val[1] & !UB1L051);


--UB1L551 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT
--operation mode is arithmetic

UB1L551 = UB1L331 & UB1_max_val[2] & !UB1L251 # !UB1L331 & (UB1_max_val[2] # !UB1L251);

--UB1L451 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8
--operation mode is arithmetic

UB1L451 = CARRY(UB1L331 & UB1_max_val[2] & !UB1L251 # !UB1L331 & (UB1_max_val[2] # !UB1L251));


--UB1L751 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT
--operation mode is arithmetic

UB1L751 = UB1L531 & UB1_max_val[3] & UB1L451 # !UB1L531 & (UB1_max_val[3] # UB1L451);

--UB1L651 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9
--operation mode is arithmetic

UB1L651 = CARRY(UB1L531 & (!UB1L451 # !UB1_max_val[3]) # !UB1L531 & !UB1_max_val[3] & !UB1L451);


--UB1L951 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT
--operation mode is arithmetic

UB1L951 = UB1L731 & UB1_max_val[4] & !UB1L651 # !UB1L731 & (UB1_max_val[4] # !UB1L651);

--UB1L851 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10
--operation mode is arithmetic

UB1L851 = CARRY(UB1L731 & UB1_max_val[4] & !UB1L651 # !UB1L731 & (UB1_max_val[4] # !UB1L651));


--UB1L161 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT
--operation mode is arithmetic

UB1L161 = UB1L931 & UB1_max_val[5] & UB1L851 # !UB1L931 & (UB1_max_val[5] # UB1L851);

--UB1L061 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11
--operation mode is arithmetic

UB1L061 = CARRY(UB1L931 & (!UB1L851 # !UB1_max_val[5]) # !UB1L931 & !UB1_max_val[5] & !UB1L851);


--UB1L361 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT
--operation mode is arithmetic

UB1L361 = UB1L141 & UB1_max_val[6] & !UB1L061 # !UB1L141 & (UB1_max_val[6] # !UB1L061);

--UB1L261 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12
--operation mode is arithmetic

UB1L261 = CARRY(UB1L141 & UB1_max_val[6] & !UB1L061 # !UB1L141 & (UB1_max_val[6] # !UB1L061));


--UB1L561 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT
--operation mode is arithmetic

UB1L561 = UB1L341 & UB1_max_val[7] & UB1L261 # !UB1L341 & (UB1_max_val[7] # UB1L261);

--UB1L461 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13
--operation mode is arithmetic

UB1L461 = CARRY(UB1L341 & (!UB1L261 # !UB1_max_val[7]) # !UB1L341 & !UB1_max_val[7] & !UB1L261);


--UB1L761 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT
--operation mode is arithmetic

UB1L761 = UB1L541 & UB1_max_val[8] & !UB1L461 # !UB1L541 & (UB1_max_val[8] # !UB1L461);

--UB1L661 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14
--operation mode is arithmetic

UB1L661 = CARRY(UB1L541 & UB1_max_val[8] & !UB1L461 # !UB1L541 & (UB1_max_val[8] # !UB1L461));


--UB1L861 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15
--operation mode is normal

UB1L861 = UB1L741 & UB1_max_val[9] & UB1L661 # !UB1L741 & (UB1_max_val[9] # UB1L661);


--UB1L191 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT
--operation mode is arithmetic

UB1L191 = !UB1L961 & UB1_max_val[0];

--UB1L091 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6
--operation mode is arithmetic

UB1L091 = CARRY(!UB1L961 & UB1_max_val[0]);


--UB1L391 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT
--operation mode is arithmetic

UB1L391 = UB1L171 & UB1_max_val[1] & UB1L091 # !UB1L171 & (UB1_max_val[1] # UB1L091);

--UB1L291 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7
--operation mode is arithmetic

UB1L291 = CARRY(UB1L171 & (!UB1L091 # !UB1_max_val[1]) # !UB1L171 & !UB1_max_val[1] & !UB1L091);


--UB1L591 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT
--operation mode is arithmetic

UB1L591 = UB1L371 & UB1_max_val[2] & !UB1L291 # !UB1L371 & (UB1_max_val[2] # !UB1L291);

--UB1L491 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8
--operation mode is arithmetic

UB1L491 = CARRY(UB1L371 & UB1_max_val[2] & !UB1L291 # !UB1L371 & (UB1_max_val[2] # !UB1L291));


--UB1L791 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT
--operation mode is arithmetic

UB1L791 = UB1L571 & UB1_max_val[3] & UB1L491 # !UB1L571 & (UB1_max_val[3] # UB1L491);

--UB1L691 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9
--operation mode is arithmetic

UB1L691 = CARRY(UB1L571 & (!UB1L491 # !UB1_max_val[3]) # !UB1L571 & !UB1_max_val[3] & !UB1L491);


--UB1L991 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT
--operation mode is arithmetic

UB1L991 = UB1L771 & UB1_max_val[4] & !UB1L691 # !UB1L771 & (UB1_max_val[4] # !UB1L691);

--UB1L891 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10
--operation mode is arithmetic

UB1L891 = CARRY(UB1L771 & UB1_max_val[4] & !UB1L691 # !UB1L771 & (UB1_max_val[4] # !UB1L691));


--UB1L102 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT
--operation mode is arithmetic

UB1L102 = UB1L971 & UB1_max_val[5] & UB1L891 # !UB1L971 & (UB1_max_val[5] # UB1L891);

--UB1L002 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11
--operation mode is arithmetic

UB1L002 = CARRY(UB1L971 & (!UB1L891 # !UB1_max_val[5]) # !UB1L971 & !UB1_max_val[5] & !UB1L891);


--UB1L302 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT
--operation mode is arithmetic

UB1L302 = UB1L181 & UB1_max_val[6] & !UB1L002 # !UB1L181 & (UB1_max_val[6] # !UB1L002);

--UB1L202 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12
--operation mode is arithmetic

UB1L202 = CARRY(UB1L181 & UB1_max_val[6] & !UB1L002 # !UB1L181 & (UB1_max_val[6] # !UB1L002));


--UB1L502 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT
--operation mode is arithmetic

UB1L502 = UB1L381 & UB1_max_val[7] & UB1L202 # !UB1L381 & (UB1_max_val[7] # UB1L202);

--UB1L402 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13
--operation mode is arithmetic

UB1L402 = CARRY(UB1L381 & (!UB1L202 # !UB1_max_val[7]) # !UB1L381 & !UB1_max_val[7] & !UB1L202);


--UB1L702 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT
--operation mode is arithmetic

UB1L702 = UB1L581 & UB1_max_val[8] & !UB1L402 # !UB1L581 & (UB1_max_val[8] # !UB1L402);

--UB1L602 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14
--operation mode is arithmetic

UB1L602 = CARRY(UB1L581 & UB1_max_val[8] & !UB1L402 # !UB1L581 & (UB1_max_val[8] # !UB1L402));


--UB1L802 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15
--operation mode is normal

UB1L802 = UB1L781 & UB1_max_val[9] & UB1L602 # !UB1L781 & (UB1_max_val[9] # UB1L602);


--UB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT
--operation mode is arithmetic

UB1L37 = !UB1_ina[0] & UB1_inb[0];

--UB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6
--operation mode is arithmetic

UB1L27 = CARRY(!UB1_ina[0] & UB1_inb[0]);


--UB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT
--operation mode is arithmetic

UB1L57 = UB1L35 & UB1_inb[1] & UB1L27 # !UB1L35 & (UB1_inb[1] # UB1L27);

--UB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7
--operation mode is arithmetic

UB1L47 = CARRY(UB1L35 & (!UB1L27 # !UB1_inb[1]) # !UB1L35 & !UB1_inb[1] & !UB1L27);


--UB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT
--operation mode is arithmetic

UB1L77 = UB1L55 & UB1_inb[2] & !UB1L47 # !UB1L55 & (UB1_inb[2] # !UB1L47);

--UB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8
--operation mode is arithmetic

UB1L67 = CARRY(UB1L55 & UB1_inb[2] & !UB1L47 # !UB1L55 & (UB1_inb[2] # !UB1L47));


--UB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT
--operation mode is arithmetic

UB1L97 = UB1L75 & UB1_inb[3] & UB1L67 # !UB1L75 & (UB1_inb[3] # UB1L67);

--UB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9
--operation mode is arithmetic

UB1L87 = CARRY(UB1L75 & (!UB1L67 # !UB1_inb[3]) # !UB1L75 & !UB1_inb[3] & !UB1L67);


--UB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT
--operation mode is arithmetic

UB1L18 = UB1L95 & UB1_inb[4] & !UB1L87 # !UB1L95 & (UB1_inb[4] # !UB1L87);

--UB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10
--operation mode is arithmetic

UB1L08 = CARRY(UB1L95 & UB1_inb[4] & !UB1L87 # !UB1L95 & (UB1_inb[4] # !UB1L87));


--UB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT
--operation mode is arithmetic

UB1L38 = UB1L16 & UB1_inb[5] & UB1L08 # !UB1L16 & (UB1_inb[5] # UB1L08);

--UB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11
--operation mode is arithmetic

UB1L28 = CARRY(UB1L16 & (!UB1L08 # !UB1_inb[5]) # !UB1L16 & !UB1_inb[5] & !UB1L08);


--UB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT
--operation mode is arithmetic

UB1L58 = UB1L36 & UB1_inb[6] & !UB1L28 # !UB1L36 & (UB1_inb[6] # !UB1L28);

--UB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12
--operation mode is arithmetic

UB1L48 = CARRY(UB1L36 & UB1_inb[6] & !UB1L28 # !UB1L36 & (UB1_inb[6] # !UB1L28));


--UB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT
--operation mode is arithmetic

UB1L78 = UB1L56 & UB1_inb[7] & UB1L48 # !UB1L56 & (UB1_inb[7] # UB1L48);

--UB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13
--operation mode is arithmetic

UB1L68 = CARRY(UB1L56 & (!UB1L48 # !UB1_inb[7]) # !UB1L56 & !UB1_inb[7] & !UB1L48);


--UB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT
--operation mode is arithmetic

UB1L98 = UB1L76 & UB1_inb[8] & !UB1L68 # !UB1L76 & (UB1_inb[8] # !UB1L68);

--UB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14
--operation mode is arithmetic

UB1L88 = CARRY(UB1L76 & UB1_inb[8] & !UB1L68 # !UB1L76 & (UB1_inb[8] # !UB1L68));


--UB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15
--operation mode is normal

UB1L09 = UB1L96 & UB1_inb[9] & UB1L88 # !UB1L96 & (UB1_inb[9] # UB1L88);


--UB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT
--operation mode is arithmetic

UB1L311 = !UB1L19 & UB1_inb[0];

--UB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6
--operation mode is arithmetic

UB1L211 = CARRY(!UB1L19 & UB1_inb[0]);


--UB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT
--operation mode is arithmetic

UB1L511 = UB1L39 & UB1_inb[1] & UB1L211 # !UB1L39 & (UB1_inb[1] # UB1L211);

--UB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7
--operation mode is arithmetic

UB1L411 = CARRY(UB1L39 & (!UB1L211 # !UB1_inb[1]) # !UB1L39 & !UB1_inb[1] & !UB1L211);


--UB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT
--operation mode is arithmetic

UB1L711 = UB1L59 & UB1_inb[2] & !UB1L411 # !UB1L59 & (UB1_inb[2] # !UB1L411);

--UB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8
--operation mode is arithmetic

UB1L611 = CARRY(UB1L59 & UB1_inb[2] & !UB1L411 # !UB1L59 & (UB1_inb[2] # !UB1L411));


--UB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT
--operation mode is arithmetic

UB1L911 = UB1L79 & UB1_inb[3] & UB1L611 # !UB1L79 & (UB1_inb[3] # UB1L611);

--UB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9
--operation mode is arithmetic

UB1L811 = CARRY(UB1L79 & (!UB1L611 # !UB1_inb[3]) # !UB1L79 & !UB1_inb[3] & !UB1L611);


--UB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT
--operation mode is arithmetic

UB1L121 = UB1L99 & UB1_inb[4] & !UB1L811 # !UB1L99 & (UB1_inb[4] # !UB1L811);

--UB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10
--operation mode is arithmetic

UB1L021 = CARRY(UB1L99 & UB1_inb[4] & !UB1L811 # !UB1L99 & (UB1_inb[4] # !UB1L811));


--UB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT
--operation mode is arithmetic

UB1L321 = UB1L101 & UB1_inb[5] & UB1L021 # !UB1L101 & (UB1_inb[5] # UB1L021);

--UB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11
--operation mode is arithmetic

UB1L221 = CARRY(UB1L101 & (!UB1L021 # !UB1_inb[5]) # !UB1L101 & !UB1_inb[5] & !UB1L021);


--UB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT
--operation mode is arithmetic

UB1L521 = UB1L301 & UB1_inb[6] & !UB1L221 # !UB1L301 & (UB1_inb[6] # !UB1L221);

--UB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12
--operation mode is arithmetic

UB1L421 = CARRY(UB1L301 & UB1_inb[6] & !UB1L221 # !UB1L301 & (UB1_inb[6] # !UB1L221));


--UB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT
--operation mode is arithmetic

UB1L721 = UB1L501 & UB1_inb[7] & UB1L421 # !UB1L501 & (UB1_inb[7] # UB1L421);

--UB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13
--operation mode is arithmetic

UB1L621 = CARRY(UB1L501 & (!UB1L421 # !UB1_inb[7]) # !UB1L501 & !UB1_inb[7] & !UB1L421);


--UB1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT
--operation mode is arithmetic

UB1L921 = UB1L701 & UB1_inb[8] & !UB1L621 # !UB1L701 & (UB1_inb[8] # !UB1L621);

--UB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14
--operation mode is arithmetic

UB1L821 = CARRY(UB1L701 & UB1_inb[8] & !UB1L621 # !UB1L701 & (UB1_inb[8] # !UB1L621));


--UB1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15
--operation mode is normal

UB1L031 = UB1L901 & UB1_inb[9] & UB1L821 # !UB1L901 & (UB1_inb[9] # UB1L821);


--UB1L012 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT
--operation mode is arithmetic

UB1L012 = !UB1_adcmax[0] & UB1_ina[0];

--UB1L902 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0
--operation mode is arithmetic

UB1L902 = CARRY(!UB1_adcmax[0] & UB1_ina[0]);


--UB1L212 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT
--operation mode is arithmetic

UB1L212 = UB1_adcmax[1] & UB1_ina[1] & UB1L902 # !UB1_adcmax[1] & (UB1_ina[1] # UB1L902);

--UB1L112 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1
--operation mode is arithmetic

UB1L112 = CARRY(UB1_adcmax[1] & (!UB1L902 # !UB1_ina[1]) # !UB1_adcmax[1] & !UB1_ina[1] & !UB1L902);


--UB1L412 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT
--operation mode is arithmetic

UB1L412 = UB1_adcmax[2] & UB1_ina[2] & !UB1L112 # !UB1_adcmax[2] & (UB1_ina[2] # !UB1L112);

--UB1L312 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2
--operation mode is arithmetic

UB1L312 = CARRY(UB1_adcmax[2] & UB1_ina[2] & !UB1L112 # !UB1_adcmax[2] & (UB1_ina[2] # !UB1L112));


--UB1L612 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT
--operation mode is arithmetic

UB1L612 = UB1_adcmax[3] & UB1_ina[3] & UB1L312 # !UB1_adcmax[3] & (UB1_ina[3] # UB1L312);

--UB1L512 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3
--operation mode is arithmetic

UB1L512 = CARRY(UB1_adcmax[3] & (!UB1L312 # !UB1_ina[3]) # !UB1_adcmax[3] & !UB1_ina[3] & !UB1L312);


--UB1L812 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT
--operation mode is arithmetic

UB1L812 = UB1_adcmax[4] & UB1_ina[4] & !UB1L512 # !UB1_adcmax[4] & (UB1_ina[4] # !UB1L512);

--UB1L712 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4
--operation mode is arithmetic

UB1L712 = CARRY(UB1_adcmax[4] & UB1_ina[4] & !UB1L512 # !UB1_adcmax[4] & (UB1_ina[4] # !UB1L512));


--UB1L022 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT
--operation mode is arithmetic

UB1L022 = UB1_adcmax[5] & UB1_ina[5] & UB1L712 # !UB1_adcmax[5] & (UB1_ina[5] # UB1L712);

--UB1L912 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5
--operation mode is arithmetic

UB1L912 = CARRY(UB1_adcmax[5] & (!UB1L712 # !UB1_ina[5]) # !UB1_adcmax[5] & !UB1_ina[5] & !UB1L712);


--UB1L222 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT
--operation mode is arithmetic

UB1L222 = UB1_adcmax[6] & UB1_ina[6] & !UB1L912 # !UB1_adcmax[6] & (UB1_ina[6] # !UB1L912);

--UB1L122 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6
--operation mode is arithmetic

UB1L122 = CARRY(UB1_adcmax[6] & UB1_ina[6] & !UB1L912 # !UB1_adcmax[6] & (UB1_ina[6] # !UB1L912));


--UB1L422 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT
--operation mode is arithmetic

UB1L422 = UB1_adcmax[7] & UB1_ina[7] & UB1L122 # !UB1_adcmax[7] & (UB1_ina[7] # UB1L122);

--UB1L322 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7
--operation mode is arithmetic

UB1L322 = CARRY(UB1_adcmax[7] & (!UB1L122 # !UB1_ina[7]) # !UB1_adcmax[7] & !UB1_ina[7] & !UB1L122);


--UB1L622 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT
--operation mode is arithmetic

UB1L622 = UB1_adcmax[8] & UB1_ina[8] & !UB1L322 # !UB1_adcmax[8] & (UB1_ina[8] # !UB1L322);

--UB1L522 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8
--operation mode is arithmetic

UB1L522 = CARRY(UB1_adcmax[8] & UB1_ina[8] & !UB1L322 # !UB1_adcmax[8] & (UB1_ina[8] # !UB1L322));


--UB1L722 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9
--operation mode is normal

UB1L722 = UB1_adcmax[9] & UB1_ina[9] & UB1L522 # !UB1_adcmax[9] & (UB1_ina[9] # UB1L522);


--RB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1
--operation mode is arithmetic

RB1L93 = RB1_dpr_wadr[0] $ RB1_dpr_radr[0];

--RB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT
--operation mode is arithmetic

RB1L04 = CARRY(RB1_dpr_wadr[0] # !RB1_dpr_radr[0]);


--RB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2
--operation mode is arithmetic

RB1L14 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L04;

--RB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT
--operation mode is arithmetic

RB1L24 = CARRY(RB1_dpr_wadr[1] & RB1_dpr_radr[1] & !RB1L04 # !RB1_dpr_wadr[1] & (RB1_dpr_radr[1] # !RB1L04));


--RB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3
--operation mode is arithmetic

RB1L34 = RB1_dpr_wadr[2] $ RB1_dpr_radr[2] $ RB1L24;

--RB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT
--operation mode is arithmetic

RB1L44 = CARRY(RB1_dpr_wadr[2] & (!RB1L24 # !RB1_dpr_radr[2]) # !RB1_dpr_wadr[2] & !RB1_dpr_radr[2] & !RB1L24);


--RB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4
--operation mode is arithmetic

RB1L54 = RB1_dpr_wadr[3] $ RB1_dpr_radr[3] $ !RB1L44;

--RB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT
--operation mode is arithmetic

RB1L64 = CARRY(RB1_dpr_wadr[3] & RB1_dpr_radr[3] & !RB1L44 # !RB1_dpr_wadr[3] & (RB1_dpr_radr[3] # !RB1L44));


--RB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5
--operation mode is arithmetic

RB1L74 = RB1_dpr_wadr[4] $ RB1_dpr_radr[4] $ RB1L64;

--RB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT
--operation mode is arithmetic

RB1L84 = CARRY(RB1_dpr_wadr[4] & (!RB1L64 # !RB1_dpr_radr[4]) # !RB1_dpr_wadr[4] & !RB1_dpr_radr[4] & !RB1L64);


--RB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6
--operation mode is arithmetic

RB1L94 = RB1_dpr_wadr[5] $ RB1_dpr_radr[5] $ !RB1L84;

--RB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT
--operation mode is arithmetic

RB1L05 = CARRY(RB1_dpr_wadr[5] & RB1_dpr_radr[5] & !RB1L84 # !RB1_dpr_wadr[5] & (RB1_dpr_radr[5] # !RB1L84));


--RB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7
--operation mode is arithmetic

RB1L15 = RB1_dpr_wadr[6] $ RB1_dpr_radr[6] $ RB1L05;

--RB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT
--operation mode is arithmetic

RB1L25 = CARRY(RB1_dpr_wadr[6] & (!RB1L05 # !RB1_dpr_radr[6]) # !RB1_dpr_wadr[6] & !RB1_dpr_radr[6] & !RB1L05);


--RB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8
--operation mode is arithmetic

RB1L35 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L25;

--RB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT
--operation mode is arithmetic

RB1L45 = CARRY(RB1_dpr_wadr[7] & RB1_dpr_radr[7] & !RB1L25 # !RB1_dpr_wadr[7] & (RB1_dpr_radr[7] # !RB1L25));


--RB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9
--operation mode is arithmetic

RB1L55 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L45;

--RB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT
--operation mode is arithmetic

RB1L65 = CARRY(RB1_dpr_wadr[8] & (!RB1L45 # !RB1_dpr_radr[8]) # !RB1_dpr_wadr[8] & !RB1_dpr_radr[8] & !RB1L45);


--RB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10
--operation mode is arithmetic

RB1L75 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L65;

--RB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT
--operation mode is arithmetic

RB1L85 = CARRY(RB1_dpr_wadr[9] & RB1_dpr_radr[9] & !RB1L65 # !RB1_dpr_wadr[9] & (RB1_dpr_radr[9] # !RB1L65));


--RB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11
--operation mode is arithmetic

RB1L95 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L85;

--RB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT
--operation mode is arithmetic

RB1L06 = CARRY(RB1_dpr_wadr[10] & (!RB1L85 # !RB1_dpr_radr[10]) # !RB1_dpr_wadr[10] & !RB1_dpr_radr[10] & !RB1L85);


--RB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12
--operation mode is arithmetic

RB1L16 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L06;

--RB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT
--operation mode is arithmetic

RB1L26 = CARRY(RB1_dpr_wadr[11] & RB1_dpr_radr[11] & !RB1L06 # !RB1_dpr_wadr[11] & (RB1_dpr_radr[11] # !RB1L06));


--RB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13
--operation mode is arithmetic

RB1L36 = RB1_dpr_wadr[12] $ RB1_dpr_radr[12] $ RB1L26;

--RB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT
--operation mode is arithmetic

RB1L46 = CARRY(RB1_dpr_wadr[12] & (!RB1L26 # !RB1_dpr_radr[12]) # !RB1_dpr_wadr[12] & !RB1_dpr_radr[12] & !RB1L26);


--RB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14
--operation mode is normal

RB1L56 = RB1_dpr_wadr[13] $ RB1_dpr_radr[13] $ !RB1L46;


--RB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1
--operation mode is arithmetic

RB1L39 = RB1_dpr_wadr[0] $ RB1_dpr_radr[0];

--RB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT
--operation mode is arithmetic

RB1L49 = CARRY(RB1_dpr_radr[0] # !RB1_dpr_wadr[0]);


--RB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2
--operation mode is arithmetic

RB1L59 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L49;

--RB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT
--operation mode is arithmetic

RB1L69 = CARRY(RB1_dpr_wadr[1] & (!RB1L49 # !RB1_dpr_radr[1]) # !RB1_dpr_wadr[1] & !RB1_dpr_radr[1] & !RB1L49);


--RB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3
--operation mode is arithmetic

RB1L79 = RB1_dpr_wadr[2] $ RB1_dpr_radr[2] $ RB1L69;

--RB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT
--operation mode is arithmetic

RB1L89 = CARRY(RB1_dpr_wadr[2] & RB1_dpr_radr[2] & !RB1L69 # !RB1_dpr_wadr[2] & (RB1_dpr_radr[2] # !RB1L69));


--RB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4
--operation mode is arithmetic

RB1L99 = RB1_dpr_wadr[3] $ RB1_dpr_radr[3] $ !RB1L89;

--RB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT
--operation mode is arithmetic

RB1L001 = CARRY(RB1_dpr_wadr[3] & (!RB1L89 # !RB1_dpr_radr[3]) # !RB1_dpr_wadr[3] & !RB1_dpr_radr[3] & !RB1L89);


--RB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5
--operation mode is arithmetic

RB1L101 = RB1_dpr_wadr[4] $ RB1_dpr_radr[4] $ RB1L001;

--RB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT
--operation mode is arithmetic

RB1L201 = CARRY(RB1_dpr_wadr[4] & RB1_dpr_radr[4] & !RB1L001 # !RB1_dpr_wadr[4] & (RB1_dpr_radr[4] # !RB1L001));


--RB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6
--operation mode is arithmetic

RB1L301 = RB1_dpr_wadr[5] $ RB1_dpr_radr[5] $ !RB1L201;

--RB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT
--operation mode is arithmetic

RB1L401 = CARRY(RB1_dpr_wadr[5] & (!RB1L201 # !RB1_dpr_radr[5]) # !RB1_dpr_wadr[5] & !RB1_dpr_radr[5] & !RB1L201);


--RB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7
--operation mode is arithmetic

RB1L501 = RB1_dpr_wadr[6] $ RB1_dpr_radr[6] $ RB1L401;

--RB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT
--operation mode is arithmetic

RB1L601 = CARRY(RB1_dpr_wadr[6] & RB1_dpr_radr[6] & !RB1L401 # !RB1_dpr_wadr[6] & (RB1_dpr_radr[6] # !RB1L401));


--RB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8
--operation mode is arithmetic

RB1L701 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L601;

--RB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT
--operation mode is arithmetic

RB1L801 = CARRY(RB1_dpr_wadr[7] & (!RB1L601 # !RB1_dpr_radr[7]) # !RB1_dpr_wadr[7] & !RB1_dpr_radr[7] & !RB1L601);


--RB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9
--operation mode is arithmetic

RB1L901 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L801;

--RB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT
--operation mode is arithmetic

RB1L011 = CARRY(RB1_dpr_wadr[8] & RB1_dpr_radr[8] & !RB1L801 # !RB1_dpr_wadr[8] & (RB1_dpr_radr[8] # !RB1L801));


--RB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10
--operation mode is arithmetic

RB1L111 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L011;

--RB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT
--operation mode is arithmetic

RB1L211 = CARRY(RB1_dpr_wadr[9] & (!RB1L011 # !RB1_dpr_radr[9]) # !RB1_dpr_wadr[9] & !RB1_dpr_radr[9] & !RB1L011);


--RB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11
--operation mode is arithmetic

RB1L311 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L211;

--RB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT
--operation mode is arithmetic

RB1L411 = CARRY(RB1_dpr_wadr[10] & RB1_dpr_radr[10] & !RB1L211 # !RB1_dpr_wadr[10] & (RB1_dpr_radr[10] # !RB1L211));


--RB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12
--operation mode is arithmetic

RB1L511 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L411;

--RB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT
--operation mode is arithmetic

RB1L611 = CARRY(RB1_dpr_wadr[11] & (!RB1L411 # !RB1_dpr_radr[11]) # !RB1_dpr_wadr[11] & !RB1_dpr_radr[11] & !RB1L411);


--RB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13
--operation mode is normal

RB1L711 = RB1_dpr_wadr[12] $ RB1_dpr_radr[12] $ RB1L611;


--UB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1
--operation mode is arithmetic

UB1L35 = !UB1_ina[1];

--UB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT
--operation mode is arithmetic

UB1L45 = CARRY(UB1_ina[1]);


--UB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2
--operation mode is arithmetic

UB1L55 = UB1_ina[2] $ !UB1L45;

--UB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT
--operation mode is arithmetic

UB1L65 = CARRY(!UB1_ina[2] & !UB1L45);


--UB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3
--operation mode is arithmetic

UB1L75 = UB1_ina[3] $ !UB1L65;

--UB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT
--operation mode is arithmetic

UB1L85 = CARRY(UB1_ina[3] & !UB1L65);


--UB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4
--operation mode is arithmetic

UB1L95 = UB1_ina[4] $ UB1L85;

--UB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT
--operation mode is arithmetic

UB1L06 = CARRY(!UB1L85 # !UB1_ina[4]);


--UB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5
--operation mode is arithmetic

UB1L16 = UB1_ina[5] $ !UB1L06;

--UB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT
--operation mode is arithmetic

UB1L26 = CARRY(UB1_ina[5] & !UB1L06);


--UB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6
--operation mode is arithmetic

UB1L36 = UB1_ina[6] $ UB1L26;

--UB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT
--operation mode is arithmetic

UB1L46 = CARRY(!UB1L26 # !UB1_ina[6]);


--UB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7
--operation mode is arithmetic

UB1L56 = UB1_ina[7] $ !UB1L46;

--UB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT
--operation mode is arithmetic

UB1L66 = CARRY(UB1_ina[7] & !UB1L46);


--UB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8
--operation mode is arithmetic

UB1L76 = UB1_ina[8] $ UB1L66;

--UB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT
--operation mode is arithmetic

UB1L86 = CARRY(!UB1L66 # !UB1_ina[8]);


--UB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9
--operation mode is arithmetic

UB1L96 = UB1_ina[9] $ !UB1L86;

--UB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT
--operation mode is arithmetic

UB1L07 = CARRY(UB1_ina[9] & !UB1L86);


--UB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10
--operation mode is normal

UB1L17 = UB1L07;


--UB1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1
--operation mode is arithmetic

UB1L131 = !UB1_ina[1];

--UB1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT
--operation mode is arithmetic

UB1L231 = CARRY(UB1_ina[1]);


--UB1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2
--operation mode is arithmetic

UB1L331 = UB1_ina[2] $ UB1L231;

--UB1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT
--operation mode is arithmetic

UB1L431 = CARRY(!UB1L231 # !UB1_ina[2]);


--UB1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3
--operation mode is arithmetic

UB1L531 = UB1_ina[3] $ !UB1L431;

--UB1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT
--operation mode is arithmetic

UB1L631 = CARRY(UB1_ina[3] & !UB1L431);


--UB1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4
--operation mode is arithmetic

UB1L731 = UB1_ina[4] $ UB1L631;

--UB1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT
--operation mode is arithmetic

UB1L831 = CARRY(!UB1L631 # !UB1_ina[4]);


--UB1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5
--operation mode is arithmetic

UB1L931 = UB1_ina[5] $ !UB1L831;

--UB1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT
--operation mode is arithmetic

UB1L041 = CARRY(UB1_ina[5] & !UB1L831);


--UB1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6
--operation mode is arithmetic

UB1L141 = UB1_ina[6] $ !UB1L041;

--UB1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT
--operation mode is arithmetic

UB1L241 = CARRY(!UB1_ina[6] & !UB1L041);


--UB1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7
--operation mode is arithmetic

UB1L341 = UB1_ina[7] $ !UB1L241;

--UB1L441 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT
--operation mode is arithmetic

UB1L441 = CARRY(UB1_ina[7] & !UB1L241);


--UB1L541 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8
--operation mode is arithmetic

UB1L541 = UB1_ina[8] $ UB1L441;

--UB1L641 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT
--operation mode is arithmetic

UB1L641 = CARRY(!UB1L441 # !UB1_ina[8]);


--UB1L741 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9
--operation mode is arithmetic

UB1L741 = UB1_ina[9] $ !UB1L641;

--UB1L841 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT
--operation mode is arithmetic

UB1L841 = CARRY(UB1_ina[9] & !UB1L641);


--UB1L941 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10
--operation mode is normal

UB1L941 = UB1L841;


--XD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1
--operation mode is arithmetic

XD1L5 = JB71_q[0] $ XD1_tx_dpr_waddr[0];

--XD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT
--operation mode is arithmetic

XD1L6 = CARRY(XD1_tx_dpr_waddr[0] # !JB71_q[0]);


--XD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2
--operation mode is arithmetic

XD1L7 = JB71_q[1] $ XD1_tx_dpr_waddr[1] $ !XD1L6;

--XD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT
--operation mode is arithmetic

XD1L8 = CARRY(JB71_q[1] & (!XD1L6 # !XD1_tx_dpr_waddr[1]) # !JB71_q[1] & !XD1_tx_dpr_waddr[1] & !XD1L6);


--XD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3
--operation mode is arithmetic

XD1L9 = JB71_q[2] $ XD1_tx_dpr_waddr[2] $ XD1L8;

--XD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT
--operation mode is arithmetic

XD1L01 = CARRY(JB71_q[2] & XD1_tx_dpr_waddr[2] & !XD1L8 # !JB71_q[2] & (XD1_tx_dpr_waddr[2] # !XD1L8));


--XD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4
--operation mode is arithmetic

XD1L11 = JB71_q[3] $ XD1_tx_dpr_waddr[3] $ !XD1L01;

--XD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT
--operation mode is arithmetic

XD1L21 = CARRY(JB71_q[3] & (!XD1L01 # !XD1_tx_dpr_waddr[3]) # !JB71_q[3] & !XD1_tx_dpr_waddr[3] & !XD1L01);


--XD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5
--operation mode is arithmetic

XD1L31 = JB71_q[4] $ XD1_tx_dpr_waddr[4] $ XD1L21;

--XD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT
--operation mode is arithmetic

XD1L41 = CARRY(JB71_q[4] & XD1_tx_dpr_waddr[4] & !XD1L21 # !JB71_q[4] & (XD1_tx_dpr_waddr[4] # !XD1L21));


--XD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6
--operation mode is arithmetic

XD1L51 = JB71_q[5] $ XD1_tx_dpr_waddr[5] $ !XD1L41;

--XD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT
--operation mode is arithmetic

XD1L61 = CARRY(JB71_q[5] & (!XD1L41 # !XD1_tx_dpr_waddr[5]) # !JB71_q[5] & !XD1_tx_dpr_waddr[5] & !XD1L41);


--XD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7
--operation mode is arithmetic

XD1L71 = JB71_q[6] $ XD1_tx_dpr_waddr[6] $ XD1L61;

--XD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT
--operation mode is arithmetic

XD1L81 = CARRY(JB71_q[6] & XD1_tx_dpr_waddr[6] & !XD1L61 # !JB71_q[6] & (XD1_tx_dpr_waddr[6] # !XD1L61));


--XD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8
--operation mode is arithmetic

XD1L91 = JB71_q[7] $ XD1_tx_dpr_waddr[7] $ !XD1L81;

--XD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT
--operation mode is arithmetic

XD1L02 = CARRY(JB71_q[7] & (!XD1L81 # !XD1_tx_dpr_waddr[7]) # !JB71_q[7] & !XD1_tx_dpr_waddr[7] & !XD1L81);


--XD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9
--operation mode is arithmetic

XD1L12 = JB71_q[8] $ XD1_tx_dpr_waddr[8] $ XD1L02;

--XD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT
--operation mode is arithmetic

XD1L22 = CARRY(JB71_q[8] & XD1_tx_dpr_waddr[8] & !XD1L02 # !JB71_q[8] & (XD1_tx_dpr_waddr[8] # !XD1L02));


--XD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10
--operation mode is arithmetic

XD1L32 = JB71_q[9] $ XD1_tx_dpr_waddr[9] $ !XD1L22;

--XD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT
--operation mode is arithmetic

XD1L42 = CARRY(JB71_q[9] & (!XD1L22 # !XD1_tx_dpr_waddr[9]) # !JB71_q[9] & !XD1_tx_dpr_waddr[9] & !XD1L22);


--XD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11
--operation mode is arithmetic

XD1L52 = JB71_q[10] $ XD1_tx_dpr_waddr[10] $ XD1L42;

--XD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT
--operation mode is arithmetic

XD1L62 = CARRY(JB71_q[10] & XD1_tx_dpr_waddr[10] & !XD1L42 # !JB71_q[10] & (XD1_tx_dpr_waddr[10] # !XD1L42));


--XD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12
--operation mode is arithmetic

XD1L72 = JB71_q[11] $ XD1_tx_dpr_waddr[11] $ !XD1L62;

--XD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT
--operation mode is arithmetic

XD1L82 = CARRY(JB71_q[11] & (!XD1L62 # !XD1_tx_dpr_waddr[11]) # !JB71_q[11] & !XD1_tx_dpr_waddr[11] & !XD1L62);


--XD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13
--operation mode is arithmetic

XD1L92 = JB71_q[12] $ XD1_tx_dpr_waddr[12] $ XD1L82;

--XD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT
--operation mode is arithmetic

XD1L03 = CARRY(JB71_q[12] & XD1_tx_dpr_waddr[12] & !XD1L82 # !JB71_q[12] & (XD1_tx_dpr_waddr[12] # !XD1L82));


--XD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14
--operation mode is normal

XD1L13 = JB71_q[13] $ XD1_tx_dpr_waddr[13] $ !XD1L03;


--XD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT
--operation mode is arithmetic

XD1L06 = VCC;

--XD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1
--operation mode is arithmetic

XD1L95 = CARRY(JB71_q[0] # !XD1_tx_dpr_waddr[0]);


--XD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2
--operation mode is arithmetic

XD1L16 = JB71_q[1] $ XD1_tx_dpr_waddr[1] $ !XD1L95;

--XD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT
--operation mode is arithmetic

XD1L26 = CARRY(JB71_q[1] & XD1_tx_dpr_waddr[1] & !XD1L95 # !JB71_q[1] & (XD1_tx_dpr_waddr[1] # !XD1L95));


--XD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3
--operation mode is arithmetic

XD1L36 = JB71_q[2] $ XD1_tx_dpr_waddr[2] $ XD1L26;

--XD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT
--operation mode is arithmetic

XD1L46 = CARRY(JB71_q[2] & (!XD1L26 # !XD1_tx_dpr_waddr[2]) # !JB71_q[2] & !XD1_tx_dpr_waddr[2] & !XD1L26);


--XD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4
--operation mode is arithmetic

XD1L56 = JB71_q[3] $ XD1_tx_dpr_waddr[3] $ !XD1L46;

--XD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT
--operation mode is arithmetic

XD1L66 = CARRY(JB71_q[3] & XD1_tx_dpr_waddr[3] & !XD1L46 # !JB71_q[3] & (XD1_tx_dpr_waddr[3] # !XD1L46));


--XD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5
--operation mode is arithmetic

XD1L76 = JB71_q[4] $ XD1_tx_dpr_waddr[4] $ XD1L66;

--XD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT
--operation mode is arithmetic

XD1L86 = CARRY(JB71_q[4] & (!XD1L66 # !XD1_tx_dpr_waddr[4]) # !JB71_q[4] & !XD1_tx_dpr_waddr[4] & !XD1L66);


--XD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6
--operation mode is arithmetic

XD1L96 = JB71_q[5] $ XD1_tx_dpr_waddr[5] $ !XD1L86;

--XD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT
--operation mode is arithmetic

XD1L07 = CARRY(JB71_q[5] & XD1_tx_dpr_waddr[5] & !XD1L86 # !JB71_q[5] & (XD1_tx_dpr_waddr[5] # !XD1L86));


--XD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7
--operation mode is arithmetic

XD1L17 = JB71_q[6] $ XD1_tx_dpr_waddr[6] $ XD1L07;

--XD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT
--operation mode is arithmetic

XD1L27 = CARRY(JB71_q[6] & (!XD1L07 # !XD1_tx_dpr_waddr[6]) # !JB71_q[6] & !XD1_tx_dpr_waddr[6] & !XD1L07);


--XD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8
--operation mode is arithmetic

XD1L37 = JB71_q[7] $ XD1_tx_dpr_waddr[7] $ !XD1L27;

--XD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT
--operation mode is arithmetic

XD1L47 = CARRY(JB71_q[7] & XD1_tx_dpr_waddr[7] & !XD1L27 # !JB71_q[7] & (XD1_tx_dpr_waddr[7] # !XD1L27));


--XD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9
--operation mode is arithmetic

XD1L57 = JB71_q[8] $ XD1_tx_dpr_waddr[8] $ XD1L47;

--XD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT
--operation mode is arithmetic

XD1L67 = CARRY(JB71_q[8] & (!XD1L47 # !XD1_tx_dpr_waddr[8]) # !JB71_q[8] & !XD1_tx_dpr_waddr[8] & !XD1L47);


--XD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10
--operation mode is arithmetic

XD1L77 = JB71_q[9] $ XD1_tx_dpr_waddr[9] $ !XD1L67;

--XD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT
--operation mode is arithmetic

XD1L87 = CARRY(JB71_q[9] & XD1_tx_dpr_waddr[9] & !XD1L67 # !JB71_q[9] & (XD1_tx_dpr_waddr[9] # !XD1L67));


--XD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11
--operation mode is arithmetic

XD1L97 = JB71_q[10] $ XD1_tx_dpr_waddr[10] $ XD1L87;

--XD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT
--operation mode is arithmetic

XD1L08 = CARRY(JB71_q[10] & (!XD1L87 # !XD1_tx_dpr_waddr[10]) # !JB71_q[10] & !XD1_tx_dpr_waddr[10] & !XD1L87);


--XD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12
--operation mode is arithmetic

XD1L18 = JB71_q[11] $ XD1_tx_dpr_waddr[11] $ !XD1L08;

--XD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT
--operation mode is arithmetic

XD1L28 = CARRY(JB71_q[11] & XD1_tx_dpr_waddr[11] & !XD1L08 # !JB71_q[11] & (XD1_tx_dpr_waddr[11] # !XD1L08));


--XD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13
--operation mode is normal

XD1L38 = JB71_q[12] $ XD1_tx_dpr_waddr[12] $ XD1L28;


--FD63_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD63_sout_node[0]_lut_out = FD33L1 $ COM_AD_D[7];
FD63_sout_node[0] = DFFE(FD63_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD63L3 = CARRY(FD33L1 & COM_AD_D[7]);


--FD63_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD63_sout_node[1]_lut_out = FD33L3 $ COM_AD_D[8] $ FD63L3;
FD63_sout_node[1] = DFFE(FD63_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD63L5 = CARRY(FD33L3 & !COM_AD_D[8] & !FD63L3 # !FD33L3 & (!FD63L3 # !COM_AD_D[8]));


--FD63_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD63_sout_node[2]_lut_out = FD33L4 $ COM_AD_D[9] $ !FD63L5;
FD63_sout_node[2] = DFFE(FD63_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD63L7 = CARRY(FD33L4 & (COM_AD_D[9] # !FD63L5) # !FD33L4 & COM_AD_D[9] & !FD63L5);


--FD63_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD63_sout_node[3]_lut_out = FD63_sout_node[3] $ FD33L5 $ FD63L7;
FD63_sout_node[3] = DFFE(FD63_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD63L9 = CARRY(FD63_sout_node[3] $ !FD33L5 # !FD63L7);


--FD63_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

FD63_sout_node[4]_lut_out = FD63_sout_node[4] $ FD33L6 $ !FD63L9;
FD63_sout_node[4] = DFFE(FD63_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );


--FD03_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD03_sout_node[0]_lut_out = FD03_sout_node[0] $ COM_AD_D[2];
FD03_sout_node[0] = DFFE(FD03_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD03L3 = CARRY(FD03_sout_node[0] & COM_AD_D[2]);


--FD03_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD03_sout_node[1]_lut_out = FD03_sout_node[1] $ COM_AD_D[3] $ FD03L3;
FD03_sout_node[1] = DFFE(FD03_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD03L5 = CARRY(FD03_sout_node[1] & !COM_AD_D[3] & !FD03L3 # !FD03_sout_node[1] & (!FD03L3 # !COM_AD_D[3]));


--FD03_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD03_sout_node[2]_lut_out = FD03_sout_node[2] $ COM_AD_D[4] $ !FD03L5;
FD03_sout_node[2] = DFFE(FD03_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD03L7 = CARRY(FD03_sout_node[2] & (COM_AD_D[4] # !FD03L5) # !FD03_sout_node[2] & COM_AD_D[4] & !FD03L5);


--FD03_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD03_sout_node[3]_lut_out = FD03_sout_node[3] $ COM_AD_D[5] $ FD03L7;
FD03_sout_node[3] = DFFE(FD03_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD03L9 = CARRY(FD03_sout_node[3] & !COM_AD_D[5] & !FD03L7 # !FD03_sout_node[3] & (!FD03L7 # !COM_AD_D[5]));


--FD03_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

FD03_sout_node[4]_lut_out = FD03_sout_node[4] $ COM_AD_D[6] $ !FD03L9;
FD03_sout_node[4] = DFFE(FD03_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

FD03L11 = CARRY(FD03_sout_node[4] & (COM_AD_D[6] # !FD03L9) # !FD03_sout_node[4] & COM_AD_D[6] & !FD03L9);


--FD03_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

FD03_sout_node[5]_lut_out = FD03L11;
FD03_sout_node[5] = DFFE(FD03_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );


--FD72_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD72_sout_node[0]_lut_out = FD42L1 $ COM_AD_D[7];
FD72_sout_node[0] = DFFE(FD72_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD72L3 = CARRY(FD42L1 & COM_AD_D[7]);


--FD72_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD72_sout_node[1]_lut_out = FD42L3 $ COM_AD_D[8] $ FD72L3;
FD72_sout_node[1] = DFFE(FD72_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD72L5 = CARRY(FD42L3 & !COM_AD_D[8] & !FD72L3 # !FD42L3 & (!FD72L3 # !COM_AD_D[8]));


--FD72_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD72_sout_node[2]_lut_out = FD42L4 $ COM_AD_D[9] $ !FD72L5;
FD72_sout_node[2] = DFFE(FD72_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD72L7 = CARRY(FD42L4 & (COM_AD_D[9] # !FD72L5) # !FD42L4 & COM_AD_D[9] & !FD72L5);


--FD72_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD72_sout_node[3]_lut_out = FD72_sout_node[3] $ FD42L5 $ FD72L7;
FD72_sout_node[3] = DFFE(FD72_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD72L9 = CARRY(FD72_sout_node[3] $ !FD42L5 # !FD72L7);


--FD72_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

FD72_sout_node[4]_lut_out = FD72_sout_node[4] $ FD42L6 $ !FD72L9;
FD72_sout_node[4] = DFFE(FD72_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );


--FD12_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD12_sout_node[0]_lut_out = FD12_sout_node[0] $ COM_AD_D[2];
FD12_sout_node[0] = DFFE(FD12_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD12L3 = CARRY(FD12_sout_node[0] & COM_AD_D[2]);


--FD12_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD12_sout_node[1]_lut_out = FD12_sout_node[1] $ COM_AD_D[3] $ FD12L3;
FD12_sout_node[1] = DFFE(FD12_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD12L5 = CARRY(FD12_sout_node[1] & !COM_AD_D[3] & !FD12L3 # !FD12_sout_node[1] & (!FD12L3 # !COM_AD_D[3]));


--FD12_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD12_sout_node[2]_lut_out = FD12_sout_node[2] $ COM_AD_D[4] $ !FD12L5;
FD12_sout_node[2] = DFFE(FD12_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD12L7 = CARRY(FD12_sout_node[2] & (COM_AD_D[4] # !FD12L5) # !FD12_sout_node[2] & COM_AD_D[4] & !FD12L5);


--FD12_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD12_sout_node[3]_lut_out = FD12_sout_node[3] $ COM_AD_D[5] $ FD12L7;
FD12_sout_node[3] = DFFE(FD12_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD12L9 = CARRY(FD12_sout_node[3] & !COM_AD_D[5] & !FD12L7 # !FD12_sout_node[3] & (!FD12L7 # !COM_AD_D[5]));


--FD12_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

FD12_sout_node[4]_lut_out = FD12_sout_node[4] $ COM_AD_D[6] $ !FD12L9;
FD12_sout_node[4] = DFFE(FD12_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

FD12L11 = CARRY(FD12_sout_node[4] & (COM_AD_D[6] # !FD12L9) # !FD12_sout_node[4] & COM_AD_D[6] & !FD12L9);


--FD12_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

FD12_sout_node[5]_lut_out = FD12L11;
FD12_sout_node[5] = DFFE(FD12_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );


--FD81_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD81_sout_node[0]_lut_out = FD51L1 $ COM_AD_D[7];
FD81_sout_node[0] = DFFE(FD81_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD81L3 = CARRY(FD51L1 & COM_AD_D[7]);


--FD81_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD81_sout_node[1]_lut_out = FD51L3 $ COM_AD_D[8] $ FD81L3;
FD81_sout_node[1] = DFFE(FD81_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD81L5 = CARRY(FD51L3 & !COM_AD_D[8] & !FD81L3 # !FD51L3 & (!FD81L3 # !COM_AD_D[8]));


--FD81_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD81_sout_node[2]_lut_out = FD51L4 $ COM_AD_D[9] $ !FD81L5;
FD81_sout_node[2] = DFFE(FD81_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD81L7 = CARRY(FD51L4 & (COM_AD_D[9] # !FD81L5) # !FD51L4 & COM_AD_D[9] & !FD81L5);


--FD81_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD81_sout_node[3]_lut_out = FD81_sout_node[3] $ FD51L5 $ FD81L7;
FD81_sout_node[3] = DFFE(FD81_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD81L9 = CARRY(FD81_sout_node[3] $ !FD51L5 # !FD81L7);


--FD81_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

FD81_sout_node[4]_lut_out = FD81_sout_node[4] $ FD51L6 $ !FD81L9;
FD81_sout_node[4] = DFFE(FD81_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );


--FD21_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD21_sout_node[0]_lut_out = FD21_sout_node[0] $ COM_AD_D[2];
FD21_sout_node[0] = DFFE(FD21_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD21L3 = CARRY(FD21_sout_node[0] & COM_AD_D[2]);


--FD21_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD21_sout_node[1]_lut_out = FD21_sout_node[1] $ COM_AD_D[3] $ FD21L3;
FD21_sout_node[1] = DFFE(FD21_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD21L5 = CARRY(FD21_sout_node[1] & !COM_AD_D[3] & !FD21L3 # !FD21_sout_node[1] & (!FD21L3 # !COM_AD_D[3]));


--FD21_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD21_sout_node[2]_lut_out = FD21_sout_node[2] $ COM_AD_D[4] $ !FD21L5;
FD21_sout_node[2] = DFFE(FD21_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD21L7 = CARRY(FD21_sout_node[2] & (COM_AD_D[4] # !FD21L5) # !FD21_sout_node[2] & COM_AD_D[4] & !FD21L5);


--FD21_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD21_sout_node[3]_lut_out = FD21_sout_node[3] $ COM_AD_D[5] $ FD21L7;
FD21_sout_node[3] = DFFE(FD21_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD21L9 = CARRY(FD21_sout_node[3] & !COM_AD_D[5] & !FD21L7 # !FD21_sout_node[3] & (!FD21L7 # !COM_AD_D[5]));


--FD21_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

FD21_sout_node[4]_lut_out = FD21_sout_node[4] $ COM_AD_D[6] $ !FD21L9;
FD21_sout_node[4] = DFFE(FD21_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

FD21L11 = CARRY(FD21_sout_node[4] & (COM_AD_D[6] # !FD21L9) # !FD21_sout_node[4] & COM_AD_D[6] & !FD21L9);


--FD21_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

FD21_sout_node[5]_lut_out = FD21L11;
FD21_sout_node[5] = DFFE(FD21_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );


--FD9_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD9_sout_node[0]_lut_out = FD6L1 $ COM_AD_D[7];
FD9_sout_node[0] = DFFE(FD9_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD9L3 = CARRY(FD6L1 & COM_AD_D[7]);


--FD9_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD9_sout_node[1]_lut_out = FD6L3 $ COM_AD_D[8] $ FD9L3;
FD9_sout_node[1] = DFFE(FD9_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD9L5 = CARRY(FD6L3 & !COM_AD_D[8] & !FD9L3 # !FD6L3 & (!FD9L3 # !COM_AD_D[8]));


--FD9_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD9_sout_node[2]_lut_out = FD6L4 $ COM_AD_D[9] $ !FD9L5;
FD9_sout_node[2] = DFFE(FD9_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD9L7 = CARRY(FD6L4 & (COM_AD_D[9] # !FD9L5) # !FD6L4 & COM_AD_D[9] & !FD9L5);


--FD9_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD9_sout_node[3]_lut_out = FD9_sout_node[3] $ FD6L5 $ FD9L7;
FD9_sout_node[3] = DFFE(FD9_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD9L9 = CARRY(FD9_sout_node[3] $ !FD6L5 # !FD9L7);


--FD9_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

FD9_sout_node[4]_lut_out = FD9_sout_node[4] $ FD6L6 $ !FD9L9;
FD9_sout_node[4] = DFFE(FD9_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );


--FD3_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

FD3_sout_node[0]_lut_out = FD3_sout_node[0] $ COM_AD_D[2];
FD3_sout_node[0] = DFFE(FD3_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

FD3L3 = CARRY(FD3_sout_node[0] & COM_AD_D[2]);


--FD3_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

FD3_sout_node[1]_lut_out = FD3_sout_node[1] $ COM_AD_D[3] $ FD3L3;
FD3_sout_node[1] = DFFE(FD3_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

FD3L5 = CARRY(FD3_sout_node[1] & !COM_AD_D[3] & !FD3L3 # !FD3_sout_node[1] & (!FD3L3 # !COM_AD_D[3]));


--FD3_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

FD3_sout_node[2]_lut_out = FD3_sout_node[2] $ COM_AD_D[4] $ !FD3L5;
FD3_sout_node[2] = DFFE(FD3_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

FD3L7 = CARRY(FD3_sout_node[2] & (COM_AD_D[4] # !FD3L5) # !FD3_sout_node[2] & COM_AD_D[4] & !FD3L5);


--FD3_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

FD3_sout_node[3]_lut_out = FD3_sout_node[3] $ COM_AD_D[5] $ FD3L7;
FD3_sout_node[3] = DFFE(FD3_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

FD3L9 = CARRY(FD3_sout_node[3] & !COM_AD_D[5] & !FD3L7 # !FD3_sout_node[3] & (!FD3L7 # !COM_AD_D[5]));


--FD3_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

FD3_sout_node[4]_lut_out = FD3_sout_node[4] $ COM_AD_D[6] $ !FD3L9;
FD3_sout_node[4] = DFFE(FD3_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

FD3L11 = CARRY(FD3_sout_node[4] & (COM_AD_D[6] # !FD3L9) # !FD3_sout_node[4] & COM_AD_D[6] & !FD3L9);


--FD3_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

FD3_sout_node[5]_lut_out = FD3L11;
FD3_sout_node[5] = DFFE(FD3_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );


--XD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT
--operation mode is arithmetic

XD1L33 = VCC;

--XD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1
--operation mode is arithmetic

XD1L23 = CARRY(!XD1L5);


--XD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2
--operation mode is arithmetic

XD1L43 = XD1L7 $ !XD1L23;

--XD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT
--operation mode is arithmetic

XD1L53 = CARRY(XD1L7 # !XD1L23);


--XD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3
--operation mode is arithmetic

XD1L63 = XD1L9 $ XD1L53;

--XD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT
--operation mode is arithmetic

XD1L73 = CARRY(!XD1L9 & !XD1L53);


--XD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4
--operation mode is arithmetic

XD1L83 = XD1L11 $ !XD1L73;

--XD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT
--operation mode is arithmetic

XD1L93 = CARRY(XD1L11 # !XD1L73);


--XD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5
--operation mode is arithmetic

XD1L04 = XD1L31 $ XD1L93;

--XD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT
--operation mode is arithmetic

XD1L14 = CARRY(!XD1L31 & !XD1L93);


--XD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6
--operation mode is arithmetic

XD1L24 = XD1L51 $ !XD1L14;

--XD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT
--operation mode is arithmetic

XD1L34 = CARRY(XD1L51 # !XD1L14);


--XD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7
--operation mode is arithmetic

XD1L44 = XD1L71 $ XD1L34;

--XD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT
--operation mode is arithmetic

XD1L54 = CARRY(!XD1L71 & !XD1L34);


--XD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8
--operation mode is arithmetic

XD1L64 = XD1L91 $ !XD1L54;

--XD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT
--operation mode is arithmetic

XD1L74 = CARRY(XD1L91 # !XD1L54);


--XD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9
--operation mode is arithmetic

XD1L84 = XD1L12 $ XD1L74;

--XD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT
--operation mode is arithmetic

XD1L94 = CARRY(!XD1L12 & !XD1L74);


--XD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10
--operation mode is arithmetic

XD1L05 = XD1L32 $ !XD1L94;

--XD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT
--operation mode is arithmetic

XD1L15 = CARRY(XD1L32 # !XD1L94);


--XD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11
--operation mode is arithmetic

XD1L25 = XD1L52 $ XD1L15;

--XD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT
--operation mode is arithmetic

XD1L35 = CARRY(!XD1L52 & !XD1L15);


--XD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12
--operation mode is arithmetic

XD1L45 = XD1L72 $ !XD1L35;

--XD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT
--operation mode is arithmetic

XD1L55 = CARRY(XD1L72 # !XD1L35);


--XD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13
--operation mode is arithmetic

XD1L65 = XD1L92 $ XD1L55;

--XD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT
--operation mode is arithmetic

XD1L75 = CARRY(!XD1L92 & !XD1L55);


--XD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14
--operation mode is normal

XD1L85 = XD1L13 $ XD1L75;


--UB1L961 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0
--operation mode is arithmetic

UB1L961 = !UB1_ina[0];

--UB1L071 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT
--operation mode is arithmetic

UB1L071 = CARRY(UB1_ina[0]);


--UB1L171 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1
--operation mode is arithmetic

UB1L171 = UB1_ina[1] $ !UB1L071;

--UB1L271 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT
--operation mode is arithmetic

UB1L271 = CARRY(!UB1_ina[1] & !UB1L071);


--UB1L371 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2
--operation mode is arithmetic

UB1L371 = UB1_ina[2] $ UB1L271;

--UB1L471 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT
--operation mode is arithmetic

UB1L471 = CARRY(UB1_ina[2] # !UB1L271);


--UB1L571 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3
--operation mode is arithmetic

UB1L571 = UB1_ina[3] $ !UB1L471;

--UB1L671 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT
--operation mode is arithmetic

UB1L671 = CARRY(!UB1_ina[3] & !UB1L471);


--UB1L771 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4
--operation mode is arithmetic

UB1L771 = UB1_ina[4] $ UB1L671;

--UB1L871 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT
--operation mode is arithmetic

UB1L871 = CARRY(UB1_ina[4] # !UB1L671);


--UB1L971 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5
--operation mode is arithmetic

UB1L971 = UB1_ina[5] $ !UB1L871;

--UB1L081 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT
--operation mode is arithmetic

UB1L081 = CARRY(!UB1_ina[5] & !UB1L871);


--UB1L181 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6
--operation mode is arithmetic

UB1L181 = UB1_ina[6] $ UB1L081;

--UB1L281 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT
--operation mode is arithmetic

UB1L281 = CARRY(UB1_ina[6] # !UB1L081);


--UB1L381 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7
--operation mode is arithmetic

UB1L381 = UB1_ina[7] $ !UB1L281;

--UB1L481 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT
--operation mode is arithmetic

UB1L481 = CARRY(!UB1_ina[7] & !UB1L281);


--UB1L581 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8
--operation mode is arithmetic

UB1L581 = UB1_ina[8] $ !UB1L481;

--UB1L681 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT
--operation mode is arithmetic

UB1L681 = CARRY(UB1_ina[8] & !UB1L481);


--UB1L781 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9
--operation mode is arithmetic

UB1L781 = UB1_ina[9] $ UB1L681;

--UB1L881 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT
--operation mode is arithmetic

UB1L881 = CARRY(!UB1L681 # !UB1_ina[9]);


--UB1L981 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10
--operation mode is normal

UB1L981 = !UB1L881;


--UB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0
--operation mode is arithmetic

UB1L19 = !UB1_ina[0];

--UB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT
--operation mode is arithmetic

UB1L29 = CARRY(UB1_ina[0]);


--UB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1
--operation mode is arithmetic

UB1L39 = UB1_ina[1] $ !UB1L29;

--UB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT
--operation mode is arithmetic

UB1L49 = CARRY(!UB1_ina[1] & !UB1L29);


--UB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2
--operation mode is arithmetic

UB1L59 = UB1_ina[2] $ UB1L49;

--UB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT
--operation mode is arithmetic

UB1L69 = CARRY(UB1_ina[2] # !UB1L49);


--UB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3
--operation mode is arithmetic

UB1L79 = UB1_ina[3] $ UB1L69;

--UB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT
--operation mode is arithmetic

UB1L89 = CARRY(!UB1L69 # !UB1_ina[3]);


--UB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4
--operation mode is arithmetic

UB1L99 = UB1_ina[4] $ UB1L89;

--UB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT
--operation mode is arithmetic

UB1L001 = CARRY(UB1_ina[4] # !UB1L89);


--UB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5
--operation mode is arithmetic

UB1L101 = UB1_ina[5] $ !UB1L001;

--UB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT
--operation mode is arithmetic

UB1L201 = CARRY(!UB1_ina[5] & !UB1L001);


--UB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6
--operation mode is arithmetic

UB1L301 = UB1_ina[6] $ !UB1L201;

--UB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT
--operation mode is arithmetic

UB1L401 = CARRY(UB1_ina[6] & !UB1L201);


--UB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7
--operation mode is arithmetic

UB1L501 = UB1_ina[7] $ UB1L401;

--UB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT
--operation mode is arithmetic

UB1L601 = CARRY(!UB1L401 # !UB1_ina[7]);


--UB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8
--operation mode is arithmetic

UB1L701 = UB1_ina[8] $ !UB1L601;

--UB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT
--operation mode is arithmetic

UB1L801 = CARRY(UB1_ina[8] & !UB1L601);


--UB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9
--operation mode is arithmetic

UB1L901 = UB1_ina[9] $ UB1L801;

--UB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT
--operation mode is arithmetic

UB1L011 = CARRY(!UB1L801 # !UB1_ina[9]);


--UB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10
--operation mode is normal

UB1L111 = !UB1L011;


--SD1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]
--operation mode is counter

SD1_loopcnt[0]_lut_out = !SD1_loopcnt[0];
SD1_loopcnt[0]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[0]_lut_out);
SD1_loopcnt[0]_reg_input = SD1_loopcnt[0]_sload_eqn & !YD1_STF;
SD1_loopcnt[0] = DFFE(SD1_loopcnt[0]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT
--operation mode is counter

SD1L53 = CARRY(SD1_loopcnt[0]);


--SD1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]
--operation mode is counter

SD1_loopcnt[1]_lut_out = SD1_loopcnt[1] $ SD1L53;
SD1_loopcnt[1]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[1]_lut_out);
SD1_loopcnt[1]_reg_input = SD1_loopcnt[1]_sload_eqn & !YD1_STF;
SD1_loopcnt[1] = DFFE(SD1_loopcnt[1]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT
--operation mode is counter

SD1L73 = CARRY(!SD1L53 # !SD1_loopcnt[1]);


--SD1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]
--operation mode is counter

SD1_loopcnt[2]_lut_out = SD1_loopcnt[2] $ !SD1L73;
SD1_loopcnt[2]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[2]_lut_out);
SD1_loopcnt[2]_reg_input = SD1_loopcnt[2]_sload_eqn & !YD1_STF;
SD1_loopcnt[2] = DFFE(SD1_loopcnt[2]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT
--operation mode is counter

SD1L93 = CARRY(SD1_loopcnt[2] & !SD1L73);


--SD1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]
--operation mode is counter

SD1_loopcnt[3]_lut_out = SD1_loopcnt[3] $ SD1L93;
SD1_loopcnt[3]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[3]_lut_out);
SD1_loopcnt[3]_reg_input = SD1_loopcnt[3]_sload_eqn & !YD1_STF;
SD1_loopcnt[3] = DFFE(SD1_loopcnt[3]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT
--operation mode is counter

SD1L14 = CARRY(!SD1L93 # !SD1_loopcnt[3]);


--SD1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]
--operation mode is counter

SD1_loopcnt[4]_lut_out = SD1_loopcnt[4] $ !SD1L14;
SD1_loopcnt[4]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[4]_lut_out);
SD1_loopcnt[4]_reg_input = SD1_loopcnt[4]_sload_eqn & !YD1_STF;
SD1_loopcnt[4] = DFFE(SD1_loopcnt[4]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT
--operation mode is counter

SD1L34 = CARRY(SD1_loopcnt[4] & !SD1L14);


--SD1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5]
--operation mode is normal

SD1_loopcnt[5]_lut_out = SD1_loopcnt[5] $ SD1L34;
SD1_loopcnt[5]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[5]_lut_out);
SD1_loopcnt[5]_reg_input = SD1_loopcnt[5]_sload_eqn & !YD1_STF;
SD1_loopcnt[5] = DFFE(SD1_loopcnt[5]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--L1L44 is fe_r2r:inst_fe_r2r|i~112
--operation mode is arithmetic

L1L44 = L1_cntn[0] $ L1L16;

--L1L54 is fe_r2r:inst_fe_r2r|i~112COUT
--operation mode is arithmetic

L1L54 = CARRY(L1_cntn[0] & L1L16);


--L1L64 is fe_r2r:inst_fe_r2r|i~113
--operation mode is arithmetic

L1L64 = L1_cntn[1] $ L1L54;

--L1L74 is fe_r2r:inst_fe_r2r|i~113COUT
--operation mode is arithmetic

L1L74 = CARRY(!L1L54 # !L1_cntn[1]);


--L1L84 is fe_r2r:inst_fe_r2r|i~114
--operation mode is arithmetic

L1L84 = L1_cntn[2] $ !L1L74;

--L1L94 is fe_r2r:inst_fe_r2r|i~114COUT
--operation mode is arithmetic

L1L94 = CARRY(L1_cntn[2] & !L1L74);


--L1L05 is fe_r2r:inst_fe_r2r|i~115
--operation mode is normal

L1L05 = L1_cntn[3] $ L1L94;


--L1L15 is fe_r2r:inst_fe_r2r|i~116
--operation mode is arithmetic

L1L15 = L1_cntp[0] $ L1L36;

--L1L25 is fe_r2r:inst_fe_r2r|i~116COUT
--operation mode is arithmetic

L1L25 = CARRY(L1_cntp[0] & L1L36);


--L1L35 is fe_r2r:inst_fe_r2r|i~117
--operation mode is arithmetic

L1L35 = L1_cntp[1] $ L1L25;

--L1L45 is fe_r2r:inst_fe_r2r|i~117COUT
--operation mode is arithmetic

L1L45 = CARRY(!L1L25 # !L1_cntp[1]);


--L1L55 is fe_r2r:inst_fe_r2r|i~118
--operation mode is arithmetic

L1L55 = L1_cntp[2] $ !L1L45;

--L1L65 is fe_r2r:inst_fe_r2r|i~118COUT
--operation mode is arithmetic

L1L65 = CARRY(L1_cntp[2] & !L1L45);


--L1L75 is fe_r2r:inst_fe_r2r|i~119
--operation mode is normal

L1L75 = L1_cntp[3] $ L1L65;


--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289
--operation mode is arithmetic

CB2L82 = !CB2_readout_cnt[0];

--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289COUT
--operation mode is arithmetic

CB2L92 = CARRY(CB2_readout_cnt[0]);


--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290
--operation mode is arithmetic

CB2L03 = CB2_readout_cnt[1] $ CB2L92;

--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290COUT
--operation mode is arithmetic

CB2L13 = CARRY(!CB2L92 # !CB2_readout_cnt[1]);


--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291
--operation mode is arithmetic

CB2L23 = CB2_readout_cnt[2] $ !CB2L13;

--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291COUT
--operation mode is arithmetic

CB2L33 = CARRY(CB2_readout_cnt[2] & !CB2L13);


--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292
--operation mode is arithmetic

CB2L43 = CB2_readout_cnt[3] $ CB2L33;

--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292COUT
--operation mode is arithmetic

CB2L53 = CARRY(!CB2L33 # !CB2_readout_cnt[3]);


--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293
--operation mode is arithmetic

CB2L63 = CB2_readout_cnt[4] $ !CB2L53;

--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293COUT
--operation mode is arithmetic

CB2L73 = CARRY(CB2_readout_cnt[4] & !CB2L53);


--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294
--operation mode is arithmetic

CB2L83 = CB2_readout_cnt[5] $ CB2L73;

--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294COUT
--operation mode is arithmetic

CB2L93 = CARRY(!CB2L73 # !CB2_readout_cnt[5]);


--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295
--operation mode is arithmetic

CB2L04 = CB2_readout_cnt[6] $ !CB2L93;

--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295COUT
--operation mode is arithmetic

CB2L14 = CARRY(CB2_readout_cnt[6] & !CB2L93);


--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296
--operation mode is arithmetic

CB2L24 = CB2_readout_cnt[7] $ CB2L14;

--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296COUT
--operation mode is arithmetic

CB2L34 = CARRY(!CB2L14 # !CB2_readout_cnt[7]);


--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297
--operation mode is arithmetic

CB2L44 = CB2_readout_cnt[8] $ !CB2L34;

--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297COUT
--operation mode is arithmetic

CB2L54 = CARRY(CB2_readout_cnt[8] & !CB2L34);


--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298
--operation mode is arithmetic

CB2L64 = CB2_readout_cnt[9] $ CB2L54;

--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298COUT
--operation mode is arithmetic

CB2L74 = CARRY(!CB2L54 # !CB2_readout_cnt[9]);


--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299
--operation mode is arithmetic

CB2L84 = CB2_readout_cnt[10] $ !CB2L74;

--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299COUT
--operation mode is arithmetic

CB2L94 = CARRY(CB2_readout_cnt[10] & !CB2L74);


--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300
--operation mode is arithmetic

CB2L05 = CB2_readout_cnt[11] $ CB2L94;

--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300COUT
--operation mode is arithmetic

CB2L15 = CARRY(!CB2L94 # !CB2_readout_cnt[11]);


--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301
--operation mode is arithmetic

CB2L25 = CB2_readout_cnt[12] $ !CB2L15;

--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301COUT
--operation mode is arithmetic

CB2L35 = CARRY(CB2_readout_cnt[12] & !CB2L15);


--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302
--operation mode is arithmetic

CB2L45 = CB2_readout_cnt[13] $ CB2L35;

--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302COUT
--operation mode is arithmetic

CB2L55 = CARRY(!CB2L35 # !CB2_readout_cnt[13]);


--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303
--operation mode is arithmetic

CB2L65 = CB2_readout_cnt[14] $ !CB2L55;

--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303COUT
--operation mode is arithmetic

CB2L75 = CARRY(CB2_readout_cnt[14] & !CB2L55);


--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304
--operation mode is arithmetic

CB2L85 = CB2_readout_cnt[15] $ CB2L75;

--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304COUT
--operation mode is arithmetic

CB2L95 = CARRY(!CB2L75 # !CB2_readout_cnt[15]);


--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305
--operation mode is arithmetic

CB2L06 = CB2_readout_cnt[16] $ !CB2L95;

--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305COUT
--operation mode is arithmetic

CB2L16 = CARRY(CB2_readout_cnt[16] & !CB2L95);


--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306
--operation mode is arithmetic

CB2L26 = CB2_readout_cnt[17] $ CB2L16;

--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306COUT
--operation mode is arithmetic

CB2L36 = CARRY(!CB2L16 # !CB2_readout_cnt[17]);


--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307
--operation mode is arithmetic

CB2L46 = CB2_readout_cnt[18] $ !CB2L36;

--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307COUT
--operation mode is arithmetic

CB2L56 = CARRY(CB2_readout_cnt[18] & !CB2L36);


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308
--operation mode is arithmetic

CB2L66 = CB2_readout_cnt[19] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308COUT
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_readout_cnt[19]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309
--operation mode is arithmetic

CB2L86 = CB2_readout_cnt[20] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309COUT
--operation mode is arithmetic

CB2L96 = CARRY(CB2_readout_cnt[20] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310
--operation mode is arithmetic

CB2L07 = CB2_readout_cnt[21] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310COUT
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_readout_cnt[21]);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311
--operation mode is arithmetic

CB2L27 = CB2_readout_cnt[22] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311COUT
--operation mode is arithmetic

CB2L37 = CARRY(CB2_readout_cnt[22] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312
--operation mode is arithmetic

CB2L47 = CB2_readout_cnt[23] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312COUT
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_readout_cnt[23]);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313
--operation mode is arithmetic

CB2L67 = CB2_readout_cnt[24] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313COUT
--operation mode is arithmetic

CB2L77 = CARRY(CB2_readout_cnt[24] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314
--operation mode is arithmetic

CB2L87 = CB2_readout_cnt[25] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314COUT
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_readout_cnt[25]);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315
--operation mode is arithmetic

CB2L08 = CB2_readout_cnt[26] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315COUT
--operation mode is arithmetic

CB2L18 = CARRY(CB2_readout_cnt[26] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316
--operation mode is arithmetic

CB2L28 = CB2_readout_cnt[27] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316COUT
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_readout_cnt[27]);


--CB2L48 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317
--operation mode is arithmetic

CB2L48 = CB2_readout_cnt[28] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317COUT
--operation mode is arithmetic

CB2L58 = CARRY(CB2_readout_cnt[28] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318
--operation mode is arithmetic

CB2L68 = CB2_readout_cnt[29] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318COUT
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_readout_cnt[29]);


--CB2L88 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319
--operation mode is arithmetic

CB2L88 = CB2_readout_cnt[30] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319COUT
--operation mode is arithmetic

CB2L98 = CARRY(CB2_readout_cnt[30] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~320
--operation mode is normal

CB2L09 = CB2_readout_cnt[31] $ CB2L98;


--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|i~494
--operation mode is arithmetic

BB2L25 = !BB2_digitize_cnt[0];

--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|i~494COUT
--operation mode is arithmetic

BB2L35 = CARRY(BB2_digitize_cnt[0]);


--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|i~495
--operation mode is arithmetic

BB2L45 = BB2_digitize_cnt[1] $ BB2L35;

--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|i~495COUT
--operation mode is arithmetic

BB2L55 = CARRY(!BB2L35 # !BB2_digitize_cnt[1]);


--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|i~496
--operation mode is arithmetic

BB2L65 = BB2_digitize_cnt[2] $ !BB2L55;

--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|i~496COUT
--operation mode is arithmetic

BB2L75 = CARRY(BB2_digitize_cnt[2] & !BB2L55);


--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|i~497
--operation mode is arithmetic

BB2L85 = BB2_digitize_cnt[3] $ BB2L75;

--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|i~497COUT
--operation mode is arithmetic

BB2L95 = CARRY(!BB2L75 # !BB2_digitize_cnt[3]);


--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|i~498
--operation mode is arithmetic

BB2L06 = BB2_digitize_cnt[4] $ !BB2L95;

--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|i~498COUT
--operation mode is arithmetic

BB2L16 = CARRY(BB2_digitize_cnt[4] & !BB2L95);


--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|i~499
--operation mode is arithmetic

BB2L26 = BB2_digitize_cnt[5] $ BB2L16;

--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|i~499COUT
--operation mode is arithmetic

BB2L36 = CARRY(!BB2L16 # !BB2_digitize_cnt[5]);


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|i~500
--operation mode is arithmetic

BB2L46 = BB2_digitize_cnt[6] $ !BB2L36;

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|i~500COUT
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[6] & !BB2L36);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|i~501
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[7] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|i~501COUT
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[7]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|i~502
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[8] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|i~502COUT
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[8] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|i~503
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[9] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|i~503COUT
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[9]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|i~504
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[10] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|i~504COUT
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[10] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|i~505
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[11] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|i~505COUT
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[11]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|i~506
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[12] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|i~506COUT
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[12] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|i~507
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[13] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|i~507COUT
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[13]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|i~508
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[14] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|i~508COUT
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[14] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|i~509
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[15] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|i~509COUT
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[15]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|i~510
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[16] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|i~510COUT
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[16] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|i~511
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[17] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|i~511COUT
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[17]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|i~512
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[18] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|i~512COUT
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[18] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|i~513
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[19] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|i~513COUT
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[19]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|i~514
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[20] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|i~514COUT
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[20] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|i~515
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[21] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|i~515COUT
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[21]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|i~516
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[22] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|i~516COUT
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[22] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|i~517
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[23] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|i~517COUT
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[23]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|i~518
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[24] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|i~518COUT
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[24] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|i~519
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[25] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|i~519COUT
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[25]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|i~520
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[26] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|i~520COUT
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[26] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|i~521
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[27] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|i~521COUT
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[27]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|i~522
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[28] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|i~522COUT
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[28] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|i~523
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[29] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|i~523COUT
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[29]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|i~524
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[30] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|i~524COUT
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[30] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|i~525
--operation mode is normal

BB2L411 = BB2_digitize_cnt[31] $ BB2L311;


--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|i~526
--operation mode is arithmetic

BB2L511 = !BB2_settle_cnt[0];

--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|i~526COUT
--operation mode is arithmetic

BB2L611 = CARRY(BB2_settle_cnt[0]);


--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|i~527
--operation mode is arithmetic

BB2L711 = BB2_settle_cnt[1] $ BB2L611;

--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|i~527COUT
--operation mode is arithmetic

BB2L811 = CARRY(!BB2L611 # !BB2_settle_cnt[1]);


--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|i~528
--operation mode is arithmetic

BB2L911 = BB2_settle_cnt[2] $ !BB2L811;

--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|i~528COUT
--operation mode is arithmetic

BB2L021 = CARRY(BB2_settle_cnt[2] & !BB2L811);


--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|i~529
--operation mode is arithmetic

BB2L121 = BB2_settle_cnt[3] $ BB2L021;

--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|i~529COUT
--operation mode is arithmetic

BB2L221 = CARRY(!BB2L021 # !BB2_settle_cnt[3]);


--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|i~530
--operation mode is arithmetic

BB2L321 = BB2_settle_cnt[4] $ !BB2L221;

--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|i~530COUT
--operation mode is arithmetic

BB2L421 = CARRY(BB2_settle_cnt[4] & !BB2L221);


--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|i~531
--operation mode is arithmetic

BB2L521 = BB2_settle_cnt[5] $ BB2L421;

--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|i~531COUT
--operation mode is arithmetic

BB2L621 = CARRY(!BB2L421 # !BB2_settle_cnt[5]);


--BB2L721 is atwd:atwd1|atwd_control:inst_atwd_control|i~532
--operation mode is arithmetic

BB2L721 = BB2_settle_cnt[6] $ !BB2L621;

--BB2L821 is atwd:atwd1|atwd_control:inst_atwd_control|i~532COUT
--operation mode is arithmetic

BB2L821 = CARRY(BB2_settle_cnt[6] & !BB2L621);


--BB2L921 is atwd:atwd1|atwd_control:inst_atwd_control|i~533
--operation mode is arithmetic

BB2L921 = BB2_settle_cnt[7] $ BB2L821;

--BB2L031 is atwd:atwd1|atwd_control:inst_atwd_control|i~533COUT
--operation mode is arithmetic

BB2L031 = CARRY(!BB2L821 # !BB2_settle_cnt[7]);


--BB2L131 is atwd:atwd1|atwd_control:inst_atwd_control|i~534
--operation mode is arithmetic

BB2L131 = BB2_settle_cnt[8] $ !BB2L031;

--BB2L231 is atwd:atwd1|atwd_control:inst_atwd_control|i~534COUT
--operation mode is arithmetic

BB2L231 = CARRY(BB2_settle_cnt[8] & !BB2L031);


--BB2L331 is atwd:atwd1|atwd_control:inst_atwd_control|i~535
--operation mode is arithmetic

BB2L331 = BB2_settle_cnt[9] $ BB2L231;

--BB2L431 is atwd:atwd1|atwd_control:inst_atwd_control|i~535COUT
--operation mode is arithmetic

BB2L431 = CARRY(!BB2L231 # !BB2_settle_cnt[9]);


--BB2L531 is atwd:atwd1|atwd_control:inst_atwd_control|i~536
--operation mode is arithmetic

BB2L531 = BB2_settle_cnt[10] $ !BB2L431;

--BB2L631 is atwd:atwd1|atwd_control:inst_atwd_control|i~536COUT
--operation mode is arithmetic

BB2L631 = CARRY(BB2_settle_cnt[10] & !BB2L431);


--BB2L731 is atwd:atwd1|atwd_control:inst_atwd_control|i~537
--operation mode is arithmetic

BB2L731 = BB2_settle_cnt[11] $ BB2L631;

--BB2L831 is atwd:atwd1|atwd_control:inst_atwd_control|i~537COUT
--operation mode is arithmetic

BB2L831 = CARRY(!BB2L631 # !BB2_settle_cnt[11]);


--BB2L931 is atwd:atwd1|atwd_control:inst_atwd_control|i~538
--operation mode is arithmetic

BB2L931 = BB2_settle_cnt[12] $ !BB2L831;

--BB2L041 is atwd:atwd1|atwd_control:inst_atwd_control|i~538COUT
--operation mode is arithmetic

BB2L041 = CARRY(BB2_settle_cnt[12] & !BB2L831);


--BB2L141 is atwd:atwd1|atwd_control:inst_atwd_control|i~539
--operation mode is arithmetic

BB2L141 = BB2_settle_cnt[13] $ BB2L041;

--BB2L241 is atwd:atwd1|atwd_control:inst_atwd_control|i~539COUT
--operation mode is arithmetic

BB2L241 = CARRY(!BB2L041 # !BB2_settle_cnt[13]);


--BB2L341 is atwd:atwd1|atwd_control:inst_atwd_control|i~540
--operation mode is arithmetic

BB2L341 = BB2_settle_cnt[14] $ !BB2L241;

--BB2L441 is atwd:atwd1|atwd_control:inst_atwd_control|i~540COUT
--operation mode is arithmetic

BB2L441 = CARRY(BB2_settle_cnt[14] & !BB2L241);


--BB2L541 is atwd:atwd1|atwd_control:inst_atwd_control|i~541
--operation mode is arithmetic

BB2L541 = BB2_settle_cnt[15] $ BB2L441;

--BB2L641 is atwd:atwd1|atwd_control:inst_atwd_control|i~541COUT
--operation mode is arithmetic

BB2L641 = CARRY(!BB2L441 # !BB2_settle_cnt[15]);


--BB2L741 is atwd:atwd1|atwd_control:inst_atwd_control|i~542
--operation mode is arithmetic

BB2L741 = BB2_settle_cnt[16] $ !BB2L641;

--BB2L841 is atwd:atwd1|atwd_control:inst_atwd_control|i~542COUT
--operation mode is arithmetic

BB2L841 = CARRY(BB2_settle_cnt[16] & !BB2L641);


--BB2L941 is atwd:atwd1|atwd_control:inst_atwd_control|i~543
--operation mode is arithmetic

BB2L941 = BB2_settle_cnt[17] $ BB2L841;

--BB2L051 is atwd:atwd1|atwd_control:inst_atwd_control|i~543COUT
--operation mode is arithmetic

BB2L051 = CARRY(!BB2L841 # !BB2_settle_cnt[17]);


--BB2L151 is atwd:atwd1|atwd_control:inst_atwd_control|i~544
--operation mode is arithmetic

BB2L151 = BB2_settle_cnt[18] $ !BB2L051;

--BB2L251 is atwd:atwd1|atwd_control:inst_atwd_control|i~544COUT
--operation mode is arithmetic

BB2L251 = CARRY(BB2_settle_cnt[18] & !BB2L051);


--BB2L351 is atwd:atwd1|atwd_control:inst_atwd_control|i~545
--operation mode is arithmetic

BB2L351 = BB2_settle_cnt[19] $ BB2L251;

--BB2L451 is atwd:atwd1|atwd_control:inst_atwd_control|i~545COUT
--operation mode is arithmetic

BB2L451 = CARRY(!BB2L251 # !BB2_settle_cnt[19]);


--BB2L551 is atwd:atwd1|atwd_control:inst_atwd_control|i~546
--operation mode is arithmetic

BB2L551 = BB2_settle_cnt[20] $ !BB2L451;

--BB2L651 is atwd:atwd1|atwd_control:inst_atwd_control|i~546COUT
--operation mode is arithmetic

BB2L651 = CARRY(BB2_settle_cnt[20] & !BB2L451);


--BB2L751 is atwd:atwd1|atwd_control:inst_atwd_control|i~547
--operation mode is arithmetic

BB2L751 = BB2_settle_cnt[21] $ BB2L651;

--BB2L851 is atwd:atwd1|atwd_control:inst_atwd_control|i~547COUT
--operation mode is arithmetic

BB2L851 = CARRY(!BB2L651 # !BB2_settle_cnt[21]);


--BB2L951 is atwd:atwd1|atwd_control:inst_atwd_control|i~548
--operation mode is arithmetic

BB2L951 = BB2_settle_cnt[22] $ !BB2L851;

--BB2L061 is atwd:atwd1|atwd_control:inst_atwd_control|i~548COUT
--operation mode is arithmetic

BB2L061 = CARRY(BB2_settle_cnt[22] & !BB2L851);


--BB2L161 is atwd:atwd1|atwd_control:inst_atwd_control|i~549
--operation mode is arithmetic

BB2L161 = BB2_settle_cnt[23] $ BB2L061;

--BB2L261 is atwd:atwd1|atwd_control:inst_atwd_control|i~549COUT
--operation mode is arithmetic

BB2L261 = CARRY(!BB2L061 # !BB2_settle_cnt[23]);


--BB2L361 is atwd:atwd1|atwd_control:inst_atwd_control|i~550
--operation mode is arithmetic

BB2L361 = BB2_settle_cnt[24] $ !BB2L261;

--BB2L461 is atwd:atwd1|atwd_control:inst_atwd_control|i~550COUT
--operation mode is arithmetic

BB2L461 = CARRY(BB2_settle_cnt[24] & !BB2L261);


--BB2L561 is atwd:atwd1|atwd_control:inst_atwd_control|i~551
--operation mode is arithmetic

BB2L561 = BB2_settle_cnt[25] $ BB2L461;

--BB2L661 is atwd:atwd1|atwd_control:inst_atwd_control|i~551COUT
--operation mode is arithmetic

BB2L661 = CARRY(!BB2L461 # !BB2_settle_cnt[25]);


--BB2L761 is atwd:atwd1|atwd_control:inst_atwd_control|i~552
--operation mode is arithmetic

BB2L761 = BB2_settle_cnt[26] $ !BB2L661;

--BB2L861 is atwd:atwd1|atwd_control:inst_atwd_control|i~552COUT
--operation mode is arithmetic

BB2L861 = CARRY(BB2_settle_cnt[26] & !BB2L661);


--BB2L961 is atwd:atwd1|atwd_control:inst_atwd_control|i~553
--operation mode is arithmetic

BB2L961 = BB2_settle_cnt[27] $ BB2L861;

--BB2L071 is atwd:atwd1|atwd_control:inst_atwd_control|i~553COUT
--operation mode is arithmetic

BB2L071 = CARRY(!BB2L861 # !BB2_settle_cnt[27]);


--BB2L171 is atwd:atwd1|atwd_control:inst_atwd_control|i~554
--operation mode is arithmetic

BB2L171 = BB2_settle_cnt[28] $ !BB2L071;

--BB2L271 is atwd:atwd1|atwd_control:inst_atwd_control|i~554COUT
--operation mode is arithmetic

BB2L271 = CARRY(BB2_settle_cnt[28] & !BB2L071);


--BB2L371 is atwd:atwd1|atwd_control:inst_atwd_control|i~555
--operation mode is arithmetic

BB2L371 = BB2_settle_cnt[29] $ BB2L271;

--BB2L471 is atwd:atwd1|atwd_control:inst_atwd_control|i~555COUT
--operation mode is arithmetic

BB2L471 = CARRY(!BB2L271 # !BB2_settle_cnt[29]);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|i~556
--operation mode is arithmetic

BB2L571 = BB2_settle_cnt[30] $ !BB2L471;

--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|i~556COUT
--operation mode is arithmetic

BB2L671 = CARRY(BB2_settle_cnt[30] & !BB2L471);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|i~557
--operation mode is normal

BB2L771 = BB2_settle_cnt[31] $ BB2L671;


--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289
--operation mode is arithmetic

CB1L82 = !CB1_readout_cnt[0];

--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289COUT
--operation mode is arithmetic

CB1L92 = CARRY(CB1_readout_cnt[0]);


--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290
--operation mode is arithmetic

CB1L03 = CB1_readout_cnt[1] $ CB1L92;

--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290COUT
--operation mode is arithmetic

CB1L13 = CARRY(!CB1L92 # !CB1_readout_cnt[1]);


--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291
--operation mode is arithmetic

CB1L23 = CB1_readout_cnt[2] $ !CB1L13;

--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291COUT
--operation mode is arithmetic

CB1L33 = CARRY(CB1_readout_cnt[2] & !CB1L13);


--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292
--operation mode is arithmetic

CB1L43 = CB1_readout_cnt[3] $ CB1L33;

--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292COUT
--operation mode is arithmetic

CB1L53 = CARRY(!CB1L33 # !CB1_readout_cnt[3]);


--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293
--operation mode is arithmetic

CB1L63 = CB1_readout_cnt[4] $ !CB1L53;

--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293COUT
--operation mode is arithmetic

CB1L73 = CARRY(CB1_readout_cnt[4] & !CB1L53);


--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294
--operation mode is arithmetic

CB1L83 = CB1_readout_cnt[5] $ CB1L73;

--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294COUT
--operation mode is arithmetic

CB1L93 = CARRY(!CB1L73 # !CB1_readout_cnt[5]);


--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295
--operation mode is arithmetic

CB1L04 = CB1_readout_cnt[6] $ !CB1L93;

--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295COUT
--operation mode is arithmetic

CB1L14 = CARRY(CB1_readout_cnt[6] & !CB1L93);


--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296
--operation mode is arithmetic

CB1L24 = CB1_readout_cnt[7] $ CB1L14;

--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296COUT
--operation mode is arithmetic

CB1L34 = CARRY(!CB1L14 # !CB1_readout_cnt[7]);


--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297
--operation mode is arithmetic

CB1L44 = CB1_readout_cnt[8] $ !CB1L34;

--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297COUT
--operation mode is arithmetic

CB1L54 = CARRY(CB1_readout_cnt[8] & !CB1L34);


--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298
--operation mode is arithmetic

CB1L64 = CB1_readout_cnt[9] $ CB1L54;

--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298COUT
--operation mode is arithmetic

CB1L74 = CARRY(!CB1L54 # !CB1_readout_cnt[9]);


--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299
--operation mode is arithmetic

CB1L84 = CB1_readout_cnt[10] $ !CB1L74;

--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299COUT
--operation mode is arithmetic

CB1L94 = CARRY(CB1_readout_cnt[10] & !CB1L74);


--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300
--operation mode is arithmetic

CB1L05 = CB1_readout_cnt[11] $ CB1L94;

--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300COUT
--operation mode is arithmetic

CB1L15 = CARRY(!CB1L94 # !CB1_readout_cnt[11]);


--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301
--operation mode is arithmetic

CB1L25 = CB1_readout_cnt[12] $ !CB1L15;

--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301COUT
--operation mode is arithmetic

CB1L35 = CARRY(CB1_readout_cnt[12] & !CB1L15);


--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302
--operation mode is arithmetic

CB1L45 = CB1_readout_cnt[13] $ CB1L35;

--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302COUT
--operation mode is arithmetic

CB1L55 = CARRY(!CB1L35 # !CB1_readout_cnt[13]);


--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303
--operation mode is arithmetic

CB1L65 = CB1_readout_cnt[14] $ !CB1L55;

--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303COUT
--operation mode is arithmetic

CB1L75 = CARRY(CB1_readout_cnt[14] & !CB1L55);


--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304
--operation mode is arithmetic

CB1L85 = CB1_readout_cnt[15] $ CB1L75;

--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304COUT
--operation mode is arithmetic

CB1L95 = CARRY(!CB1L75 # !CB1_readout_cnt[15]);


--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305
--operation mode is arithmetic

CB1L06 = CB1_readout_cnt[16] $ !CB1L95;

--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305COUT
--operation mode is arithmetic

CB1L16 = CARRY(CB1_readout_cnt[16] & !CB1L95);


--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306
--operation mode is arithmetic

CB1L26 = CB1_readout_cnt[17] $ CB1L16;

--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306COUT
--operation mode is arithmetic

CB1L36 = CARRY(!CB1L16 # !CB1_readout_cnt[17]);


--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307
--operation mode is arithmetic

CB1L46 = CB1_readout_cnt[18] $ !CB1L36;

--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307COUT
--operation mode is arithmetic

CB1L56 = CARRY(CB1_readout_cnt[18] & !CB1L36);


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308
--operation mode is arithmetic

CB1L66 = CB1_readout_cnt[19] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308COUT
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_readout_cnt[19]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309
--operation mode is arithmetic

CB1L86 = CB1_readout_cnt[20] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309COUT
--operation mode is arithmetic

CB1L96 = CARRY(CB1_readout_cnt[20] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310
--operation mode is arithmetic

CB1L07 = CB1_readout_cnt[21] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310COUT
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_readout_cnt[21]);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311
--operation mode is arithmetic

CB1L27 = CB1_readout_cnt[22] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311COUT
--operation mode is arithmetic

CB1L37 = CARRY(CB1_readout_cnt[22] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312
--operation mode is arithmetic

CB1L47 = CB1_readout_cnt[23] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312COUT
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_readout_cnt[23]);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313
--operation mode is arithmetic

CB1L67 = CB1_readout_cnt[24] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313COUT
--operation mode is arithmetic

CB1L77 = CARRY(CB1_readout_cnt[24] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314
--operation mode is arithmetic

CB1L87 = CB1_readout_cnt[25] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314COUT
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_readout_cnt[25]);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315
--operation mode is arithmetic

CB1L08 = CB1_readout_cnt[26] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315COUT
--operation mode is arithmetic

CB1L18 = CARRY(CB1_readout_cnt[26] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316
--operation mode is arithmetic

CB1L28 = CB1_readout_cnt[27] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316COUT
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_readout_cnt[27]);


--CB1L48 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317
--operation mode is arithmetic

CB1L48 = CB1_readout_cnt[28] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317COUT
--operation mode is arithmetic

CB1L58 = CARRY(CB1_readout_cnt[28] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318
--operation mode is arithmetic

CB1L68 = CB1_readout_cnt[29] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318COUT
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_readout_cnt[29]);


--CB1L88 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319
--operation mode is arithmetic

CB1L88 = CB1_readout_cnt[30] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319COUT
--operation mode is arithmetic

CB1L98 = CARRY(CB1_readout_cnt[30] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~320
--operation mode is normal

CB1L09 = CB1_readout_cnt[31] $ CB1L98;


--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|i~494
--operation mode is arithmetic

BB1L25 = !BB1_digitize_cnt[0];

--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|i~494COUT
--operation mode is arithmetic

BB1L35 = CARRY(BB1_digitize_cnt[0]);


--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|i~495
--operation mode is arithmetic

BB1L45 = BB1_digitize_cnt[1] $ BB1L35;

--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|i~495COUT
--operation mode is arithmetic

BB1L55 = CARRY(!BB1L35 # !BB1_digitize_cnt[1]);


--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|i~496
--operation mode is arithmetic

BB1L65 = BB1_digitize_cnt[2] $ !BB1L55;

--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|i~496COUT
--operation mode is arithmetic

BB1L75 = CARRY(BB1_digitize_cnt[2] & !BB1L55);


--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|i~497
--operation mode is arithmetic

BB1L85 = BB1_digitize_cnt[3] $ BB1L75;

--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|i~497COUT
--operation mode is arithmetic

BB1L95 = CARRY(!BB1L75 # !BB1_digitize_cnt[3]);


--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|i~498
--operation mode is arithmetic

BB1L06 = BB1_digitize_cnt[4] $ !BB1L95;

--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|i~498COUT
--operation mode is arithmetic

BB1L16 = CARRY(BB1_digitize_cnt[4] & !BB1L95);


--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|i~499
--operation mode is arithmetic

BB1L26 = BB1_digitize_cnt[5] $ BB1L16;

--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|i~499COUT
--operation mode is arithmetic

BB1L36 = CARRY(!BB1L16 # !BB1_digitize_cnt[5]);


--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|i~500
--operation mode is arithmetic

BB1L46 = BB1_digitize_cnt[6] $ !BB1L36;

--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|i~500COUT
--operation mode is arithmetic

BB1L56 = CARRY(BB1_digitize_cnt[6] & !BB1L36);


--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|i~501
--operation mode is arithmetic

BB1L66 = BB1_digitize_cnt[7] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|i~501COUT
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_digitize_cnt[7]);


--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|i~502
--operation mode is arithmetic

BB1L86 = BB1_digitize_cnt[8] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|i~502COUT
--operation mode is arithmetic

BB1L96 = CARRY(BB1_digitize_cnt[8] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|i~503
--operation mode is arithmetic

BB1L07 = BB1_digitize_cnt[9] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|i~503COUT
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_digitize_cnt[9]);


--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|i~504
--operation mode is arithmetic

BB1L27 = BB1_digitize_cnt[10] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|i~504COUT
--operation mode is arithmetic

BB1L37 = CARRY(BB1_digitize_cnt[10] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|i~505
--operation mode is arithmetic

BB1L47 = BB1_digitize_cnt[11] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|i~505COUT
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_digitize_cnt[11]);


--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|i~506
--operation mode is arithmetic

BB1L67 = BB1_digitize_cnt[12] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|i~506COUT
--operation mode is arithmetic

BB1L77 = CARRY(BB1_digitize_cnt[12] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|i~507
--operation mode is arithmetic

BB1L87 = BB1_digitize_cnt[13] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|i~507COUT
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_digitize_cnt[13]);


--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|i~508
--operation mode is arithmetic

BB1L08 = BB1_digitize_cnt[14] $ !BB1L97;

--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|i~508COUT
--operation mode is arithmetic

BB1L18 = CARRY(BB1_digitize_cnt[14] & !BB1L97);


--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|i~509
--operation mode is arithmetic

BB1L28 = BB1_digitize_cnt[15] $ BB1L18;

--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|i~509COUT
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L18 # !BB1_digitize_cnt[15]);


--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|i~510
--operation mode is arithmetic

BB1L48 = BB1_digitize_cnt[16] $ !BB1L38;

--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|i~510COUT
--operation mode is arithmetic

BB1L58 = CARRY(BB1_digitize_cnt[16] & !BB1L38);


--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|i~511
--operation mode is arithmetic

BB1L68 = BB1_digitize_cnt[17] $ BB1L58;

--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|i~511COUT
--operation mode is arithmetic

BB1L78 = CARRY(!BB1L58 # !BB1_digitize_cnt[17]);


--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|i~512
--operation mode is arithmetic

BB1L88 = BB1_digitize_cnt[18] $ !BB1L78;

--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|i~512COUT
--operation mode is arithmetic

BB1L98 = CARRY(BB1_digitize_cnt[18] & !BB1L78);


--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|i~513
--operation mode is arithmetic

BB1L09 = BB1_digitize_cnt[19] $ BB1L98;

--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|i~513COUT
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L98 # !BB1_digitize_cnt[19]);


--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|i~514
--operation mode is arithmetic

BB1L29 = BB1_digitize_cnt[20] $ !BB1L19;

--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|i~514COUT
--operation mode is arithmetic

BB1L39 = CARRY(BB1_digitize_cnt[20] & !BB1L19);


--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|i~515
--operation mode is arithmetic

BB1L49 = BB1_digitize_cnt[21] $ BB1L39;

--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|i~515COUT
--operation mode is arithmetic

BB1L59 = CARRY(!BB1L39 # !BB1_digitize_cnt[21]);


--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|i~516
--operation mode is arithmetic

BB1L69 = BB1_digitize_cnt[22] $ !BB1L59;

--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|i~516COUT
--operation mode is arithmetic

BB1L79 = CARRY(BB1_digitize_cnt[22] & !BB1L59);


--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|i~517
--operation mode is arithmetic

BB1L89 = BB1_digitize_cnt[23] $ BB1L79;

--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|i~517COUT
--operation mode is arithmetic

BB1L99 = CARRY(!BB1L79 # !BB1_digitize_cnt[23]);


--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|i~518
--operation mode is arithmetic

BB1L001 = BB1_digitize_cnt[24] $ !BB1L99;

--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|i~518COUT
--operation mode is arithmetic

BB1L101 = CARRY(BB1_digitize_cnt[24] & !BB1L99);


--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|i~519
--operation mode is arithmetic

BB1L201 = BB1_digitize_cnt[25] $ BB1L101;

--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|i~519COUT
--operation mode is arithmetic

BB1L301 = CARRY(!BB1L101 # !BB1_digitize_cnt[25]);


--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|i~520
--operation mode is arithmetic

BB1L401 = BB1_digitize_cnt[26] $ !BB1L301;

--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|i~520COUT
--operation mode is arithmetic

BB1L501 = CARRY(BB1_digitize_cnt[26] & !BB1L301);


--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|i~521
--operation mode is arithmetic

BB1L601 = BB1_digitize_cnt[27] $ BB1L501;

--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|i~521COUT
--operation mode is arithmetic

BB1L701 = CARRY(!BB1L501 # !BB1_digitize_cnt[27]);


--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|i~522
--operation mode is arithmetic

BB1L801 = BB1_digitize_cnt[28] $ !BB1L701;

--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|i~522COUT
--operation mode is arithmetic

BB1L901 = CARRY(BB1_digitize_cnt[28] & !BB1L701);


--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|i~523
--operation mode is arithmetic

BB1L011 = BB1_digitize_cnt[29] $ BB1L901;

--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|i~523COUT
--operation mode is arithmetic

BB1L111 = CARRY(!BB1L901 # !BB1_digitize_cnt[29]);


--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|i~524
--operation mode is arithmetic

BB1L211 = BB1_digitize_cnt[30] $ !BB1L111;

--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|i~524COUT
--operation mode is arithmetic

BB1L311 = CARRY(BB1_digitize_cnt[30] & !BB1L111);


--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|i~525
--operation mode is normal

BB1L411 = BB1_digitize_cnt[31] $ BB1L311;


--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|i~526
--operation mode is arithmetic

BB1L511 = !BB1_settle_cnt[0];

--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|i~526COUT
--operation mode is arithmetic

BB1L611 = CARRY(BB1_settle_cnt[0]);


--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|i~527
--operation mode is arithmetic

BB1L711 = BB1_settle_cnt[1] $ BB1L611;

--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|i~527COUT
--operation mode is arithmetic

BB1L811 = CARRY(!BB1L611 # !BB1_settle_cnt[1]);


--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|i~528
--operation mode is arithmetic

BB1L911 = BB1_settle_cnt[2] $ !BB1L811;

--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|i~528COUT
--operation mode is arithmetic

BB1L021 = CARRY(BB1_settle_cnt[2] & !BB1L811);


--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|i~529
--operation mode is arithmetic

BB1L121 = BB1_settle_cnt[3] $ BB1L021;

--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|i~529COUT
--operation mode is arithmetic

BB1L221 = CARRY(!BB1L021 # !BB1_settle_cnt[3]);


--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|i~530
--operation mode is arithmetic

BB1L321 = BB1_settle_cnt[4] $ !BB1L221;

--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|i~530COUT
--operation mode is arithmetic

BB1L421 = CARRY(BB1_settle_cnt[4] & !BB1L221);


--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|i~531
--operation mode is arithmetic

BB1L521 = BB1_settle_cnt[5] $ BB1L421;

--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|i~531COUT
--operation mode is arithmetic

BB1L621 = CARRY(!BB1L421 # !BB1_settle_cnt[5]);


--BB1L721 is atwd:atwd0|atwd_control:inst_atwd_control|i~532
--operation mode is arithmetic

BB1L721 = BB1_settle_cnt[6] $ !BB1L621;

--BB1L821 is atwd:atwd0|atwd_control:inst_atwd_control|i~532COUT
--operation mode is arithmetic

BB1L821 = CARRY(BB1_settle_cnt[6] & !BB1L621);


--BB1L921 is atwd:atwd0|atwd_control:inst_atwd_control|i~533
--operation mode is arithmetic

BB1L921 = BB1_settle_cnt[7] $ BB1L821;

--BB1L031 is atwd:atwd0|atwd_control:inst_atwd_control|i~533COUT
--operation mode is arithmetic

BB1L031 = CARRY(!BB1L821 # !BB1_settle_cnt[7]);


--BB1L131 is atwd:atwd0|atwd_control:inst_atwd_control|i~534
--operation mode is arithmetic

BB1L131 = BB1_settle_cnt[8] $ !BB1L031;

--BB1L231 is atwd:atwd0|atwd_control:inst_atwd_control|i~534COUT
--operation mode is arithmetic

BB1L231 = CARRY(BB1_settle_cnt[8] & !BB1L031);


--BB1L331 is atwd:atwd0|atwd_control:inst_atwd_control|i~535
--operation mode is arithmetic

BB1L331 = BB1_settle_cnt[9] $ BB1L231;

--BB1L431 is atwd:atwd0|atwd_control:inst_atwd_control|i~535COUT
--operation mode is arithmetic

BB1L431 = CARRY(!BB1L231 # !BB1_settle_cnt[9]);


--BB1L531 is atwd:atwd0|atwd_control:inst_atwd_control|i~536
--operation mode is arithmetic

BB1L531 = BB1_settle_cnt[10] $ !BB1L431;

--BB1L631 is atwd:atwd0|atwd_control:inst_atwd_control|i~536COUT
--operation mode is arithmetic

BB1L631 = CARRY(BB1_settle_cnt[10] & !BB1L431);


--BB1L731 is atwd:atwd0|atwd_control:inst_atwd_control|i~537
--operation mode is arithmetic

BB1L731 = BB1_settle_cnt[11] $ BB1L631;

--BB1L831 is atwd:atwd0|atwd_control:inst_atwd_control|i~537COUT
--operation mode is arithmetic

BB1L831 = CARRY(!BB1L631 # !BB1_settle_cnt[11]);


--BB1L931 is atwd:atwd0|atwd_control:inst_atwd_control|i~538
--operation mode is arithmetic

BB1L931 = BB1_settle_cnt[12] $ !BB1L831;

--BB1L041 is atwd:atwd0|atwd_control:inst_atwd_control|i~538COUT
--operation mode is arithmetic

BB1L041 = CARRY(BB1_settle_cnt[12] & !BB1L831);


--BB1L141 is atwd:atwd0|atwd_control:inst_atwd_control|i~539
--operation mode is arithmetic

BB1L141 = BB1_settle_cnt[13] $ BB1L041;

--BB1L241 is atwd:atwd0|atwd_control:inst_atwd_control|i~539COUT
--operation mode is arithmetic

BB1L241 = CARRY(!BB1L041 # !BB1_settle_cnt[13]);


--BB1L341 is atwd:atwd0|atwd_control:inst_atwd_control|i~540
--operation mode is arithmetic

BB1L341 = BB1_settle_cnt[14] $ !BB1L241;

--BB1L441 is atwd:atwd0|atwd_control:inst_atwd_control|i~540COUT
--operation mode is arithmetic

BB1L441 = CARRY(BB1_settle_cnt[14] & !BB1L241);


--BB1L541 is atwd:atwd0|atwd_control:inst_atwd_control|i~541
--operation mode is arithmetic

BB1L541 = BB1_settle_cnt[15] $ BB1L441;

--BB1L641 is atwd:atwd0|atwd_control:inst_atwd_control|i~541COUT
--operation mode is arithmetic

BB1L641 = CARRY(!BB1L441 # !BB1_settle_cnt[15]);


--BB1L741 is atwd:atwd0|atwd_control:inst_atwd_control|i~542
--operation mode is arithmetic

BB1L741 = BB1_settle_cnt[16] $ !BB1L641;

--BB1L841 is atwd:atwd0|atwd_control:inst_atwd_control|i~542COUT
--operation mode is arithmetic

BB1L841 = CARRY(BB1_settle_cnt[16] & !BB1L641);


--BB1L941 is atwd:atwd0|atwd_control:inst_atwd_control|i~543
--operation mode is arithmetic

BB1L941 = BB1_settle_cnt[17] $ BB1L841;

--BB1L051 is atwd:atwd0|atwd_control:inst_atwd_control|i~543COUT
--operation mode is arithmetic

BB1L051 = CARRY(!BB1L841 # !BB1_settle_cnt[17]);


--BB1L151 is atwd:atwd0|atwd_control:inst_atwd_control|i~544
--operation mode is arithmetic

BB1L151 = BB1_settle_cnt[18] $ !BB1L051;

--BB1L251 is atwd:atwd0|atwd_control:inst_atwd_control|i~544COUT
--operation mode is arithmetic

BB1L251 = CARRY(BB1_settle_cnt[18] & !BB1L051);


--BB1L351 is atwd:atwd0|atwd_control:inst_atwd_control|i~545
--operation mode is arithmetic

BB1L351 = BB1_settle_cnt[19] $ BB1L251;

--BB1L451 is atwd:atwd0|atwd_control:inst_atwd_control|i~545COUT
--operation mode is arithmetic

BB1L451 = CARRY(!BB1L251 # !BB1_settle_cnt[19]);


--BB1L551 is atwd:atwd0|atwd_control:inst_atwd_control|i~546
--operation mode is arithmetic

BB1L551 = BB1_settle_cnt[20] $ !BB1L451;

--BB1L651 is atwd:atwd0|atwd_control:inst_atwd_control|i~546COUT
--operation mode is arithmetic

BB1L651 = CARRY(BB1_settle_cnt[20] & !BB1L451);


--BB1L751 is atwd:atwd0|atwd_control:inst_atwd_control|i~547
--operation mode is arithmetic

BB1L751 = BB1_settle_cnt[21] $ BB1L651;

--BB1L851 is atwd:atwd0|atwd_control:inst_atwd_control|i~547COUT
--operation mode is arithmetic

BB1L851 = CARRY(!BB1L651 # !BB1_settle_cnt[21]);


--BB1L951 is atwd:atwd0|atwd_control:inst_atwd_control|i~548
--operation mode is arithmetic

BB1L951 = BB1_settle_cnt[22] $ !BB1L851;

--BB1L061 is atwd:atwd0|atwd_control:inst_atwd_control|i~548COUT
--operation mode is arithmetic

BB1L061 = CARRY(BB1_settle_cnt[22] & !BB1L851);


--BB1L161 is atwd:atwd0|atwd_control:inst_atwd_control|i~549
--operation mode is arithmetic

BB1L161 = BB1_settle_cnt[23] $ BB1L061;

--BB1L261 is atwd:atwd0|atwd_control:inst_atwd_control|i~549COUT
--operation mode is arithmetic

BB1L261 = CARRY(!BB1L061 # !BB1_settle_cnt[23]);


--BB1L361 is atwd:atwd0|atwd_control:inst_atwd_control|i~550
--operation mode is arithmetic

BB1L361 = BB1_settle_cnt[24] $ !BB1L261;

--BB1L461 is atwd:atwd0|atwd_control:inst_atwd_control|i~550COUT
--operation mode is arithmetic

BB1L461 = CARRY(BB1_settle_cnt[24] & !BB1L261);


--BB1L561 is atwd:atwd0|atwd_control:inst_atwd_control|i~551
--operation mode is arithmetic

BB1L561 = BB1_settle_cnt[25] $ BB1L461;

--BB1L661 is atwd:atwd0|atwd_control:inst_atwd_control|i~551COUT
--operation mode is arithmetic

BB1L661 = CARRY(!BB1L461 # !BB1_settle_cnt[25]);


--BB1L761 is atwd:atwd0|atwd_control:inst_atwd_control|i~552
--operation mode is arithmetic

BB1L761 = BB1_settle_cnt[26] $ !BB1L661;

--BB1L861 is atwd:atwd0|atwd_control:inst_atwd_control|i~552COUT
--operation mode is arithmetic

BB1L861 = CARRY(BB1_settle_cnt[26] & !BB1L661);


--BB1L961 is atwd:atwd0|atwd_control:inst_atwd_control|i~553
--operation mode is arithmetic

BB1L961 = BB1_settle_cnt[27] $ BB1L861;

--BB1L071 is atwd:atwd0|atwd_control:inst_atwd_control|i~553COUT
--operation mode is arithmetic

BB1L071 = CARRY(!BB1L861 # !BB1_settle_cnt[27]);


--BB1L171 is atwd:atwd0|atwd_control:inst_atwd_control|i~554
--operation mode is arithmetic

BB1L171 = BB1_settle_cnt[28] $ !BB1L071;

--BB1L271 is atwd:atwd0|atwd_control:inst_atwd_control|i~554COUT
--operation mode is arithmetic

BB1L271 = CARRY(BB1_settle_cnt[28] & !BB1L071);


--BB1L371 is atwd:atwd0|atwd_control:inst_atwd_control|i~555
--operation mode is arithmetic

BB1L371 = BB1_settle_cnt[29] $ BB1L271;

--BB1L471 is atwd:atwd0|atwd_control:inst_atwd_control|i~555COUT
--operation mode is arithmetic

BB1L471 = CARRY(!BB1L271 # !BB1_settle_cnt[29]);


--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|i~556
--operation mode is arithmetic

BB1L571 = BB1_settle_cnt[30] $ !BB1L471;

--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|i~556COUT
--operation mode is arithmetic

BB1L671 = CARRY(BB1_settle_cnt[30] & !BB1L471);


--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|i~557
--operation mode is normal

BB1L771 = BB1_settle_cnt[31] $ BB1L671;


--K1L66 is coinc:inst_coinc|i~369
--operation mode is arithmetic

K1L66 = !K1_wait_cnt[0];

--K1L76 is coinc:inst_coinc|i~369COUT
--operation mode is arithmetic

K1L76 = CARRY(K1_wait_cnt[0]);


--K1L86 is coinc:inst_coinc|i~370
--operation mode is arithmetic

K1L86 = K1_wait_cnt[1] $ K1L76;

--K1L96 is coinc:inst_coinc|i~370COUT
--operation mode is arithmetic

K1L96 = CARRY(!K1L76 # !K1_wait_cnt[1]);


--K1L07 is coinc:inst_coinc|i~371
--operation mode is arithmetic

K1L07 = K1_wait_cnt[2] $ !K1L96;

--K1L17 is coinc:inst_coinc|i~371COUT
--operation mode is arithmetic

K1L17 = CARRY(K1_wait_cnt[2] & !K1L96);


--K1L27 is coinc:inst_coinc|i~372
--operation mode is arithmetic

K1L27 = K1_wait_cnt[3] $ K1L17;

--K1L37 is coinc:inst_coinc|i~372COUT
--operation mode is arithmetic

K1L37 = CARRY(!K1L17 # !K1_wait_cnt[3]);


--K1L47 is coinc:inst_coinc|i~373
--operation mode is arithmetic

K1L47 = K1_wait_cnt[4] $ !K1L37;

--K1L57 is coinc:inst_coinc|i~373COUT
--operation mode is arithmetic

K1L57 = CARRY(K1_wait_cnt[4] & !K1L37);


--K1L67 is coinc:inst_coinc|i~374
--operation mode is arithmetic

K1L67 = K1_wait_cnt[5] $ K1L57;

--K1L77 is coinc:inst_coinc|i~374COUT
--operation mode is arithmetic

K1L77 = CARRY(!K1L57 # !K1_wait_cnt[5]);


--K1L87 is coinc:inst_coinc|i~375
--operation mode is arithmetic

K1L87 = K1_wait_cnt[6] $ !K1L77;

--K1L97 is coinc:inst_coinc|i~375COUT
--operation mode is arithmetic

K1L97 = CARRY(K1_wait_cnt[6] & !K1L77);


--K1L08 is coinc:inst_coinc|i~376
--operation mode is arithmetic

K1L08 = K1_wait_cnt[7] $ K1L97;

--K1L18 is coinc:inst_coinc|i~376COUT
--operation mode is arithmetic

K1L18 = CARRY(!K1L97 # !K1_wait_cnt[7]);


--K1L28 is coinc:inst_coinc|i~377
--operation mode is arithmetic

K1L28 = K1_wait_cnt[8] $ !K1L18;

--K1L38 is coinc:inst_coinc|i~377COUT
--operation mode is arithmetic

K1L38 = CARRY(K1_wait_cnt[8] & !K1L18);


--K1L48 is coinc:inst_coinc|i~378
--operation mode is arithmetic

K1L48 = K1_wait_cnt[9] $ K1L38;

--K1L58 is coinc:inst_coinc|i~378COUT
--operation mode is arithmetic

K1L58 = CARRY(!K1L38 # !K1_wait_cnt[9]);


--K1L68 is coinc:inst_coinc|i~379
--operation mode is arithmetic

K1L68 = K1_wait_cnt[10] $ !K1L58;

--K1L78 is coinc:inst_coinc|i~379COUT
--operation mode is arithmetic

K1L78 = CARRY(K1_wait_cnt[10] & !K1L58);


--K1L88 is coinc:inst_coinc|i~380
--operation mode is arithmetic

K1L88 = K1_wait_cnt[11] $ K1L78;

--K1L98 is coinc:inst_coinc|i~380COUT
--operation mode is arithmetic

K1L98 = CARRY(!K1L78 # !K1_wait_cnt[11]);


--K1L09 is coinc:inst_coinc|i~381
--operation mode is arithmetic

K1L09 = K1_wait_cnt[12] $ !K1L98;

--K1L19 is coinc:inst_coinc|i~381COUT
--operation mode is arithmetic

K1L19 = CARRY(K1_wait_cnt[12] & !K1L98);


--K1L29 is coinc:inst_coinc|i~382
--operation mode is arithmetic

K1L29 = K1_wait_cnt[13] $ K1L19;

--K1L39 is coinc:inst_coinc|i~382COUT
--operation mode is arithmetic

K1L39 = CARRY(!K1L19 # !K1_wait_cnt[13]);


--K1L49 is coinc:inst_coinc|i~383
--operation mode is arithmetic

K1L49 = K1_wait_cnt[14] $ !K1L39;

--K1L59 is coinc:inst_coinc|i~383COUT
--operation mode is arithmetic

K1L59 = CARRY(K1_wait_cnt[14] & !K1L39);


--K1L69 is coinc:inst_coinc|i~384
--operation mode is arithmetic

K1L69 = K1_wait_cnt[15] $ K1L59;

--K1L79 is coinc:inst_coinc|i~384COUT
--operation mode is arithmetic

K1L79 = CARRY(!K1L59 # !K1_wait_cnt[15]);


--K1L89 is coinc:inst_coinc|i~385
--operation mode is arithmetic

K1L89 = K1_wait_cnt[16] $ !K1L79;

--K1L99 is coinc:inst_coinc|i~385COUT
--operation mode is arithmetic

K1L99 = CARRY(K1_wait_cnt[16] & !K1L79);


--K1L001 is coinc:inst_coinc|i~386
--operation mode is arithmetic

K1L001 = K1_wait_cnt[17] $ K1L99;

--K1L101 is coinc:inst_coinc|i~386COUT
--operation mode is arithmetic

K1L101 = CARRY(!K1L99 # !K1_wait_cnt[17]);


--K1L201 is coinc:inst_coinc|i~387
--operation mode is arithmetic

K1L201 = K1_wait_cnt[18] $ !K1L101;

--K1L301 is coinc:inst_coinc|i~387COUT
--operation mode is arithmetic

K1L301 = CARRY(K1_wait_cnt[18] & !K1L101);


--K1L401 is coinc:inst_coinc|i~388
--operation mode is arithmetic

K1L401 = K1_wait_cnt[19] $ K1L301;

--K1L501 is coinc:inst_coinc|i~388COUT
--operation mode is arithmetic

K1L501 = CARRY(!K1L301 # !K1_wait_cnt[19]);


--K1L601 is coinc:inst_coinc|i~389
--operation mode is arithmetic

K1L601 = K1_wait_cnt[20] $ !K1L501;

--K1L701 is coinc:inst_coinc|i~389COUT
--operation mode is arithmetic

K1L701 = CARRY(K1_wait_cnt[20] & !K1L501);


--K1L801 is coinc:inst_coinc|i~390
--operation mode is arithmetic

K1L801 = K1_wait_cnt[21] $ K1L701;

--K1L901 is coinc:inst_coinc|i~390COUT
--operation mode is arithmetic

K1L901 = CARRY(!K1L701 # !K1_wait_cnt[21]);


--K1L011 is coinc:inst_coinc|i~391
--operation mode is arithmetic

K1L011 = K1_wait_cnt[22] $ !K1L901;

--K1L111 is coinc:inst_coinc|i~391COUT
--operation mode is arithmetic

K1L111 = CARRY(K1_wait_cnt[22] & !K1L901);


--K1L211 is coinc:inst_coinc|i~392
--operation mode is arithmetic

K1L211 = K1_wait_cnt[23] $ K1L111;

--K1L311 is coinc:inst_coinc|i~392COUT
--operation mode is arithmetic

K1L311 = CARRY(!K1L111 # !K1_wait_cnt[23]);


--K1L411 is coinc:inst_coinc|i~393
--operation mode is arithmetic

K1L411 = K1_wait_cnt[24] $ !K1L311;

--K1L511 is coinc:inst_coinc|i~393COUT
--operation mode is arithmetic

K1L511 = CARRY(K1_wait_cnt[24] & !K1L311);


--K1L611 is coinc:inst_coinc|i~394
--operation mode is arithmetic

K1L611 = K1_wait_cnt[25] $ K1L511;

--K1L711 is coinc:inst_coinc|i~394COUT
--operation mode is arithmetic

K1L711 = CARRY(!K1L511 # !K1_wait_cnt[25]);


--K1L811 is coinc:inst_coinc|i~395
--operation mode is arithmetic

K1L811 = K1_wait_cnt[26] $ !K1L711;

--K1L911 is coinc:inst_coinc|i~395COUT
--operation mode is arithmetic

K1L911 = CARRY(K1_wait_cnt[26] & !K1L711);


--K1L021 is coinc:inst_coinc|i~396
--operation mode is arithmetic

K1L021 = K1_wait_cnt[27] $ K1L911;

--K1L121 is coinc:inst_coinc|i~396COUT
--operation mode is arithmetic

K1L121 = CARRY(!K1L911 # !K1_wait_cnt[27]);


--K1L221 is coinc:inst_coinc|i~397
--operation mode is arithmetic

K1L221 = K1_wait_cnt[28] $ !K1L121;

--K1L321 is coinc:inst_coinc|i~397COUT
--operation mode is arithmetic

K1L321 = CARRY(K1_wait_cnt[28] & !K1L121);


--K1L421 is coinc:inst_coinc|i~398
--operation mode is arithmetic

K1L421 = K1_wait_cnt[29] $ K1L321;

--K1L521 is coinc:inst_coinc|i~398COUT
--operation mode is arithmetic

K1L521 = CARRY(!K1L321 # !K1_wait_cnt[29]);


--K1L621 is coinc:inst_coinc|i~399
--operation mode is arithmetic

K1L621 = K1_wait_cnt[30] $ !K1L521;

--K1L721 is coinc:inst_coinc|i~399COUT
--operation mode is arithmetic

K1L721 = CARRY(K1_wait_cnt[30] & !K1L521);


--K1L821 is coinc:inst_coinc|i~400
--operation mode is normal

K1L821 = K1_wait_cnt[31] $ K1L721;


--K1L921 is coinc:inst_coinc|i~401
--operation mode is arithmetic

K1L921 = K1_cnt[0] $ K1L36;

--K1L031 is coinc:inst_coinc|i~401COUT
--operation mode is arithmetic

K1L031 = CARRY(K1_cnt[0] & K1L36);


--K1L131 is coinc:inst_coinc|i~402
--operation mode is arithmetic

K1L131 = K1_cnt[1] $ K1L031;

--K1L231 is coinc:inst_coinc|i~402COUT
--operation mode is arithmetic

K1L231 = CARRY(!K1L031 # !K1_cnt[1]);


--K1L331 is coinc:inst_coinc|i~403
--operation mode is arithmetic

K1L331 = K1_cnt[2] $ !K1L231;

--K1L431 is coinc:inst_coinc|i~403COUT
--operation mode is arithmetic

K1L431 = CARRY(K1_cnt[2] & !K1L231);


--K1L531 is coinc:inst_coinc|i~404
--operation mode is arithmetic

K1L531 = K1_cnt[3] $ K1L431;

--K1L631 is coinc:inst_coinc|i~404COUT
--operation mode is arithmetic

K1L631 = CARRY(!K1L431 # !K1_cnt[3]);


--K1L731 is coinc:inst_coinc|i~405
--operation mode is arithmetic

K1L731 = K1_cnt[4] $ !K1L631;

--K1L831 is coinc:inst_coinc|i~405COUT
--operation mode is arithmetic

K1L831 = CARRY(K1_cnt[4] & !K1L631);


--K1L931 is coinc:inst_coinc|i~406
--operation mode is arithmetic

K1L931 = K1_cnt[5] $ K1L831;

--K1L041 is coinc:inst_coinc|i~406COUT
--operation mode is arithmetic

K1L041 = CARRY(!K1L831 # !K1_cnt[5]);


--K1L141 is coinc:inst_coinc|i~407
--operation mode is arithmetic

K1L141 = K1_cnt[6] $ !K1L041;

--K1L241 is coinc:inst_coinc|i~407COUT
--operation mode is arithmetic

K1L241 = CARRY(K1_cnt[6] & !K1L041);


--K1L341 is coinc:inst_coinc|i~408
--operation mode is arithmetic

K1L341 = K1_cnt[7] $ K1L241;

--K1L441 is coinc:inst_coinc|i~408COUT
--operation mode is arithmetic

K1L441 = CARRY(!K1L241 # !K1_cnt[7]);


--K1L541 is coinc:inst_coinc|i~409
--operation mode is arithmetic

K1L541 = K1_cnt[8] $ !K1L441;

--K1L641 is coinc:inst_coinc|i~409COUT
--operation mode is arithmetic

K1L641 = CARRY(K1_cnt[8] & !K1L441);


--K1L741 is coinc:inst_coinc|i~410
--operation mode is arithmetic

K1L741 = K1_cnt[9] $ K1L641;

--K1L841 is coinc:inst_coinc|i~410COUT
--operation mode is arithmetic

K1L841 = CARRY(!K1L641 # !K1_cnt[9]);


--K1L941 is coinc:inst_coinc|i~411
--operation mode is arithmetic

K1L941 = K1_cnt[10] $ !K1L841;

--K1L051 is coinc:inst_coinc|i~411COUT
--operation mode is arithmetic

K1L051 = CARRY(K1_cnt[10] & !K1L841);


--K1L151 is coinc:inst_coinc|i~412
--operation mode is arithmetic

K1L151 = K1_cnt[11] $ K1L051;

--K1L251 is coinc:inst_coinc|i~412COUT
--operation mode is arithmetic

K1L251 = CARRY(!K1L051 # !K1_cnt[11]);


--K1L351 is coinc:inst_coinc|i~413
--operation mode is arithmetic

K1L351 = K1_cnt[12] $ !K1L251;

--K1L451 is coinc:inst_coinc|i~413COUT
--operation mode is arithmetic

K1L451 = CARRY(K1_cnt[12] & !K1L251);


--K1L551 is coinc:inst_coinc|i~414
--operation mode is arithmetic

K1L551 = K1_cnt[13] $ K1L451;

--K1L651 is coinc:inst_coinc|i~414COUT
--operation mode is arithmetic

K1L651 = CARRY(!K1L451 # !K1_cnt[13]);


--K1L751 is coinc:inst_coinc|i~415
--operation mode is arithmetic

K1L751 = K1_cnt[14] $ !K1L651;

--K1L851 is coinc:inst_coinc|i~415COUT
--operation mode is arithmetic

K1L851 = CARRY(K1_cnt[14] & !K1L651);


--K1L951 is coinc:inst_coinc|i~416
--operation mode is arithmetic

K1L951 = K1_cnt[15] $ K1L851;

--K1L061 is coinc:inst_coinc|i~416COUT
--operation mode is arithmetic

K1L061 = CARRY(!K1L851 # !K1_cnt[15]);


--K1L161 is coinc:inst_coinc|i~417
--operation mode is arithmetic

K1L161 = K1_cnt[16] $ !K1L061;

--K1L261 is coinc:inst_coinc|i~417COUT
--operation mode is arithmetic

K1L261 = CARRY(K1_cnt[16] & !K1L061);


--K1L361 is coinc:inst_coinc|i~418
--operation mode is arithmetic

K1L361 = K1_cnt[17] $ K1L261;

--K1L461 is coinc:inst_coinc|i~418COUT
--operation mode is arithmetic

K1L461 = CARRY(!K1L261 # !K1_cnt[17]);


--K1L561 is coinc:inst_coinc|i~419
--operation mode is arithmetic

K1L561 = K1_cnt[18] $ !K1L461;

--K1L661 is coinc:inst_coinc|i~419COUT
--operation mode is arithmetic

K1L661 = CARRY(K1_cnt[18] & !K1L461);


--K1L761 is coinc:inst_coinc|i~420
--operation mode is arithmetic

K1L761 = K1_cnt[19] $ K1L661;

--K1L861 is coinc:inst_coinc|i~420COUT
--operation mode is arithmetic

K1L861 = CARRY(!K1L661 # !K1_cnt[19]);


--K1L961 is coinc:inst_coinc|i~421
--operation mode is arithmetic

K1L961 = K1_cnt[20] $ !K1L861;

--K1L071 is coinc:inst_coinc|i~421COUT
--operation mode is arithmetic

K1L071 = CARRY(K1_cnt[20] & !K1L861);


--K1L171 is coinc:inst_coinc|i~422
--operation mode is arithmetic

K1L171 = K1_cnt[21] $ K1L071;

--K1L271 is coinc:inst_coinc|i~422COUT
--operation mode is arithmetic

K1L271 = CARRY(!K1L071 # !K1_cnt[21]);


--K1L371 is coinc:inst_coinc|i~423
--operation mode is arithmetic

K1L371 = K1_cnt[22] $ !K1L271;

--K1L471 is coinc:inst_coinc|i~423COUT
--operation mode is arithmetic

K1L471 = CARRY(K1_cnt[22] & !K1L271);


--K1L571 is coinc:inst_coinc|i~424
--operation mode is arithmetic

K1L571 = K1_cnt[23] $ K1L471;

--K1L671 is coinc:inst_coinc|i~424COUT
--operation mode is arithmetic

K1L671 = CARRY(!K1L471 # !K1_cnt[23]);


--K1L771 is coinc:inst_coinc|i~425
--operation mode is arithmetic

K1L771 = K1_cnt[24] $ !K1L671;

--K1L871 is coinc:inst_coinc|i~425COUT
--operation mode is arithmetic

K1L871 = CARRY(K1_cnt[24] & !K1L671);


--K1L971 is coinc:inst_coinc|i~426
--operation mode is arithmetic

K1L971 = K1_cnt[25] $ K1L871;

--K1L081 is coinc:inst_coinc|i~426COUT
--operation mode is arithmetic

K1L081 = CARRY(!K1L871 # !K1_cnt[25]);


--K1L181 is coinc:inst_coinc|i~427
--operation mode is arithmetic

K1L181 = K1_cnt[26] $ !K1L081;

--K1L281 is coinc:inst_coinc|i~427COUT
--operation mode is arithmetic

K1L281 = CARRY(K1_cnt[26] & !K1L081);


--K1L381 is coinc:inst_coinc|i~428
--operation mode is arithmetic

K1L381 = K1_cnt[27] $ K1L281;

--K1L481 is coinc:inst_coinc|i~428COUT
--operation mode is arithmetic

K1L481 = CARRY(!K1L281 # !K1_cnt[27]);


--K1L581 is coinc:inst_coinc|i~429
--operation mode is arithmetic

K1L581 = K1_cnt[28] $ !K1L481;

--K1L681 is coinc:inst_coinc|i~429COUT
--operation mode is arithmetic

K1L681 = CARRY(K1_cnt[28] & !K1L481);


--K1L781 is coinc:inst_coinc|i~430
--operation mode is arithmetic

K1L781 = K1_cnt[29] $ K1L681;

--K1L881 is coinc:inst_coinc|i~430COUT
--operation mode is arithmetic

K1L881 = CARRY(!K1L681 # !K1_cnt[29]);


--K1L981 is coinc:inst_coinc|i~431
--operation mode is arithmetic

K1L981 = K1_cnt[30] $ !K1L881;

--K1L091 is coinc:inst_coinc|i~431COUT
--operation mode is arithmetic

K1L091 = CARRY(K1_cnt[30] & !K1L881);


--K1L191 is coinc:inst_coinc|i~432
--operation mode is normal

K1L191 = K1_cnt[31] $ K1L091;


--P1_cntXms[0] is hit_counter:inst_hit_counter|cntXms[0]
--operation mode is counter

P1_cntXms[0]_lut_out = !P1_cntXms[0];
P1_cntXms[0]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[0]_lut_out);
P1_cntXms[0] = DFFE(P1_cntXms[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L3 is hit_counter:inst_hit_counter|cntXms[0]~COUT
--operation mode is counter

P1L3 = CARRY(P1_cntXms[0]);


--P1_cntXms[1] is hit_counter:inst_hit_counter|cntXms[1]
--operation mode is counter

P1_cntXms[1]_lut_out = P1_cntXms[1] $ !P1L3;
P1_cntXms[1]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[1]_lut_out);
P1_cntXms[1] = DFFE(P1_cntXms[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L5 is hit_counter:inst_hit_counter|cntXms[1]~COUT
--operation mode is counter

P1L5 = CARRY(!P1_cntXms[1] & !P1L3);


--P1_cntXms[2] is hit_counter:inst_hit_counter|cntXms[2]
--operation mode is counter

P1_cntXms[2]_lut_out = P1_cntXms[2] $ P1L5;
P1_cntXms[2]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[2]_lut_out);
P1_cntXms[2] = DFFE(P1_cntXms[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L7 is hit_counter:inst_hit_counter|cntXms[2]~COUT
--operation mode is counter

P1L7 = CARRY(P1_cntXms[2] # !P1L5);


--P1_cntXms[3] is hit_counter:inst_hit_counter|cntXms[3]
--operation mode is counter

P1_cntXms[3]_lut_out = P1_cntXms[3] $ !P1L7;
P1_cntXms[3]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[3]_lut_out);
P1_cntXms[3] = DFFE(P1_cntXms[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L9 is hit_counter:inst_hit_counter|cntXms[3]~COUT
--operation mode is counter

P1L9 = CARRY(!P1_cntXms[3] & !P1L7);


--P1_cntXms[4] is hit_counter:inst_hit_counter|cntXms[4]
--operation mode is counter

P1_cntXms[4]_lut_out = P1_cntXms[4] $ P1L9;
P1_cntXms[4]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[4]_lut_out);
P1_cntXms[4] = DFFE(P1_cntXms[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L11 is hit_counter:inst_hit_counter|cntXms[4]~COUT
--operation mode is counter

P1L11 = CARRY(P1_cntXms[4] # !P1L9);


--P1_cntXms[5] is hit_counter:inst_hit_counter|cntXms[5]
--operation mode is counter

P1_cntXms[5]_lut_out = P1_cntXms[5] $ !P1L11;
P1_cntXms[5]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[5]_lut_out);
P1_cntXms[5] = DFFE(P1_cntXms[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L31 is hit_counter:inst_hit_counter|cntXms[5]~COUT
--operation mode is counter

P1L31 = CARRY(!P1_cntXms[5] & !P1L11);


--P1_cntXms[6] is hit_counter:inst_hit_counter|cntXms[6]
--operation mode is counter

P1_cntXms[6]_lut_out = P1_cntXms[6] $ P1L31;
P1_cntXms[6]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[6]_lut_out);
P1_cntXms[6] = DFFE(P1_cntXms[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L51 is hit_counter:inst_hit_counter|cntXms[6]~COUT
--operation mode is counter

P1L51 = CARRY(P1_cntXms[6] # !P1L31);


--P1_cntXms[7] is hit_counter:inst_hit_counter|cntXms[7]
--operation mode is counter

P1_cntXms[7]_lut_out = P1_cntXms[7] $ !P1L51;
P1_cntXms[7]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[7]_lut_out);
P1_cntXms[7] = DFFE(P1_cntXms[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L71 is hit_counter:inst_hit_counter|cntXms[7]~COUT
--operation mode is counter

P1L71 = CARRY(P1_cntXms[7] & !P1L51);


--P1_cntXms[8] is hit_counter:inst_hit_counter|cntXms[8]
--operation mode is counter

P1_cntXms[8]_lut_out = P1_cntXms[8] $ P1L71;
P1_cntXms[8]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[8]_lut_out);
P1_cntXms[8] = DFFE(P1_cntXms[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L91 is hit_counter:inst_hit_counter|cntXms[8]~COUT
--operation mode is counter

P1L91 = CARRY(P1_cntXms[8] # !P1L71);


--P1_cntXms[9] is hit_counter:inst_hit_counter|cntXms[9]
--operation mode is counter

P1_cntXms[9]_lut_out = P1_cntXms[9] $ !P1L91;
P1_cntXms[9]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[9]_lut_out);
P1_cntXms[9] = DFFE(P1_cntXms[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L12 is hit_counter:inst_hit_counter|cntXms[9]~COUT
--operation mode is counter

P1L12 = CARRY(!P1_cntXms[9] & !P1L91);


--P1_cntXms[10] is hit_counter:inst_hit_counter|cntXms[10]
--operation mode is counter

P1_cntXms[10]_lut_out = P1_cntXms[10] $ P1L12;
P1_cntXms[10]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[10]_lut_out);
P1_cntXms[10] = DFFE(P1_cntXms[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L32 is hit_counter:inst_hit_counter|cntXms[10]~COUT
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cntXms[10]);


--P1_cntXms[11] is hit_counter:inst_hit_counter|cntXms[11]
--operation mode is counter

P1_cntXms[11]_lut_out = P1_cntXms[11] $ !P1L32;
P1_cntXms[11]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[11]_lut_out);
P1_cntXms[11] = DFFE(P1_cntXms[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L52 is hit_counter:inst_hit_counter|cntXms[11]~COUT
--operation mode is counter

P1L52 = CARRY(!P1_cntXms[11] & !P1L32);


--P1_cntXms[12] is hit_counter:inst_hit_counter|cntXms[12]
--operation mode is counter

P1_cntXms[12]_lut_out = P1_cntXms[12] $ P1L52;
P1_cntXms[12]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[12]_lut_out);
P1_cntXms[12] = DFFE(P1_cntXms[12]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L72 is hit_counter:inst_hit_counter|cntXms[12]~COUT
--operation mode is counter

P1L72 = CARRY(P1_cntXms[12] # !P1L52);


--P1_cntXms[13] is hit_counter:inst_hit_counter|cntXms[13]
--operation mode is counter

P1_cntXms[13]_lut_out = P1_cntXms[13] $ !P1L72;
P1_cntXms[13]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[13]_lut_out);
P1_cntXms[13] = DFFE(P1_cntXms[13]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L92 is hit_counter:inst_hit_counter|cntXms[13]~COUT
--operation mode is counter

P1L92 = CARRY(!P1_cntXms[13] & !P1L72);


--P1_cntXms[14] is hit_counter:inst_hit_counter|cntXms[14]
--operation mode is counter

P1_cntXms[14]_lut_out = P1_cntXms[14] $ P1L92;
P1_cntXms[14]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[14]_lut_out);
P1_cntXms[14] = DFFE(P1_cntXms[14]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L13 is hit_counter:inst_hit_counter|cntXms[14]~COUT
--operation mode is counter

P1L13 = CARRY(P1_cntXms[14] # !P1L92);


--P1_cntXms[15] is hit_counter:inst_hit_counter|cntXms[15]
--operation mode is counter

P1_cntXms[15]_lut_out = P1_cntXms[15] $ !P1L13;
P1_cntXms[15]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[15]_lut_out);
P1_cntXms[15] = DFFE(P1_cntXms[15]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L33 is hit_counter:inst_hit_counter|cntXms[15]~COUT
--operation mode is counter

P1L33 = CARRY(P1_cntXms[15] & !P1L13);


--P1_cntXms[16] is hit_counter:inst_hit_counter|cntXms[16]
--operation mode is counter

P1_cntXms[16]_lut_out = P1_cntXms[16] $ P1L33;
P1_cntXms[16]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[16]_lut_out);
P1_cntXms[16] = DFFE(P1_cntXms[16]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L53 is hit_counter:inst_hit_counter|cntXms[16]~COUT
--operation mode is counter

P1L53 = CARRY(P1_cntXms[16] # !P1L33);


--P1_cntXms[17] is hit_counter:inst_hit_counter|cntXms[17]
--operation mode is counter

P1_cntXms[17]_lut_out = P1_cntXms[17] $ !P1L53;
P1_cntXms[17]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[17]_lut_out);
P1_cntXms[17] = DFFE(P1_cntXms[17]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L73 is hit_counter:inst_hit_counter|cntXms[17]~COUT
--operation mode is counter

P1L73 = CARRY(P1_cntXms[17] & !P1L53);


--P1_cntXms[18] is hit_counter:inst_hit_counter|cntXms[18]
--operation mode is counter

P1_cntXms[18]_lut_out = P1_cntXms[18] $ P1L73;
P1_cntXms[18]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[18]_lut_out);
P1_cntXms[18] = DFFE(P1_cntXms[18]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L93 is hit_counter:inst_hit_counter|cntXms[18]~COUT
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cntXms[18]);


--P1_cntXms[19] is hit_counter:inst_hit_counter|cntXms[19]
--operation mode is counter

P1_cntXms[19]_lut_out = P1_cntXms[19] $ !P1L93;
P1_cntXms[19]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[19]_lut_out);
P1_cntXms[19] = DFFE(P1_cntXms[19]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L14 is hit_counter:inst_hit_counter|cntXms[19]~COUT
--operation mode is counter

P1L14 = CARRY(P1_cntXms[19] & !P1L93);


--P1_cntXms[20] is hit_counter:inst_hit_counter|cntXms[20]
--operation mode is counter

P1_cntXms[20]_lut_out = P1_cntXms[20] $ P1L14;
P1_cntXms[20]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[20]_lut_out);
P1_cntXms[20] = DFFE(P1_cntXms[20]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L34 is hit_counter:inst_hit_counter|cntXms[20]~COUT
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cntXms[20]);


--P1_cntXms[21] is hit_counter:inst_hit_counter|cntXms[21]
--operation mode is counter

P1_cntXms[21]_lut_out = P1_cntXms[21] $ !P1L34;
P1_cntXms[21]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[21]_lut_out);
P1_cntXms[21] = DFFE(P1_cntXms[21]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L54 is hit_counter:inst_hit_counter|cntXms[21]~COUT
--operation mode is counter

P1L54 = CARRY(!P1_cntXms[21] & !P1L34);


--P1_cntXms[22] is hit_counter:inst_hit_counter|cntXms[22]
--operation mode is counter

P1_cntXms[22]_lut_out = P1_cntXms[22] $ P1L54;
P1_cntXms[22]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[22]_lut_out);
P1_cntXms[22] = DFFE(P1_cntXms[22]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L74 is hit_counter:inst_hit_counter|cntXms[22]~COUT
--operation mode is counter

P1L74 = CARRY(P1_cntXms[22] # !P1L54);


--P1_cntXms[23] is hit_counter:inst_hit_counter|cntXms[23]
--operation mode is counter

P1_cntXms[23]_lut_out = P1_cntXms[23] $ !P1L74;
P1_cntXms[23]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[23]_lut_out);
P1_cntXms[23] = DFFE(P1_cntXms[23]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L94 is hit_counter:inst_hit_counter|cntXms[23]~COUT
--operation mode is counter

P1L94 = CARRY(!P1_cntXms[23] & !P1L74);


--P1_cntXms[24] is hit_counter:inst_hit_counter|cntXms[24]
--operation mode is counter

P1_cntXms[24]_lut_out = P1_cntXms[24] $ P1L94;
P1_cntXms[24]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[24]_lut_out);
P1_cntXms[24] = DFFE(P1_cntXms[24]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L15 is hit_counter:inst_hit_counter|cntXms[24]~COUT
--operation mode is counter

P1L15 = CARRY(P1_cntXms[24] # !P1L94);


--P1_cntXms[25] is hit_counter:inst_hit_counter|cntXms[25]
--operation mode is counter

P1_cntXms[25]_lut_out = P1_cntXms[25] $ !P1L15;
P1_cntXms[25]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[25]_lut_out);
P1_cntXms[25] = DFFE(P1_cntXms[25]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L35 is hit_counter:inst_hit_counter|cntXms[25]~COUT
--operation mode is counter

P1L35 = CARRY(!P1_cntXms[25] & !P1L15);


--P1_cntXms[26] is hit_counter:inst_hit_counter|cntXms[26]
--operation mode is counter

P1_cntXms[26]_lut_out = P1_cntXms[26] $ P1L35;
P1_cntXms[26]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[26]_lut_out);
P1_cntXms[26] = DFFE(P1_cntXms[26]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L55 is hit_counter:inst_hit_counter|cntXms[26]~COUT
--operation mode is counter

P1L55 = CARRY(P1_cntXms[26] # !P1L35);


--P1_cntXms[27] is hit_counter:inst_hit_counter|cntXms[27]
--operation mode is counter

P1_cntXms[27]_lut_out = P1_cntXms[27] $ !P1L55;
P1_cntXms[27]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[27]_lut_out);
P1_cntXms[27] = DFFE(P1_cntXms[27]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L75 is hit_counter:inst_hit_counter|cntXms[27]~COUT
--operation mode is counter

P1L75 = CARRY(!P1_cntXms[27] & !P1L55);


--P1_cntXms[28] is hit_counter:inst_hit_counter|cntXms[28]
--operation mode is counter

P1_cntXms[28]_lut_out = P1_cntXms[28] $ P1L75;
P1_cntXms[28]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[28]_lut_out);
P1_cntXms[28] = DFFE(P1_cntXms[28]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L95 is hit_counter:inst_hit_counter|cntXms[28]~COUT
--operation mode is counter

P1L95 = CARRY(P1_cntXms[28] # !P1L75);


--P1_cntXms[29] is hit_counter:inst_hit_counter|cntXms[29]
--operation mode is counter

P1_cntXms[29]_lut_out = P1_cntXms[29] $ !P1L95;
P1_cntXms[29]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[29]_lut_out);
P1_cntXms[29] = DFFE(P1_cntXms[29]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L16 is hit_counter:inst_hit_counter|cntXms[29]~COUT
--operation mode is counter

P1L16 = CARRY(!P1_cntXms[29] & !P1L95);


--P1_cntXms[30] is hit_counter:inst_hit_counter|cntXms[30]
--operation mode is counter

P1_cntXms[30]_lut_out = P1_cntXms[30] $ P1L16;
P1_cntXms[30]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[30]_lut_out);
P1_cntXms[30] = DFFE(P1_cntXms[30]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--P1L36 is hit_counter:inst_hit_counter|cntXms[30]~COUT
--operation mode is counter

P1L36 = CARRY(P1_cntXms[30] # !P1L16);


--P1_cntXms[31] is hit_counter:inst_hit_counter|cntXms[31]
--operation mode is normal

P1_cntXms[31]_lut_out = P1_cntXms[31] $ !P1L36;
P1_cntXms[31]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[31]_lut_out);
P1_cntXms[31] = DFFE(P1_cntXms[31]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_cntXms[0] is hit_counter_ff:inst_hit_counter_ff|cntXms[0]
--operation mode is counter

Q1_cntXms[0]_lut_out = !Q1_cntXms[0];
Q1_cntXms[0]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[0]_lut_out);
Q1_cntXms[0] = DFFE(Q1_cntXms[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cntXms[0]~COUT
--operation mode is counter

Q1L3 = CARRY(Q1_cntXms[0]);


--Q1_cntXms[1] is hit_counter_ff:inst_hit_counter_ff|cntXms[1]
--operation mode is counter

Q1_cntXms[1]_lut_out = Q1_cntXms[1] $ !Q1L3;
Q1_cntXms[1]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[1]_lut_out);
Q1_cntXms[1] = DFFE(Q1_cntXms[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cntXms[1]~COUT
--operation mode is counter

Q1L5 = CARRY(!Q1_cntXms[1] & !Q1L3);


--Q1_cntXms[2] is hit_counter_ff:inst_hit_counter_ff|cntXms[2]
--operation mode is counter

Q1_cntXms[2]_lut_out = Q1_cntXms[2] $ Q1L5;
Q1_cntXms[2]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[2]_lut_out);
Q1_cntXms[2] = DFFE(Q1_cntXms[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cntXms[2]~COUT
--operation mode is counter

Q1L7 = CARRY(Q1_cntXms[2] # !Q1L5);


--Q1_cntXms[3] is hit_counter_ff:inst_hit_counter_ff|cntXms[3]
--operation mode is counter

Q1_cntXms[3]_lut_out = Q1_cntXms[3] $ !Q1L7;
Q1_cntXms[3]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[3]_lut_out);
Q1_cntXms[3] = DFFE(Q1_cntXms[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cntXms[3]~COUT
--operation mode is counter

Q1L9 = CARRY(!Q1_cntXms[3] & !Q1L7);


--Q1_cntXms[4] is hit_counter_ff:inst_hit_counter_ff|cntXms[4]
--operation mode is counter

Q1_cntXms[4]_lut_out = Q1_cntXms[4] $ Q1L9;
Q1_cntXms[4]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[4]_lut_out);
Q1_cntXms[4] = DFFE(Q1_cntXms[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cntXms[4]~COUT
--operation mode is counter

Q1L11 = CARRY(Q1_cntXms[4] # !Q1L9);


--Q1_cntXms[5] is hit_counter_ff:inst_hit_counter_ff|cntXms[5]
--operation mode is counter

Q1_cntXms[5]_lut_out = Q1_cntXms[5] $ !Q1L11;
Q1_cntXms[5]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[5]_lut_out);
Q1_cntXms[5] = DFFE(Q1_cntXms[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cntXms[5]~COUT
--operation mode is counter

Q1L31 = CARRY(!Q1_cntXms[5] & !Q1L11);


--Q1_cntXms[6] is hit_counter_ff:inst_hit_counter_ff|cntXms[6]
--operation mode is counter

Q1_cntXms[6]_lut_out = Q1_cntXms[6] $ Q1L31;
Q1_cntXms[6]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[6]_lut_out);
Q1_cntXms[6] = DFFE(Q1_cntXms[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cntXms[6]~COUT
--operation mode is counter

Q1L51 = CARRY(Q1_cntXms[6] # !Q1L31);


--Q1_cntXms[7] is hit_counter_ff:inst_hit_counter_ff|cntXms[7]
--operation mode is counter

Q1_cntXms[7]_lut_out = Q1_cntXms[7] $ !Q1L51;
Q1_cntXms[7]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[7]_lut_out);
Q1_cntXms[7] = DFFE(Q1_cntXms[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cntXms[7]~COUT
--operation mode is counter

Q1L71 = CARRY(Q1_cntXms[7] & !Q1L51);


--Q1_cntXms[8] is hit_counter_ff:inst_hit_counter_ff|cntXms[8]
--operation mode is counter

Q1_cntXms[8]_lut_out = Q1_cntXms[8] $ Q1L71;
Q1_cntXms[8]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[8]_lut_out);
Q1_cntXms[8] = DFFE(Q1_cntXms[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cntXms[8]~COUT
--operation mode is counter

Q1L91 = CARRY(Q1_cntXms[8] # !Q1L71);


--Q1_cntXms[9] is hit_counter_ff:inst_hit_counter_ff|cntXms[9]
--operation mode is counter

Q1_cntXms[9]_lut_out = Q1_cntXms[9] $ !Q1L91;
Q1_cntXms[9]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[9]_lut_out);
Q1_cntXms[9] = DFFE(Q1_cntXms[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cntXms[9]~COUT
--operation mode is counter

Q1L12 = CARRY(!Q1_cntXms[9] & !Q1L91);


--Q1_cntXms[10] is hit_counter_ff:inst_hit_counter_ff|cntXms[10]
--operation mode is counter

Q1_cntXms[10]_lut_out = Q1_cntXms[10] $ Q1L12;
Q1_cntXms[10]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[10]_lut_out);
Q1_cntXms[10] = DFFE(Q1_cntXms[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cntXms[10]~COUT
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cntXms[10]);


--Q1_cntXms[11] is hit_counter_ff:inst_hit_counter_ff|cntXms[11]
--operation mode is counter

Q1_cntXms[11]_lut_out = Q1_cntXms[11] $ !Q1L32;
Q1_cntXms[11]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[11]_lut_out);
Q1_cntXms[11] = DFFE(Q1_cntXms[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cntXms[11]~COUT
--operation mode is counter

Q1L52 = CARRY(!Q1_cntXms[11] & !Q1L32);


--Q1_cntXms[12] is hit_counter_ff:inst_hit_counter_ff|cntXms[12]
--operation mode is counter

Q1_cntXms[12]_lut_out = Q1_cntXms[12] $ Q1L52;
Q1_cntXms[12]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[12]_lut_out);
Q1_cntXms[12] = DFFE(Q1_cntXms[12]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cntXms[12]~COUT
--operation mode is counter

Q1L72 = CARRY(Q1_cntXms[12] # !Q1L52);


--Q1_cntXms[13] is hit_counter_ff:inst_hit_counter_ff|cntXms[13]
--operation mode is counter

Q1_cntXms[13]_lut_out = Q1_cntXms[13] $ !Q1L72;
Q1_cntXms[13]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[13]_lut_out);
Q1_cntXms[13] = DFFE(Q1_cntXms[13]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cntXms[13]~COUT
--operation mode is counter

Q1L92 = CARRY(!Q1_cntXms[13] & !Q1L72);


--Q1_cntXms[14] is hit_counter_ff:inst_hit_counter_ff|cntXms[14]
--operation mode is counter

Q1_cntXms[14]_lut_out = Q1_cntXms[14] $ Q1L92;
Q1_cntXms[14]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[14]_lut_out);
Q1_cntXms[14] = DFFE(Q1_cntXms[14]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cntXms[14]~COUT
--operation mode is counter

Q1L13 = CARRY(Q1_cntXms[14] # !Q1L92);


--Q1_cntXms[15] is hit_counter_ff:inst_hit_counter_ff|cntXms[15]
--operation mode is counter

Q1_cntXms[15]_lut_out = Q1_cntXms[15] $ !Q1L13;
Q1_cntXms[15]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[15]_lut_out);
Q1_cntXms[15] = DFFE(Q1_cntXms[15]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cntXms[15]~COUT
--operation mode is counter

Q1L33 = CARRY(Q1_cntXms[15] & !Q1L13);


--Q1_cntXms[16] is hit_counter_ff:inst_hit_counter_ff|cntXms[16]
--operation mode is counter

Q1_cntXms[16]_lut_out = Q1_cntXms[16] $ Q1L33;
Q1_cntXms[16]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[16]_lut_out);
Q1_cntXms[16] = DFFE(Q1_cntXms[16]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cntXms[16]~COUT
--operation mode is counter

Q1L53 = CARRY(Q1_cntXms[16] # !Q1L33);


--Q1_cntXms[17] is hit_counter_ff:inst_hit_counter_ff|cntXms[17]
--operation mode is counter

Q1_cntXms[17]_lut_out = Q1_cntXms[17] $ !Q1L53;
Q1_cntXms[17]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[17]_lut_out);
Q1_cntXms[17] = DFFE(Q1_cntXms[17]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cntXms[17]~COUT
--operation mode is counter

Q1L73 = CARRY(Q1_cntXms[17] & !Q1L53);


--Q1_cntXms[18] is hit_counter_ff:inst_hit_counter_ff|cntXms[18]
--operation mode is counter

Q1_cntXms[18]_lut_out = Q1_cntXms[18] $ Q1L73;
Q1_cntXms[18]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[18]_lut_out);
Q1_cntXms[18] = DFFE(Q1_cntXms[18]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cntXms[18]~COUT
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cntXms[18]);


--Q1_cntXms[19] is hit_counter_ff:inst_hit_counter_ff|cntXms[19]
--operation mode is counter

Q1_cntXms[19]_lut_out = Q1_cntXms[19] $ !Q1L93;
Q1_cntXms[19]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[19]_lut_out);
Q1_cntXms[19] = DFFE(Q1_cntXms[19]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cntXms[19]~COUT
--operation mode is counter

Q1L14 = CARRY(Q1_cntXms[19] & !Q1L93);


--Q1_cntXms[20] is hit_counter_ff:inst_hit_counter_ff|cntXms[20]
--operation mode is counter

Q1_cntXms[20]_lut_out = Q1_cntXms[20] $ Q1L14;
Q1_cntXms[20]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[20]_lut_out);
Q1_cntXms[20] = DFFE(Q1_cntXms[20]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cntXms[20]~COUT
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cntXms[20]);


--Q1_cntXms[21] is hit_counter_ff:inst_hit_counter_ff|cntXms[21]
--operation mode is counter

Q1_cntXms[21]_lut_out = Q1_cntXms[21] $ !Q1L34;
Q1_cntXms[21]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[21]_lut_out);
Q1_cntXms[21] = DFFE(Q1_cntXms[21]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cntXms[21]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1_cntXms[21] & !Q1L34);


--Q1_cntXms[22] is hit_counter_ff:inst_hit_counter_ff|cntXms[22]
--operation mode is counter

Q1_cntXms[22]_lut_out = Q1_cntXms[22] $ Q1L54;
Q1_cntXms[22]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[22]_lut_out);
Q1_cntXms[22] = DFFE(Q1_cntXms[22]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cntXms[22]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_cntXms[22] # !Q1L54);


--Q1_cntXms[23] is hit_counter_ff:inst_hit_counter_ff|cntXms[23]
--operation mode is counter

Q1_cntXms[23]_lut_out = Q1_cntXms[23] $ !Q1L74;
Q1_cntXms[23]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[23]_lut_out);
Q1_cntXms[23] = DFFE(Q1_cntXms[23]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cntXms[23]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1_cntXms[23] & !Q1L74);


--Q1_cntXms[24] is hit_counter_ff:inst_hit_counter_ff|cntXms[24]
--operation mode is counter

Q1_cntXms[24]_lut_out = Q1_cntXms[24] $ Q1L94;
Q1_cntXms[24]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[24]_lut_out);
Q1_cntXms[24] = DFFE(Q1_cntXms[24]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cntXms[24]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_cntXms[24] # !Q1L94);


--Q1_cntXms[25] is hit_counter_ff:inst_hit_counter_ff|cntXms[25]
--operation mode is counter

Q1_cntXms[25]_lut_out = Q1_cntXms[25] $ !Q1L15;
Q1_cntXms[25]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[25]_lut_out);
Q1_cntXms[25] = DFFE(Q1_cntXms[25]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cntXms[25]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1_cntXms[25] & !Q1L15);


--Q1_cntXms[26] is hit_counter_ff:inst_hit_counter_ff|cntXms[26]
--operation mode is counter

Q1_cntXms[26]_lut_out = Q1_cntXms[26] $ Q1L35;
Q1_cntXms[26]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[26]_lut_out);
Q1_cntXms[26] = DFFE(Q1_cntXms[26]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cntXms[26]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_cntXms[26] # !Q1L35);


--Q1_cntXms[27] is hit_counter_ff:inst_hit_counter_ff|cntXms[27]
--operation mode is counter

Q1_cntXms[27]_lut_out = Q1_cntXms[27] $ !Q1L55;
Q1_cntXms[27]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[27]_lut_out);
Q1_cntXms[27] = DFFE(Q1_cntXms[27]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cntXms[27]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1_cntXms[27] & !Q1L55);


--Q1_cntXms[28] is hit_counter_ff:inst_hit_counter_ff|cntXms[28]
--operation mode is counter

Q1_cntXms[28]_lut_out = Q1_cntXms[28] $ Q1L75;
Q1_cntXms[28]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[28]_lut_out);
Q1_cntXms[28] = DFFE(Q1_cntXms[28]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cntXms[28]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_cntXms[28] # !Q1L75);


--Q1_cntXms[29] is hit_counter_ff:inst_hit_counter_ff|cntXms[29]
--operation mode is counter

Q1_cntXms[29]_lut_out = Q1_cntXms[29] $ !Q1L95;
Q1_cntXms[29]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[29]_lut_out);
Q1_cntXms[29] = DFFE(Q1_cntXms[29]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cntXms[29]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1_cntXms[29] & !Q1L95);


--Q1_cntXms[30] is hit_counter_ff:inst_hit_counter_ff|cntXms[30]
--operation mode is counter

Q1_cntXms[30]_lut_out = Q1_cntXms[30] $ Q1L16;
Q1_cntXms[30]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[30]_lut_out);
Q1_cntXms[30] = DFFE(Q1_cntXms[30]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cntXms[30]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_cntXms[30] # !Q1L16);


--Q1_cntXms[31] is hit_counter_ff:inst_hit_counter_ff|cntXms[31]
--operation mode is normal

Q1_cntXms[31]_lut_out = Q1_cntXms[31] $ !Q1L36;
Q1_cntXms[31]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[31]_lut_out);
Q1_cntXms[31] = DFFE(Q1_cntXms[31]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1L01 is r2r:inst_r2r|i~8
--operation mode is arithmetic

U1L01 = U1_cnt[0] $ U1L9;

--U1L11 is r2r:inst_r2r|i~8COUT
--operation mode is arithmetic

U1L11 = CARRY(U1_cnt[0] & U1L9);


--U1L21 is r2r:inst_r2r|i~9
--operation mode is arithmetic

U1L21 = U1_cnt[1] $ U1L11;

--U1L31 is r2r:inst_r2r|i~9COUT
--operation mode is arithmetic

U1L31 = CARRY(!U1L11 # !U1_cnt[1]);


--U1L41 is r2r:inst_r2r|i~10
--operation mode is arithmetic

U1L41 = U1_cnt[2] $ !U1L31;

--U1L51 is r2r:inst_r2r|i~10COUT
--operation mode is arithmetic

U1L51 = CARRY(U1_cnt[2] & !U1L31);


--U1L61 is r2r:inst_r2r|i~11
--operation mode is arithmetic

U1L61 = U1_cnt[3] $ U1L51;

--U1L71 is r2r:inst_r2r|i~11COUT
--operation mode is arithmetic

U1L71 = CARRY(!U1L51 # !U1_cnt[3]);


--U1L81 is r2r:inst_r2r|i~12
--operation mode is arithmetic

U1L81 = U1_cnt[4] $ !U1L71;

--U1L91 is r2r:inst_r2r|i~12COUT
--operation mode is arithmetic

U1L91 = CARRY(U1_cnt[4] & !U1L71);


--U1L02 is r2r:inst_r2r|i~13
--operation mode is arithmetic

U1L02 = U1_cnt[5] $ U1L91;

--U1L12 is r2r:inst_r2r|i~13COUT
--operation mode is arithmetic

U1L12 = CARRY(!U1L91 # !U1_cnt[5]);


--U1L22 is r2r:inst_r2r|i~14
--operation mode is normal

U1L22 = U1_cnt[6] $ U1L12;


--U1L32 is r2r:inst_r2r|i~15
--operation mode is arithmetic

U1L32 = !U1_cnt[0];

--U1L42 is r2r:inst_r2r|i~15COUT
--operation mode is arithmetic

U1L42 = CARRY(U1_cnt[0]);


--U1L52 is r2r:inst_r2r|i~16
--operation mode is arithmetic

U1L52 = U1_cnt[1] $ !U1L42;

--U1L62 is r2r:inst_r2r|i~16COUT
--operation mode is arithmetic

U1L62 = CARRY(!U1_cnt[1] & !U1L42);


--U1L72 is r2r:inst_r2r|i~17
--operation mode is arithmetic

U1L72 = U1_cnt[2] $ U1L62;

--U1L82 is r2r:inst_r2r|i~17COUT
--operation mode is arithmetic

U1L82 = CARRY(U1_cnt[2] # !U1L62);


--U1L92 is r2r:inst_r2r|i~18
--operation mode is arithmetic

U1L92 = U1_cnt[3] $ !U1L82;

--U1L03 is r2r:inst_r2r|i~18COUT
--operation mode is arithmetic

U1L03 = CARRY(!U1_cnt[3] & !U1L82);


--U1L13 is r2r:inst_r2r|i~19
--operation mode is arithmetic

U1L13 = U1_cnt[4] $ U1L03;

--U1L23 is r2r:inst_r2r|i~19COUT
--operation mode is arithmetic

U1L23 = CARRY(U1_cnt[4] # !U1L03);


--U1L33 is r2r:inst_r2r|i~20
--operation mode is arithmetic

U1L33 = U1_cnt[5] $ !U1L23;

--U1L43 is r2r:inst_r2r|i~20COUT
--operation mode is arithmetic

U1L43 = CARRY(!U1_cnt[5] & !U1L23);


--U1L53 is r2r:inst_r2r|i~21
--operation mode is normal

U1L53 = U1_cnt[6] $ !U1L43;


--R1L43 is master_data_source:inst_master_data_source|i~131
--operation mode is arithmetic

R1L43 = R1_data[0] $ RE1_SLAVEHREADYO;

--R1L53 is master_data_source:inst_master_data_source|i~131COUT
--operation mode is arithmetic

R1L53 = CARRY(R1_data[0] & RE1_SLAVEHREADYO);


--R1L63 is master_data_source:inst_master_data_source|i~132
--operation mode is arithmetic

R1L63 = R1_data[1] $ R1L53;

--R1L73 is master_data_source:inst_master_data_source|i~132COUT
--operation mode is arithmetic

R1L73 = CARRY(!R1L53 # !R1_data[1]);


--R1L83 is master_data_source:inst_master_data_source|i~133
--operation mode is arithmetic

R1L83 = R1_data[2] $ !R1L73;

--R1L93 is master_data_source:inst_master_data_source|i~133COUT
--operation mode is arithmetic

R1L93 = CARRY(R1_data[2] & !R1L73);


--R1L04 is master_data_source:inst_master_data_source|i~134
--operation mode is arithmetic

R1L04 = R1_data[3] $ R1L93;

--R1L14 is master_data_source:inst_master_data_source|i~134COUT
--operation mode is arithmetic

R1L14 = CARRY(!R1L93 # !R1_data[3]);


--R1L24 is master_data_source:inst_master_data_source|i~135
--operation mode is arithmetic

R1L24 = R1_data[4] $ !R1L14;

--R1L34 is master_data_source:inst_master_data_source|i~135COUT
--operation mode is arithmetic

R1L34 = CARRY(R1_data[4] & !R1L14);


--R1L44 is master_data_source:inst_master_data_source|i~136
--operation mode is arithmetic

R1L44 = R1_data[5] $ R1L34;

--R1L54 is master_data_source:inst_master_data_source|i~136COUT
--operation mode is arithmetic

R1L54 = CARRY(!R1L34 # !R1_data[5]);


--R1L64 is master_data_source:inst_master_data_source|i~137
--operation mode is arithmetic

R1L64 = R1_data[6] $ !R1L54;

--R1L74 is master_data_source:inst_master_data_source|i~137COUT
--operation mode is arithmetic

R1L74 = CARRY(R1_data[6] & !R1L54);


--R1L84 is master_data_source:inst_master_data_source|i~138
--operation mode is arithmetic

R1L84 = R1_data[7] $ R1L74;

--R1L94 is master_data_source:inst_master_data_source|i~138COUT
--operation mode is arithmetic

R1L94 = CARRY(!R1L74 # !R1_data[7]);


--R1L05 is master_data_source:inst_master_data_source|i~139
--operation mode is arithmetic

R1L05 = R1_data[8] $ !R1L94;

--R1L15 is master_data_source:inst_master_data_source|i~139COUT
--operation mode is arithmetic

R1L15 = CARRY(R1_data[8] & !R1L94);


--R1L25 is master_data_source:inst_master_data_source|i~140
--operation mode is arithmetic

R1L25 = R1_data[9] $ R1L15;

--R1L35 is master_data_source:inst_master_data_source|i~140COUT
--operation mode is arithmetic

R1L35 = CARRY(!R1L15 # !R1_data[9]);


--R1L45 is master_data_source:inst_master_data_source|i~141
--operation mode is arithmetic

R1L45 = R1_data[10] $ !R1L35;

--R1L55 is master_data_source:inst_master_data_source|i~141COUT
--operation mode is arithmetic

R1L55 = CARRY(R1_data[10] & !R1L35);


--R1L65 is master_data_source:inst_master_data_source|i~142
--operation mode is arithmetic

R1L65 = R1_data[11] $ R1L55;

--R1L75 is master_data_source:inst_master_data_source|i~142COUT
--operation mode is arithmetic

R1L75 = CARRY(!R1L55 # !R1_data[11]);


--R1L85 is master_data_source:inst_master_data_source|i~143
--operation mode is arithmetic

R1L85 = R1_data[12] $ !R1L75;

--R1L95 is master_data_source:inst_master_data_source|i~143COUT
--operation mode is arithmetic

R1L95 = CARRY(R1_data[12] & !R1L75);


--R1L06 is master_data_source:inst_master_data_source|i~144
--operation mode is arithmetic

R1L06 = R1_data[13] $ R1L95;

--R1L16 is master_data_source:inst_master_data_source|i~144COUT
--operation mode is arithmetic

R1L16 = CARRY(!R1L95 # !R1_data[13]);


--R1L26 is master_data_source:inst_master_data_source|i~145
--operation mode is arithmetic

R1L26 = R1_data[14] $ !R1L16;

--R1L36 is master_data_source:inst_master_data_source|i~145COUT
--operation mode is arithmetic

R1L36 = CARRY(R1_data[14] & !R1L16);


--R1L46 is master_data_source:inst_master_data_source|i~146
--operation mode is arithmetic

R1L46 = R1_data[15] $ R1L36;

--R1L56 is master_data_source:inst_master_data_source|i~146COUT
--operation mode is arithmetic

R1L56 = CARRY(!R1L36 # !R1_data[15]);


--R1L66 is master_data_source:inst_master_data_source|i~147
--operation mode is arithmetic

R1L66 = R1_data[16] $ !R1L56;

--R1L76 is master_data_source:inst_master_data_source|i~147COUT
--operation mode is arithmetic

R1L76 = CARRY(R1_data[16] & !R1L56);


--R1L86 is master_data_source:inst_master_data_source|i~148
--operation mode is arithmetic

R1L86 = R1_data[17] $ R1L76;

--R1L96 is master_data_source:inst_master_data_source|i~148COUT
--operation mode is arithmetic

R1L96 = CARRY(!R1L76 # !R1_data[17]);


--R1L07 is master_data_source:inst_master_data_source|i~149
--operation mode is arithmetic

R1L07 = R1_data[18] $ !R1L96;

--R1L17 is master_data_source:inst_master_data_source|i~149COUT
--operation mode is arithmetic

R1L17 = CARRY(R1_data[18] & !R1L96);


--R1L27 is master_data_source:inst_master_data_source|i~150
--operation mode is arithmetic

R1L27 = R1_data[19] $ R1L17;

--R1L37 is master_data_source:inst_master_data_source|i~150COUT
--operation mode is arithmetic

R1L37 = CARRY(!R1L17 # !R1_data[19]);


--R1L47 is master_data_source:inst_master_data_source|i~151
--operation mode is arithmetic

R1L47 = R1_data[20] $ !R1L37;

--R1L57 is master_data_source:inst_master_data_source|i~151COUT
--operation mode is arithmetic

R1L57 = CARRY(R1_data[20] & !R1L37);


--R1L67 is master_data_source:inst_master_data_source|i~152
--operation mode is arithmetic

R1L67 = R1_data[21] $ R1L57;

--R1L77 is master_data_source:inst_master_data_source|i~152COUT
--operation mode is arithmetic

R1L77 = CARRY(!R1L57 # !R1_data[21]);


--R1L87 is master_data_source:inst_master_data_source|i~153
--operation mode is arithmetic

R1L87 = R1_data[22] $ !R1L77;

--R1L97 is master_data_source:inst_master_data_source|i~153COUT
--operation mode is arithmetic

R1L97 = CARRY(R1_data[22] & !R1L77);


--R1L08 is master_data_source:inst_master_data_source|i~154
--operation mode is arithmetic

R1L08 = R1_data[23] $ R1L97;

--R1L18 is master_data_source:inst_master_data_source|i~154COUT
--operation mode is arithmetic

R1L18 = CARRY(!R1L97 # !R1_data[23]);


--R1L28 is master_data_source:inst_master_data_source|i~155
--operation mode is arithmetic

R1L28 = R1_data[24] $ !R1L18;

--R1L38 is master_data_source:inst_master_data_source|i~155COUT
--operation mode is arithmetic

R1L38 = CARRY(R1_data[24] & !R1L18);


--R1L48 is master_data_source:inst_master_data_source|i~156
--operation mode is arithmetic

R1L48 = R1_data[25] $ R1L38;

--R1L58 is master_data_source:inst_master_data_source|i~156COUT
--operation mode is arithmetic

R1L58 = CARRY(!R1L38 # !R1_data[25]);


--R1L68 is master_data_source:inst_master_data_source|i~157
--operation mode is arithmetic

R1L68 = R1_data[26] $ !R1L58;

--R1L78 is master_data_source:inst_master_data_source|i~157COUT
--operation mode is arithmetic

R1L78 = CARRY(R1_data[26] & !R1L58);


--R1L88 is master_data_source:inst_master_data_source|i~158
--operation mode is arithmetic

R1L88 = R1_data[27] $ R1L78;

--R1L98 is master_data_source:inst_master_data_source|i~158COUT
--operation mode is arithmetic

R1L98 = CARRY(!R1L78 # !R1_data[27]);


--R1L09 is master_data_source:inst_master_data_source|i~159
--operation mode is arithmetic

R1L09 = R1_data[28] $ !R1L98;

--R1L19 is master_data_source:inst_master_data_source|i~159COUT
--operation mode is arithmetic

R1L19 = CARRY(R1_data[28] & !R1L98);


--R1L29 is master_data_source:inst_master_data_source|i~160
--operation mode is arithmetic

R1L29 = R1_data[29] $ R1L19;

--R1L39 is master_data_source:inst_master_data_source|i~160COUT
--operation mode is arithmetic

R1L39 = CARRY(!R1L19 # !R1_data[29]);


--R1L49 is master_data_source:inst_master_data_source|i~161
--operation mode is arithmetic

R1L49 = R1_data[30] $ !R1L39;

--R1L59 is master_data_source:inst_master_data_source|i~161COUT
--operation mode is arithmetic

R1L59 = CARRY(R1_data[30] & !R1L39);


--R1L69 is master_data_source:inst_master_data_source|i~162
--operation mode is normal

R1L69 = R1_data[31] $ R1L59;


--RB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1
--operation mode is arithmetic

RB1L66 = RB1L93;

--RB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT
--operation mode is arithmetic

RB1L76 = CARRY(!RB1L93);


--RB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2
--operation mode is arithmetic

RB1L86 = RB1L14 $ !RB1L76;

--RB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT
--operation mode is arithmetic

RB1L96 = CARRY(RB1L14 # !RB1L76);


--RB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3
--operation mode is arithmetic

RB1L07 = RB1L34 $ RB1L96;

--RB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT
--operation mode is arithmetic

RB1L17 = CARRY(!RB1L34 & !RB1L96);


--RB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4
--operation mode is arithmetic

RB1L27 = RB1L54 $ !RB1L17;

--RB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT
--operation mode is arithmetic

RB1L37 = CARRY(RB1L54 # !RB1L17);


--RB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5
--operation mode is arithmetic

RB1L47 = RB1L74 $ RB1L37;

--RB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT
--operation mode is arithmetic

RB1L57 = CARRY(!RB1L74 & !RB1L37);


--RB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6
--operation mode is arithmetic

RB1L67 = RB1L94 $ !RB1L57;

--RB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT
--operation mode is arithmetic

RB1L77 = CARRY(RB1L94 # !RB1L57);


--RB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7
--operation mode is arithmetic

RB1L87 = RB1L15 $ RB1L77;

--RB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT
--operation mode is arithmetic

RB1L97 = CARRY(!RB1L15 & !RB1L77);


--RB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8
--operation mode is arithmetic

RB1L08 = RB1L35 $ !RB1L97;

--RB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT
--operation mode is arithmetic

RB1L18 = CARRY(RB1L35 # !RB1L97);


--RB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9
--operation mode is arithmetic

RB1L28 = RB1L55 $ RB1L18;

--RB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT
--operation mode is arithmetic

RB1L38 = CARRY(!RB1L55 & !RB1L18);


--RB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10
--operation mode is arithmetic

RB1L48 = RB1L75 $ !RB1L38;

--RB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT
--operation mode is arithmetic

RB1L58 = CARRY(RB1L75 # !RB1L38);


--RB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11
--operation mode is arithmetic

RB1L68 = RB1L95 $ RB1L58;

--RB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT
--operation mode is arithmetic

RB1L78 = CARRY(!RB1L95 & !RB1L58);


--RB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12
--operation mode is arithmetic

RB1L88 = RB1L16 $ !RB1L78;

--RB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT
--operation mode is arithmetic

RB1L98 = CARRY(RB1L16 # !RB1L78);


--RB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13
--operation mode is arithmetic

RB1L09 = RB1L36 $ RB1L98;

--RB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT
--operation mode is arithmetic

RB1L19 = CARRY(!RB1L36 & !RB1L98);


--RB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14
--operation mode is normal

RB1L29 = RB1L56 $ RB1L19;


--CB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321
--operation mode is arithmetic

CB1L19 = !CB1_addr_cnt[0];

--CB1L29 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321COUT
--operation mode is arithmetic

CB1L29 = CARRY(CB1_addr_cnt[0]);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322
--operation mode is arithmetic

CB1L39 = CB1_addr_cnt[1] $ CB1L29;

--CB1L49 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322COUT
--operation mode is arithmetic

CB1L49 = CARRY(!CB1L29 # !CB1_addr_cnt[1]);


--CB1L59 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323
--operation mode is arithmetic

CB1L59 = CB1_addr_cnt[2] $ !CB1L49;

--CB1L69 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323COUT
--operation mode is arithmetic

CB1L69 = CARRY(CB1_addr_cnt[2] & !CB1L49);


--CB1L79 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324
--operation mode is arithmetic

CB1L79 = CB1_addr_cnt[3] $ CB1L69;

--CB1L89 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324COUT
--operation mode is arithmetic

CB1L89 = CARRY(!CB1L69 # !CB1_addr_cnt[3]);


--CB1L99 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325
--operation mode is arithmetic

CB1L99 = CB1_addr_cnt[4] $ !CB1L89;

--CB1L001 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325COUT
--operation mode is arithmetic

CB1L001 = CARRY(CB1_addr_cnt[4] & !CB1L89);


--CB1L101 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326
--operation mode is arithmetic

CB1L101 = CB1_addr_cnt[5] $ CB1L001;

--CB1L201 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326COUT
--operation mode is arithmetic

CB1L201 = CARRY(!CB1L001 # !CB1_addr_cnt[5]);


--CB1L301 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327
--operation mode is arithmetic

CB1L301 = CB1_addr_cnt[6] $ !CB1L201;

--CB1L401 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327COUT
--operation mode is arithmetic

CB1L401 = CARRY(CB1_addr_cnt[6] & !CB1L201);


--CB1L501 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328
--operation mode is arithmetic

CB1L501 = CB1_addr_cnt[7] $ CB1L401;

--CB1L601 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328COUT
--operation mode is arithmetic

CB1L601 = CARRY(!CB1L401 # !CB1_addr_cnt[7]);


--CB1L701 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~329
--operation mode is normal

CB1L701 = CB1_addr_cnt[8] $ !CB1L601;


--CB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321
--operation mode is arithmetic

CB2L19 = !CB2_addr_cnt[0];

--CB2L29 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321COUT
--operation mode is arithmetic

CB2L29 = CARRY(CB2_addr_cnt[0]);


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322
--operation mode is arithmetic

CB2L39 = CB2_addr_cnt[1] $ CB2L29;

--CB2L49 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322COUT
--operation mode is arithmetic

CB2L49 = CARRY(!CB2L29 # !CB2_addr_cnt[1]);


--CB2L59 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323
--operation mode is arithmetic

CB2L59 = CB2_addr_cnt[2] $ !CB2L49;

--CB2L69 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323COUT
--operation mode is arithmetic

CB2L69 = CARRY(CB2_addr_cnt[2] & !CB2L49);


--CB2L79 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324
--operation mode is arithmetic

CB2L79 = CB2_addr_cnt[3] $ CB2L69;

--CB2L89 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324COUT
--operation mode is arithmetic

CB2L89 = CARRY(!CB2L69 # !CB2_addr_cnt[3]);


--CB2L99 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325
--operation mode is arithmetic

CB2L99 = CB2_addr_cnt[4] $ !CB2L89;

--CB2L001 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325COUT
--operation mode is arithmetic

CB2L001 = CARRY(CB2_addr_cnt[4] & !CB2L89);


--CB2L101 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326
--operation mode is arithmetic

CB2L101 = CB2_addr_cnt[5] $ CB2L001;

--CB2L201 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326COUT
--operation mode is arithmetic

CB2L201 = CARRY(!CB2L001 # !CB2_addr_cnt[5]);


--CB2L301 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327
--operation mode is arithmetic

CB2L301 = CB2_addr_cnt[6] $ !CB2L201;

--CB2L401 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327COUT
--operation mode is arithmetic

CB2L401 = CARRY(CB2_addr_cnt[6] & !CB2L201);


--CB2L501 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328
--operation mode is arithmetic

CB2L501 = CB2_addr_cnt[7] $ CB2L401;

--CB2L601 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328COUT
--operation mode is arithmetic

CB2L601 = CARRY(!CB2L401 # !CB2_addr_cnt[7]);


--CB2L701 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~329
--operation mode is normal

CB2L701 = CB2_addr_cnt[8] $ !CB2L601;


--DB1_reset_trigger_cnt[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]
--operation mode is counter

DB1_reset_trigger_cnt[0]_lut_out = !DB1_reset_trigger_cnt[0];
DB1_reset_trigger_cnt[0]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[0]_lut_out);
DB1_reset_trigger_cnt[0] = DFFE(DB1_reset_trigger_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L92 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT
--operation mode is counter

DB1L92 = CARRY(!DB1_reset_trigger_cnt[0]);


--DB1_reset_trigger_cnt[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]
--operation mode is counter

DB1_reset_trigger_cnt[1]_lut_out = DB1_reset_trigger_cnt[1] $ DB1L92;
DB1_reset_trigger_cnt[1]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[1]_lut_out);
DB1_reset_trigger_cnt[1] = DFFE(DB1_reset_trigger_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L13 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT
--operation mode is counter

DB1L13 = CARRY(!DB1L92 # !DB1_reset_trigger_cnt[1]);


--DB1_reset_trigger_cnt[2] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]
--operation mode is counter

DB1_reset_trigger_cnt[2]_lut_out = DB1_reset_trigger_cnt[2] $ !DB1L13;
DB1_reset_trigger_cnt[2]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[2]_lut_out);
DB1_reset_trigger_cnt[2] = DFFE(DB1_reset_trigger_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L33 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT
--operation mode is counter

DB1L33 = CARRY(DB1_reset_trigger_cnt[2] & !DB1L13);


--DB1_reset_trigger_cnt[3] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]
--operation mode is counter

DB1_reset_trigger_cnt[3]_lut_out = DB1_reset_trigger_cnt[3] $ DB1L33;
DB1_reset_trigger_cnt[3]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[3]_lut_out);
DB1_reset_trigger_cnt[3] = DFFE(DB1_reset_trigger_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L53 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT
--operation mode is counter

DB1L53 = CARRY(!DB1L33 # !DB1_reset_trigger_cnt[3]);


--DB1_reset_trigger_cnt[4] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]
--operation mode is counter

DB1_reset_trigger_cnt[4]_lut_out = DB1_reset_trigger_cnt[4] $ !DB1L53;
DB1_reset_trigger_cnt[4]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[4]_lut_out);
DB1_reset_trigger_cnt[4] = DFFE(DB1_reset_trigger_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L73 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT
--operation mode is counter

DB1L73 = CARRY(DB1_reset_trigger_cnt[4] & !DB1L53);


--DB1_reset_trigger_cnt[5] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]
--operation mode is counter

DB1_reset_trigger_cnt[5]_lut_out = DB1_reset_trigger_cnt[5] $ DB1L73;
DB1_reset_trigger_cnt[5]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[5]_lut_out);
DB1_reset_trigger_cnt[5] = DFFE(DB1_reset_trigger_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L93 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT
--operation mode is counter

DB1L93 = CARRY(!DB1L73 # !DB1_reset_trigger_cnt[5]);


--DB1_reset_trigger_cnt[6] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]
--operation mode is counter

DB1_reset_trigger_cnt[6]_lut_out = DB1_reset_trigger_cnt[6] $ !DB1L93;
DB1_reset_trigger_cnt[6]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[6]_lut_out);
DB1_reset_trigger_cnt[6] = DFFE(DB1_reset_trigger_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L14 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT
--operation mode is counter

DB1L14 = CARRY(DB1_reset_trigger_cnt[6] & !DB1L93);


--DB1_reset_trigger_cnt[7] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]
--operation mode is counter

DB1_reset_trigger_cnt[7]_lut_out = DB1_reset_trigger_cnt[7] $ DB1L14;
DB1_reset_trigger_cnt[7]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[7]_lut_out);
DB1_reset_trigger_cnt[7] = DFFE(DB1_reset_trigger_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L34 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT
--operation mode is counter

DB1L34 = CARRY(!DB1L14 # !DB1_reset_trigger_cnt[7]);


--DB1_reset_trigger_cnt[8] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]
--operation mode is counter

DB1_reset_trigger_cnt[8]_lut_out = DB1_reset_trigger_cnt[8] $ !DB1L34;
DB1_reset_trigger_cnt[8]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[8]_lut_out);
DB1_reset_trigger_cnt[8] = DFFE(DB1_reset_trigger_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L54 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT
--operation mode is counter

DB1L54 = CARRY(DB1_reset_trigger_cnt[8] & !DB1L34);


--DB1_reset_trigger_cnt[9] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]
--operation mode is counter

DB1_reset_trigger_cnt[9]_lut_out = DB1_reset_trigger_cnt[9] $ DB1L54;
DB1_reset_trigger_cnt[9]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[9]_lut_out);
DB1_reset_trigger_cnt[9] = DFFE(DB1_reset_trigger_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L74 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT
--operation mode is counter

DB1L74 = CARRY(!DB1L54 # !DB1_reset_trigger_cnt[9]);


--DB1_reset_trigger_cnt[10] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]
--operation mode is counter

DB1_reset_trigger_cnt[10]_lut_out = DB1_reset_trigger_cnt[10] $ !DB1L74;
DB1_reset_trigger_cnt[10]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[10]_lut_out);
DB1_reset_trigger_cnt[10] = DFFE(DB1_reset_trigger_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB1L94 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT
--operation mode is counter

DB1L94 = CARRY(DB1_reset_trigger_cnt[10] & !DB1L74);


--DB1_reset_trigger_cnt[11] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11]
--operation mode is normal

DB1_reset_trigger_cnt[11]_lut_out = DB1_reset_trigger_cnt[11] $ DB1L94;
DB1_reset_trigger_cnt[11]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[11]_lut_out);
DB1_reset_trigger_cnt[11] = DFFE(DB1_reset_trigger_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--DB2_reset_trigger_cnt[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]
--operation mode is counter

DB2_reset_trigger_cnt[0]_lut_out = !DB2_reset_trigger_cnt[0];
DB2_reset_trigger_cnt[0]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[0]_lut_out);
DB2_reset_trigger_cnt[0] = DFFE(DB2_reset_trigger_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L03 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT
--operation mode is counter

DB2L03 = CARRY(!DB2_reset_trigger_cnt[0]);


--DB2_reset_trigger_cnt[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]
--operation mode is counter

DB2_reset_trigger_cnt[1]_lut_out = DB2_reset_trigger_cnt[1] $ DB2L03;
DB2_reset_trigger_cnt[1]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[1]_lut_out);
DB2_reset_trigger_cnt[1] = DFFE(DB2_reset_trigger_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L23 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT
--operation mode is counter

DB2L23 = CARRY(!DB2L03 # !DB2_reset_trigger_cnt[1]);


--DB2_reset_trigger_cnt[2] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]
--operation mode is counter

DB2_reset_trigger_cnt[2]_lut_out = DB2_reset_trigger_cnt[2] $ !DB2L23;
DB2_reset_trigger_cnt[2]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[2]_lut_out);
DB2_reset_trigger_cnt[2] = DFFE(DB2_reset_trigger_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L43 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT
--operation mode is counter

DB2L43 = CARRY(DB2_reset_trigger_cnt[2] & !DB2L23);


--DB2_reset_trigger_cnt[3] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]
--operation mode is counter

DB2_reset_trigger_cnt[3]_lut_out = DB2_reset_trigger_cnt[3] $ DB2L43;
DB2_reset_trigger_cnt[3]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[3]_lut_out);
DB2_reset_trigger_cnt[3] = DFFE(DB2_reset_trigger_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L63 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT
--operation mode is counter

DB2L63 = CARRY(!DB2L43 # !DB2_reset_trigger_cnt[3]);


--DB2_reset_trigger_cnt[4] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]
--operation mode is counter

DB2_reset_trigger_cnt[4]_lut_out = DB2_reset_trigger_cnt[4] $ !DB2L63;
DB2_reset_trigger_cnt[4]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[4]_lut_out);
DB2_reset_trigger_cnt[4] = DFFE(DB2_reset_trigger_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L83 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT
--operation mode is counter

DB2L83 = CARRY(DB2_reset_trigger_cnt[4] & !DB2L63);


--DB2_reset_trigger_cnt[5] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]
--operation mode is counter

DB2_reset_trigger_cnt[5]_lut_out = DB2_reset_trigger_cnt[5] $ DB2L83;
DB2_reset_trigger_cnt[5]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[5]_lut_out);
DB2_reset_trigger_cnt[5] = DFFE(DB2_reset_trigger_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L04 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT
--operation mode is counter

DB2L04 = CARRY(!DB2L83 # !DB2_reset_trigger_cnt[5]);


--DB2_reset_trigger_cnt[6] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]
--operation mode is counter

DB2_reset_trigger_cnt[6]_lut_out = DB2_reset_trigger_cnt[6] $ !DB2L04;
DB2_reset_trigger_cnt[6]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[6]_lut_out);
DB2_reset_trigger_cnt[6] = DFFE(DB2_reset_trigger_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L24 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT
--operation mode is counter

DB2L24 = CARRY(DB2_reset_trigger_cnt[6] & !DB2L04);


--DB2_reset_trigger_cnt[7] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]
--operation mode is counter

DB2_reset_trigger_cnt[7]_lut_out = DB2_reset_trigger_cnt[7] $ DB2L24;
DB2_reset_trigger_cnt[7]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[7]_lut_out);
DB2_reset_trigger_cnt[7] = DFFE(DB2_reset_trigger_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L44 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT
--operation mode is counter

DB2L44 = CARRY(!DB2L24 # !DB2_reset_trigger_cnt[7]);


--DB2_reset_trigger_cnt[8] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]
--operation mode is counter

DB2_reset_trigger_cnt[8]_lut_out = DB2_reset_trigger_cnt[8] $ !DB2L44;
DB2_reset_trigger_cnt[8]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[8]_lut_out);
DB2_reset_trigger_cnt[8] = DFFE(DB2_reset_trigger_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L64 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT
--operation mode is counter

DB2L64 = CARRY(DB2_reset_trigger_cnt[8] & !DB2L44);


--DB2_reset_trigger_cnt[9] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]
--operation mode is counter

DB2_reset_trigger_cnt[9]_lut_out = DB2_reset_trigger_cnt[9] $ DB2L64;
DB2_reset_trigger_cnt[9]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[9]_lut_out);
DB2_reset_trigger_cnt[9] = DFFE(DB2_reset_trigger_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L84 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT
--operation mode is counter

DB2L84 = CARRY(!DB2L64 # !DB2_reset_trigger_cnt[9]);


--DB2_reset_trigger_cnt[10] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]
--operation mode is counter

DB2_reset_trigger_cnt[10]_lut_out = DB2_reset_trigger_cnt[10] $ !DB2L84;
DB2_reset_trigger_cnt[10]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[10]_lut_out);
DB2_reset_trigger_cnt[10] = DFFE(DB2_reset_trigger_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--DB2L05 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT
--operation mode is counter

DB2L05 = CARRY(DB2_reset_trigger_cnt[10] & !DB2L84);


--DB2_reset_trigger_cnt[11] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11]
--operation mode is normal

DB2_reset_trigger_cnt[11]_lut_out = DB2_reset_trigger_cnt[11] $ DB2L05;
DB2_reset_trigger_cnt[11]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[11]_lut_out);
DB2_reset_trigger_cnt[11] = DFFE(DB2_reset_trigger_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_OneSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0]
--operation mode is counter

Q1_OneSPEreset_cnt[0]_lut_out = !Q1_OneSPEreset_cnt[0];
Q1_OneSPEreset_cnt[0]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[0]_lut_out);
Q1_OneSPEreset_cnt[0] = DFFE(Q1_OneSPEreset_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L561 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0]~COUT
--operation mode is counter

Q1L561 = CARRY(!Q1_OneSPEreset_cnt[0]);


--Q1_OneSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1]
--operation mode is counter

Q1_OneSPEreset_cnt[1]_lut_out = Q1_OneSPEreset_cnt[1] $ Q1L561;
Q1_OneSPEreset_cnt[1]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[1]_lut_out);
Q1_OneSPEreset_cnt[1] = DFFE(Q1_OneSPEreset_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L761 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1]~COUT
--operation mode is counter

Q1L761 = CARRY(!Q1L561 # !Q1_OneSPEreset_cnt[1]);


--Q1_OneSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2]
--operation mode is counter

Q1_OneSPEreset_cnt[2]_lut_out = Q1_OneSPEreset_cnt[2] $ !Q1L761;
Q1_OneSPEreset_cnt[2]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[2]_lut_out);
Q1_OneSPEreset_cnt[2] = DFFE(Q1_OneSPEreset_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L961 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2]~COUT
--operation mode is counter

Q1L961 = CARRY(Q1_OneSPEreset_cnt[2] & !Q1L761);


--Q1_OneSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3]
--operation mode is counter

Q1_OneSPEreset_cnt[3]_lut_out = Q1_OneSPEreset_cnt[3] $ Q1L961;
Q1_OneSPEreset_cnt[3]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[3]_lut_out);
Q1_OneSPEreset_cnt[3] = DFFE(Q1_OneSPEreset_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L171 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3]~COUT
--operation mode is counter

Q1L171 = CARRY(!Q1L961 # !Q1_OneSPEreset_cnt[3]);


--Q1_OneSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4]
--operation mode is counter

Q1_OneSPEreset_cnt[4]_lut_out = Q1_OneSPEreset_cnt[4] $ !Q1L171;
Q1_OneSPEreset_cnt[4]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[4]_lut_out);
Q1_OneSPEreset_cnt[4] = DFFE(Q1_OneSPEreset_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L371 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4]~COUT
--operation mode is counter

Q1L371 = CARRY(Q1_OneSPEreset_cnt[4] & !Q1L171);


--Q1_OneSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5]
--operation mode is counter

Q1_OneSPEreset_cnt[5]_lut_out = Q1_OneSPEreset_cnt[5] $ Q1L371;
Q1_OneSPEreset_cnt[5]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[5]_lut_out);
Q1_OneSPEreset_cnt[5] = DFFE(Q1_OneSPEreset_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L571 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5]~COUT
--operation mode is counter

Q1L571 = CARRY(!Q1L371 # !Q1_OneSPEreset_cnt[5]);


--Q1_OneSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6]
--operation mode is counter

Q1_OneSPEreset_cnt[6]_lut_out = Q1_OneSPEreset_cnt[6] $ !Q1L571;
Q1_OneSPEreset_cnt[6]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[6]_lut_out);
Q1_OneSPEreset_cnt[6] = DFFE(Q1_OneSPEreset_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L771 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6]~COUT
--operation mode is counter

Q1L771 = CARRY(Q1_OneSPEreset_cnt[6] & !Q1L571);


--Q1_OneSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7]
--operation mode is counter

Q1_OneSPEreset_cnt[7]_lut_out = Q1_OneSPEreset_cnt[7] $ Q1L771;
Q1_OneSPEreset_cnt[7]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[7]_lut_out);
Q1_OneSPEreset_cnt[7] = DFFE(Q1_OneSPEreset_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L971 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7]~COUT
--operation mode is counter

Q1L971 = CARRY(!Q1L771 # !Q1_OneSPEreset_cnt[7]);


--Q1_OneSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8]
--operation mode is counter

Q1_OneSPEreset_cnt[8]_lut_out = Q1_OneSPEreset_cnt[8] $ !Q1L971;
Q1_OneSPEreset_cnt[8]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[8]_lut_out);
Q1_OneSPEreset_cnt[8] = DFFE(Q1_OneSPEreset_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L181 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8]~COUT
--operation mode is counter

Q1L181 = CARRY(Q1_OneSPEreset_cnt[8] & !Q1L971);


--Q1_OneSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9]
--operation mode is counter

Q1_OneSPEreset_cnt[9]_lut_out = Q1_OneSPEreset_cnt[9] $ Q1L181;
Q1_OneSPEreset_cnt[9]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[9]_lut_out);
Q1_OneSPEreset_cnt[9] = DFFE(Q1_OneSPEreset_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L381 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9]~COUT
--operation mode is counter

Q1L381 = CARRY(!Q1L181 # !Q1_OneSPEreset_cnt[9]);


--Q1_OneSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10]
--operation mode is counter

Q1_OneSPEreset_cnt[10]_lut_out = Q1_OneSPEreset_cnt[10] $ !Q1L381;
Q1_OneSPEreset_cnt[10]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[10]_lut_out);
Q1_OneSPEreset_cnt[10] = DFFE(Q1_OneSPEreset_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L581 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10]~COUT
--operation mode is counter

Q1L581 = CARRY(Q1_OneSPEreset_cnt[10] & !Q1L381);


--Q1_OneSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[11]
--operation mode is normal

Q1_OneSPEreset_cnt[11]_lut_out = Q1_OneSPEreset_cnt[11] $ Q1L581;
Q1_OneSPEreset_cnt[11]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[11]_lut_out);
Q1_OneSPEreset_cnt[11] = DFFE(Q1_OneSPEreset_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_MultiSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0]
--operation mode is counter

Q1_MultiSPEreset_cnt[0]_lut_out = !Q1_MultiSPEreset_cnt[0];
Q1_MultiSPEreset_cnt[0]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[0]_lut_out);
Q1_MultiSPEreset_cnt[0] = DFFE(Q1_MultiSPEreset_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L911 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0]~COUT
--operation mode is counter

Q1L911 = CARRY(!Q1_MultiSPEreset_cnt[0]);


--Q1_MultiSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1]
--operation mode is counter

Q1_MultiSPEreset_cnt[1]_lut_out = Q1_MultiSPEreset_cnt[1] $ Q1L911;
Q1_MultiSPEreset_cnt[1]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[1]_lut_out);
Q1_MultiSPEreset_cnt[1] = DFFE(Q1_MultiSPEreset_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L121 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1]~COUT
--operation mode is counter

Q1L121 = CARRY(!Q1L911 # !Q1_MultiSPEreset_cnt[1]);


--Q1_MultiSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2]
--operation mode is counter

Q1_MultiSPEreset_cnt[2]_lut_out = Q1_MultiSPEreset_cnt[2] $ !Q1L121;
Q1_MultiSPEreset_cnt[2]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[2]_lut_out);
Q1_MultiSPEreset_cnt[2] = DFFE(Q1_MultiSPEreset_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L321 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2]~COUT
--operation mode is counter

Q1L321 = CARRY(Q1_MultiSPEreset_cnt[2] & !Q1L121);


--Q1_MultiSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3]
--operation mode is counter

Q1_MultiSPEreset_cnt[3]_lut_out = Q1_MultiSPEreset_cnt[3] $ Q1L321;
Q1_MultiSPEreset_cnt[3]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[3]_lut_out);
Q1_MultiSPEreset_cnt[3] = DFFE(Q1_MultiSPEreset_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L521 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3]~COUT
--operation mode is counter

Q1L521 = CARRY(!Q1L321 # !Q1_MultiSPEreset_cnt[3]);


--Q1_MultiSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4]
--operation mode is counter

Q1_MultiSPEreset_cnt[4]_lut_out = Q1_MultiSPEreset_cnt[4] $ !Q1L521;
Q1_MultiSPEreset_cnt[4]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[4]_lut_out);
Q1_MultiSPEreset_cnt[4] = DFFE(Q1_MultiSPEreset_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L721 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4]~COUT
--operation mode is counter

Q1L721 = CARRY(Q1_MultiSPEreset_cnt[4] & !Q1L521);


--Q1_MultiSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5]
--operation mode is counter

Q1_MultiSPEreset_cnt[5]_lut_out = Q1_MultiSPEreset_cnt[5] $ Q1L721;
Q1_MultiSPEreset_cnt[5]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[5]_lut_out);
Q1_MultiSPEreset_cnt[5] = DFFE(Q1_MultiSPEreset_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L921 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5]~COUT
--operation mode is counter

Q1L921 = CARRY(!Q1L721 # !Q1_MultiSPEreset_cnt[5]);


--Q1_MultiSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6]
--operation mode is counter

Q1_MultiSPEreset_cnt[6]_lut_out = Q1_MultiSPEreset_cnt[6] $ !Q1L921;
Q1_MultiSPEreset_cnt[6]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[6]_lut_out);
Q1_MultiSPEreset_cnt[6] = DFFE(Q1_MultiSPEreset_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L131 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6]~COUT
--operation mode is counter

Q1L131 = CARRY(Q1_MultiSPEreset_cnt[6] & !Q1L921);


--Q1_MultiSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7]
--operation mode is counter

Q1_MultiSPEreset_cnt[7]_lut_out = Q1_MultiSPEreset_cnt[7] $ Q1L131;
Q1_MultiSPEreset_cnt[7]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[7]_lut_out);
Q1_MultiSPEreset_cnt[7] = DFFE(Q1_MultiSPEreset_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L331 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7]~COUT
--operation mode is counter

Q1L331 = CARRY(!Q1L131 # !Q1_MultiSPEreset_cnt[7]);


--Q1_MultiSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8]
--operation mode is counter

Q1_MultiSPEreset_cnt[8]_lut_out = Q1_MultiSPEreset_cnt[8] $ !Q1L331;
Q1_MultiSPEreset_cnt[8]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[8]_lut_out);
Q1_MultiSPEreset_cnt[8] = DFFE(Q1_MultiSPEreset_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L531 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8]~COUT
--operation mode is counter

Q1L531 = CARRY(Q1_MultiSPEreset_cnt[8] & !Q1L331);


--Q1_MultiSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9]
--operation mode is counter

Q1_MultiSPEreset_cnt[9]_lut_out = Q1_MultiSPEreset_cnt[9] $ Q1L531;
Q1_MultiSPEreset_cnt[9]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[9]_lut_out);
Q1_MultiSPEreset_cnt[9] = DFFE(Q1_MultiSPEreset_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L731 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9]~COUT
--operation mode is counter

Q1L731 = CARRY(!Q1L531 # !Q1_MultiSPEreset_cnt[9]);


--Q1_MultiSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10]
--operation mode is counter

Q1_MultiSPEreset_cnt[10]_lut_out = Q1_MultiSPEreset_cnt[10] $ !Q1L731;
Q1_MultiSPEreset_cnt[10]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[10]_lut_out);
Q1_MultiSPEreset_cnt[10] = DFFE(Q1_MultiSPEreset_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );

--Q1L931 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10]~COUT
--operation mode is counter

Q1L931 = CARRY(Q1_MultiSPEreset_cnt[10] & !Q1L731);


--Q1_MultiSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[11]
--operation mode is normal

Q1_MultiSPEreset_cnt[11]_lut_out = Q1_MultiSPEreset_cnt[11] $ Q1L931;
Q1_MultiSPEreset_cnt[11]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[11]_lut_out);
Q1_MultiSPEreset_cnt[11] = DFFE(Q1_MultiSPEreset_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !V1L4Q, , );


--JB13_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB13_sload_path[15]_lut_out = JB13_sload_path[15] $ JB13L13;
JB13_sload_path[15]_reg_input = Y1_command_0_local[26] & JB13_sload_path[15]_lut_out;
JB13_sload_path[15] = DFFE(JB13_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );


--JB13_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB13_sload_path[14]_lut_out = JB13_sload_path[14] $ !JB13L92;
JB13_sload_path[14]_reg_input = Y1_command_0_local[26] & JB13_sload_path[14]_lut_out;
JB13_sload_path[14] = DFFE(JB13_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB13L13 = CARRY(JB13_sload_path[14] & !JB13L92);


--JB13_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB13_sload_path[13]_lut_out = JB13_sload_path[13] $ JB13L72;
JB13_sload_path[13]_reg_input = Y1_command_0_local[26] & JB13_sload_path[13]_lut_out;
JB13_sload_path[13] = DFFE(JB13_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB13L92 = CARRY(!JB13L72 # !JB13_sload_path[13]);


--JB13_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB13_sload_path[12]_lut_out = JB13_sload_path[12] $ !JB13L52;
JB13_sload_path[12]_reg_input = Y1_command_0_local[26] & JB13_sload_path[12]_lut_out;
JB13_sload_path[12] = DFFE(JB13_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB13L72 = CARRY(JB13_sload_path[12] & !JB13L52);


--JB13_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB13_sload_path[11]_lut_out = JB13_sload_path[11] $ JB13L32;
JB13_sload_path[11]_reg_input = Y1_command_0_local[26] & JB13_sload_path[11]_lut_out;
JB13_sload_path[11] = DFFE(JB13_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB13L52 = CARRY(!JB13L32 # !JB13_sload_path[11]);


--JB13_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB13_sload_path[10]_lut_out = JB13_sload_path[10] $ !JB13L12;
JB13_sload_path[10]_reg_input = Y1_command_0_local[26] & JB13_sload_path[10]_lut_out;
JB13_sload_path[10] = DFFE(JB13_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB13L32 = CARRY(JB13_sload_path[10] & !JB13L12);


--JB13_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB13_sload_path[9]_lut_out = JB13_sload_path[9] $ JB13L91;
JB13_sload_path[9]_reg_input = Y1_command_0_local[26] & JB13_sload_path[9]_lut_out;
JB13_sload_path[9] = DFFE(JB13_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB13L12 = CARRY(!JB13L91 # !JB13_sload_path[9]);


--JB13_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB13_sload_path[8]_lut_out = JB13_sload_path[8] $ !JB13L71;
JB13_sload_path[8]_reg_input = Y1_command_0_local[26] & JB13_sload_path[8]_lut_out;
JB13_sload_path[8] = DFFE(JB13_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB13L91 = CARRY(JB13_sload_path[8] & !JB13L71);


--JB13_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB13_sload_path[7]_lut_out = JB13_sload_path[7] $ JB13L51;
JB13_sload_path[7]_reg_input = Y1_command_0_local[26] & JB13_sload_path[7]_lut_out;
JB13_sload_path[7] = DFFE(JB13_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB13L71 = CARRY(!JB13L51 # !JB13_sload_path[7]);


--JB13_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB13_sload_path[6]_lut_out = JB13_sload_path[6] $ !JB13L31;
JB13_sload_path[6]_reg_input = Y1_command_0_local[26] & JB13_sload_path[6]_lut_out;
JB13_sload_path[6] = DFFE(JB13_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB13L51 = CARRY(JB13_sload_path[6] & !JB13L31);


--JB13_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB13_sload_path[5]_lut_out = JB13_sload_path[5] $ JB13L11;
JB13_sload_path[5]_reg_input = Y1_command_0_local[26] & JB13_sload_path[5]_lut_out;
JB13_sload_path[5] = DFFE(JB13_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB13L31 = CARRY(!JB13L11 # !JB13_sload_path[5]);


--JB13_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB13_sload_path[4]_lut_out = JB13_sload_path[4] $ !JB13L9;
JB13_sload_path[4]_reg_input = Y1_command_0_local[26] & JB13_sload_path[4]_lut_out;
JB13_sload_path[4] = DFFE(JB13_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB13L11 = CARRY(JB13_sload_path[4] & !JB13L9);


--JB13_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB13_sload_path[3]_lut_out = JB13_sload_path[3] $ JB13L7;
JB13_sload_path[3]_reg_input = Y1_command_0_local[26] & JB13_sload_path[3]_lut_out;
JB13_sload_path[3] = DFFE(JB13_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB13L9 = CARRY(!JB13L7 # !JB13_sload_path[3]);


--JB13_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB13_sload_path[2]_lut_out = JB13_sload_path[2] $ !JB13L5;
JB13_sload_path[2]_reg_input = Y1_command_0_local[26] & JB13_sload_path[2]_lut_out;
JB13_sload_path[2] = DFFE(JB13_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB13L7 = CARRY(JB13_sload_path[2] & !JB13L5);


--JB13_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB13_sload_path[1]_lut_out = JB13_sload_path[1] $ JB13L3;
JB13_sload_path[1]_reg_input = Y1_command_0_local[26] & JB13_sload_path[1]_lut_out;
JB13_sload_path[1] = DFFE(JB13_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB13L5 = CARRY(!JB13L3 # !JB13_sload_path[1]);


--JB13_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB13_sload_path[0]_lut_out = !JB13_sload_path[0];
JB13_sload_path[0]_reg_input = Y1_command_0_local[26] & JB13_sload_path[0]_lut_out;
JB13_sload_path[0] = DFFE(JB13_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB13L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB13L3 = CARRY(JB13_sload_path[0]);


--JB32_sload_path[15] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB32_sload_path[15]_lut_out = JB32_sload_path[15] $ JB32L13;
JB32_sload_path[15]_reg_input = Y1_command_2_local[24] & JB32_sload_path[15]_lut_out;
JB32_sload_path[15] = DFFE(JB32_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );


--JB32_sload_path[14] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB32_sload_path[14]_lut_out = JB32_sload_path[14] $ !JB32L92;
JB32_sload_path[14]_reg_input = Y1_command_2_local[24] & JB32_sload_path[14]_lut_out;
JB32_sload_path[14] = DFFE(JB32_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L13 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB32L13 = CARRY(JB32_sload_path[14] & !JB32L92);


--JB32_sload_path[13] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB32_sload_path[13]_lut_out = JB32_sload_path[13] $ JB32L72;
JB32_sload_path[13]_reg_input = Y1_command_2_local[24] & JB32_sload_path[13]_lut_out;
JB32_sload_path[13] = DFFE(JB32_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L92 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB32L92 = CARRY(!JB32L72 # !JB32_sload_path[13]);


--JB32_sload_path[12] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB32_sload_path[12]_lut_out = JB32_sload_path[12] $ !JB32L52;
JB32_sload_path[12]_reg_input = Y1_command_2_local[24] & JB32_sload_path[12]_lut_out;
JB32_sload_path[12] = DFFE(JB32_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L72 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB32L72 = CARRY(JB32_sload_path[12] & !JB32L52);


--JB32_sload_path[11] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB32_sload_path[11]_lut_out = JB32_sload_path[11] $ JB32L32;
JB32_sload_path[11]_reg_input = Y1_command_2_local[24] & JB32_sload_path[11]_lut_out;
JB32_sload_path[11] = DFFE(JB32_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L52 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB32L52 = CARRY(!JB32L32 # !JB32_sload_path[11]);


--JB32_sload_path[10] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB32_sload_path[10]_lut_out = JB32_sload_path[10] $ !JB32L12;
JB32_sload_path[10]_reg_input = Y1_command_2_local[24] & JB32_sload_path[10]_lut_out;
JB32_sload_path[10] = DFFE(JB32_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L32 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB32L32 = CARRY(JB32_sload_path[10] & !JB32L12);


--JB32_sload_path[9] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB32_sload_path[9]_lut_out = JB32_sload_path[9] $ JB32L91;
JB32_sload_path[9]_reg_input = Y1_command_2_local[24] & JB32_sload_path[9]_lut_out;
JB32_sload_path[9] = DFFE(JB32_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L12 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB32L12 = CARRY(!JB32L91 # !JB32_sload_path[9]);


--JB32_sload_path[8] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB32_sload_path[8]_lut_out = JB32_sload_path[8] $ !JB32L71;
JB32_sload_path[8]_reg_input = Y1_command_2_local[24] & JB32_sload_path[8]_lut_out;
JB32_sload_path[8] = DFFE(JB32_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L91 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB32L91 = CARRY(JB32_sload_path[8] & !JB32L71);


--JB32_sload_path[7] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB32_sload_path[7]_lut_out = JB32_sload_path[7] $ JB32L51;
JB32_sload_path[7]_reg_input = Y1_command_2_local[24] & JB32_sload_path[7]_lut_out;
JB32_sload_path[7] = DFFE(JB32_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L71 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB32L71 = CARRY(!JB32L51 # !JB32_sload_path[7]);


--JB32_sload_path[6] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB32_sload_path[6]_lut_out = JB32_sload_path[6] $ !JB32L31;
JB32_sload_path[6]_reg_input = Y1_command_2_local[24] & JB32_sload_path[6]_lut_out;
JB32_sload_path[6] = DFFE(JB32_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L51 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB32L51 = CARRY(JB32_sload_path[6] & !JB32L31);


--JB32_sload_path[5] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB32_sload_path[5]_lut_out = JB32_sload_path[5] $ JB32L11;
JB32_sload_path[5]_reg_input = Y1_command_2_local[24] & JB32_sload_path[5]_lut_out;
JB32_sload_path[5] = DFFE(JB32_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L31 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB32L31 = CARRY(!JB32L11 # !JB32_sload_path[5]);


--JB32_sload_path[4] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB32_sload_path[4]_lut_out = JB32_sload_path[4] $ !JB32L9;
JB32_sload_path[4]_reg_input = Y1_command_2_local[24] & JB32_sload_path[4]_lut_out;
JB32_sload_path[4] = DFFE(JB32_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L11 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB32L11 = CARRY(JB32_sload_path[4] & !JB32L9);


--JB32_sload_path[3] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB32_sload_path[3]_lut_out = JB32_sload_path[3] $ JB32L7;
JB32_sload_path[3]_reg_input = Y1_command_2_local[24] & JB32_sload_path[3]_lut_out;
JB32_sload_path[3] = DFFE(JB32_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L9 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB32L9 = CARRY(!JB32L7 # !JB32_sload_path[3]);


--JB32_sload_path[2] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB32_sload_path[2]_lut_out = JB32_sload_path[2] $ !JB32L5;
JB32_sload_path[2]_reg_input = Y1_command_2_local[24] & JB32_sload_path[2]_lut_out;
JB32_sload_path[2] = DFFE(JB32_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L7 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB32L7 = CARRY(JB32_sload_path[2] & !JB32L5);


--JB32_sload_path[1] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB32_sload_path[1]_lut_out = JB32_sload_path[1] $ JB32L3;
JB32_sload_path[1]_reg_input = Y1_command_2_local[24] & JB32_sload_path[1]_lut_out;
JB32_sload_path[1] = DFFE(JB32_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L5 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB32L5 = CARRY(!JB32L3 # !JB32_sload_path[1]);


--JB32_sload_path[0] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB32_sload_path[0]_lut_out = !JB32_sload_path[0];
JB32_sload_path[0]_reg_input = Y1_command_2_local[24] & JB32_sload_path[0]_lut_out;
JB32_sload_path[0] = DFFE(JB32_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !V1L4Q, , );

--JB32L3 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB32L3 = CARRY(JB32_sload_path[0]);


--JB92_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB92_sload_path[15]_lut_out = JB92_sload_path[15] $ (Q1_i19 & JB92L13);
JB92_sload_path[15]_reg_input = !Q1L86 & JB92_sload_path[15]_lut_out;
JB92_sload_path[15] = DFFE(JB92_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB92_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB92_sload_path[14]_lut_out = JB92_sload_path[14] $ (Q1_i19 & !JB92L92);
JB92_sload_path[14]_reg_input = !Q1L86 & JB92_sload_path[14]_lut_out;
JB92_sload_path[14] = DFFE(JB92_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB92L13 = CARRY(JB92_sload_path[14] & !JB92L92);


--JB92_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB92_sload_path[13]_lut_out = JB92_sload_path[13] $ (Q1_i19 & JB92L72);
JB92_sload_path[13]_reg_input = !Q1L86 & JB92_sload_path[13]_lut_out;
JB92_sload_path[13] = DFFE(JB92_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB92L92 = CARRY(!JB92L72 # !JB92_sload_path[13]);


--JB92_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB92_sload_path[12]_lut_out = JB92_sload_path[12] $ (Q1_i19 & !JB92L52);
JB92_sload_path[12]_reg_input = !Q1L86 & JB92_sload_path[12]_lut_out;
JB92_sload_path[12] = DFFE(JB92_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB92L72 = CARRY(JB92_sload_path[12] & !JB92L52);


--JB92_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB92_sload_path[11]_lut_out = JB92_sload_path[11] $ (Q1_i19 & JB92L32);
JB92_sload_path[11]_reg_input = !Q1L86 & JB92_sload_path[11]_lut_out;
JB92_sload_path[11] = DFFE(JB92_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB92L52 = CARRY(!JB92L32 # !JB92_sload_path[11]);


--JB92_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB92_sload_path[10]_lut_out = JB92_sload_path[10] $ (Q1_i19 & !JB92L12);
JB92_sload_path[10]_reg_input = !Q1L86 & JB92_sload_path[10]_lut_out;
JB92_sload_path[10] = DFFE(JB92_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB92L32 = CARRY(JB92_sload_path[10] & !JB92L12);


--JB92_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB92_sload_path[9]_lut_out = JB92_sload_path[9] $ (Q1_i19 & JB92L91);
JB92_sload_path[9]_reg_input = !Q1L86 & JB92_sload_path[9]_lut_out;
JB92_sload_path[9] = DFFE(JB92_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB92L12 = CARRY(!JB92L91 # !JB92_sload_path[9]);


--JB92_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB92_sload_path[8]_lut_out = JB92_sload_path[8] $ (Q1_i19 & !JB92L71);
JB92_sload_path[8]_reg_input = !Q1L86 & JB92_sload_path[8]_lut_out;
JB92_sload_path[8] = DFFE(JB92_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB92L91 = CARRY(JB92_sload_path[8] & !JB92L71);


--JB92_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB92_sload_path[7]_lut_out = JB92_sload_path[7] $ (Q1_i19 & JB92L51);
JB92_sload_path[7]_reg_input = !Q1L86 & JB92_sload_path[7]_lut_out;
JB92_sload_path[7] = DFFE(JB92_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB92L71 = CARRY(!JB92L51 # !JB92_sload_path[7]);


--JB92_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB92_sload_path[6]_lut_out = JB92_sload_path[6] $ (Q1_i19 & !JB92L31);
JB92_sload_path[6]_reg_input = !Q1L86 & JB92_sload_path[6]_lut_out;
JB92_sload_path[6] = DFFE(JB92_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB92L51 = CARRY(JB92_sload_path[6] & !JB92L31);


--JB92_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB92_sload_path[5]_lut_out = JB92_sload_path[5] $ (Q1_i19 & JB92L11);
JB92_sload_path[5]_reg_input = !Q1L86 & JB92_sload_path[5]_lut_out;
JB92_sload_path[5] = DFFE(JB92_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB92L31 = CARRY(!JB92L11 # !JB92_sload_path[5]);


--JB92_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB92_sload_path[4]_lut_out = JB92_sload_path[4] $ (Q1_i19 & !JB92L9);
JB92_sload_path[4]_reg_input = !Q1L86 & JB92_sload_path[4]_lut_out;
JB92_sload_path[4] = DFFE(JB92_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB92L11 = CARRY(JB92_sload_path[4] & !JB92L9);


--JB92_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB92_sload_path[3]_lut_out = JB92_sload_path[3] $ (Q1_i19 & JB92L7);
JB92_sload_path[3]_reg_input = !Q1L86 & JB92_sload_path[3]_lut_out;
JB92_sload_path[3] = DFFE(JB92_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB92L9 = CARRY(!JB92L7 # !JB92_sload_path[3]);


--JB92_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB92_sload_path[2]_lut_out = JB92_sload_path[2] $ (Q1_i19 & !JB92L5);
JB92_sload_path[2]_reg_input = !Q1L86 & JB92_sload_path[2]_lut_out;
JB92_sload_path[2] = DFFE(JB92_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB92L7 = CARRY(JB92_sload_path[2] & !JB92L5);


--JB92_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB92_sload_path[1]_lut_out = JB92_sload_path[1] $ (Q1_i19 & JB92L3);
JB92_sload_path[1]_reg_input = !Q1L86 & JB92_sload_path[1]_lut_out;
JB92_sload_path[1] = DFFE(JB92_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB92L5 = CARRY(!JB92L3 # !JB92_sload_path[1]);


--JB92_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB92_sload_path[0]_lut_out = Q1_i19 $ JB92_sload_path[0];
JB92_sload_path[0]_reg_input = !Q1L86 & JB92_sload_path[0]_lut_out;
JB92_sload_path[0] = DFFE(JB92_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB92L3 = CARRY(JB92_sload_path[0]);


--JB03_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB03_sload_path[15]_lut_out = JB03_sload_path[15] $ (Q1_i38 & JB03L13);
JB03_sload_path[15]_reg_input = !Q1L86 & JB03_sload_path[15]_lut_out;
JB03_sload_path[15] = DFFE(JB03_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB03_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB03_sload_path[14]_lut_out = JB03_sload_path[14] $ (Q1_i38 & !JB03L92);
JB03_sload_path[14]_reg_input = !Q1L86 & JB03_sload_path[14]_lut_out;
JB03_sload_path[14] = DFFE(JB03_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB03L13 = CARRY(JB03_sload_path[14] & !JB03L92);


--JB03_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB03_sload_path[13]_lut_out = JB03_sload_path[13] $ (Q1_i38 & JB03L72);
JB03_sload_path[13]_reg_input = !Q1L86 & JB03_sload_path[13]_lut_out;
JB03_sload_path[13] = DFFE(JB03_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB03L92 = CARRY(!JB03L72 # !JB03_sload_path[13]);


--JB03_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB03_sload_path[12]_lut_out = JB03_sload_path[12] $ (Q1_i38 & !JB03L52);
JB03_sload_path[12]_reg_input = !Q1L86 & JB03_sload_path[12]_lut_out;
JB03_sload_path[12] = DFFE(JB03_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB03L72 = CARRY(JB03_sload_path[12] & !JB03L52);


--JB03_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB03_sload_path[11]_lut_out = JB03_sload_path[11] $ (Q1_i38 & JB03L32);
JB03_sload_path[11]_reg_input = !Q1L86 & JB03_sload_path[11]_lut_out;
JB03_sload_path[11] = DFFE(JB03_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB03L52 = CARRY(!JB03L32 # !JB03_sload_path[11]);


--JB03_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB03_sload_path[10]_lut_out = JB03_sload_path[10] $ (Q1_i38 & !JB03L12);
JB03_sload_path[10]_reg_input = !Q1L86 & JB03_sload_path[10]_lut_out;
JB03_sload_path[10] = DFFE(JB03_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB03L32 = CARRY(JB03_sload_path[10] & !JB03L12);


--JB03_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB03_sload_path[9]_lut_out = JB03_sload_path[9] $ (Q1_i38 & JB03L91);
JB03_sload_path[9]_reg_input = !Q1L86 & JB03_sload_path[9]_lut_out;
JB03_sload_path[9] = DFFE(JB03_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB03L12 = CARRY(!JB03L91 # !JB03_sload_path[9]);


--JB03_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB03_sload_path[8]_lut_out = JB03_sload_path[8] $ (Q1_i38 & !JB03L71);
JB03_sload_path[8]_reg_input = !Q1L86 & JB03_sload_path[8]_lut_out;
JB03_sload_path[8] = DFFE(JB03_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB03L91 = CARRY(JB03_sload_path[8] & !JB03L71);


--JB03_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB03_sload_path[7]_lut_out = JB03_sload_path[7] $ (Q1_i38 & JB03L51);
JB03_sload_path[7]_reg_input = !Q1L86 & JB03_sload_path[7]_lut_out;
JB03_sload_path[7] = DFFE(JB03_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB03L71 = CARRY(!JB03L51 # !JB03_sload_path[7]);


--JB03_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB03_sload_path[6]_lut_out = JB03_sload_path[6] $ (Q1_i38 & !JB03L31);
JB03_sload_path[6]_reg_input = !Q1L86 & JB03_sload_path[6]_lut_out;
JB03_sload_path[6] = DFFE(JB03_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB03L51 = CARRY(JB03_sload_path[6] & !JB03L31);


--JB03_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB03_sload_path[5]_lut_out = JB03_sload_path[5] $ (Q1_i38 & JB03L11);
JB03_sload_path[5]_reg_input = !Q1L86 & JB03_sload_path[5]_lut_out;
JB03_sload_path[5] = DFFE(JB03_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB03L31 = CARRY(!JB03L11 # !JB03_sload_path[5]);


--JB03_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB03_sload_path[4]_lut_out = JB03_sload_path[4] $ (Q1_i38 & !JB03L9);
JB03_sload_path[4]_reg_input = !Q1L86 & JB03_sload_path[4]_lut_out;
JB03_sload_path[4] = DFFE(JB03_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB03L11 = CARRY(JB03_sload_path[4] & !JB03L9);


--JB03_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB03_sload_path[3]_lut_out = JB03_sload_path[3] $ (Q1_i38 & JB03L7);
JB03_sload_path[3]_reg_input = !Q1L86 & JB03_sload_path[3]_lut_out;
JB03_sload_path[3] = DFFE(JB03_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB03L9 = CARRY(!JB03L7 # !JB03_sload_path[3]);


--JB03_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB03_sload_path[2]_lut_out = JB03_sload_path[2] $ (Q1_i38 & !JB03L5);
JB03_sload_path[2]_reg_input = !Q1L86 & JB03_sload_path[2]_lut_out;
JB03_sload_path[2] = DFFE(JB03_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB03L7 = CARRY(JB03_sload_path[2] & !JB03L5);


--JB03_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB03_sload_path[1]_lut_out = JB03_sload_path[1] $ (Q1_i38 & JB03L3);
JB03_sload_path[1]_reg_input = !Q1L86 & JB03_sload_path[1]_lut_out;
JB03_sload_path[1] = DFFE(JB03_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB03L5 = CARRY(!JB03L3 # !JB03_sload_path[1]);


--JB03_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB03_sload_path[0]_lut_out = Q1_i38 $ JB03_sload_path[0];
JB03_sload_path[0]_reg_input = !Q1L86 & JB03_sload_path[0]_lut_out;
JB03_sload_path[0] = DFFE(JB03_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB03L3 = CARRY(JB03_sload_path[0]);


--JB72_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB72_sload_path[15]_lut_out = JB72_sload_path[15] $ (P1_i19 & JB72L13);
JB72_sload_path[15]_reg_input = !P1L76 & JB72_sload_path[15]_lut_out;
JB72_sload_path[15] = DFFE(JB72_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB72_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB72_sload_path[14]_lut_out = JB72_sload_path[14] $ (P1_i19 & !JB72L92);
JB72_sload_path[14]_reg_input = !P1L76 & JB72_sload_path[14]_lut_out;
JB72_sload_path[14] = DFFE(JB72_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB72L13 = CARRY(JB72_sload_path[14] & !JB72L92);


--JB72_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB72_sload_path[13]_lut_out = JB72_sload_path[13] $ (P1_i19 & JB72L72);
JB72_sload_path[13]_reg_input = !P1L76 & JB72_sload_path[13]_lut_out;
JB72_sload_path[13] = DFFE(JB72_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB72L92 = CARRY(!JB72L72 # !JB72_sload_path[13]);


--JB72_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB72_sload_path[12]_lut_out = JB72_sload_path[12] $ (P1_i19 & !JB72L52);
JB72_sload_path[12]_reg_input = !P1L76 & JB72_sload_path[12]_lut_out;
JB72_sload_path[12] = DFFE(JB72_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB72L72 = CARRY(JB72_sload_path[12] & !JB72L52);


--JB72_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB72_sload_path[11]_lut_out = JB72_sload_path[11] $ (P1_i19 & JB72L32);
JB72_sload_path[11]_reg_input = !P1L76 & JB72_sload_path[11]_lut_out;
JB72_sload_path[11] = DFFE(JB72_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB72L52 = CARRY(!JB72L32 # !JB72_sload_path[11]);


--JB72_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB72_sload_path[10]_lut_out = JB72_sload_path[10] $ (P1_i19 & !JB72L12);
JB72_sload_path[10]_reg_input = !P1L76 & JB72_sload_path[10]_lut_out;
JB72_sload_path[10] = DFFE(JB72_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB72L32 = CARRY(JB72_sload_path[10] & !JB72L12);


--JB72_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB72_sload_path[9]_lut_out = JB72_sload_path[9] $ (P1_i19 & JB72L91);
JB72_sload_path[9]_reg_input = !P1L76 & JB72_sload_path[9]_lut_out;
JB72_sload_path[9] = DFFE(JB72_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB72L12 = CARRY(!JB72L91 # !JB72_sload_path[9]);


--JB72_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB72_sload_path[8]_lut_out = JB72_sload_path[8] $ (P1_i19 & !JB72L71);
JB72_sload_path[8]_reg_input = !P1L76 & JB72_sload_path[8]_lut_out;
JB72_sload_path[8] = DFFE(JB72_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB72L91 = CARRY(JB72_sload_path[8] & !JB72L71);


--JB72_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB72_sload_path[7]_lut_out = JB72_sload_path[7] $ (P1_i19 & JB72L51);
JB72_sload_path[7]_reg_input = !P1L76 & JB72_sload_path[7]_lut_out;
JB72_sload_path[7] = DFFE(JB72_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB72L71 = CARRY(!JB72L51 # !JB72_sload_path[7]);


--JB72_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB72_sload_path[6]_lut_out = JB72_sload_path[6] $ (P1_i19 & !JB72L31);
JB72_sload_path[6]_reg_input = !P1L76 & JB72_sload_path[6]_lut_out;
JB72_sload_path[6] = DFFE(JB72_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB72L51 = CARRY(JB72_sload_path[6] & !JB72L31);


--JB72_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB72_sload_path[5]_lut_out = JB72_sload_path[5] $ (P1_i19 & JB72L11);
JB72_sload_path[5]_reg_input = !P1L76 & JB72_sload_path[5]_lut_out;
JB72_sload_path[5] = DFFE(JB72_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB72L31 = CARRY(!JB72L11 # !JB72_sload_path[5]);


--JB72_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB72_sload_path[4]_lut_out = JB72_sload_path[4] $ (P1_i19 & !JB72L9);
JB72_sload_path[4]_reg_input = !P1L76 & JB72_sload_path[4]_lut_out;
JB72_sload_path[4] = DFFE(JB72_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB72L11 = CARRY(JB72_sload_path[4] & !JB72L9);


--JB72_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB72_sload_path[3]_lut_out = JB72_sload_path[3] $ (P1_i19 & JB72L7);
JB72_sload_path[3]_reg_input = !P1L76 & JB72_sload_path[3]_lut_out;
JB72_sload_path[3] = DFFE(JB72_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB72L9 = CARRY(!JB72L7 # !JB72_sload_path[3]);


--JB72_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB72_sload_path[2]_lut_out = JB72_sload_path[2] $ (P1_i19 & !JB72L5);
JB72_sload_path[2]_reg_input = !P1L76 & JB72_sload_path[2]_lut_out;
JB72_sload_path[2] = DFFE(JB72_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB72L7 = CARRY(JB72_sload_path[2] & !JB72L5);


--JB72_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB72_sload_path[1]_lut_out = JB72_sload_path[1] $ (P1_i19 & JB72L3);
JB72_sload_path[1]_reg_input = !P1L76 & JB72_sload_path[1]_lut_out;
JB72_sload_path[1] = DFFE(JB72_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB72L5 = CARRY(!JB72L3 # !JB72_sload_path[1]);


--JB72_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB72_sload_path[0]_lut_out = P1_i19 $ JB72_sload_path[0];
JB72_sload_path[0]_reg_input = !P1L76 & JB72_sload_path[0]_lut_out;
JB72_sload_path[0] = DFFE(JB72_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB72L3 = CARRY(JB72_sload_path[0]);


--JB82_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB82_sload_path[15]_lut_out = JB82_sload_path[15] $ (P1_i38 & JB82L13);
JB82_sload_path[15]_reg_input = !P1L76 & JB82_sload_path[15]_lut_out;
JB82_sload_path[15] = DFFE(JB82_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB82_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

JB82_sload_path[14]_lut_out = JB82_sload_path[14] $ (P1_i38 & !JB82L92);
JB82_sload_path[14]_reg_input = !P1L76 & JB82_sload_path[14]_lut_out;
JB82_sload_path[14] = DFFE(JB82_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

JB82L13 = CARRY(JB82_sload_path[14] & !JB82L92);


--JB82_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

JB82_sload_path[13]_lut_out = JB82_sload_path[13] $ (P1_i38 & JB82L72);
JB82_sload_path[13]_reg_input = !P1L76 & JB82_sload_path[13]_lut_out;
JB82_sload_path[13] = DFFE(JB82_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

JB82L92 = CARRY(!JB82L72 # !JB82_sload_path[13]);


--JB82_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

JB82_sload_path[12]_lut_out = JB82_sload_path[12] $ (P1_i38 & !JB82L52);
JB82_sload_path[12]_reg_input = !P1L76 & JB82_sload_path[12]_lut_out;
JB82_sload_path[12] = DFFE(JB82_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

JB82L72 = CARRY(JB82_sload_path[12] & !JB82L52);


--JB82_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

JB82_sload_path[11]_lut_out = JB82_sload_path[11] $ (P1_i38 & JB82L32);
JB82_sload_path[11]_reg_input = !P1L76 & JB82_sload_path[11]_lut_out;
JB82_sload_path[11] = DFFE(JB82_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

JB82L52 = CARRY(!JB82L32 # !JB82_sload_path[11]);


--JB82_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

JB82_sload_path[10]_lut_out = JB82_sload_path[10] $ (P1_i38 & !JB82L12);
JB82_sload_path[10]_reg_input = !P1L76 & JB82_sload_path[10]_lut_out;
JB82_sload_path[10] = DFFE(JB82_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

JB82L32 = CARRY(JB82_sload_path[10] & !JB82L12);


--JB82_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

JB82_sload_path[9]_lut_out = JB82_sload_path[9] $ (P1_i38 & JB82L91);
JB82_sload_path[9]_reg_input = !P1L76 & JB82_sload_path[9]_lut_out;
JB82_sload_path[9] = DFFE(JB82_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

JB82L12 = CARRY(!JB82L91 # !JB82_sload_path[9]);


--JB82_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB82_sload_path[8]_lut_out = JB82_sload_path[8] $ (P1_i38 & !JB82L71);
JB82_sload_path[8]_reg_input = !P1L76 & JB82_sload_path[8]_lut_out;
JB82_sload_path[8] = DFFE(JB82_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB82L91 = CARRY(JB82_sload_path[8] & !JB82L71);


--JB82_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB82_sload_path[7]_lut_out = JB82_sload_path[7] $ (P1_i38 & JB82L51);
JB82_sload_path[7]_reg_input = !P1L76 & JB82_sload_path[7]_lut_out;
JB82_sload_path[7] = DFFE(JB82_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB82L71 = CARRY(!JB82L51 # !JB82_sload_path[7]);


--JB82_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB82_sload_path[6]_lut_out = JB82_sload_path[6] $ (P1_i38 & !JB82L31);
JB82_sload_path[6]_reg_input = !P1L76 & JB82_sload_path[6]_lut_out;
JB82_sload_path[6] = DFFE(JB82_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB82L51 = CARRY(JB82_sload_path[6] & !JB82L31);


--JB82_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB82_sload_path[5]_lut_out = JB82_sload_path[5] $ (P1_i38 & JB82L11);
JB82_sload_path[5]_reg_input = !P1L76 & JB82_sload_path[5]_lut_out;
JB82_sload_path[5] = DFFE(JB82_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB82L31 = CARRY(!JB82L11 # !JB82_sload_path[5]);


--JB82_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB82_sload_path[4]_lut_out = JB82_sload_path[4] $ (P1_i38 & !JB82L9);
JB82_sload_path[4]_reg_input = !P1L76 & JB82_sload_path[4]_lut_out;
JB82_sload_path[4] = DFFE(JB82_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB82L11 = CARRY(JB82_sload_path[4] & !JB82L9);


--JB82_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB82_sload_path[3]_lut_out = JB82_sload_path[3] $ (P1_i38 & JB82L7);
JB82_sload_path[3]_reg_input = !P1L76 & JB82_sload_path[3]_lut_out;
JB82_sload_path[3] = DFFE(JB82_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB82L9 = CARRY(!JB82L7 # !JB82_sload_path[3]);


--JB82_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB82_sload_path[2]_lut_out = JB82_sload_path[2] $ (P1_i38 & !JB82L5);
JB82_sload_path[2]_reg_input = !P1L76 & JB82_sload_path[2]_lut_out;
JB82_sload_path[2] = DFFE(JB82_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB82L7 = CARRY(JB82_sload_path[2] & !JB82L5);


--JB82_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB82_sload_path[1]_lut_out = JB82_sload_path[1] $ (P1_i38 & JB82L3);
JB82_sload_path[1]_reg_input = !P1L76 & JB82_sload_path[1]_lut_out;
JB82_sload_path[1] = DFFE(JB82_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB82L5 = CARRY(!JB82L3 # !JB82_sload_path[1]);


--JB82_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB82_sload_path[0]_lut_out = P1_i38 $ JB82_sload_path[0];
JB82_sload_path[0]_reg_input = !P1L76 & JB82_sload_path[0]_lut_out;
JB82_sload_path[0] = DFFE(JB82_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB82L3 = CARRY(JB82_sload_path[0]);


--JB62_sload_path[9] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

JB62_sload_path[9]_lut_out = JB62_sload_path[9] $ (N1L33 & JB62L91);
JB62_sload_path[9]_reg_input = !N1_i16 & JB62_sload_path[9]_lut_out;
JB62_sload_path[9] = DFFE(JB62_sload_path[9]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );


--JB62_sload_path[8] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

JB62_sload_path[8]_lut_out = JB62_sload_path[8] $ (N1L33 & !JB62L71);
JB62_sload_path[8]_reg_input = !N1_i16 & JB62_sload_path[8]_lut_out;
JB62_sload_path[8] = DFFE(JB62_sload_path[8]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L91 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

JB62L91 = CARRY(JB62_sload_path[8] & !JB62L71);


--JB62_sload_path[7] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

JB62_sload_path[7]_lut_out = JB62_sload_path[7] $ (N1L33 & JB62L51);
JB62_sload_path[7]_reg_input = !N1_i16 & JB62_sload_path[7]_lut_out;
JB62_sload_path[7] = DFFE(JB62_sload_path[7]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L71 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

JB62L71 = CARRY(!JB62L51 # !JB62_sload_path[7]);


--JB62_sload_path[6] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

JB62_sload_path[6]_lut_out = JB62_sload_path[6] $ (N1L33 & !JB62L31);
JB62_sload_path[6]_reg_input = !N1_i16 & JB62_sload_path[6]_lut_out;
JB62_sload_path[6] = DFFE(JB62_sload_path[6]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L51 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

JB62L51 = CARRY(JB62_sload_path[6] & !JB62L31);


--JB62_sload_path[5] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

JB62_sload_path[5]_lut_out = JB62_sload_path[5] $ (N1L33 & JB62L11);
JB62_sload_path[5]_reg_input = !N1_i16 & JB62_sload_path[5]_lut_out;
JB62_sload_path[5] = DFFE(JB62_sload_path[5]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L31 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

JB62L31 = CARRY(!JB62L11 # !JB62_sload_path[5]);


--JB62_sload_path[4] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

JB62_sload_path[4]_lut_out = JB62_sload_path[4] $ (N1L33 & !JB62L9);
JB62_sload_path[4]_reg_input = !N1_i16 & JB62_sload_path[4]_lut_out;
JB62_sload_path[4] = DFFE(JB62_sload_path[4]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L11 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

JB62L11 = CARRY(JB62_sload_path[4] & !JB62L9);


--JB62_sload_path[3] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

JB62_sload_path[3]_lut_out = JB62_sload_path[3] $ (N1L33 & JB62L7);
JB62_sload_path[3]_reg_input = !N1_i16 & JB62_sload_path[3]_lut_out;
JB62_sload_path[3] = DFFE(JB62_sload_path[3]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L9 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

JB62L9 = CARRY(!JB62L7 # !JB62_sload_path[3]);


--JB62_sload_path[2] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

JB62_sload_path[2]_lut_out = JB62_sload_path[2] $ (N1L33 & !JB62L5);
JB62_sload_path[2]_reg_input = !N1_i16 & JB62_sload_path[2]_lut_out;
JB62_sload_path[2] = DFFE(JB62_sload_path[2]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L7 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

JB62L7 = CARRY(JB62_sload_path[2] & !JB62L5);


--JB62_sload_path[1] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

JB62_sload_path[1]_lut_out = JB62_sload_path[1] $ (N1L33 & JB62L3);
JB62_sload_path[1]_reg_input = !N1_i16 & JB62_sload_path[1]_lut_out;
JB62_sload_path[1] = DFFE(JB62_sload_path[1]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L5 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

JB62L5 = CARRY(!JB62L3 # !JB62_sload_path[1]);


--JB62_sload_path[0] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB62_sload_path[0]_lut_out = N1L33 $ JB62_sload_path[0];
JB62_sload_path[0]_reg_input = !N1_i16 & JB62_sload_path[0]_lut_out;
JB62_sload_path[0] = DFFE(JB62_sload_path[0]_reg_input, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB62L3 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB62L3 = CARRY(JB62_sload_path[0]);


--JB52_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

JB52_sload_path[15]_lut_out = JB52_sload_path[15] $ JB52L13;
JB52_sload_path[15] = DFFE(JB52_sload_path[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);


--JB52_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

JB52_sload_path[14]_lut_out = JB52_sload_path[14] $ !JB52L92;
JB52_sload_path[14] = DFFE(JB52_sload_path[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

JB52L13 = CARRY(JB52_sload_path[14] & !JB52L92);


--JB52_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

JB52_sload_path[13]_lut_out = JB52_sload_path[13] $ JB52L72;
JB52_sload_path[13] = DFFE(JB52_sload_path[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

JB52L92 = CARRY(!JB52L72 # !JB52_sload_path[13]);


--JB52_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

JB52_sload_path[12]_lut_out = JB52_sload_path[12] $ !JB52L52;
JB52_sload_path[12] = DFFE(JB52_sload_path[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

JB52L72 = CARRY(JB52_sload_path[12] & !JB52L52);


--JB52_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

JB52_sload_path[11]_lut_out = JB52_sload_path[11] $ JB52L32;
JB52_sload_path[11] = DFFE(JB52_sload_path[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

JB52L52 = CARRY(!JB52L32 # !JB52_sload_path[11]);


--JB52_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

JB52_sload_path[10]_lut_out = JB52_sload_path[10] $ !JB52L12;
JB52_sload_path[10] = DFFE(JB52_sload_path[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

JB52L32 = CARRY(JB52_sload_path[10] & !JB52L12);


--JB52_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

JB52_sload_path[9]_lut_out = JB52_sload_path[9] $ JB52L91;
JB52_sload_path[9] = DFFE(JB52_sload_path[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

JB52L12 = CARRY(!JB52L91 # !JB52_sload_path[9]);


--JB52_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

JB52_sload_path[8]_lut_out = JB52_sload_path[8] $ !JB52L71;
JB52_sload_path[8] = DFFE(JB52_sload_path[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

JB52L91 = CARRY(JB52_sload_path[8] & !JB52L71);


--JB52_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

JB52_sload_path[7]_lut_out = JB52_sload_path[7] $ JB52L51;
JB52_sload_path[7] = DFFE(JB52_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

JB52L71 = CARRY(!JB52L51 # !JB52_sload_path[7]);


--JB52_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

JB52_sload_path[6]_lut_out = JB52_sload_path[6] $ !JB52L31;
JB52_sload_path[6] = DFFE(JB52_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

JB52L51 = CARRY(JB52_sload_path[6] & !JB52L31);


--JB52_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

JB52_sload_path[5]_lut_out = JB52_sload_path[5] $ JB52L11;
JB52_sload_path[5] = DFFE(JB52_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

JB52L31 = CARRY(!JB52L11 # !JB52_sload_path[5]);


--JB52_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

JB52_sload_path[4]_lut_out = JB52_sload_path[4] $ !JB52L9;
JB52_sload_path[4] = DFFE(JB52_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB52L11 = CARRY(JB52_sload_path[4] & !JB52L9);


--JB52_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB52_sload_path[3]_lut_out = JB52_sload_path[3] $ JB52L7;
JB52_sload_path[3] = DFFE(JB52_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB52L9 = CARRY(!JB52L7 # !JB52_sload_path[3]);


--JB52_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB52_sload_path[2]_lut_out = JB52_sload_path[2] $ !JB52L5;
JB52_sload_path[2] = DFFE(JB52_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB52L7 = CARRY(JB52_sload_path[2] & !JB52L5);


--JB52_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB52_sload_path[1]_lut_out = JB52_sload_path[1] $ JB52L3;
JB52_sload_path[1] = DFFE(JB52_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB52L5 = CARRY(!JB52L3 # !JB52_sload_path[1]);


--JB52_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB52_sload_path[0]_lut_out = !JB52_sload_path[0];
JB52_sload_path[0] = DFFE(JB52_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[24]);

--JB52L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB52L3 = CARRY(JB52_sload_path[0]);


--JB23_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

JB23_sload_path[47]_lut_out = JB23_sload_path[47] $ JB23L59;
JB23_sload_path[47] = DFFE(JB23_sload_path[47]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--JB23_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

JB23_sload_path[46]_lut_out = JB23_sload_path[46] $ !JB23L39;
JB23_sload_path[46] = DFFE(JB23_sload_path[46]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

JB23L59 = CARRY(JB23_sload_path[46] & !JB23L39);


--JB23_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

JB23_sload_path[45]_lut_out = JB23_sload_path[45] $ JB23L19;
JB23_sload_path[45] = DFFE(JB23_sload_path[45]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

JB23L39 = CARRY(!JB23L19 # !JB23_sload_path[45]);


--JB23_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

JB23_sload_path[44]_lut_out = JB23_sload_path[44] $ !JB23L98;
JB23_sload_path[44] = DFFE(JB23_sload_path[44]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

JB23L19 = CARRY(JB23_sload_path[44] & !JB23L98);


--JB23_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

JB23_sload_path[43]_lut_out = JB23_sload_path[43] $ JB23L78;
JB23_sload_path[43] = DFFE(JB23_sload_path[43]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

JB23L98 = CARRY(!JB23L78 # !JB23_sload_path[43]);


--JB23_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

JB23_sload_path[42]_lut_out = JB23_sload_path[42] $ !JB23L58;
JB23_sload_path[42] = DFFE(JB23_sload_path[42]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

JB23L78 = CARRY(JB23_sload_path[42] & !JB23L58);


--JB23_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

JB23_sload_path[41]_lut_out = JB23_sload_path[41] $ JB23L38;
JB23_sload_path[41] = DFFE(JB23_sload_path[41]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

JB23L58 = CARRY(!JB23L38 # !JB23_sload_path[41]);


--JB23_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

JB23_sload_path[40]_lut_out = JB23_sload_path[40] $ !JB23L18;
JB23_sload_path[40] = DFFE(JB23_sload_path[40]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

JB23L38 = CARRY(JB23_sload_path[40] & !JB23L18);


--JB23_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

JB23_sload_path[39]_lut_out = JB23_sload_path[39] $ JB23L97;
JB23_sload_path[39] = DFFE(JB23_sload_path[39]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

JB23L18 = CARRY(!JB23L97 # !JB23_sload_path[39]);


--JB23_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

JB23_sload_path[38]_lut_out = JB23_sload_path[38] $ !JB23L77;
JB23_sload_path[38] = DFFE(JB23_sload_path[38]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

JB23L97 = CARRY(JB23_sload_path[38] & !JB23L77);


--JB23_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

JB23_sload_path[37]_lut_out = JB23_sload_path[37] $ JB23L57;
JB23_sload_path[37] = DFFE(JB23_sload_path[37]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

JB23L77 = CARRY(!JB23L57 # !JB23_sload_path[37]);


--JB23_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

JB23_sload_path[36]_lut_out = JB23_sload_path[36] $ !JB23L37;
JB23_sload_path[36] = DFFE(JB23_sload_path[36]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

JB23L57 = CARRY(JB23_sload_path[36] & !JB23L37);


--JB23_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

JB23_sload_path[35]_lut_out = JB23_sload_path[35] $ JB23L17;
JB23_sload_path[35] = DFFE(JB23_sload_path[35]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

JB23L37 = CARRY(!JB23L17 # !JB23_sload_path[35]);


--JB23_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

JB23_sload_path[34]_lut_out = JB23_sload_path[34] $ !JB23L96;
JB23_sload_path[34] = DFFE(JB23_sload_path[34]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

JB23L17 = CARRY(JB23_sload_path[34] & !JB23L96);


--JB23_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

JB23_sload_path[33]_lut_out = JB23_sload_path[33] $ JB23L76;
JB23_sload_path[33] = DFFE(JB23_sload_path[33]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

JB23L96 = CARRY(!JB23L76 # !JB23_sload_path[33]);


--JB23_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

JB23_sload_path[32]_lut_out = JB23_sload_path[32] $ !JB23L56;
JB23_sload_path[32] = DFFE(JB23_sload_path[32]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

JB23L76 = CARRY(JB23_sload_path[32] & !JB23L56);


--JB23_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

JB23_sload_path[31]_lut_out = JB23_sload_path[31] $ JB23L36;
JB23_sload_path[31] = DFFE(JB23_sload_path[31]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

JB23L56 = CARRY(!JB23L36 # !JB23_sload_path[31]);


--JB23_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

JB23_sload_path[30]_lut_out = JB23_sload_path[30] $ !JB23L16;
JB23_sload_path[30] = DFFE(JB23_sload_path[30]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

JB23L36 = CARRY(JB23_sload_path[30] & !JB23L16);


--JB23_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

JB23_sload_path[29]_lut_out = JB23_sload_path[29] $ JB23L95;
JB23_sload_path[29] = DFFE(JB23_sload_path[29]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

JB23L16 = CARRY(!JB23L95 # !JB23_sload_path[29]);


--JB23_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

JB23_sload_path[28]_lut_out = JB23_sload_path[28] $ !JB23L75;
JB23_sload_path[28] = DFFE(JB23_sload_path[28]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

JB23L95 = CARRY(JB23_sload_path[28] & !JB23L75);


--JB23_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

JB23_sload_path[27]_lut_out = JB23_sload_path[27] $ JB23L55;
JB23_sload_path[27] = DFFE(JB23_sload_path[27]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

JB23L75 = CARRY(!JB23L55 # !JB23_sload_path[27]);


--JB23_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

JB23_sload_path[26]_lut_out = JB23_sload_path[26] $ !JB23L35;
JB23_sload_path[26] = DFFE(JB23_sload_path[26]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

JB23L55 = CARRY(JB23_sload_path[26] & !JB23L35);


--JB23_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

JB23_sload_path[25]_lut_out = JB23_sload_path[25] $ JB23L15;
JB23_sload_path[25] = DFFE(JB23_sload_path[25]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

JB23L35 = CARRY(!JB23L15 # !JB23_sload_path[25]);


--JB23_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

JB23_sload_path[24]_lut_out = JB23_sload_path[24] $ !JB23L94;
JB23_sload_path[24] = DFFE(JB23_sload_path[24]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

JB23L15 = CARRY(JB23_sload_path[24] & !JB23L94);


--JB23_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

JB23_sload_path[23]_lut_out = JB23_sload_path[23] $ JB23L74;
JB23_sload_path[23] = DFFE(JB23_sload_path[23]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

JB23L94 = CARRY(!JB23L74 # !JB23_sload_path[23]);


--JB23_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

JB23_sload_path[22]_lut_out = JB23_sload_path[22] $ !JB23L54;
JB23_sload_path[22] = DFFE(JB23_sload_path[22]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

JB23L74 = CARRY(JB23_sload_path[22] & !JB23L54);


--JB23_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

JB23_sload_path[21]_lut_out = JB23_sload_path[21] $ JB23L34;
JB23_sload_path[21] = DFFE(JB23_sload_path[21]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

JB23L54 = CARRY(!JB23L34 # !JB23_sload_path[21]);


--JB23_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

JB23_sload_path[20]_lut_out = JB23_sload_path[20] $ !JB23L14;
JB23_sload_path[20] = DFFE(JB23_sload_path[20]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

JB23L34 = CARRY(JB23_sload_path[20] & !JB23L14);


--JB23_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

JB23_sload_path[19]_lut_out = JB23_sload_path[19] $ JB23L93;
JB23_sload_path[19] = DFFE(JB23_sload_path[19]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

JB23L14 = CARRY(!JB23L93 # !JB23_sload_path[19]);


--JB23_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

JB23_sload_path[18]_lut_out = JB23_sload_path[18] $ !JB23L73;
JB23_sload_path[18] = DFFE(JB23_sload_path[18]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

JB23L93 = CARRY(JB23_sload_path[18] & !JB23L73);


--JB23_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

JB23_sload_path[17]_lut_out = JB23_sload_path[17] $ JB23L53;
JB23_sload_path[17] = DFFE(JB23_sload_path[17]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

JB23L73 = CARRY(!JB23L53 # !JB23_sload_path[17]);


--JB23_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

JB23_sload_path[16]_lut_out = JB23_sload_path[16] $ !JB23L33;
JB23_sload_path[16] = DFFE(JB23_sload_path[16]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

JB23L53 = CARRY(JB23_sload_path[16] & !JB23L33);


--JB23_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

JB23_sload_path[15]_lut_out = JB23_sload_path[15] $ JB23L13;
JB23_sload_path[15] = DFFE(JB23_sload_path[15]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

JB23L33 = CARRY(!JB23L13 # !JB23_sload_path[15]);


--JB23_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

JB23_sload_path[14]_lut_out = JB23_sload_path[14] $ !JB23L92;
JB23_sload_path[14] = DFFE(JB23_sload_path[14]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

JB23L13 = CARRY(JB23_sload_path[14] & !JB23L92);


--JB23_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

JB23_sload_path[13]_lut_out = JB23_sload_path[13] $ JB23L72;
JB23_sload_path[13] = DFFE(JB23_sload_path[13]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

JB23L92 = CARRY(!JB23L72 # !JB23_sload_path[13]);


--JB23_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

JB23_sload_path[12]_lut_out = JB23_sload_path[12] $ !JB23L52;
JB23_sload_path[12] = DFFE(JB23_sload_path[12]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

JB23L72 = CARRY(JB23_sload_path[12] & !JB23L52);


--JB23_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

JB23_sload_path[11]_lut_out = JB23_sload_path[11] $ JB23L32;
JB23_sload_path[11] = DFFE(JB23_sload_path[11]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

JB23L52 = CARRY(!JB23L32 # !JB23_sload_path[11]);


--JB23_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

JB23_sload_path[10]_lut_out = JB23_sload_path[10] $ !JB23L12;
JB23_sload_path[10] = DFFE(JB23_sload_path[10]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

JB23L32 = CARRY(JB23_sload_path[10] & !JB23L12);


--JB23_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

JB23_sload_path[9]_lut_out = JB23_sload_path[9] $ JB23L91;
JB23_sload_path[9] = DFFE(JB23_sload_path[9]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

JB23L12 = CARRY(!JB23L91 # !JB23_sload_path[9]);


--JB23_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

JB23_sload_path[8]_lut_out = JB23_sload_path[8] $ !JB23L71;
JB23_sload_path[8] = DFFE(JB23_sload_path[8]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

JB23L91 = CARRY(JB23_sload_path[8] & !JB23L71);


--JB23_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

JB23_sload_path[7]_lut_out = JB23_sload_path[7] $ JB23L51;
JB23_sload_path[7] = DFFE(JB23_sload_path[7]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

JB23L71 = CARRY(!JB23L51 # !JB23_sload_path[7]);


--JB23_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

JB23_sload_path[6]_lut_out = JB23_sload_path[6] $ !JB23L31;
JB23_sload_path[6] = DFFE(JB23_sload_path[6]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

JB23L51 = CARRY(JB23_sload_path[6] & !JB23L31);


--JB23_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

JB23_sload_path[5]_lut_out = JB23_sload_path[5] $ JB23L11;
JB23_sload_path[5] = DFFE(JB23_sload_path[5]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

JB23L31 = CARRY(!JB23L11 # !JB23_sload_path[5]);


--JB23_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

JB23_sload_path[4]_lut_out = JB23_sload_path[4] $ !JB23L9;
JB23_sload_path[4] = DFFE(JB23_sload_path[4]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

JB23L11 = CARRY(JB23_sload_path[4] & !JB23L9);


--JB23_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

JB23_sload_path[3]_lut_out = JB23_sload_path[3] $ JB23L7;
JB23_sload_path[3] = DFFE(JB23_sload_path[3]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

JB23L9 = CARRY(!JB23L7 # !JB23_sload_path[3]);


--JB23_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

JB23_sload_path[2]_lut_out = JB23_sload_path[2] $ !JB23L5;
JB23_sload_path[2] = DFFE(JB23_sload_path[2]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

JB23L7 = CARRY(JB23_sload_path[2] & !JB23L5);


--JB23_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

JB23_sload_path[1]_lut_out = JB23_sload_path[1] $ JB23L3;
JB23_sload_path[1] = DFFE(JB23_sload_path[1]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

JB23L5 = CARRY(!JB23L3 # !JB23_sload_path[1]);


--JB23_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB23_sload_path[0]_lut_out = !JB23_sload_path[0];
JB23_sload_path[0] = DFFE(JB23_sload_path[0]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );

--JB23L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

JB23L3 = CARRY(JB23_sload_path[0]);


--JB1_sload_path[0] is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

JB1_sload_path[0]_lut_out = !JB1_sload_path[0];
JB1_sload_path[0] = DFFE(JB1_sload_path[0]_lut_out, GLOBAL(LE2_outclock1), , , );

--JB1L4 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

JB1L4 = CARRY(JB1_sload_path[0]);


--PC6L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

PC6L61 = JB02_pre_out[13] # JB02_pre_out[12] # !PC6_or_node[0][5];

--PC6_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

PC6_or_node[0][6] = CARRY(JB02_pre_out[13] # JB02_pre_out[12] # !PC6_or_node[0][5]);


--PC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

PC1L61 = JB7_pre_out[13] # JB7_pre_out[12] # !PC1_or_node[0][5];

--PC1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

PC1_or_node[0][6] = CARRY(JB7_pre_out[13] # JB7_pre_out[12] # !PC1_or_node[0][5]);


--NC01L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400
--operation mode is arithmetic

NC01L12 = CC1_inst10[8] & (!NC01_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !NC01_lcarry[7];

--NC01_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

NC01_lcarry[8] = CARRY(CC1_inst10[8] & (!NC01_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !NC01_lcarry[7]);


--PC6L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

PC6L41 = JB02_pre_out[11] # JB02_pre_out[10] # PC6_or_node[0][4];

--PC6_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

PC6_or_node[0][5] = CARRY(!JB02_pre_out[11] & !JB02_pre_out[10] & !PC6_or_node[0][4]);


--SC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138
--operation mode is arithmetic

SC1L51 = JB7_pre_out[13] & JB7_pre_out[12] & !SC1_and_node[0][5];

--SC1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]
--operation mode is arithmetic

SC1_and_node[0][6] = CARRY(JB7_pre_out[13] & JB7_pre_out[12] & !SC1_and_node[0][5]);


--PC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

PC1L41 = JB7_pre_out[11] # JB7_pre_out[10] # PC1_or_node[0][4];

--PC1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

PC1_or_node[0][5] = CARRY(!JB7_pre_out[11] & !JB7_pre_out[10] & !PC1_or_node[0][4]);


--NC01L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401
--operation mode is arithmetic

NC01L91 = CC1_inst10[7] & (NC01_lcarry[6] # !COM_AD_D[7]) # !CC1_inst10[7] & !COM_AD_D[7] & NC01_lcarry[6];

--NC01_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

NC01_lcarry[7] = CARRY(CC1_inst10[7] & COM_AD_D[7] & !NC01_lcarry[6] # !CC1_inst10[7] & (COM_AD_D[7] # !NC01_lcarry[6]));


--PC6L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

PC6L21 = JB02_pre_out[9] # JB02_pre_out[8] # !PC6_or_node[0][3];

--PC6_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

PC6_or_node[0][4] = CARRY(JB02_pre_out[9] # JB02_pre_out[8] # !PC6_or_node[0][3]);


--SC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139
--operation mode is arithmetic

SC1L31 = JB7_pre_out[11] & JB7_pre_out[10] & SC1_and_node[0][4];

--SC1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]
--operation mode is arithmetic

SC1_and_node[0][5] = CARRY(!SC1_and_node[0][4] # !JB7_pre_out[10] # !JB7_pre_out[11]);


--PC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

PC1L21 = JB7_pre_out[9] # JB7_pre_out[8] # !PC1_or_node[0][3];

--PC1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

PC1_or_node[0][4] = CARRY(JB7_pre_out[9] # JB7_pre_out[8] # !PC1_or_node[0][3]);


--NC01L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402
--operation mode is arithmetic

NC01L71 = CC1_inst10[6] & (!NC01_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !NC01_lcarry[5];

--NC01_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

NC01_lcarry[6] = CARRY(CC1_inst10[6] & (!NC01_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !NC01_lcarry[5]);


--PC6L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

PC6L01 = JB02_pre_out[7] # JB02_pre_out[6] # PC6_or_node[0][2];

--PC6_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC6_or_node[0][3] = CARRY(!JB02_pre_out[7] & !JB02_pre_out[6] & !PC6_or_node[0][2]);


--SC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140
--operation mode is arithmetic

SC1L11 = JB7_pre_out[9] & JB7_pre_out[8] & !SC1_and_node[0][3];

--SC1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]
--operation mode is arithmetic

SC1_and_node[0][4] = CARRY(JB7_pre_out[9] & JB7_pre_out[8] & !SC1_and_node[0][3]);


--PC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

PC1L01 = JB7_pre_out[7] # JB7_pre_out[6] # PC1_or_node[0][2];

--PC1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC1_or_node[0][3] = CARRY(!JB7_pre_out[7] & !JB7_pre_out[6] & !PC1_or_node[0][2]);


--NC01L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403
--operation mode is arithmetic

NC01L51 = CC1_inst10[5] & (NC01_lcarry[4] # !COM_AD_D[5]) # !CC1_inst10[5] & !COM_AD_D[5] & NC01_lcarry[4];

--NC01_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

NC01_lcarry[5] = CARRY(CC1_inst10[5] & COM_AD_D[5] & !NC01_lcarry[4] # !CC1_inst10[5] & (COM_AD_D[5] # !NC01_lcarry[4]));


--PC6L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

PC6L8 = JB02_pre_out[5] # JB02_pre_out[4] # !PC6_or_node[0][1];

--PC6_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC6_or_node[0][2] = CARRY(JB02_pre_out[5] # JB02_pre_out[4] # !PC6_or_node[0][1]);


--SC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141
--operation mode is arithmetic

SC1L9 = JB7_pre_out[7] & JB7_pre_out[6] & SC1_and_node[0][2];

--SC1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]
--operation mode is arithmetic

SC1_and_node[0][3] = CARRY(!SC1_and_node[0][2] # !JB7_pre_out[6] # !JB7_pre_out[7]);


--PC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

PC1L8 = JB7_pre_out[5] # JB7_pre_out[4] # !PC1_or_node[0][1];

--PC1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC1_or_node[0][2] = CARRY(JB7_pre_out[5] # JB7_pre_out[4] # !PC1_or_node[0][1]);


--NC01L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404
--operation mode is arithmetic

NC01L31 = CC1_inst10[4] & (!NC01_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !NC01_lcarry[3];

--NC01_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

NC01_lcarry[4] = CARRY(CC1_inst10[4] & (!NC01_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !NC01_lcarry[3]);


--PC6L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

PC6L6 = JB02_pre_out[3] # JB02_pre_out[2] # PC6_or_node[0][0];

--PC6_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC6_or_node[0][1] = CARRY(!JB02_pre_out[3] & !JB02_pre_out[2] & !PC6_or_node[0][0]);


--SC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142
--operation mode is arithmetic

SC1L7 = JB7_pre_out[5] & JB7_pre_out[4] & !SC1_and_node[0][1];

--SC1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]
--operation mode is arithmetic

SC1_and_node[0][2] = CARRY(JB7_pre_out[5] & JB7_pre_out[4] & !SC1_and_node[0][1]);


--PC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

PC1L6 = JB7_pre_out[3] # JB7_pre_out[2] # PC1_or_node[0][0];

--PC1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC1_or_node[0][1] = CARRY(!JB7_pre_out[3] & !JB7_pre_out[2] & !PC1_or_node[0][0]);


--NC01L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405
--operation mode is arithmetic

NC01L11 = CC1_inst10[3] & (NC01_lcarry[2] # !COM_AD_D[3]) # !CC1_inst10[3] & !COM_AD_D[3] & NC01_lcarry[2];

--NC01_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

NC01_lcarry[3] = CARRY(CC1_inst10[3] & COM_AD_D[3] & !NC01_lcarry[2] # !CC1_inst10[3] & (COM_AD_D[3] # !NC01_lcarry[2]));


--PC6L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

PC6L4 = JB02_pre_out[1] # JB02_sload_path[0];

--PC6_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC6_or_node[0][0] = CARRY(JB02_pre_out[1] # JB02_sload_path[0]);


--SC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143
--operation mode is arithmetic

SC1L5 = JB7_pre_out[3] & JB7_pre_out[2] & SC1_and_node[0][0];

--SC1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]
--operation mode is arithmetic

SC1_and_node[0][1] = CARRY(!SC1_and_node[0][0] # !JB7_pre_out[2] # !JB7_pre_out[3]);


--PC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

PC1L4 = JB7_pre_out[1] # JB7_sload_path[0];

--PC1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC1_or_node[0][0] = CARRY(JB7_pre_out[1] # JB7_sload_path[0]);


--NC01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406
--operation mode is arithmetic

NC01L9 = CC1_inst10[2] & (!NC01_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !NC01_lcarry[1];

--NC01_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

NC01_lcarry[2] = CARRY(CC1_inst10[2] & (!NC01_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !NC01_lcarry[1]);


--SC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144
--operation mode is arithmetic

SC1L3 = JB7_pre_out[1] & JB7_sload_path[0];

--SC1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]
--operation mode is arithmetic

SC1_and_node[0][0] = CARRY(JB7_pre_out[1] & JB7_sload_path[0]);


--NC01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407
--operation mode is arithmetic

NC01L7 = CC1_inst10[1] & (NC01_lcarry[0] # !COM_AD_D[1]) # !CC1_inst10[1] & !COM_AD_D[1] & NC01_lcarry[0];

--NC01_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

NC01_lcarry[1] = CARRY(CC1_inst10[1] & COM_AD_D[1] & !NC01_lcarry[0] # !CC1_inst10[1] & (COM_AD_D[1] # !NC01_lcarry[0]));


--NC01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408
--operation mode is arithmetic

NC01L5 = CC1_inst10[0] & !COM_AD_D[0];

--NC01_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

NC01_lcarry[0] = CARRY(CC1_inst10[0] & !COM_AD_D[0]);


--PC5L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

PC5L01 = FD33L3 # FD33L4 # PC5_or_node[0][2];

--PC5_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC5_or_node[0][3] = CARRY(!FD33L3 & !FD33L4 & !PC5_or_node[0][2]);


--PC4L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

PC4L01 = FD42L3 # FD42L4 # PC4_or_node[0][2];

--PC4_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC4_or_node[0][3] = CARRY(!FD42L3 & !FD42L4 & !PC4_or_node[0][2]);


--PC3L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

PC3L01 = FD51L3 # FD51L4 # PC3_or_node[0][2];

--PC3_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC3_or_node[0][3] = CARRY(!FD51L3 & !FD51L4 & !PC3_or_node[0][2]);


--PC2L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

PC2L01 = FD6L3 # FD6L4 # PC2_or_node[0][2];

--PC2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

PC2_or_node[0][3] = CARRY(!FD6L3 & !FD6L4 & !PC2_or_node[0][2]);


--PC5L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

PC5L8 = FD33L1 # FD03_sout_node[4] # !PC5_or_node[0][1];

--PC5_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC5_or_node[0][2] = CARRY(FD33L1 # FD03_sout_node[4] # !PC5_or_node[0][1]);


--PC4L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

PC4L8 = FD42L1 # FD12_sout_node[4] # !PC4_or_node[0][1];

--PC4_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC4_or_node[0][2] = CARRY(FD42L1 # FD12_sout_node[4] # !PC4_or_node[0][1]);


--PC3L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

PC3L8 = FD51L1 # FD21_sout_node[4] # !PC3_or_node[0][1];

--PC3_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC3_or_node[0][2] = CARRY(FD51L1 # FD21_sout_node[4] # !PC3_or_node[0][1]);


--PC2L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

PC2L8 = FD6L1 # FD3_sout_node[4] # !PC2_or_node[0][1];

--PC2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

PC2_or_node[0][2] = CARRY(FD6L1 # FD3_sout_node[4] # !PC2_or_node[0][1]);


--PC5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

PC5L6 = FD03_sout_node[3] # FD03_sout_node[2] # PC5_or_node[0][0];

--PC5_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC5_or_node[0][1] = CARRY(!FD03_sout_node[3] & !FD03_sout_node[2] & !PC5_or_node[0][0]);


--PC4L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

PC4L6 = FD12_sout_node[3] # FD12_sout_node[2] # PC4_or_node[0][0];

--PC4_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC4_or_node[0][1] = CARRY(!FD12_sout_node[3] & !FD12_sout_node[2] & !PC4_or_node[0][0]);


--PC3L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

PC3L6 = FD21_sout_node[3] # FD21_sout_node[2] # PC3_or_node[0][0];

--PC3_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC3_or_node[0][1] = CARRY(!FD21_sout_node[3] & !FD21_sout_node[2] & !PC3_or_node[0][0]);


--PC2L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

PC2L6 = FD3_sout_node[3] # FD3_sout_node[2] # PC2_or_node[0][0];

--PC2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

PC2_or_node[0][1] = CARRY(!FD3_sout_node[3] & !FD3_sout_node[2] & !PC2_or_node[0][0]);


--PC5L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

PC5L4 = FD03_sout_node[1] # FD03_sout_node[0];

--PC5_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC5_or_node[0][0] = CARRY(FD03_sout_node[1] # FD03_sout_node[0]);


--PC4L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

PC4L4 = FD12_sout_node[1] # FD12_sout_node[0];

--PC4_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC4_or_node[0][0] = CARRY(FD12_sout_node[1] # FD12_sout_node[0]);


--PC3L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

PC3L4 = FD21_sout_node[1] # FD21_sout_node[0];

--PC3_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC3_or_node[0][0] = CARRY(FD21_sout_node[1] # FD21_sout_node[0]);


--PC2L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

PC2L4 = FD3_sout_node[1] # FD3_sout_node[0];

--PC2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

PC2_or_node[0][0] = CARRY(FD3_sout_node[1] # FD3_sout_node[0]);


--SE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0]
SE2_portadataout[0] = INPUT();


--SE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
SE1_portadataout[0] = INPUT();

--SE1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1]
SE1_portadataout[1] = INPUT();

--SE1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2]
SE1_portadataout[2] = INPUT();

--SE1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3]
SE1_portadataout[3] = INPUT();

--SE1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4]
SE1_portadataout[4] = INPUT();

--SE1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5]
SE1_portadataout[5] = INPUT();

--SE1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6]
SE1_portadataout[6] = INPUT();

--SE1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7]
SE1_portadataout[7] = INPUT();

--SE1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8]
SE1_portadataout[8] = INPUT();

--SE1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9]
SE1_portadataout[9] = INPUT();

--SE1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10]
SE1_portadataout[10] = INPUT();

--SE1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11]
SE1_portadataout[11] = INPUT();

--SE1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12]
SE1_portadataout[12] = INPUT();

--SE1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13]
SE1_portadataout[13] = INPUT();

--SE1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14]
SE1_portadataout[14] = INPUT();

--SE1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15]
SE1_portadataout[15] = INPUT();

--SE1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16]
SE1_portadataout[16] = INPUT();

--SE1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17]
SE1_portadataout[17] = INPUT();

--SE1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18]
SE1_portadataout[18] = INPUT();

--SE1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19]
SE1_portadataout[19] = INPUT();

--SE1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20]
SE1_portadataout[20] = INPUT();

--SE1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21]
SE1_portadataout[21] = INPUT();

--SE1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22]
SE1_portadataout[22] = INPUT();

--SE1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23]
SE1_portadataout[23] = INPUT();

--SE1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24]
SE1_portadataout[24] = INPUT();

--SE1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25]
SE1_portadataout[25] = INPUT();

--SE1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26]
SE1_portadataout[26] = INPUT();

--SE1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27]
SE1_portadataout[27] = INPUT();

--SE1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28]
SE1_portadataout[28] = INPUT();

--SE1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29]
SE1_portadataout[29] = INPUT();

--SE1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30]
SE1_portadataout[30] = INPUT();

--SE1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31]
SE1_portadataout[31] = INPUT();


--RE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
RE1_core = INPUT();

--RE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
RE1_MASTERHWRITE = INPUT();

--RE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
RE1_SLAVEHREADYO = INPUT();

--RE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
RE1L37 = INPUT();

--RE1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
RE1L57 = INPUT();

--RE1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
RE1L47 = INPUT();

--RE1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
RE1L421 = INPUT();

--RE1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
RE1L27 = INPUT();

--RE1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
RE1L321 = INPUT();

--RE1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
RE1L811 = INPUT();

--RE1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
RE1L25 = INPUT();

--RE1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
RE1L15 = INPUT();

--RE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
RE1L92 = INPUT();

--RE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
RE1L43 = INPUT();

--RE1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
RE1L941 = INPUT();

--RE1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
RE1L641 = INPUT();

--RE1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
RE1L741 = INPUT();

--RE1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
RE1L151 = INPUT();

--RE1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
RE1L051 = INPUT();

--RE1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
RE1L841 = INPUT();

--RE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
RE1_MASTERHADDR[2] = INPUT();

--RE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
RE1_MASTERHADDR[3] = INPUT();

--RE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
RE1_MASTERHADDR[4] = INPUT();

--RE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
RE1_MASTERHADDR[5] = INPUT();

--RE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
RE1_MASTERHADDR[6] = INPUT();

--RE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
RE1_MASTERHADDR[7] = INPUT();

--RE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
RE1_MASTERHADDR[8] = INPUT();

--RE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
RE1_MASTERHADDR[9] = INPUT();

--RE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
RE1_MASTERHADDR[10] = INPUT();

--RE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11]
RE1_MASTERHADDR[11] = INPUT();

--RE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
RE1_MASTERHADDR[12] = INPUT();

--RE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
RE1_MASTERHADDR[13] = INPUT();

--RE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
RE1_MASTERHADDR[14] = INPUT();

--RE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
RE1_MASTERHADDR[15] = INPUT();

--RE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
RE1_MASTERHADDR[18] = INPUT();

--RE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
RE1_MASTERHADDR[19] = INPUT();

--RE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
RE1_MASTERHTRANS[0] = INPUT();

--RE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
RE1_MASTERHTRANS[1] = INPUT();

--RE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
RE1_MASTERHSIZE[0] = INPUT();

--RE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
RE1_MASTERHSIZE[1] = INPUT();

--RE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
RE1_MASTERHBURST[0] = INPUT();

--RE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
RE1_MASTERHBURST[1] = INPUT();

--RE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
RE1_MASTERHBURST[2] = INPUT();

--RE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
RE1_MASTERHWDATA[0] = INPUT();

--RE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
RE1_MASTERHWDATA[1] = INPUT();

--RE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
RE1_MASTERHWDATA[2] = INPUT();

--RE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
RE1_MASTERHWDATA[3] = INPUT();

--RE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
RE1_MASTERHWDATA[4] = INPUT();

--RE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
RE1_MASTERHWDATA[5] = INPUT();

--RE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
RE1_MASTERHWDATA[6] = INPUT();

--RE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
RE1_MASTERHWDATA[7] = INPUT();

--RE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
RE1_MASTERHWDATA[8] = INPUT();

--RE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
RE1_MASTERHWDATA[9] = INPUT();

--RE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
RE1_MASTERHWDATA[10] = INPUT();

--RE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
RE1_MASTERHWDATA[11] = INPUT();

--RE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
RE1_MASTERHWDATA[12] = INPUT();

--RE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
RE1_MASTERHWDATA[13] = INPUT();

--RE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
RE1_MASTERHWDATA[14] = INPUT();

--RE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
RE1_MASTERHWDATA[15] = INPUT();

--RE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
RE1_MASTERHWDATA[16] = INPUT();

--RE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
RE1_MASTERHWDATA[17] = INPUT();

--RE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
RE1_MASTERHWDATA[18] = INPUT();

--RE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
RE1_MASTERHWDATA[19] = INPUT();

--RE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
RE1_MASTERHWDATA[20] = INPUT();

--RE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
RE1_MASTERHWDATA[21] = INPUT();

--RE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
RE1_MASTERHWDATA[22] = INPUT();

--RE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
RE1_MASTERHWDATA[23] = INPUT();

--RE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
RE1_MASTERHWDATA[24] = INPUT();

--RE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
RE1_MASTERHWDATA[25] = INPUT();

--RE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
RE1_MASTERHWDATA[26] = INPUT();

--RE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
RE1_MASTERHWDATA[27] = INPUT();

--RE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
RE1_MASTERHWDATA[28] = INPUT();

--RE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
RE1_MASTERHWDATA[29] = INPUT();

--RE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
RE1_MASTERHWDATA[30] = INPUT();

--RE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
RE1_MASTERHWDATA[31] = INPUT();

--RE1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
RE1L87 = INPUT();

--RE1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
RE1L97 = INPUT();

--RE1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
RE1L08 = INPUT();

--RE1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
RE1L18 = INPUT();

--RE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
RE1L75 = INPUT();

--RE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
RE1L85 = INPUT();

--RE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
RE1L95 = INPUT();

--RE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
RE1L06 = INPUT();

--RE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
RE1L16 = INPUT();

--RE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
RE1L26 = INPUT();

--RE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
RE1L36 = INPUT();

--RE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
RE1L46 = INPUT();

--RE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
RE1L56 = INPUT();

--RE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
RE1L66 = INPUT();

--RE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
RE1L76 = INPUT();

--RE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
RE1L86 = INPUT();

--RE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
RE1L96 = INPUT();

--RE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
RE1L07 = INPUT();

--RE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
RE1L17 = INPUT();

--RE1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
RE1L67 = INPUT();

--RE1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
RE1L77 = INPUT();

--RE1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
RE1L68 = INPUT();

--RE1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
RE1L78 = INPUT();

--RE1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
RE1L88 = INPUT();

--RE1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
RE1L98 = INPUT();

--RE1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
RE1L09 = INPUT();

--RE1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
RE1L19 = INPUT();

--RE1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
RE1L29 = INPUT();

--RE1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
RE1L39 = INPUT();

--RE1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
RE1L49 = INPUT();

--RE1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
RE1L59 = INPUT();

--RE1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
RE1L69 = INPUT();

--RE1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
RE1L79 = INPUT();

--RE1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
RE1L89 = INPUT();

--RE1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
RE1L99 = INPUT();

--RE1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
RE1L001 = INPUT();

--RE1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
RE1L101 = INPUT();

--RE1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
RE1L201 = INPUT();

--RE1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
RE1L301 = INPUT();

--RE1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
RE1L401 = INPUT();

--RE1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
RE1L501 = INPUT();

--RE1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
RE1L601 = INPUT();

--RE1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
RE1L701 = INPUT();

--RE1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
RE1L801 = INPUT();

--RE1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
RE1L901 = INPUT();

--RE1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
RE1L011 = INPUT();

--RE1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
RE1L111 = INPUT();

--RE1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
RE1L211 = INPUT();

--RE1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
RE1L311 = INPUT();

--RE1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
RE1L411 = INPUT();

--RE1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
RE1L511 = INPUT();

--RE1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
RE1L611 = INPUT();

--RE1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
RE1L711 = INPUT();

--RE1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
RE1L911 = INPUT();

--RE1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
RE1L021 = INPUT();

--RE1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
RE1L121 = INPUT();

--RE1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
RE1L221 = INPUT();

--RE1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
RE1L28 = INPUT();

--RE1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
RE1L38 = INPUT();

--RE1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
RE1L48 = INPUT();

--RE1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
RE1L58 = INPUT();

--RE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
RE1L53 = INPUT();

--RE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
RE1L63 = INPUT();

--RE1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
RE1L73 = INPUT();

--RE1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
RE1L83 = INPUT();

--RE1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
RE1L93 = INPUT();

--RE1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
RE1L04 = INPUT();

--RE1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
RE1L14 = INPUT();

--RE1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
RE1L24 = INPUT();

--RE1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
RE1L34 = INPUT();

--RE1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
RE1L44 = INPUT();

--RE1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
RE1L54 = INPUT();

--RE1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
RE1L64 = INPUT();

--RE1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
RE1L74 = INPUT();

--RE1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
RE1L84 = INPUT();

--RE1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
RE1L94 = INPUT();

--RE1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
RE1L05 = INPUT();

--RE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
RE1L72 = INPUT();

--RE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
RE1L82 = INPUT();

--RE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
RE1L03 = INPUT();

--RE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
RE1L13 = INPUT();

--RE1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
RE1L23 = INPUT();

--RE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
RE1L33 = INPUT();

--RE1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
RE1L2 = INPUT();

--RE1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
RE1L3 = INPUT();

--RE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
RE1L4 = INPUT();

--RE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
RE1L5 = INPUT();

--RE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
RE1L6 = INPUT();

--RE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
RE1L7 = INPUT();

--RE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
RE1L8 = INPUT();

--RE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
RE1L9 = INPUT();

--RE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
RE1L01 = INPUT();

--RE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
RE1L11 = INPUT();

--RE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
RE1L21 = INPUT();

--RE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
RE1L31 = INPUT();

--RE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
RE1L41 = INPUT();

--RE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
RE1L51 = INPUT();

--RE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
RE1L61 = INPUT();

--RE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
RE1L71 = INPUT();

--RE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
RE1L81 = INPUT();

--RE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
RE1L91 = INPUT();

--RE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
RE1L02 = INPUT();

--RE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
RE1L12 = INPUT();

--RE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
RE1L22 = INPUT();

--RE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
RE1L32 = INPUT();

--RE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
RE1L42 = INPUT();

--RE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
RE1L52 = INPUT();

--RE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
RE1L62 = INPUT();


--KB1_SYS_RESET is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET
--operation mode is normal

KB1_SYS_RESET_lut_out = !NB1L81Q & (KB1_SYS_RESET # TB1L22Q & KB1_CMD_WAIT);
KB1_SYS_RESET = DFFE(KB1_SYS_RESET_lut_out, GLOBAL(LE1_outclock0), , , );


--UD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36
--operation mode is normal

UD1L91 = !JB41_sload_path[1] & !JB41_sload_path[2] # !JB41_sload_path[3];


--HC4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

HC4_dffs[0]_lut_out = HC4_dffs[1] # DE1L9Q;
HC4_dffs[0] = DFFE(HC4_dffs[0]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--UD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222
--operation mode is normal

UD1L21 = JB31_pre_out[7] $ (!JB41_sload_path[4] & UD1L91) # !HC4_dffs[0];


--NB1L51Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg
--operation mode is normal

NB1L51Q_lut_out = KB1_SND_PULSE & (NB1L1 # NB1L51Q & !NB1L5) # !KB1_SND_PULSE & NB1L51Q & !NB1L5;
NB1L51Q = DFFE(NB1L51Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--NB1L41Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg
--operation mode is normal

NB1L41Q_lut_out = NB1L6 # NB1L41Q & (!NB1L2 # !NB1L01);
NB1L41Q = DFFE(NB1L41Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--UD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2223
--operation mode is normal

UD1L31 = NB1L51Q & JB31_pre_out[7] & !NB1L41Q # !NB1L51Q & (NB1L41Q & !JB31_pre_out[7] # !NB1L41Q & UD1L21);


--UD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~37
--operation mode is normal

UD1L02 = !JB41_sload_path[4] & (!JB41_sload_path[1] & !JB41_sload_path[2] # !JB41_sload_path[3]);


--UD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224
--operation mode is normal

UD1L8 = !NB1L41Q & (NB1L51Q # HC4_dffs[0] & !UD1L02);


--UD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225
--operation mode is normal

UD1L9 = !NB1L51Q & (NB1L41Q # HC4_dffs[0] & UD1L02);


--UD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[6]~2226
--operation mode is normal

UD1L11 = UD1L8 & (UD1L9 # JB31_pre_out[6]) # !UD1L8 & UD1L9 & !JB31_pre_out[6];


--UD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2227
--operation mode is normal

UD1L01 = UD1L8 & (UD1L9 # JB31_pre_out[5]) # !UD1L8 & UD1L9 & !JB31_pre_out[5];


--UD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[4]~2228
--operation mode is normal

UD1L7 = UD1L8 & (UD1L9 # JB31_pre_out[4]) # !UD1L8 & UD1L9 & !JB31_pre_out[4];


--UD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[3]~2229
--operation mode is normal

UD1L6 = UD1L8 & (UD1L9 # JB31_pre_out[3]) # !UD1L8 & UD1L9 & !JB31_pre_out[3];


--UD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[2]~2230
--operation mode is normal

UD1L5 = UD1L8 & (UD1L9 # JB31_pre_out[2]) # !UD1L8 & UD1L9 & !JB31_pre_out[2];


--UD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[1]~2231
--operation mode is normal

UD1L4 = UD1L8 & (UD1L9 # JB31_pre_out[1]) # !UD1L8 & UD1L9 & !JB31_pre_out[1];


--UD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[0]~2232
--operation mode is normal

UD1L3 = UD1L8 & (UD1L9 # JB31_lsb) # !UD1L8 & UD1L9 & !JB31_lsb;


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB1_ATWDTrigger_sig_lut_out = DB1_launch_mode[0] # DB1_discFF & DB1_launch_mode[1];
DB1_ATWDTrigger_sig = DFFE(DB1_ATWDTrigger_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L712Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB1L712Q_lut_out = BB1L162Q # BB1L84 & BB1L712Q;
BB1L712Q = DFFE(BB1L712Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L9Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB1L9Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L9Q = DFFE(BB1L9Q_lut_out, GLOBAL(LE2_outclock1), !V1L4Q, , );


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB1L671Q_lut_out = CB1L971Q # CB1L671Q & (CB1L081Q # !CB1L011);
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L812Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB1L812Q_lut_out = BB1L812Q & (!BB1L381 # !BB1L181) # !BB1L481;
BB1L812Q = DFFE(BB1L812Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB1_channel[1]_lut_out = BB1L05 # BB1_channel[1] & (BB1L362Q # !BB1L681);
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L362Q # !BB1L681) # !BB1_channel[0] & BB1L852Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L912Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB1L912Q_lut_out = BB1L462Q # BB1L912Q & (BB1L971 # BB1L262Q);
BB1L912Q = DFFE(BB1L912Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L1Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB1L1Q_lut_out = BB1L781 # BB1L1Q & (BB1L881 # !BB1L281);
BB1L1Q = DFFE(BB1L1Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L01Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB1L01Q_lut_out = BB1L01Q & (BB1L981 # !BB1L581) # !BB1L091;
BB1L01Q = DFFE(BB1L01Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L11Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB1L11Q_lut_out = BB1L11Q & (BB1L552Q # !BB1L381) # !BB1L581;
BB1L11Q = DFFE(BB1L11Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB2_ATWDTrigger_sig_lut_out = DB2_launch_mode[0] # DB2_discFF & DB2_launch_mode[1];
DB2_ATWDTrigger_sig = DFFE(DB2_ATWDTrigger_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L812Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB2L812Q_lut_out = BB2L162Q # BB2L812Q & (!BB2L181 # !BB2L971);
BB2L812Q = DFFE(BB2L812Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L9Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB2L9Q_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2L9Q = DFFE(BB2L9Q_lut_out, GLOBAL(LE2_outclock1), !V1L4Q, , );


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB2L671Q_lut_out = CB2L971Q # CB2L671Q & (CB2L081Q # !CB2L011);
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L912Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB2L912Q_lut_out = BB2L74 & BB2L912Q # !BB2L552Q # !BB2L381;
BB2L912Q = DFFE(BB2L912Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB2_channel[1]_lut_out = BB2L05 # BB2_channel[1] & (BB2L362Q # !BB2L481);
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L362Q # !BB2L481) # !BB2_channel[0] & BB2L952Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L022Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB2L022Q_lut_out = BB2L462Q # BB2L022Q & (!BB2L781 # !BB2L681);
BB2L022Q = DFFE(BB2L022Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L1Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB2L1Q_lut_out = BB2L881 # BB2L1Q & (BB2L981 # !BB2L081);
BB2L1Q = DFFE(BB2L1Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L01Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB2L01Q_lut_out = BB2L01Q & (BB2L091 # !BB2L381) # !BB2L191;
BB2L01Q = DFFE(BB2L01Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L11Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB2L11Q_lut_out = BB2L11Q & (BB2L652Q # !BB2L291) # !BB2L381;
BB2L11Q = DFFE(BB2L11Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--P1L18Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0
--operation mode is normal

P1L18Q_lut_out = !P1_MultiSPE1;
P1L18Q = DFFE(P1L18Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--P1L101Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0
--operation mode is normal

P1L101Q_lut_out = !P1_OneSPE1;
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0
--operation mode is normal

M1L3Q_lut_out = M1_tick_old0 # M1_tick_old1 # M1_i4 # M1_tick_old;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1L35Q is r2r:inst_r2r|R2BUS[6]~reg0
--operation mode is normal

U1L35Q_lut_out = !U1_cnt[6];
U1L35Q = DFFE(U1L35Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L25Q is r2r:inst_r2r|R2BUS[5]~reg0
--operation mode is normal

U1L25Q_lut_out = U1_cnt[5];
U1L25Q = DFFE(U1L25Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L15Q is r2r:inst_r2r|R2BUS[4]~reg0
--operation mode is normal

U1L15Q_lut_out = U1_cnt[4];
U1L15Q = DFFE(U1L15Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L05Q is r2r:inst_r2r|R2BUS[3]~reg0
--operation mode is normal

U1L05Q_lut_out = U1_cnt[3];
U1L05Q = DFFE(U1L05Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L94Q is r2r:inst_r2r|R2BUS[2]~reg0
--operation mode is normal

U1L94Q_lut_out = U1_cnt[2];
U1L94Q = DFFE(U1L94Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L84Q is r2r:inst_r2r|R2BUS[1]~reg0
--operation mode is normal

U1L84Q_lut_out = U1_cnt[1];
U1L84Q = DFFE(U1L84Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L74Q is r2r:inst_r2r|R2BUS[0]~reg0
--operation mode is normal

U1L74Q_lut_out = U1_cnt[0];
U1L74Q = DFFE(U1L74Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--F1L3Q is flasher_board:flasher_board_inst|FL_Trigger~reg0
--operation mode is normal

F1L3Q_lut_out = F1_LEDdelay[3];
F1L3Q = DFFE(F1L3Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

Y1_command_2_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--NB1L61Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg
--operation mode is normal

NB1L61Q_lut_out = KB1_SND_PULSE & NB1L5;
NB1L61Q = DFFE(NB1L61Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--HD1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg
--operation mode is normal

HD1L5Q_lut_out = HD1L9Q & !NC01_agb_out;
HD1L5Q = DFFE(HD1L5Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--TB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg
--operation mode is normal

TB1L32Q_lut_out = TB1L1 & TB1L4Q & !TB1L3Q;
TB1L32Q = DFFE(TB1L32Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1_CLR_BUF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF
--operation mode is normal

KB1_CLR_BUF_lut_out = TB1L8Q & !NB1L81Q & (KB1_CRES_WAIT # KB1_CMD_WAIT);
KB1_CLR_BUF = DFFE(KB1_CLR_BUF_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_CTR_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR
--operation mode is normal

WB1_CTR_ERR_lut_out = WB1_CTR_MSG & (DC1L92Q # DC1L11Q & WB1L81);
WB1_CTR_ERR = DFFE(WB1_CTR_ERR_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--TB1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg
--operation mode is normal

TB1L91Q_lut_out = TB1L1 & TB1L4Q & TB1L3Q;
TB1L91Q = DFFE(TB1L91Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--TB1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg
--operation mode is normal

TB1L81Q_lut_out = (TB1L5Q & !TB1L7Q) & CASCADE(TB1L71);
TB1L81Q = DFFE(TB1L81Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = B1L94Q & RE1_MASTERHWDATA[2] # !B1L94Q & (B1L05Q & RE1_MASTERHWDATA[2] # !B1L05Q & RE1_MASTERHWDATA[0]);
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--WB1_DPR_DAT_WR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR
--operation mode is normal

WB1_DPR_DAT_WR_lut_out = DC1L01Q & WB1_DAT_MSG & WB1_BYTE0 & !DC1L92Q;
WB1_DPR_DAT_WR = DFFE(WB1_DPR_DAT_WR_lut_out, GLOBAL(LE1_outclock0), , , );


--LB1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0]
--operation mode is normal

LB1_inst46[0]_lut_out = LB1_inst45[0];
LB1_inst46[0] = DFFE(LB1_inst46[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1]
--operation mode is normal

LB1_inst46[1]_lut_out = LB1_inst45[1];
LB1_inst46[1] = DFFE(LB1_inst46[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2]
--operation mode is normal

LB1_inst46[2]_lut_out = LB1_inst45[2];
LB1_inst46[2] = DFFE(LB1_inst46[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3]
--operation mode is normal

LB1_inst46[3]_lut_out = LB1_inst45[3];
LB1_inst46[3] = DFFE(LB1_inst46[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4]
--operation mode is normal

LB1_inst46[4]_lut_out = LB1_inst45[4];
LB1_inst46[4] = DFFE(LB1_inst46[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5]
--operation mode is normal

LB1_inst46[5]_lut_out = LB1_inst45[5];
LB1_inst46[5] = DFFE(LB1_inst46[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6]
--operation mode is normal

LB1_inst46[6]_lut_out = LB1_inst45[6];
LB1_inst46[6] = DFFE(LB1_inst46[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7]
--operation mode is normal

LB1_inst46[7]_lut_out = LB1_inst45[7];
LB1_inst46[7] = DFFE(LB1_inst46[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0]
--operation mode is normal

LB1_inst43[0]_lut_out = HC1_dffs[0];
LB1_inst43[0] = DFFE(LB1_inst43[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1]
--operation mode is normal

LB1_inst43[1]_lut_out = HC1_dffs[1];
LB1_inst43[1] = DFFE(LB1_inst43[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2]
--operation mode is normal

LB1_inst43[2]_lut_out = HC1_dffs[2];
LB1_inst43[2] = DFFE(LB1_inst43[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3]
--operation mode is normal

LB1_inst43[3]_lut_out = HC1_dffs[3];
LB1_inst43[3] = DFFE(LB1_inst43[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4]
--operation mode is normal

LB1_inst43[4]_lut_out = HC1_dffs[4];
LB1_inst43[4] = DFFE(LB1_inst43[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5]
--operation mode is normal

LB1_inst43[5]_lut_out = HC1_dffs[5];
LB1_inst43[5] = DFFE(LB1_inst43[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6]
--operation mode is normal

LB1_inst43[6]_lut_out = HC1_dffs[6];
LB1_inst43[6] = DFFE(LB1_inst43[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7]
--operation mode is normal

LB1_inst43[7]_lut_out = HC1_dffs[7];
LB1_inst43[7] = DFFE(LB1_inst43[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0]
--operation mode is normal

LB1_inst41[0]_lut_out = HC1_dffs[0];
LB1_inst41[0] = DFFE(LB1_inst41[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1]
--operation mode is normal

LB1_inst41[1]_lut_out = HC1_dffs[1];
LB1_inst41[1] = DFFE(LB1_inst41[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2]
--operation mode is normal

LB1_inst41[2]_lut_out = HC1_dffs[2];
LB1_inst41[2] = DFFE(LB1_inst41[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3]
--operation mode is normal

LB1_inst41[3]_lut_out = HC1_dffs[3];
LB1_inst41[3] = DFFE(LB1_inst41[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4]
--operation mode is normal

LB1_inst41[4]_lut_out = HC1_dffs[4];
LB1_inst41[4] = DFFE(LB1_inst41[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5]
--operation mode is normal

LB1_inst41[5]_lut_out = HC1_dffs[5];
LB1_inst41[5] = DFFE(LB1_inst41[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6]
--operation mode is normal

LB1_inst41[6]_lut_out = HC1_dffs[6];
LB1_inst41[6] = DFFE(LB1_inst41[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7]
--operation mode is normal

LB1_inst41[7]_lut_out = HC1_dffs[7];
LB1_inst41[7] = DFFE(LB1_inst41[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0]
--operation mode is normal

LB1_inst38[0]_lut_out = HC1_dffs[0];
LB1_inst38[0] = DFFE(LB1_inst38[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1]
--operation mode is normal

LB1_inst38[1]_lut_out = HC1_dffs[1];
LB1_inst38[1] = DFFE(LB1_inst38[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2]
--operation mode is normal

LB1_inst38[2]_lut_out = HC1_dffs[2];
LB1_inst38[2] = DFFE(LB1_inst38[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3]
--operation mode is normal

LB1_inst38[3]_lut_out = HC1_dffs[3];
LB1_inst38[3] = DFFE(LB1_inst38[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4]
--operation mode is normal

LB1_inst38[4]_lut_out = HC1_dffs[4];
LB1_inst38[4] = DFFE(LB1_inst38[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5]
--operation mode is normal

LB1_inst38[5]_lut_out = HC1_dffs[5];
LB1_inst38[5] = DFFE(LB1_inst38[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6]
--operation mode is normal

LB1_inst38[6]_lut_out = HC1_dffs[6];
LB1_inst38[6] = DFFE(LB1_inst38[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7]
--operation mode is normal

LB1_inst38[7]_lut_out = HC1_dffs[7];
LB1_inst38[7] = DFFE(LB1_inst38[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L33Q_lut_out = !B1L75Q & !B1L9 & (B1L35Q # !B1L01);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--QE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0
--operation mode is normal

QE1L1 = SE2_portadataout[0] & SE1_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

G1L1Q_lut_out = R1L501Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

G1L2Q_lut_out = R1L601Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

G1L3Q_lut_out = R1L701Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

G1L4Q_lut_out = R1L801Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

G1L5Q_lut_out = R1L901Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

G1L6Q_lut_out = R1L011Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

G1L7Q_lut_out = R1L111Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

G1L8Q_lut_out = R1L211Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

G1L9Q_lut_out = R1L311Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

G1L01Q_lut_out = R1L411Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

G1L11Q_lut_out = R1L511Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

G1L21Q_lut_out = R1L611Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

G1L31Q_lut_out = R1L711Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

G1L41Q_lut_out = R1L811Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

G1L51Q_lut_out = R1L911Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

G1L61Q_lut_out = R1L021Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

G1L71Q_lut_out = R1L121Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

G1L81Q_lut_out = R1L221Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

G1L91Q_lut_out = R1L321Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

G1L02Q_lut_out = R1L421Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

G1L12Q_lut_out = R1L521Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

G1L22Q_lut_out = R1L621Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

G1L32Q_lut_out = R1L721Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

G1L42Q_lut_out = R1L821Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

G1L52Q_lut_out = R1L921Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

G1L62Q_lut_out = R1L031Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

G1L72Q_lut_out = R1L131Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

G1L82Q_lut_out = R1L231Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

G1L92Q_lut_out = R1L331Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

G1L03Q_lut_out = R1L431Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

G1L13Q_lut_out = R1L531Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

G1L23Q_lut_out = R1L631Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L229Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

Y1L229Q_lut_out = Y1L943 # Y1L053 # Y1L203 & Y1L726;
Y1L229Q = DFFE(Y1L229Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L329Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

Y1L329Q_lut_out = Y1L643 # Y1L743 # Y1L203 & Y1L926;
Y1L329Q = DFFE(Y1L329Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L429Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

Y1L429Q_lut_out = Y1L343 # Y1L443 # Y1L203 & Y1L136;
Y1L429Q = DFFE(Y1L429Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L529Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

Y1L529Q_lut_out = Y1L043 # Y1L143 # Y1L203 & Y1L336;
Y1L529Q = DFFE(Y1L529Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L629Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

Y1L629Q_lut_out = Y1L733 # Y1L833 # Y1L203 & Y1L536;
Y1L629Q = DFFE(Y1L629Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L729Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

Y1L729Q_lut_out = Y1L333 # Y1L433 # Y1L203 & Y1L736;
Y1L729Q = DFFE(Y1L729Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L829Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

Y1L829Q_lut_out = Y1L133 # Y1L923 # Y1L203 & Y1L936;
Y1L829Q = DFFE(Y1L829Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L929Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

Y1L929Q_lut_out = Y1L723 # Y1L823 # Y1L203 & Y1L146;
Y1L929Q = DFFE(Y1L929Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L039Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

Y1L039Q_lut_out = Y1L523 # Y1L623 # Y1L203 & Y1L346;
Y1L039Q = DFFE(Y1L039Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L139Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

Y1L139Q_lut_out = Y1L323 # Y1L423 # Y1L203 & Y1L546;
Y1L139Q = DFFE(Y1L139Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L239Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

Y1L239Q_lut_out = Y1L123 # Y1L223 # Y1L203 & Y1L746;
Y1L239Q = DFFE(Y1L239Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L339Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

Y1L339Q_lut_out = Y1L913 # Y1L023 # Y1L203 & Y1L946;
Y1L339Q = DFFE(Y1L339Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L439Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

Y1L439Q_lut_out = Y1L713 # Y1L813 # Y1L203 & Y1L156;
Y1L439Q = DFFE(Y1L439Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L539Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

Y1L539Q_lut_out = Y1L513 # Y1L613 # Y1L203 & Y1L356;
Y1L539Q = DFFE(Y1L539Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L639Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

Y1L639Q_lut_out = Y1L313 # Y1L413 # Y1L203 & Y1L556;
Y1L639Q = DFFE(Y1L639Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L739Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

Y1L739Q_lut_out = Y1L013 # Y1L113 # Y1L203 & Y1L756;
Y1L739Q = DFFE(Y1L739Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L839Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

Y1L839Q_lut_out = Y1L303 & (Y1L173 & Y1L403 # !Y1L173 & Y1L503);
Y1L839Q = DFFE(Y1L839Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L939Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

Y1L939Q_lut_out = Y1L303 & (Y1L892 # Y1L992 & Y1L324);
Y1L939Q = DFFE(Y1L939Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L049Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

Y1L049Q_lut_out = Y1L303 & (Y1L692 # Y1L992 & Y1L724);
Y1L049Q = DFFE(Y1L049Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L149Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

Y1L149Q_lut_out = Y1L303 & (Y1L492 # Y1L992 & Y1L134);
Y1L149Q = DFFE(Y1L149Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L249Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

Y1L249Q_lut_out = Y1L303 & (Y1L292 # Y1L992 & Y1L534);
Y1L249Q = DFFE(Y1L249Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L349Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

Y1L349Q_lut_out = Y1L303 & (Y1L092 # Y1L992 & Y1L934);
Y1L349Q = DFFE(Y1L349Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L449Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

Y1L449Q_lut_out = Y1L303 & (Y1L882 # Y1L992 & Y1L344);
Y1L449Q = DFFE(Y1L449Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L549Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

Y1L549Q_lut_out = Y1L303 & (Y1L682 # Y1L992 & Y1L744);
Y1L549Q = DFFE(Y1L549Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L649Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

Y1L649Q_lut_out = Y1L303 & (Y1L173 & Y1L382 # !Y1L173 & Y1L482);
Y1L649Q = DFFE(Y1L649Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L749Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

Y1L749Q_lut_out = Y1L303 & (Y1L182 # Y1L992 & Y1L554);
Y1L749Q = DFFE(Y1L749Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L849Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

Y1L849Q_lut_out = Y1L303 & (Y1L972 # Y1L992 & Y1L954);
Y1L849Q = DFFE(Y1L849Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L949Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

Y1L949Q_lut_out = Y1L303 & (Y1L772 # Y1L992 & Y1L364);
Y1L949Q = DFFE(Y1L949Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L059Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

Y1L059Q_lut_out = Y1L303 & (Y1L173 & Y1L472 # !Y1L173 & Y1L572);
Y1L059Q = DFFE(Y1L059Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L159Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

Y1L159Q_lut_out = Y1L303 & (Y1L372 # Y1L992 & Y1L174);
Y1L159Q = DFFE(Y1L159Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L259Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

Y1L259Q_lut_out = Y1L303 & (Y1L172 # Y1L992 & Y1L574);
Y1L259Q = DFFE(Y1L259Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L359Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

Y1L359Q_lut_out = Y1L303 & (Y1L962 # Y1L992 & Y1L974);
Y1L359Q = DFFE(Y1L359Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--TB1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg
--operation mode is normal

TB1L22Q_lut_out = TB1L1 & TB1L3Q & !TB1L4Q;
TB1L22Q = DFFE(TB1L22Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1_CMD_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT
--operation mode is normal

KB1_CMD_WAIT_lut_out = !NB1L81Q & (KB1L21 # KB1L41);
KB1_CMD_WAIT = DFFE(KB1_CMD_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--NB1L81Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg
--operation mode is normal

NB1L81Q_lut_out = (JB12_sload_path[1] & JB12_sload_path[2] & JB12_sload_path[3] & !JB12_sload_path[0]) & CASCADE(NB1L71);
NB1L81Q = DFFE(NB1L81Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--WB1_CTRL_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK
--operation mode is normal

WB1_CTRL_OK_lut_out = WB1_EOF_WAIT & DC1L11Q & !YB1L7 & !DC1L92Q;
WB1_CTRL_OK = DFFE(WB1_CTRL_OK_lut_out, GLOBAL(LE1_outclock0), , , );


--TB1_domlev_up_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_
--operation mode is normal

TB1_domlev_up_rq__lut_out = HC1_dffs[7];
TB1_domlev_up_rq_ = DFFE(TB1_domlev_up_rq__lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , WB1L1);


--UD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0
--operation mode is normal

UD1L61 = WB1_CTRL_OK & TB1_domlev_up_rq_ & !UD1L2;


--UD1_daclev_adj is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj
--operation mode is normal

UD1_daclev_adj = UD1L51 # WB1_CTRL_OK & TB1_domlev_up_rq_ & !UD1L2;


--DE1L4Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg
--operation mode is normal

DE1L4Q_lut_out = !DE1L3 & (!DE1_TXSHFT & DE1L7Q # !DE1L5);
DE1L4Q = DFFE(DE1L4Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg
--operation mode is normal

DE1L7Q_lut_out = DE1L7Q & (!DE1_TXSHFT # !JB51L11) # !DE1L5;
DE1L7Q = DFFE(DE1L7Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--JB41_pre_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

JB41_pre_sclr = NC51_aeb_out # !DE1L7Q;


--HC4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

HC4_dffs[1]_lut_out = SD1L61 & (HC4_dffs[2] # DE1L9Q) # !SD1L61 & HC4_dffs[2] & !DE1L9Q;
HC4_dffs[1] = DFFE(HC4_dffs[1]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--DE1L9Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg
--operation mode is normal

DE1L9Q_lut_out = !DE1L5 & (JB51L11 & DE1_TXSHFT # !DE1L7Q);
DE1L9Q = DFFE(DE1L9Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg
--operation mode is normal

DE1L8Q_lut_out = DE1L1 # DE1L6 & (YD1L93Q # YD1L94Q);
DE1L8Q = DFFE(DE1L8Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--KB1_SND_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE
--operation mode is normal

KB1_SND_PULSE_lut_out = !NB1L81Q & (KB1L94 # NB1L31Q & KB1_SEND_WT);
KB1_SND_PULSE = DFFE(KB1_SND_PULSE_lut_out, GLOBAL(LE1_outclock0), , , );


--NB1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93
--operation mode is normal

NB1L7 = !JB22_sload_path[11] & !JB22_sload_path[12] & !JB22_sload_path[13] & !JB22_sload_path[14];


--NB1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94
--operation mode is normal

NB1L8 = JB22_sload_path[8] & !JB22_sload_path[7] & !JB22_sload_path[9] & !JB22_sload_path[10];


--NB1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95
--operation mode is normal

NB1L9 = JB22_sload_path[3] & JB22_sload_path[5] & !JB22_sload_path[6];


--NB1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96
--operation mode is normal

NB1L01 = NB1L7 & NB1L8 & NB1L9 & !JB22_sload_path[0];

--NB1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104
--operation mode is normal

NB1L21 = NB1L7 & NB1L8 & NB1L9 & !JB22_sload_path[0];


--NB1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99
--operation mode is normal

NB1L1 = NB1L01 & JB22_sload_path[4] & !JB22_sload_path[1] & !JB22_sload_path[2];


--KB1_SEND_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT
--operation mode is normal

KB1_SEND_WT_lut_out = !NB1L81Q & (KB1L83 # KB1_SEND_WT & !NB1L31Q);
KB1_SEND_WT = DFFE(KB1_SEND_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_REC_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT
--operation mode is normal

KB1_REC_WT_lut_out = !NB1L81Q & (KB1L33 # KB1_REC_WT & !NB1L31Q);
KB1_REC_WT = DFFE(KB1_REC_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~21
--operation mode is normal

KB1L25 = !KB1_SEND_WT & !KB1_REC_WT & !KB1_SND_PULSE;


--NB1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100
--operation mode is normal

NB1L2 = JB22_sload_path[4] & !JB22_sload_path[1] & !JB22_sload_path[2];


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L022Q & (DB1L11 # DB1L01);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, OneSPE, DB1_rst_trg, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L022Q & (DB1L11 # DB1L01 # !DB1L21);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(LE1_outclock1), !V1L4Q, , );


--V1L4Q is ROC:inst_ROC|RST~reg0
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(LE1_outclock0), , , );


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~27
--operation mode is normal

BB1L162Q_lut_out = BB1L15 # BB1L552Q & !BB1L591 & !BB1L002;
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~23
--operation mode is normal

BB1L752Q_lut_out = BB1L852Q # DB1_TriggerComplete_in_sync & BB1L562Q;
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~21
--operation mode is normal

BB1L552Q_lut_out = BB1L64 & (BB1L552Q # BB1L462Q & !BB1L54) # !BB1L64 & BB1L462Q & !BB1L54;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~29
--operation mode is normal

BB1L362Q_lut_out = DB1_TriggerComplete_in_sync & (BB1L362Q # BB1L262Q & BB1L112) # !DB1_TriggerComplete_in_sync & BB1L262Q & BB1L112;
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~24
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & (!BB1_channel[1] # !BB1_channel[0]);
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~22
--operation mode is normal

BB1L652Q_lut_out = BB1L952Q # BB1L062Q # BB1L652Q & !DB1_ATWDTrigger_sig;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|i~5852
--operation mode is normal

BB1L181 = !BB1L362Q & !BB1L852Q & !BB1L652Q;


--BB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~31
--operation mode is normal

BB1L562Q_lut_out = BB1L652Q & (DB1_ATWDTrigger_sig # BB1L562Q & !DB1_TriggerComplete_in_sync) # !BB1L652Q & BB1L562Q & !DB1_TriggerComplete_in_sync;
BB1L562Q = DFFE(BB1L562Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~30
--operation mode is normal

BB1L462Q_lut_out = BB1L752Q # BB1L462Q & (BB1L502 # BB1L012);
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~25
--operation mode is normal

BB1L952Q_lut_out = BB1L362Q & !DB1_TriggerComplete_in_sync;
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~26
--operation mode is normal

BB1L062Q_lut_out = !BB2L552Q;
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|i~5853
--operation mode is normal

BB1L281 = !BB1L562Q & !BB1L462Q & !BB1L952Q & !BB1L062Q;


--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|i~44
--operation mode is normal

BB1L84 = BB1L752Q # BB1L552Q # !BB1L281 # !BB1L181;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L162Q # BB1_counterclk_high & (!BB1L281 # !BB1L212);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L312 # BB1_counterclk_low & (!BB1L281 # !BB1L212);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(LE2_outclock1), , , !V1L4Q);


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~22
--operation mode is normal

CB1L971Q_lut_out = CB1L871Q & CB1_divide_cnt[1];
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~23
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q # CB1_divide_cnt[1] & CB1L081Q;
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1L381Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~26
--operation mode is normal

CB1L381Q_lut_out = CB1L281Q;
CB1L381Q = DFFE(CB1L381Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1L281Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~25
--operation mode is normal

CB1L281Q_lut_out = CB1L181Q;
CB1L281Q = DFFE(CB1L281Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1L011 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3130
--operation mode is normal

CB1L011 = !CB1L381Q & !CB1L281Q;


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|i~5854
--operation mode is normal

BB1L381 = BB1L281 & !BB1L752Q;


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~20
--operation mode is normal

BB2L552Q_lut_out = VCC;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~28
--operation mode is normal

BB1L262Q_lut_out = CB1L471Q & BB1L162Q;
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|i~5855
--operation mode is normal

BB1L481 = BB2L552Q & !BB1L262Q & !BB1L162Q;


--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|i~214
--operation mode is normal

BB1L05 = BB1L852Q & (BB1_channel[0] $ BB1_channel[1]);


--BB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|i~5856
--operation mode is normal

BB1L581 = !BB1L262Q & !BB1L162Q;


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|i~5857
--operation mode is normal

BB1L681 = BB1L281 & BB1L581 & !BB1L752Q & !BB1L552Q;


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|i~5859
--operation mode is normal

BB1L781 = BB1L262Q # BB1L852Q # BB1L162Q # !BB2L552Q;


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|i~5860
--operation mode is normal

BB1L881 = BB1L552Q # BB1L362Q # BB1L652Q;


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|i~5862
--operation mode is normal

BB1L981 = BB1L562Q # BB1L462Q # BB1L952Q # BB1L752Q;


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|i~5863
--operation mode is normal

BB1L091 = BB2L552Q & !BB1L362Q & !BB1L852Q & !BB1L652Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB2_launch_mode[0]_lut_out = DB2_i99 & !BB2L122Q;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, OneSPE, DB2_rst_trg, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L122Q & (DB2_i99 # !BB2L2Q & !DB2L31);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~27
--operation mode is normal

BB2L162Q_lut_out = BB2L15 # BB2L652Q & !BB2L791 & !BB2L202;
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~29
--operation mode is normal

BB2L362Q_lut_out = DB2_TriggerComplete_in_sync & (BB2L362Q # BB2L262Q & BB2L302) # !DB2_TriggerComplete_in_sync & BB2L262Q & BB2L302;
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~24
--operation mode is normal

BB2L952Q_lut_out = BB2L262Q & (!BB2_channel[1] # !BB2_channel[0]);
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~22
--operation mode is normal

BB2L752Q_lut_out = BB2L062Q # BB1L062Q # BB2L752Q & !DB2_ATWDTrigger_sig;
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|i~5711
--operation mode is normal

BB2L971 = !BB2L362Q & !BB2L952Q & !BB2L752Q;


--BB2L562Q is atwd:atwd1|atwd_control:inst_atwd_control|state~31
--operation mode is normal

BB2L562Q_lut_out = BB2L752Q & (DB2_ATWDTrigger_sig # BB2L562Q & !DB2_TriggerComplete_in_sync) # !BB2L752Q & BB2L562Q & !DB2_TriggerComplete_in_sync;
BB2L562Q = DFFE(BB2L562Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L462Q is atwd:atwd1|atwd_control:inst_atwd_control|state~30
--operation mode is normal

BB2L462Q_lut_out = BB2L852Q # BB2L462Q & (BB2L802 # BB2L312);
BB2L462Q = DFFE(BB2L462Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~25
--operation mode is normal

BB2L062Q_lut_out = BB2L362Q & !DB2_TriggerComplete_in_sync;
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|i~5712
--operation mode is normal

BB2L081 = !BB2L562Q & !BB2L462Q & !BB2L062Q & !BB1L062Q;


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~23
--operation mode is normal

BB2L852Q_lut_out = BB2L952Q # DB2_TriggerComplete_in_sync & BB2L562Q;
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~21
--operation mode is normal

BB2L652Q_lut_out = BB2L64 & (BB2L652Q # BB2L462Q & !BB2L54) # !BB2L64 & BB2L462Q & !BB2L54;
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|i~5713
--operation mode is normal

BB2L181 = BB2L081 & !BB2L852Q & !BB2L652Q;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L162Q # BB2_counterclk_high & (!BB2L081 # !BB2L281);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L412 # BB2_counterclk_low & (!BB2L081 # !BB2L281);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(LE2_outclock1), , , !V1L4Q);


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~22
--operation mode is normal

CB2L971Q_lut_out = CB2L871Q & CB2_divide_cnt[1];
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~23
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q # CB2_divide_cnt[1] & CB2L081Q;
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L381Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~26
--operation mode is normal

CB2L381Q_lut_out = CB2L281Q;
CB2L381Q = DFFE(CB2L381Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L281Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~25
--operation mode is normal

CB2L281Q_lut_out = CB2L181Q;
CB2L281Q = DFFE(CB2L281Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L011 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3130
--operation mode is normal

CB2L011 = !CB2L381Q & !CB2L281Q;


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|i~5714
--operation mode is normal

BB2L281 = !BB2L362Q & !BB2L952Q;


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|i~30
--operation mode is normal

BB2L74 = BB2L852Q # BB2L752Q # !BB2L081 # !BB2L281;


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~28
--operation mode is normal

BB2L262Q_lut_out = CB2L471Q & BB2L162Q;
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|i~5715
--operation mode is normal

BB2L381 = !BB2L262Q & !BB2L162Q;


--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|i~214
--operation mode is normal

BB2L05 = BB2L952Q & (BB2_channel[0] $ BB2_channel[1]);


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|i~5716
--operation mode is normal

BB2L481 = BB2L381 & BB2L081 & !BB2L852Q & !BB2L652Q;


--BB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|i~5718
--operation mode is normal

BB2L581 = !BB2L062Q & !BB1L062Q;


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|i~5719
--operation mode is normal

BB2L681 = BB2L381 & BB2L581 & !BB2L562Q & !BB2L652Q;


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|i~5720
--operation mode is normal

BB2L781 = !BB2L852Q & !BB2L752Q;


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|i~5721
--operation mode is normal

BB2L881 = BB2L262Q # BB2L952Q # BB2L162Q # !BB2L552Q;


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|i~5722
--operation mode is normal

BB2L981 = BB2L652Q # BB2L362Q # BB2L752Q;


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|i~5724
--operation mode is normal

BB2L091 = BB2L562Q # BB2L462Q # BB2L062Q # BB2L852Q;


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|i~5725
--operation mode is normal

BB2L191 = BB2L552Q & !BB2L362Q & !BB2L952Q & !BB2L752Q;


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|i~5727
--operation mode is normal

BB2L291 = BB2L081 & !BB2L852Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

M1_cnt_o_lut_out = M1L5 & (M1L31 # !Y1_command_1_local[19]) # !M1L5 & M1L11 & Y1_command_1_local[19];
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--M1_i4 is fe_testpulse:inst_fe_testpulse|i4
--operation mode is normal

M1_i4 = M1_cnt_oo $ M1_cnt_o;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_oo $ M1_cnt_o;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

L1L81Q_lut_out = L1_cntp[3];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1_i113 is fe_r2r:inst_fe_r2r|i113
--operation mode is normal

L1_i113_lut_out = !Y1_command_0_local[30];
L1_i113 = DFFE(L1_i113_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

L1L71Q_lut_out = L1_cntp[2];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

L1L61Q_lut_out = L1_cntp[1];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

L1L51Q_lut_out = L1_cntp[0];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

L1L41Q_lut_out = L1_cntn[3];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

L1L31Q_lut_out = L1_cntn[2];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L21Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

L1L21Q_lut_out = L1_cntn[1];
L1L21Q = DFFE(L1L21Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L11Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

L1L11Q_lut_out = L1_cntn[0];
L1L11Q = DFFE(L1L11Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

U1_cnt[6]_lut_out = !U1L63 & Y1_command_0_local[28] & (!U1L22 # !U1_up);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L73 # U1_up & U1L02);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L83 # U1_up & U1L81);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L93 # U1_up & U1L61);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L04 # U1_up & U1L41);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L14 # U1_up & U1L21);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L24 # U1_up & U1L01);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3]
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1L24Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

K1L24Q_lut_out = K1_i48 & K1L45 # !K1_i48 & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];
K1L24Q = DFFE(K1L24Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_i563 is coinc:inst_coinc|i563
--operation mode is normal

K1_i563_lut_out = K1_i48 & K1L65 & !K1L35 # !K1_i48 & K1L55;
K1_i563 = DFFE(K1_i563_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

Y1_command_2_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

Y1_command_2_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--K1L34Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

K1L34Q_lut_out = K1_i48 & (K1L85 # K1L95) # !K1_i48 & K1L75;
K1L34Q = DFFE(K1L34Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_i565 is coinc:inst_coinc|i565
--operation mode is normal

K1_i565_lut_out = K1_i48 & K1L65 & K1L35 # !K1_i48 & K1L06;
K1_i565 = DFFE(K1_i565_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

Y1_command_2_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

Y1_command_2_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--F1_LEDdelay[3] is flasher_board:flasher_board_inst|LEDdelay[3]
--operation mode is normal

F1_LEDdelay[3]_lut_out = F1_LEDdelay[2];
F1_LEDdelay[3] = DFFE(F1_LEDdelay[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

Y1_command_2_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

Y1_command_2_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

Y1_command_2_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

Y1_command_2_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--HD1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34
--operation mode is normal

HD1L9Q_lut_out = NC01_agb_out & (HD1L9Q # HD1L8Q & UB1L51Q) # !NC01_agb_out & HD1L8Q & UB1L51Q;
HD1L9Q = DFFE(HD1L9Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--TB1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg
--operation mode is normal

TB1L5Q_lut_out = HC1_dffs[2];
TB1L5Q = DFFE(TB1L5Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L6);


--TB1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg
--operation mode is normal

TB1L7Q_lut_out = HC1_dffs[3];
TB1L7Q = DFFE(TB1L7Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L6);


--TB1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg
--operation mode is normal

TB1L11Q_lut_out = VCC;
TB1L11Q = DFFE(TB1L11Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L01);


--TB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~31
--operation mode is normal

TB1L1 = TB1L5Q & TB1L7Q & TB1L11Q & WB1_CTRL_OK;


--TB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg
--operation mode is normal

TB1L4Q_lut_out = HC1_dffs[1];
TB1L4Q = DFFE(TB1L4Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L6);


--TB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg
--operation mode is normal

TB1L3Q_lut_out = HC1_dffs[0];
TB1L3Q = DFFE(TB1L3Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L6);


--DC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg
--operation mode is normal

DC1L92Q_lut_out = DC1L2 & DC1L3 & DC1L4 & !HC1_dffs[3];
DC1L92Q = DFFE(DC1L92Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--TB1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg
--operation mode is normal

TB1L8Q_lut_out = TB1L02 & TB1L7Q & TB1L4Q & !TB1L5Q;
TB1L8Q = DFFE(TB1L8Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1_CRES_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT
--operation mode is normal

KB1_CRES_WAIT_lut_out = !NB1L81Q & (KB1L22 # KB1_PON & JB23_sload_path[5]);
KB1_CRES_WAIT = DFFE(KB1_CRES_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_CTR_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG
--operation mode is normal

WB1_CTR_MSG_lut_out = WB1L2 & (WB1_CTR_MSG # WB1L1 & !WB1_IDLE) # !WB1L2 & WB1L1 & !WB1_IDLE;
WB1_CTR_MSG = DFFE(WB1_CTR_MSG_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--DC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg
--operation mode is normal

DC1L11Q_lut_out = DC1L2 & DC1L3 & DC1L5 & !HC1_dffs[6];
DC1L11Q = DFFE(DC1L11Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--TC1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27]
--operation mode is normal

TC1_SRG[27]_lut_out = YB1_crc32_en & TC1_SRG[26] # !YB1_crc32_en & TC1_SRG[27] # !WB1L61;
TC1_SRG[27] = DFFE(TC1_SRG[27]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28]
--operation mode is normal

TC1_SRG[28]_lut_out = YB1_crc32_en & TC1_SRG[27] # !YB1_crc32_en & TC1_SRG[28] # !WB1L61;
TC1_SRG[28] = DFFE(TC1_SRG[28]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29]
--operation mode is normal

TC1_SRG[29]_lut_out = YB1_crc32_en & TC1_SRG[28] # !YB1_crc32_en & TC1_SRG[29] # !WB1L61;
TC1_SRG[29] = DFFE(TC1_SRG[29]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30]
--operation mode is normal

TC1_SRG[30]_lut_out = YB1_crc32_en & TC1_SRG[29] # !YB1_crc32_en & TC1_SRG[30] # !WB1L61;
TC1_SRG[30] = DFFE(TC1_SRG[30]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705
--operation mode is normal

YB1L8 = TC1_SRG[27] # TC1_SRG[28] # TC1_SRG[29] # TC1_SRG[30];


--TC1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23]
--operation mode is normal

TC1_SRG[23]_lut_out = YB1_crc32_en & TC1_i16 # !YB1_crc32_en & TC1_SRG[23] # !WB1L61;
TC1_SRG[23] = DFFE(TC1_SRG[23]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24]
--operation mode is normal

TC1_SRG[24]_lut_out = YB1_crc32_en & TC1_SRG[23] # !YB1_crc32_en & TC1_SRG[24] # !WB1L61;
TC1_SRG[24] = DFFE(TC1_SRG[24]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25]
--operation mode is normal

TC1_SRG[25]_lut_out = YB1_crc32_en & TC1_SRG[24] # !YB1_crc32_en & TC1_SRG[25] # !WB1L61;
TC1_SRG[25] = DFFE(TC1_SRG[25]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26]
--operation mode is normal

TC1_SRG[26]_lut_out = YB1_crc32_en & TC1_i17 # !YB1_crc32_en & TC1_SRG[26] # !WB1L61;
TC1_SRG[26] = DFFE(TC1_SRG[26]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706
--operation mode is normal

YB1L9 = TC1_SRG[23] # TC1_SRG[24] # TC1_SRG[25] # TC1_SRG[26];


--TC1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19]
--operation mode is normal

TC1_SRG[19]_lut_out = YB1_crc32_en & TC1_SRG[18] # !YB1_crc32_en & TC1_SRG[19] # !WB1L61;
TC1_SRG[19] = DFFE(TC1_SRG[19]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20]
--operation mode is normal

TC1_SRG[20]_lut_out = YB1_crc32_en & TC1_SRG[19] # !YB1_crc32_en & TC1_SRG[20] # !WB1L61;
TC1_SRG[20] = DFFE(TC1_SRG[20]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21]
--operation mode is normal

TC1_SRG[21]_lut_out = YB1_crc32_en & TC1_SRG[20] # !YB1_crc32_en & TC1_SRG[21] # !WB1L61;
TC1_SRG[21] = DFFE(TC1_SRG[21]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22]
--operation mode is normal

TC1_SRG[22]_lut_out = YB1_crc32_en & TC1_i15 # !YB1_crc32_en & TC1_SRG[22] # !WB1L61;
TC1_SRG[22] = DFFE(TC1_SRG[22]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707
--operation mode is normal

YB1L01 = TC1_SRG[19] # TC1_SRG[20] # TC1_SRG[21] # TC1_SRG[22];


--TC1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15]
--operation mode is normal

TC1_SRG[15]_lut_out = YB1_crc32_en & TC1_SRG[14] # !YB1_crc32_en & TC1_SRG[15] # !WB1L61;
TC1_SRG[15] = DFFE(TC1_SRG[15]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16]
--operation mode is normal

TC1_SRG[16]_lut_out = YB1_crc32_en & TC1_i14 # !YB1_crc32_en & TC1_SRG[16] # !WB1L61;
TC1_SRG[16] = DFFE(TC1_SRG[16]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17]
--operation mode is normal

TC1_SRG[17]_lut_out = YB1_crc32_en & TC1_SRG[16] # !YB1_crc32_en & TC1_SRG[17] # !WB1L61;
TC1_SRG[17] = DFFE(TC1_SRG[17]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18]
--operation mode is normal

TC1_SRG[18]_lut_out = YB1_crc32_en & TC1_SRG[17] # !YB1_crc32_en & TC1_SRG[18] # !WB1L61;
TC1_SRG[18] = DFFE(TC1_SRG[18]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708
--operation mode is normal

YB1L11 = TC1_SRG[15] # TC1_SRG[16] # TC1_SRG[17] # TC1_SRG[18];


--YB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709
--operation mode is normal

YB1L21 = YB1L8 # YB1L9 # YB1L01 # YB1L11;


--TC1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11]
--operation mode is normal

TC1_SRG[11]_lut_out = YB1_crc32_en & TC1_i12 # !YB1_crc32_en & TC1_SRG[11] # !WB1L61;
TC1_SRG[11] = DFFE(TC1_SRG[11]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12]
--operation mode is normal

TC1_SRG[12]_lut_out = YB1_crc32_en & TC1_i13 # !YB1_crc32_en & TC1_SRG[12] # !WB1L61;
TC1_SRG[12] = DFFE(TC1_SRG[12]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13]
--operation mode is normal

TC1_SRG[13]_lut_out = YB1_crc32_en & TC1_SRG[12] # !YB1_crc32_en & TC1_SRG[13] # !WB1L61;
TC1_SRG[13] = DFFE(TC1_SRG[13]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14]
--operation mode is normal

TC1_SRG[14]_lut_out = YB1_crc32_en & TC1_SRG[13] # !YB1_crc32_en & TC1_SRG[14] # !WB1L61;
TC1_SRG[14] = DFFE(TC1_SRG[14]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710
--operation mode is normal

YB1L31 = TC1_SRG[11] # TC1_SRG[12] # TC1_SRG[13] # TC1_SRG[14];


--TC1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7]
--operation mode is normal

TC1_SRG[7]_lut_out = YB1_crc32_en & TC1_i9 # !YB1_crc32_en & TC1_SRG[7] # !WB1L61;
TC1_SRG[7] = DFFE(TC1_SRG[7]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8]
--operation mode is normal

TC1_SRG[8]_lut_out = YB1_crc32_en & TC1_i10 # !YB1_crc32_en & TC1_SRG[8] # !WB1L61;
TC1_SRG[8] = DFFE(TC1_SRG[8]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9]
--operation mode is normal

TC1_SRG[9]_lut_out = YB1_crc32_en & TC1_SRG[8] # !YB1_crc32_en & TC1_SRG[9] # !WB1L61;
TC1_SRG[9] = DFFE(TC1_SRG[9]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10]
--operation mode is normal

TC1_SRG[10]_lut_out = YB1_crc32_en & TC1_i11 # !YB1_crc32_en & TC1_SRG[10] # !WB1L61;
TC1_SRG[10] = DFFE(TC1_SRG[10]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711
--operation mode is normal

YB1L41 = TC1_SRG[7] # TC1_SRG[8] # TC1_SRG[9] # TC1_SRG[10];


--TC1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3]
--operation mode is normal

TC1_SRG[3]_lut_out = YB1_crc32_en & TC1_SRG[2] # !YB1_crc32_en & TC1_SRG[3] # !WB1L61;
TC1_SRG[3] = DFFE(TC1_SRG[3]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4]
--operation mode is normal

TC1_SRG[4]_lut_out = YB1_crc32_en & TC1_i7 # !YB1_crc32_en & TC1_SRG[4] # !WB1L61;
TC1_SRG[4] = DFFE(TC1_SRG[4]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5]
--operation mode is normal

TC1_SRG[5]_lut_out = YB1_crc32_en & TC1_i8 # !YB1_crc32_en & TC1_SRG[5] # !WB1L61;
TC1_SRG[5] = DFFE(TC1_SRG[5]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6]
--operation mode is normal

TC1_SRG[6]_lut_out = YB1_crc32_en & TC1_SRG[5] # !YB1_crc32_en & TC1_SRG[6] # !WB1L61;
TC1_SRG[6] = DFFE(TC1_SRG[6]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712
--operation mode is normal

YB1L51 = TC1_SRG[3] # TC1_SRG[4] # TC1_SRG[5] # TC1_SRG[6];


--TC1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31]
--operation mode is normal

TC1_SRG[31]_lut_out = YB1_crc32_en & TC1_SRG[30] # !YB1_crc32_en & TC1_SRG[31] # !WB1L61;
TC1_SRG[31] = DFFE(TC1_SRG[31]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0]
--operation mode is normal

TC1_SRG[0]_lut_out = YB1_crc32_en & TC1_i4 # !YB1_crc32_en & TC1_SRG[0] # !WB1L61;
TC1_SRG[0] = DFFE(TC1_SRG[0]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1]
--operation mode is normal

TC1_SRG[1]_lut_out = YB1_crc32_en & TC1_i5 # !YB1_crc32_en & TC1_SRG[1] # !WB1L61;
TC1_SRG[1] = DFFE(TC1_SRG[1]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2]
--operation mode is normal

TC1_SRG[2]_lut_out = YB1_crc32_en & TC1_i6 # !YB1_crc32_en & TC1_SRG[2] # !WB1L61;
TC1_SRG[2] = DFFE(TC1_SRG[2]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713
--operation mode is normal

YB1L61 = TC1_SRG[31] # TC1_SRG[0] # TC1_SRG[1] # TC1_SRG[2];


--YB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714
--operation mode is normal

YB1L71 = YB1L31 # YB1L41 # YB1L51 # YB1L61;


--WB1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT
--operation mode is normal

WB1_EOF_WAIT_lut_out = !DC1L92Q & (WB1L1 # WB1_EOF_WAIT & !DC1L11Q);
WB1_EOF_WAIT = DFFE(WB1_EOF_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43
--operation mode is normal

WB1L81 = YB1L21 # YB1L71 # !WB1_EOF_WAIT;


--B1L94Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L94Q_lut_out = B1L31 & (RE1_MASTERHADDR[18] # B1L94Q & !B1L61) # !B1L31 & B1L94Q & !B1L61;
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L05Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L05Q_lut_out = B1L31 & (RE1_MASTERHADDR[19] # B1L05Q & !B1L61) # !B1L31 & B1L05Q & !B1L61;
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L15Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L15Q_lut_out = B1L71 # B1L6 & (B1L81 # B1L91);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L25Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L25Q_lut_out = B1L02 # B1L25Q & (B1L75Q # !B1L61);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L831 is slaveregister:slaveregister_inst|command_2_local[26]~125
--operation mode is normal

Y1L831 = B1L15Q & B1L25Q & !B1L94Q;


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L53Q_lut_out = B1L31 & (RE1_MASTERHADDR[2] # B1L53Q & !B1L61) # !B1L31 & B1L53Q & !B1L61;
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L63Q_lut_out = B1L31 & (RE1_MASTERHADDR[3] # B1L63Q & !B1L61) # !B1L31 & B1L63Q & !B1L61;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L93Q_lut_out = B1L31 & (RE1_MASTERHADDR[6] # B1L93Q & !B1L61) # !B1L31 & B1L93Q & !B1L61;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~164
--operation mode is normal

Y1L3 = !B1L53Q & !B1L63Q & !B1L93Q;


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L83Q_lut_out = B1L31 & (RE1_MASTERHADDR[5] # B1L83Q & !B1L61) # !B1L31 & B1L83Q & !B1L61;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L73Q_lut_out = B1L31 & (RE1_MASTERHADDR[4] # B1L73Q & !B1L61) # !B1L31 & B1L73Q & !B1L61;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~165
--operation mode is normal

Y1L4 = B1L83Q & B1L73Q & (B1L94Q # B1L05Q);


--Y1L5 is slaveregister:slaveregister_inst|com_ctrl_local[0]~166
--operation mode is normal

Y1L5 = !B1L83Q & !B1L73Q & !B1L94Q & !B1L05Q;


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L04Q_lut_out = B1L31 & (RE1_MASTERHADDR[7] # B1L04Q & !B1L61) # !B1L31 & B1L04Q & !B1L61;
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L6 is slaveregister:slaveregister_inst|com_ctrl_local[0]~167
--operation mode is normal

Y1L6 = Y1L3 & (Y1L4 # Y1L5 & !B1L04Q);


--B1L64Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L64Q_lut_out = B1L31 & (RE1_MASTERHADDR[13] # B1L64Q & !B1L61) # !B1L31 & B1L64Q & !B1L61;
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L84Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L84Q_lut_out = B1L31 & (RE1_MASTERHADDR[15] # B1L84Q & !B1L61) # !B1L31 & B1L84Q & !B1L61;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L856 is slaveregister:slaveregister_inst|i~16114
--operation mode is normal

Y1L856 = !B1L64Q & !B1L84Q;


--B1L54Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L54Q_lut_out = B1L31 & (RE1_MASTERHADDR[12] # B1L54Q & !B1L61) # !B1L31 & B1L54Q & !B1L61;
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L74Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L74Q_lut_out = B1L31 & (RE1_MASTERHADDR[14] # B1L74Q & !B1L61) # !B1L31 & B1L74Q & !B1L61;
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L153 is slaveregister:slaveregister_inst|i1845~233
--operation mode is normal

Y1L153 = Y1L856 & B1L54Q & B1L05Q & !B1L74Q;


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L24Q_lut_out = B1L31 & (RE1_MASTERHADDR[9] # B1L24Q & !B1L61) # !B1L31 & B1L24Q & !B1L61;
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0
--operation mode is normal

B1L44Q_lut_out = B1L31 & (RE1_MASTERHADDR[11] # B1L44Q & !B1L61) # !B1L31 & B1L44Q & !B1L61;
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L253 is slaveregister:slaveregister_inst|i1845~234
--operation mode is normal

Y1L253 = !B1L24Q & !B1L44Q;


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L14Q_lut_out = B1L31 & (RE1_MASTERHADDR[8] # B1L14Q & !B1L61) # !B1L31 & B1L14Q & !B1L61;
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L34Q_lut_out = B1L31 & (RE1_MASTERHADDR[10] # B1L34Q & !B1L61) # !B1L31 & B1L34Q & !B1L61;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L353 is slaveregister:slaveregister_inst|i1845~235
--operation mode is normal

Y1L353 = B1L14Q & B1L34Q & !B1L74Q & !B1L05Q;


--Y1L453 is slaveregister:slaveregister_inst|i1845~236
--operation mode is normal

Y1L453 = Y1L856 & Y1L253 & Y1L353 & !B1L54Q;


--Y1L7 is slaveregister:slaveregister_inst|com_ctrl_local[0]~168
--operation mode is normal

Y1L7 = Y1L831 & Y1L6 & (Y1L153 # Y1L453);


--DC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg
--operation mode is normal

DC1L01Q_lut_out = DC1_rxcteq5 & (DC1L12Q # RC1L22Q & DC1L52Q);
DC1L01Q = DFFE(DC1L01Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1_DAT_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG
--operation mode is normal

WB1_DAT_MSG_lut_out = WB1L2 & (WB1_DAT_MSG # TB1L6 & WB1L3) # !WB1L2 & TB1L6 & WB1L3;
WB1_DAT_MSG = DFFE(WB1_DAT_MSG_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--WB1_BYTE0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0
--operation mode is normal

WB1_BYTE0_lut_out = !DC1L92Q & (WB1L5 # DC1L01Q & WB1L6);
WB1_BYTE0 = DFFE(WB1_BYTE0_lut_out, GLOBAL(LE1_outclock0), , , );


--LB1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0]
--operation mode is normal

LB1_inst45[0]_lut_out = HC1_dffs[0];
LB1_inst45[0] = DFFE(LB1_inst45[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--WB1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1
--operation mode is normal

WB1_MTYPE_LEN1_lut_out = !DC1L92Q & (DC1L01Q & WB1_LEN0 # !DC1L01Q & WB1_MTYPE_LEN1);
WB1_MTYPE_LEN1 = DFFE(WB1_MTYPE_LEN1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1
--operation mode is normal

WB1_BYTE1_lut_out = !DC1L92Q & (WB1_DPR_DAT_WR # WB1_BYTE1 & !DC1L01Q);
WB1_BYTE1 = DFFE(WB1_BYTE1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0
--operation mode is normal

WB1L11 = WB1_MTYPE_LEN1 # WB1_BYTE1;


--LB1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1]
--operation mode is normal

LB1_inst45[1]_lut_out = HC1_dffs[1];
LB1_inst45[1] = DFFE(LB1_inst45[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2]
--operation mode is normal

LB1_inst45[2]_lut_out = HC1_dffs[2];
LB1_inst45[2] = DFFE(LB1_inst45[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3]
--operation mode is normal

LB1_inst45[3]_lut_out = HC1_dffs[3];
LB1_inst45[3] = DFFE(LB1_inst45[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4]
--operation mode is normal

LB1_inst45[4]_lut_out = HC1_dffs[4];
LB1_inst45[4] = DFFE(LB1_inst45[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5]
--operation mode is normal

LB1_inst45[5]_lut_out = HC1_dffs[5];
LB1_inst45[5] = DFFE(LB1_inst45[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6]
--operation mode is normal

LB1_inst45[6]_lut_out = HC1_dffs[6];
LB1_inst45[6] = DFFE(LB1_inst45[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7]
--operation mode is normal

LB1_inst45[7]_lut_out = HC1_dffs[7];
LB1_inst45[7] = DFFE(LB1_inst45[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--HC1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

HC1_dffs[0]_lut_out = HC1_dffs[1];
HC1_dffs[0] = DFFE(HC1_dffs[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

HC1_dffs[1]_lut_out = HC1_dffs[2];
HC1_dffs[1] = DFFE(HC1_dffs[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

HC1_dffs[2]_lut_out = HC1_dffs[3];
HC1_dffs[2] = DFFE(HC1_dffs[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

HC1_dffs[3]_lut_out = HC1_dffs[4];
HC1_dffs[3] = DFFE(HC1_dffs[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

HC1_dffs[4]_lut_out = HC1_dffs[5];
HC1_dffs[4] = DFFE(HC1_dffs[4]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

HC1_dffs[5]_lut_out = HC1_dffs[6];
HC1_dffs[5] = DFFE(HC1_dffs[5]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

HC1_dffs[6]_lut_out = HC1_dffs[7];
HC1_dffs[6] = DFFE(HC1_dffs[6]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

HC1_dffs[7]_lut_out = DC1L91Q;
HC1_dffs[7] = DFFE(HC1_dffs[7]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--WB1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0
--operation mode is normal

WB1_PTYPE_SEQ0_lut_out = !DC1L92Q & (DC1L01Q & WB1_MTYPE_LEN1 # !DC1L01Q & WB1_PTYPE_SEQ0);
WB1_PTYPE_SEQ0 = DFFE(WB1_PTYPE_SEQ0_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2
--operation mode is normal

WB1_BYTE2_lut_out = !DC1L92Q & (DC1L01Q & WB1_BYTE1 # !DC1L01Q & WB1_BYTE2);
WB1_BYTE2 = DFFE(WB1_BYTE2_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0
--operation mode is normal

WB1L21 = WB1_PTYPE_SEQ0 # WB1_BYTE2;


--WB1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1
--operation mode is normal

WB1_DCMD_SEQ1_lut_out = !DC1L92Q & (DC1L01Q & WB1_PTYPE_SEQ0 # !DC1L01Q & WB1_DCMD_SEQ1);
WB1_DCMD_SEQ1 = DFFE(WB1_DCMD_SEQ1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3
--operation mode is normal

WB1_BYTE3_lut_out = !DC1L92Q & (DC1L01Q & WB1_BYTE2 # !DC1L01Q & WB1_BYTE3);
WB1_BYTE3 = DFFE(WB1_BYTE3_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0
--operation mode is normal

WB1L31 = WB1_DCMD_SEQ1 # WB1_BYTE3;


--LB1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0]
--operation mode is normal

LB1_inst40[0]_lut_out = JB8_q[0];
LB1_inst40[0] = DFFE(LB1_inst40[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--WB1_CRC_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR
--operation mode is normal

WB1_CRC_ERR_lut_out = WB1_DAT_MSG & (DC1L92Q # WB1L51 & DC1L11Q);
WB1_CRC_ERR = DFFE(WB1_CRC_ERR_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--LB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5
--operation mode is normal

LB1_inst5 = WB1_CRC_ERR # WB1_DPR_DAT_WR;


--LB1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1]
--operation mode is normal

LB1_inst40[1]_lut_out = JB8_q[1];
LB1_inst40[1] = DFFE(LB1_inst40[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2]
--operation mode is normal

LB1_inst40[2]_lut_out = JB8_q[2];
LB1_inst40[2] = DFFE(LB1_inst40[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3]
--operation mode is normal

LB1_inst40[3]_lut_out = JB8_q[3];
LB1_inst40[3] = DFFE(LB1_inst40[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4]
--operation mode is normal

LB1_inst40[4]_lut_out = JB8_q[4];
LB1_inst40[4] = DFFE(LB1_inst40[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5]
--operation mode is normal

LB1_inst40[5]_lut_out = JB8_q[5];
LB1_inst40[5] = DFFE(LB1_inst40[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6]
--operation mode is normal

LB1_inst40[6]_lut_out = JB8_q[6];
LB1_inst40[6] = DFFE(LB1_inst40[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7]
--operation mode is normal

LB1_inst40[7]_lut_out = JB8_q[7];
LB1_inst40[7] = DFFE(LB1_inst40[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8]
--operation mode is normal

LB1_inst40[8]_lut_out = JB8_q[8];
LB1_inst40[8] = DFFE(LB1_inst40[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9]
--operation mode is normal

LB1_inst40[9]_lut_out = JB8_q[9];
LB1_inst40[9] = DFFE(LB1_inst40[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10]
--operation mode is normal

LB1_inst40[10]_lut_out = JB8_q[10];
LB1_inst40[10] = DFFE(LB1_inst40[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11]
--operation mode is normal

LB1_inst40[11]_lut_out = JB8_q[11];
LB1_inst40[11] = DFFE(LB1_inst40[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12]
--operation mode is normal

LB1_inst40[12]_lut_out = JB8_q[12];
LB1_inst40[12] = DFFE(LB1_inst40[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--YD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg
--operation mode is normal

YD1L55Q_lut_out = YD1_BYT3 & DE1L9Q;
YD1L55Q = DFFE(YD1L55Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--B1L75Q is ahb_slave:ahb_slave_inst|slave_state~24
--operation mode is normal

B1L75Q_lut_out = !RE1_MASTERHWRITE & (B1L12 # B1L7 & B1L22);
B1L75Q = DFFE(B1L75Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~23
--operation mode is normal

B1L65Q_lut_out = !B1L1 & !B1L35Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~22
--operation mode is normal

B1L55Q_lut_out = B1L42 # RE1_MASTERHWRITE & (B1L5 # B1L52);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L8 is ahb_slave:ahb_slave_inst|i~8099
--operation mode is normal

B1L8 = B1L65Q # B1L55Q & (RE1_MASTERHWRITE # !RE1_MASTERHTRANS[1]);


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~21
--operation mode is normal

B1L45Q_lut_out = (B1L72 # B1L92 & B1L1 & RE1_MASTERHWRITE) & CASCADE(B1L23);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0
--operation mode is normal

B1L3 = RE1_MASTERHBURST[1] # RE1_MASTERHBURST[2] # !RE1_MASTERHBURST[0] # !RE1_MASTERHTRANS[1];


--B1L9 is ahb_slave:ahb_slave_inst|i~8100
--operation mode is normal

B1L9 = B1L8 # B1L45Q & (B1L3 # RE1_MASTERHWRITE);


--B1L01 is ahb_slave:ahb_slave_inst|i~8101
--operation mode is normal

B1L01 = B1L13 # !RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1];


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~20
--operation mode is normal

B1L35Q_lut_out = !B1L65Q & !B1L62 & (B1L7 # !B1L82);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L501Q is master_data_source:inst_master_data_source|wdata[0]~reg0
--operation mode is normal

R1L501Q_lut_out = R1L43 & !R1L101 & !R1L401;
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[1]~reg0
--operation mode is normal

R1L601Q_lut_out = R1L63 & !R1L101 & !R1L401;
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[2]~reg0
--operation mode is normal

R1L701Q_lut_out = R1L83 & !R1L101 & !R1L401;
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[3]~reg0
--operation mode is normal

R1L801Q_lut_out = R1L04 & !R1L101 & !R1L401;
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[4]~reg0
--operation mode is normal

R1L901Q_lut_out = R1L24 & !R1L101 & !R1L401;
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[5]~reg0
--operation mode is normal

R1L011Q_lut_out = R1L44 & !R1L101 & !R1L401;
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[6]~reg0
--operation mode is normal

R1L111Q_lut_out = R1L64 & !R1L101 & !R1L401;
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[7]~reg0
--operation mode is normal

R1L211Q_lut_out = R1L84 & !R1L101 & !R1L401;
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[8]~reg0
--operation mode is normal

R1L311Q_lut_out = R1L05 & !R1L101 & !R1L401;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[9]~reg0
--operation mode is normal

R1L411Q_lut_out = R1L25 & !R1L101 & !R1L401;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[10]~reg0
--operation mode is normal

R1L511Q_lut_out = R1L45 & !R1L101 & !R1L401;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[11]~reg0
--operation mode is normal

R1L611Q_lut_out = R1L65 & !R1L101 & !R1L401;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[12]~reg0
--operation mode is normal

R1L711Q_lut_out = R1L85 & !R1L101 & !R1L401;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[13]~reg0
--operation mode is normal

R1L811Q_lut_out = R1L06 & !R1L101 & !R1L401;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[14]~reg0
--operation mode is normal

R1L911Q_lut_out = R1L26 & !R1L101 & !R1L401;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[15]~reg0
--operation mode is normal

R1L021Q_lut_out = R1L46 & !R1L101 & !R1L401;
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[16]~reg0
--operation mode is normal

R1L121Q_lut_out = R1L66 & !R1L101 & !R1L401;
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[17]~reg0
--operation mode is normal

R1L221Q_lut_out = R1L86 & !R1L101 & !R1L401;
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[18]~reg0
--operation mode is normal

R1L321Q_lut_out = R1L07 & !R1L101 & !R1L401;
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[19]~reg0
--operation mode is normal

R1L421Q_lut_out = R1L27 & !R1L101 & !R1L401;
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[20]~reg0
--operation mode is normal

R1L521Q_lut_out = R1L47 & !R1L101 & !R1L401;
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[21]~reg0
--operation mode is normal

R1L621Q_lut_out = R1L67 & !R1L101 & !R1L401;
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[22]~reg0
--operation mode is normal

R1L721Q_lut_out = R1L87 & !R1L101 & !R1L401;
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[23]~reg0
--operation mode is normal

R1L821Q_lut_out = R1L08 & !R1L101 & !R1L401;
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[24]~reg0
--operation mode is normal

R1L921Q_lut_out = R1L28 & !R1L101 & !R1L401;
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[25]~reg0
--operation mode is normal

R1L031Q_lut_out = R1L48 & !R1L101 & !R1L401;
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[26]~reg0
--operation mode is normal

R1L131Q_lut_out = R1L68 & !R1L101 & !R1L401;
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[27]~reg0
--operation mode is normal

R1L231Q_lut_out = R1L88 & !R1L101 & !R1L401;
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[28]~reg0
--operation mode is normal

R1L331Q_lut_out = R1L09 & !R1L101 & !R1L401;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[29]~reg0
--operation mode is normal

R1L431Q_lut_out = R1L29 & !R1L101 & !R1L401;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[30]~reg0
--operation mode is normal

R1L531Q_lut_out = R1L49 & !R1L101 & !R1L401;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[31]~reg0
--operation mode is normal

R1L631Q_lut_out = R1L69 & !R1L101 & !R1L401;
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--Y1L903 is slaveregister:slaveregister_inst|i1766~260
--operation mode is normal

Y1L903 = !B1L24Q & !B1L44Q & !B1L94Q & !B1L05Q;

--Y1L213 is slaveregister:slaveregister_inst|i1766~265
--operation mode is normal

Y1L213 = !B1L24Q & !B1L44Q & !B1L94Q & !B1L05Q;


--Y1L003 is slaveregister:slaveregister_inst|i1765~366
--operation mode is normal

Y1L003 = B1L14Q & B1L34Q;

--Y1L703 is slaveregister:slaveregister_inst|i1765~379
--operation mode is normal

Y1L703 = B1L14Q & B1L34Q;


--Y1L931 is slaveregister:slaveregister_inst|command_2_local[26]~126
--operation mode is normal

Y1L931 = B1L73Q & !B1L83Q & !B1L93Q;


--Y1L103 is slaveregister:slaveregister_inst|i1765~367
--operation mode is normal

Y1L103 = B1L53Q & !B1L63Q;

--Y1L803 is slaveregister:slaveregister_inst|i1765~380
--operation mode is normal

Y1L803 = B1L53Q & !B1L63Q;


--Y1L773 is slaveregister:slaveregister_inst|i~4125
--operation mode is normal

Y1L773 = Y1L931 & Y1L103 & JB8_q[0] & !B1L04Q;


--MB1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0]
--operation mode is normal

MB1_inst16[0]_lut_out = JB71_q[0];
MB1_inst16[0] = DFFE(MB1_inst16[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L956 is slaveregister:slaveregister_inst|i~16115
--operation mode is normal

Y1L956 = !B1L83Q & !B1L93Q & !B1L73Q;


--Y1L473 is slaveregister:slaveregister_inst|i~5
--operation mode is normal

Y1L473 = B1L04Q # !B1L63Q # !B1L53Q # !Y1L956;


--Y1L066 is slaveregister:slaveregister_inst|i~16116
--operation mode is normal

Y1L066 = Y1L029 # Y1L773 # MB1_inst16[0] & !Y1L473;


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[0] # !Y1L263 & Y1_rx_dpr_radr_local[0]);
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--KB1_DOM_REBOOT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT
--operation mode is normal

KB1_DOM_REBOOT_lut_out = !NB1L81Q & (KB1_DOM_REBOOT # KB1_SND_DRBT & YD1L26Q);
KB1_DOM_REBOOT = DFFE(KB1_DOM_REBOOT_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L573 is slaveregister:slaveregister_inst|i~6
--operation mode is normal

Y1L573 = B1L04Q # B1L53Q # B1L63Q # !Y1L931;


--Y1L273 is slaveregister:slaveregister_inst|i~3
--operation mode is normal

Y1L273 = B1L04Q # B1L63Q # !B1L53Q # !Y1L956;


--Y1L166 is slaveregister:slaveregister_inst|i~16117
--operation mode is normal

Y1L166 = Y1_rx_dpr_radr_local[0] & (KB1_DOM_REBOOT & !Y1L273 # !Y1L573) # !Y1_rx_dpr_radr_local[0] & KB1_DOM_REBOOT & !Y1L273;


--Y1L041 is slaveregister:slaveregister_inst|command_2_local[26]~127
--operation mode is normal

Y1L041 = B1L63Q & !B1L53Q;

--Y1L341 is slaveregister:slaveregister_inst|command_2_local[26]~163
--operation mode is normal

Y1L341 = B1L63Q & !B1L53Q;


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[0] # !Y1L063 & Y1_tx_dpr_wadr_local[0]);
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L873 is slaveregister:slaveregister_inst|i~4128
--operation mode is normal

Y1L873 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[0] & !B1L04Q;


--Y1L843 is slaveregister:slaveregister_inst|i1781~413
--operation mode is normal

Y1L843 = Y1L003 & (Y1L066 # Y1L166 # Y1L873);


--PE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
PE1_q[0]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[0]_write_address, PE1_q[0]_read_address);


--Y1L943 is slaveregister:slaveregister_inst|i1781~414
--operation mode is normal

Y1L943 = Y1L903 & (Y1L843 # PE1_q[0] & !B1L34Q);


--Y1L266 is slaveregister:slaveregister_inst|i~16118
--operation mode is normal

Y1L266 = B1L54Q & !B1L74Q;


--Y1L173 is slaveregister:slaveregister_inst|i~0
--operation mode is normal

Y1L173 = B1L94Q # B1L05Q;


--HB4_q[0] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB4_q[0]_data_in = N1L41;
HB4_q[0]_write_enable = N1L03;
HB4_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[0]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[0] = MEMORY_SEGMENT(HB4_q[0]_data_in, HB4_q[0]_write_enable, HB4_q[0]_clock_0, HB4_q[0]_clock_1, , , , , VCC, HB4_q[0]_write_address, HB4_q[0]_read_address);


--Y1L053 is slaveregister:slaveregister_inst|i1781~415
--operation mode is normal

Y1L053 = Y1L266 & Y1L173 & B1L64Q & HB4_q[0];


--Y1L203 is slaveregister:slaveregister_inst|i1765~368
--operation mode is normal

Y1L203 = !B1L64Q & (B1L94Q # B1L05Q);


--HB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB1_q[0]_data_in = C1L01;
HB1_q[0]_write_enable = C1L62;
HB1_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[0]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[0] = MEMORY_SEGMENT(HB1_q[0]_data_in, HB1_q[0]_write_enable, HB1_q[0]_clock_0, HB1_q[0]_clock_1, , , , , VCC, HB1_q[0]_write_address, HB1_q[0]_read_address);


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0
--operation mode is normal

J1L33Q_lut_out = JB23_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L204 is slaveregister:slaveregister_inst|i~4919
--operation mode is normal

Y1L204 = J1L33Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

Y1_command_2_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L366 is slaveregister:slaveregister_inst|i~16119
--operation mode is normal

Y1L366 = B1L83Q & Y1_rx_dpr_radr_local[0] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[0];


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

Y1_command_3_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

Y1_command_1_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L466 is slaveregister:slaveregister_inst|i~16120
--operation mode is normal

Y1L466 = Y1_command_3_local[0] & (Y1_command_1_local[0] # B1L83Q) # !Y1_command_3_local[0] & Y1_command_1_local[0] & !B1L83Q;


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0
--operation mode is normal

J1L1Q_lut_out = JB23_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L566 is slaveregister:slaveregister_inst|i~16121
--operation mode is normal

Y1L566 = B1L93Q & J1L1Q & !B1L83Q # !B1L93Q & Y1L466;


--Y1L094 is slaveregister:slaveregister_inst|i~5372
--operation mode is normal

Y1L094 = B1L73Q & (B1L53Q # Y1L366) # !B1L73Q & !B1L53Q & Y1L566;


--Y1L666 is slaveregister:slaveregister_inst|i~16122
--operation mode is normal

Y1L666 = B1L83Q & (B1L93Q & JB8_q[0] # !B1L93Q & JB5_sload_path[0]);


--Y1L194 is slaveregister:slaveregister_inst|i~5373
--operation mode is normal

Y1L194 = Y1L094 & (Y1L666 # !B1L53Q) # !Y1L094 & Y1L204 & B1L53Q;


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0
--operation mode is normal

P1L28Q_lut_out = JB72_sload_path[0];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0
--operation mode is normal

J1L05Q_lut_out = JB23_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0
--operation mode is normal

P1L301Q_lut_out = JB82_sload_path[0];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L684 is slaveregister:slaveregister_inst|i~5368
--operation mode is normal

Y1L684 = B1L93Q & (B1L53Q # J1L05Q) # !B1L93Q & !B1L53Q & P1L301Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0
--operation mode is normal

J1L28Q_lut_out = JB23_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L784 is slaveregister:slaveregister_inst|i~5369
--operation mode is normal

Y1L784 = Y1L684 & (J1L28Q # !B1L53Q) # !Y1L684 & P1L28Q & B1L53Q;


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0
--operation mode is normal

Q1L101Q_lut_out = JB92_sload_path[0];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Q1L741Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0
--operation mode is normal

Q1L741Q_lut_out = JB03_sload_path[0];
Q1L741Q = DFFE(Q1L741Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L766 is slaveregister:slaveregister_inst|i~16123
--operation mode is normal

Y1L766 = Q1L101Q & (Q1L741Q # B1L53Q) # !Q1L101Q & Q1L741Q & !B1L53Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

Y1_command_4_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L866 is slaveregister:slaveregister_inst|i~16124
--operation mode is normal

Y1L866 = B1L93Q & Y1_command_4_local[0] & !B1L53Q # !B1L93Q & Y1L766;


--DB1L3Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB1L3Q_lut_out = !BB1L2Q & (DB1L9 # H1L21 & !DB1_enable_disc_sig);
DB1L3Q = DFFE(DB1L3Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

Y1_command_0_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L484 is slaveregister:slaveregister_inst|i~5366
--operation mode is normal

Y1L484 = B1L93Q & (B1L53Q # JB23_sload_path[0]) # !B1L93Q & !B1L53Q & Y1_command_0_local[0];


--Y1L584 is slaveregister:slaveregister_inst|i~5367
--operation mode is normal

Y1L584 = Y1L484 & (JB23_sload_path[32] # !B1L53Q) # !Y1L484 & DB1L3Q & B1L53Q;


--Y1L284 is slaveregister:slaveregister_inst|i~5364
--operation mode is normal

Y1L284 = B1L83Q & (B1L73Q # Y1L866) # !B1L83Q & !B1L73Q & Y1L584;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = B1L94Q & RE1_MASTERHWDATA[0] # !B1L94Q & (B1L05Q & RE1_MASTERHWDATA[0] # !B1L05Q & RE1_MASTERHWDATA[2]);
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L884 is slaveregister:slaveregister_inst|i~5370
--operation mode is normal

Y1L884 = B1L93Q & (B1L53Q # Y1_tx_dpr_wadr_local[0]) # !B1L93Q & !B1L53Q & Y1_com_ctrl_local[2];


--Y1L984 is slaveregister:slaveregister_inst|i~5371
--operation mode is normal

Y1L984 = Y1L884 & (MB1_inst16[0] # !B1L53Q) # !Y1L884 & KB1_DOM_REBOOT & B1L53Q;


--Y1L384 is slaveregister:slaveregister_inst|i~5365
--operation mode is normal

Y1L384 = Y1L284 & (Y1L984 # !B1L73Q) # !Y1L284 & Y1L784 & B1L73Q;


--Y1L966 is slaveregister:slaveregister_inst|i~16125
--operation mode is normal

Y1L966 = Y1L194 & (Y1L384 # B1L63Q) # !Y1L194 & Y1L384 & !B1L63Q;


--Y1L626 is slaveregister:slaveregister_inst|i~5508
--operation mode is normal

Y1L626 = B1L54Q & (B1L74Q # Y1L966) # !B1L54Q & !B1L74Q & PE1_q[0];


--HB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB2_q[0]_data_in = C2L01;
HB2_q[0]_write_enable = C2L62;
HB2_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[0]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[0] = MEMORY_SEGMENT(HB2_q[0]_data_in, HB2_q[0]_write_enable, HB2_q[0]_clock_0, HB2_q[0]_clock_1, , , , , VCC, HB2_q[0]_write_address, HB2_q[0]_read_address);


--Y1L726 is slaveregister:slaveregister_inst|i~5509
--operation mode is normal

Y1L726 = Y1L626 & (HB2_q[0] # !B1L74Q) # !Y1L626 & HB1_q[0] & B1L74Q;


--MB1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1]
--operation mode is normal

MB1_inst16[1]_lut_out = JB71_q[1];
MB1_inst16[1] = DFFE(MB1_inst16[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L076 is slaveregister:slaveregister_inst|i~16126
--operation mode is normal

Y1L076 = B1L53Q & B1L63Q;


--Y1L973 is slaveregister:slaveregister_inst|i~4134
--operation mode is normal

Y1L973 = Y1L956 & MB1_inst16[1] & Y1L076 & !B1L04Q;


--YD1L26Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg
--operation mode is normal

YD1L26Q_lut_out = YD1_EOF_WAIT & !DE1L7Q;
YD1L26Q = DFFE(YD1L26Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--MB1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34
--operation mode is normal

MB1L62 = YD1L26Q & (PC6L81 # JB02_pre_out[15] # JB02_pre_out[14]);


--KB1_SND_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT
--operation mode is normal

KB1_SND_DAT_lut_out = PC6L1 & (KB1L8 # KB1_SND_DAT & !KB1L1) # !PC6L1 & KB1_SND_DAT & !KB1L1;
KB1_SND_DAT = DFFE(KB1_SND_DAT_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L176 is slaveregister:slaveregister_inst|i~16127
--operation mode is normal

Y1L176 = Y1L973 # MB1L62 & KB1_SND_DAT & !Y1L273;


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1]
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[1] # !Y1L263 & Y1_rx_dpr_radr_local[1]);
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L673 is slaveregister:slaveregister_inst|i~7
--operation mode is normal

Y1L673 = B1L04Q # B1L63Q # !B1L53Q # !Y1L931;


--Y1L276 is slaveregister:slaveregister_inst|i~16128
--operation mode is normal

Y1L276 = Y1_rx_dpr_radr_local[1] & (JB8_q[1] & !Y1L673 # !Y1L573) # !Y1_rx_dpr_radr_local[1] & JB8_q[1] & !Y1L673;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1]
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[1] # !Y1L063 & Y1_tx_dpr_wadr_local[1]);
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L083 is slaveregister:slaveregister_inst|i~4135
--operation mode is normal

Y1L083 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[1] & !B1L04Q;


--Y1L543 is slaveregister:slaveregister_inst|i1780~405
--operation mode is normal

Y1L543 = Y1L003 & (Y1L176 # Y1L276 # Y1L083);


--PE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
PE1_q[1]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[1]_write_address, PE1_q[1]_read_address);


--Y1L643 is slaveregister:slaveregister_inst|i1780~406
--operation mode is normal

Y1L643 = Y1L903 & (Y1L543 # PE1_q[1] & !B1L34Q);


--HB4_q[1] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB4_q[1]_data_in = N1L31;
HB4_q[1]_write_enable = N1L03;
HB4_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[1]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[1] = MEMORY_SEGMENT(HB4_q[1]_data_in, HB4_q[1]_write_enable, HB4_q[1]_clock_0, HB4_q[1]_clock_1, , , , , VCC, HB4_q[1]_write_address, HB4_q[1]_read_address);


--Y1L743 is slaveregister:slaveregister_inst|i1780~407
--operation mode is normal

Y1L743 = Y1L266 & Y1L173 & B1L64Q & HB4_q[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0
--operation mode is normal

J1L43Q_lut_out = JB23_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L304 is slaveregister:slaveregister_inst|i~4922
--operation mode is normal

Y1L304 = J1L43Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

Y1_command_2_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L376 is slaveregister:slaveregister_inst|i~16129
--operation mode is normal

Y1L376 = B1L83Q & Y1_rx_dpr_radr_local[1] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[1];


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

Y1_command_3_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

Y1_command_1_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L476 is slaveregister:slaveregister_inst|i~16130
--operation mode is normal

Y1L476 = Y1_command_3_local[1] & (Y1_command_1_local[1] # B1L83Q) # !Y1_command_3_local[1] & Y1_command_1_local[1] & !B1L83Q;


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0
--operation mode is normal

J1L2Q_lut_out = JB23_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L576 is slaveregister:slaveregister_inst|i~16131
--operation mode is normal

Y1L576 = B1L93Q & J1L2Q & !B1L83Q # !B1L93Q & Y1L476;


--Y1L005 is slaveregister:slaveregister_inst|i~5382
--operation mode is normal

Y1L005 = B1L73Q & (B1L53Q # Y1L376) # !B1L73Q & !B1L53Q & Y1L576;


--Y1L676 is slaveregister:slaveregister_inst|i~16132
--operation mode is normal

Y1L676 = B1L83Q & (B1L93Q & JB8_q[1] # !B1L93Q & JB5_sload_path[1]);


--Y1L105 is slaveregister:slaveregister_inst|i~5383
--operation mode is normal

Y1L105 = Y1L005 & (Y1L676 # !B1L53Q) # !Y1L005 & Y1L304 & B1L53Q;


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0
--operation mode is normal

Q1L201Q_lut_out = JB92_sload_path[1];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L776 is slaveregister:slaveregister_inst|i~16133
--operation mode is normal

Y1L776 = B1L93Q & JB23_sload_path[33] & !B1L83Q # !B1L93Q & Q1L201Q & B1L83Q;


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0
--operation mode is normal

J1L15Q_lut_out = JB23_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0
--operation mode is normal

P1L401Q_lut_out = JB82_sload_path[1];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L694 is slaveregister:slaveregister_inst|i~5378
--operation mode is normal

Y1L694 = B1L93Q & (B1L83Q # J1L15Q) # !B1L93Q & !B1L83Q & P1L401Q;


--Y1L794 is slaveregister:slaveregister_inst|i~5379
--operation mode is normal

Y1L794 = Y1L694 & (Y1_tx_dpr_wadr_local[1] # !B1L83Q) # !Y1L694 & Y1_com_ctrl_local[1] & B1L83Q;


--Q1L841Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0
--operation mode is normal

Q1L841Q_lut_out = JB03_sload_path[1];
Q1L841Q = DFFE(Q1L841Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

Y1_command_0_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L494 is slaveregister:slaveregister_inst|i~5376
--operation mode is normal

Y1L494 = B1L93Q & (B1L83Q # JB23_sload_path[1]) # !B1L93Q & !B1L83Q & Y1_command_0_local[1];


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

Y1_command_4_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L594 is slaveregister:slaveregister_inst|i~5377
--operation mode is normal

Y1L594 = Y1L494 & (Y1_command_4_local[1] # !B1L83Q) # !Y1L494 & Q1L841Q & B1L83Q;


--Y1L294 is slaveregister:slaveregister_inst|i~5374
--operation mode is normal

Y1L294 = B1L73Q & (B1L53Q # Y1L794) # !B1L73Q & !B1L53Q & Y1L594;


--PC6L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

PC6L1 = PC6L81 # JB02_pre_out[15] # JB02_pre_out[14];


--MB1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50
--operation mode is normal

MB1_inst50 = PC6L1 & YD1L26Q & KB1_SND_DAT;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0
--operation mode is normal

J1L38Q_lut_out = JB23_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0
--operation mode is normal

P1L38Q_lut_out = JB72_sload_path[1];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L894 is slaveregister:slaveregister_inst|i~5380
--operation mode is normal

Y1L894 = B1L93Q & (B1L83Q # J1L38Q) # !B1L93Q & !B1L83Q & P1L38Q;


--Y1L994 is slaveregister:slaveregister_inst|i~5381
--operation mode is normal

Y1L994 = Y1L894 & (MB1_inst16[1] # !B1L83Q) # !Y1L894 & MB1_inst50 & B1L83Q;


--Y1L394 is slaveregister:slaveregister_inst|i~5375
--operation mode is normal

Y1L394 = Y1L294 & (Y1L994 # !B1L53Q) # !Y1L294 & Y1L776 & B1L53Q;


--Y1L876 is slaveregister:slaveregister_inst|i~16134
--operation mode is normal

Y1L876 = Y1L105 & (Y1L394 # B1L63Q) # !Y1L105 & Y1L394 & !B1L63Q;


--HB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB1_q[1]_data_in = C1L9;
HB1_q[1]_write_enable = C1L62;
HB1_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[1]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[1] = MEMORY_SEGMENT(HB1_q[1]_data_in, HB1_q[1]_write_enable, HB1_q[1]_clock_0, HB1_q[1]_clock_1, , , , , VCC, HB1_q[1]_write_address, HB1_q[1]_read_address);


--Y1L826 is slaveregister:slaveregister_inst|i~5510
--operation mode is normal

Y1L826 = B1L74Q & (B1L54Q # HB1_q[1]) # !B1L74Q & !B1L54Q & PE1_q[1];


--HB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB2_q[1]_data_in = C2L9;
HB2_q[1]_write_enable = C2L62;
HB2_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[1]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[1] = MEMORY_SEGMENT(HB2_q[1]_data_in, HB2_q[1]_write_enable, HB2_q[1]_clock_0, HB2_q[1]_clock_1, , , , , VCC, HB2_q[1]_write_address, HB2_q[1]_read_address);


--Y1L926 is slaveregister:slaveregister_inst|i~5511
--operation mode is normal

Y1L926 = Y1L826 & (HB2_q[1] # !B1L54Q) # !Y1L826 & Y1L876 & B1L54Q;


--PE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
PE1_q[2]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[2]_write_address, PE1_q[2]_read_address);


--Y1L243 is slaveregister:slaveregister_inst|i1779~241
--operation mode is normal

Y1L243 = PE1_q[2] & !B1L34Q;


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2]
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[2] # !Y1L063 & Y1_tx_dpr_wadr_local[2]);
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L583 is slaveregister:slaveregister_inst|i~4141
--operation mode is normal

Y1L583 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[2] & !B1L04Q;


--Y1L976 is slaveregister:slaveregister_inst|i~16135
--operation mode is normal

Y1L976 = !B1L53Q & !B1L63Q;


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2]
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[2] # !Y1L263 & Y1_rx_dpr_radr_local[2]);
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L383 is slaveregister:slaveregister_inst|i~4139
--operation mode is normal

Y1L383 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[2] & !B1L04Q;


--MB1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2]
--operation mode is normal

MB1_inst16[2]_lut_out = JB71_q[2];
MB1_inst16[2] = DFFE(MB1_inst16[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L483 is slaveregister:slaveregister_inst|i~4140
--operation mode is normal

Y1L483 = Y1L956 & MB1_inst16[2] & Y1L076 & !B1L04Q;


--Y1L283 is slaveregister:slaveregister_inst|i~4138
--operation mode is normal

Y1L283 = Y1L931 & Y1L103 & JB8_q[2] & !B1L04Q;


--Y1L086 is slaveregister:slaveregister_inst|i~16136
--operation mode is normal

Y1L086 = Y1L583 # Y1L383 # Y1L483 # Y1L283;


--XD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344
--operation mode is normal

XD1L78 = XD1L43 # XD1L63 # XD1L83 # XD1L04;


--XD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345
--operation mode is normal

XD1L88 = XD1L44 # XD1L64;


--XD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~346
--operation mode is normal

XD1L98 = XD1L84 & (XD1L78 # XD1L24 # XD1L88);


--XD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~347
--operation mode is normal

XD1L09 = XD1L05 # XD1L25 # XD1L45 # XD1L65;


--XD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14]
--operation mode is normal

XD1_tx_dpr_waddr[14]_lut_out = Y1_tx_dpr_wadr_local[14];
XD1_tx_dpr_waddr[14] = DFFE(XD1_tx_dpr_waddr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15]
--operation mode is normal

XD1_tx_dpr_waddr[15]_lut_out = Y1_tx_dpr_wadr_local[15];
XD1_tx_dpr_waddr[15] = DFFE(XD1_tx_dpr_waddr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~152
--operation mode is normal

XD1L2 = JB71_q[15] & (JB71_q[14] & !XD1_tx_dpr_waddr[14] # !XD1_tx_dpr_waddr[15]) # !JB71_q[15] & JB71_q[14] & !XD1_tx_dpr_waddr[14] & !XD1_tx_dpr_waddr[15];


--XD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~153
--operation mode is normal

XD1L3 = XD1_tx_dpr_waddr[15] & JB71_q[15] & (XD1_tx_dpr_waddr[14] $ !JB71_q[14]) # !XD1_tx_dpr_waddr[15] & !JB71_q[15] & (XD1_tx_dpr_waddr[14] $ !JB71_q[14]);


--XD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13]
--operation mode is normal

XD1_tx_dpr_waddr[13]_lut_out = Y1_tx_dpr_wadr_local[13];
XD1_tx_dpr_waddr[13] = DFFE(XD1_tx_dpr_waddr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~9
--operation mode is normal

XD1L1 = XD1L2 # XD1L3 & JB71_q[13] & !XD1_tx_dpr_waddr[13];

--XD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~155
--operation mode is normal

XD1L4 = XD1L2 # XD1L3 & JB71_q[13] & !XD1_tx_dpr_waddr[13];


--XD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~348
--operation mode is normal

XD1L19 = !XD1L1 & (XD1L85 # XD1L98 # XD1L09);


--Y1L183 is slaveregister:slaveregister_inst|i~4137
--operation mode is normal

Y1L183 = Y1L086 # !Y1L273 & (XD1L59 # XD1L19);


--Y1L343 is slaveregister:slaveregister_inst|i1779~242
--operation mode is normal

Y1L343 = Y1L903 & (Y1L243 # Y1L003 & Y1L183);


--HB4_q[2] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB4_q[2]_data_in = N1L21;
HB4_q[2]_write_enable = N1L03;
HB4_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[2]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[2] = MEMORY_SEGMENT(HB4_q[2]_data_in, HB4_q[2]_write_enable, HB4_q[2]_clock_0, HB4_q[2]_clock_1, , , , , VCC, HB4_q[2]_write_address, HB4_q[2]_read_address);


--Y1L443 is slaveregister:slaveregister_inst|i1779~243
--operation mode is normal

Y1L443 = Y1L266 & Y1L173 & B1L64Q & HB4_q[2];


--HB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB1_q[2]_data_in = C1L8;
HB1_q[2]_write_enable = C1L62;
HB1_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[2]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[2] = MEMORY_SEGMENT(HB1_q[2]_data_in, HB1_q[2]_write_enable, HB1_q[2]_clock_0, HB1_q[2]_clock_1, , , , , VCC, HB1_q[2]_write_address, HB1_q[2]_read_address);


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0
--operation mode is normal

J1L53Q_lut_out = JB23_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L404 is slaveregister:slaveregister_inst|i~4925
--operation mode is normal

Y1L404 = J1L53Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

Y1_command_2_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L186 is slaveregister:slaveregister_inst|i~16137
--operation mode is normal

Y1L186 = B1L83Q & Y1_rx_dpr_radr_local[2] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[2];


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

Y1_command_3_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

Y1_command_1_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L286 is slaveregister:slaveregister_inst|i~16138
--operation mode is normal

Y1L286 = Y1_command_3_local[2] & (Y1_command_1_local[2] # B1L83Q) # !Y1_command_3_local[2] & Y1_command_1_local[2] & !B1L83Q;


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0
--operation mode is normal

J1L3Q_lut_out = JB23_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L386 is slaveregister:slaveregister_inst|i~16139
--operation mode is normal

Y1L386 = B1L93Q & J1L3Q & !B1L83Q # !B1L93Q & Y1L286;


--Y1L015 is slaveregister:slaveregister_inst|i~5392
--operation mode is normal

Y1L015 = B1L73Q & (B1L53Q # Y1L186) # !B1L73Q & !B1L53Q & Y1L386;


--Y1L486 is slaveregister:slaveregister_inst|i~16140
--operation mode is normal

Y1L486 = B1L83Q & (B1L93Q & JB8_q[2] # !B1L93Q & JB5_sload_path[2]);


--Y1L115 is slaveregister:slaveregister_inst|i~5393
--operation mode is normal

Y1L115 = Y1L015 & (Y1L486 # !B1L53Q) # !Y1L015 & Y1L404 & B1L53Q;


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0
--operation mode is normal

Q1L301Q_lut_out = JB92_sload_path[2];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L586 is slaveregister:slaveregister_inst|i~16141
--operation mode is normal

Y1L586 = B1L93Q & JB23_sload_path[34] & !B1L83Q # !B1L93Q & Q1L301Q & B1L83Q;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0
--operation mode is normal

J1L25Q_lut_out = JB23_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0
--operation mode is normal

P1L501Q_lut_out = JB82_sload_path[2];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L605 is slaveregister:slaveregister_inst|i~5388
--operation mode is normal

Y1L605 = B1L93Q & (B1L83Q # J1L25Q) # !B1L93Q & !B1L83Q & P1L501Q;


--Y1L705 is slaveregister:slaveregister_inst|i~5389
--operation mode is normal

Y1L705 = Y1L605 & (Y1_tx_dpr_wadr_local[2] # !B1L83Q) # !Y1L605 & Y1_com_ctrl_local[0] & B1L83Q;


--Q1L941Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0
--operation mode is normal

Q1L941Q_lut_out = JB03_sload_path[2];
Q1L941Q = DFFE(Q1L941Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

Y1_command_0_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L405 is slaveregister:slaveregister_inst|i~5386
--operation mode is normal

Y1L405 = B1L93Q & (B1L83Q # JB23_sload_path[2]) # !B1L93Q & !B1L83Q & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

Y1_command_4_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L505 is slaveregister:slaveregister_inst|i~5387
--operation mode is normal

Y1L505 = Y1L405 & (Y1_command_4_local[2] # !B1L83Q) # !Y1L405 & Q1L941Q & B1L83Q;


--Y1L205 is slaveregister:slaveregister_inst|i~5384
--operation mode is normal

Y1L205 = B1L73Q & (B1L53Q # Y1L705) # !B1L73Q & !B1L53Q & Y1L505;


--XD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~349
--operation mode is normal

XD1L29 = XD1L05 # XD1L25;


--XD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~350
--operation mode is normal

XD1L39 = XD1L98 # XD1L29 # XD1L45 # XD1L65;


--XD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~351
--operation mode is normal

XD1L49 = XD1L59 # !XD1L1 & (XD1L85 # XD1L39);


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0
--operation mode is normal

J1L48Q_lut_out = JB23_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0
--operation mode is normal

P1L48Q_lut_out = JB72_sload_path[2];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L805 is slaveregister:slaveregister_inst|i~5390
--operation mode is normal

Y1L805 = B1L93Q & (B1L83Q # J1L48Q) # !B1L93Q & !B1L83Q & P1L48Q;


--Y1L905 is slaveregister:slaveregister_inst|i~5391
--operation mode is normal

Y1L905 = Y1L805 & (MB1_inst16[2] # !B1L83Q) # !Y1L805 & XD1L49 & B1L83Q;


--Y1L305 is slaveregister:slaveregister_inst|i~5385
--operation mode is normal

Y1L305 = Y1L205 & (Y1L905 # !B1L53Q) # !Y1L205 & Y1L586 & B1L53Q;


--Y1L686 is slaveregister:slaveregister_inst|i~16142
--operation mode is normal

Y1L686 = Y1L115 & (Y1L305 # B1L63Q) # !Y1L115 & Y1L305 & !B1L63Q;


--Y1L036 is slaveregister:slaveregister_inst|i~5512
--operation mode is normal

Y1L036 = B1L54Q & (B1L74Q # Y1L686) # !B1L54Q & !B1L74Q & PE1_q[2];


--HB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB2_q[2]_data_in = C2L8;
HB2_q[2]_write_enable = C2L62;
HB2_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[2]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[2] = MEMORY_SEGMENT(HB2_q[2]_data_in, HB2_q[2]_write_enable, HB2_q[2]_clock_0, HB2_q[2]_clock_1, , , , , VCC, HB2_q[2]_write_address, HB2_q[2]_read_address);


--Y1L136 is slaveregister:slaveregister_inst|i~5513
--operation mode is normal

Y1L136 = Y1L036 & (HB2_q[2] # !B1L74Q) # !Y1L036 & HB1_q[2] & B1L74Q;


--MB1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3]
--operation mode is normal

MB1_inst16[3]_lut_out = JB71_q[3];
MB1_inst16[3] = DFFE(MB1_inst16[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--PC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

PC1L1 = JB7_pre_out[14] # JB7_pre_out[15] # PC1_or_node[0][6];


--Y1L786 is slaveregister:slaveregister_inst|i~16143
--operation mode is normal

Y1L786 = MB1_inst16[3] & (PC1L1 & !Y1L273 # !Y1L473) # !MB1_inst16[3] & PC1L1 & !Y1L273;


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3]
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[3] # !Y1L263 & Y1_rx_dpr_radr_local[3]);
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L886 is slaveregister:slaveregister_inst|i~16144
--operation mode is normal

Y1L886 = Y1_rx_dpr_radr_local[3] & (JB8_q[3] & !Y1L673 # !Y1L573) # !Y1_rx_dpr_radr_local[3] & JB8_q[3] & !Y1L673;


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3]
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[3] # !Y1L063 & Y1_tx_dpr_wadr_local[3]);
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L683 is slaveregister:slaveregister_inst|i~4147
--operation mode is normal

Y1L683 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[3] & !B1L04Q;


--Y1L933 is slaveregister:slaveregister_inst|i1778~405
--operation mode is normal

Y1L933 = Y1L003 & (Y1L786 # Y1L886 # Y1L683);


--PE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
PE1_q[3]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[3]_write_address, PE1_q[3]_read_address);


--Y1L043 is slaveregister:slaveregister_inst|i1778~406
--operation mode is normal

Y1L043 = Y1L903 & (Y1L933 # PE1_q[3] & !B1L34Q);


--HB4_q[3] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB4_q[3]_data_in = N1L11;
HB4_q[3]_write_enable = N1L03;
HB4_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[3]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[3] = MEMORY_SEGMENT(HB4_q[3]_data_in, HB4_q[3]_write_enable, HB4_q[3]_clock_0, HB4_q[3]_clock_1, , , , , VCC, HB4_q[3]_write_address, HB4_q[3]_read_address);


--Y1L143 is slaveregister:slaveregister_inst|i1778~407
--operation mode is normal

Y1L143 = Y1L266 & Y1L173 & B1L64Q & HB4_q[3];


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0
--operation mode is normal

J1L63Q_lut_out = JB23_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L504 is slaveregister:slaveregister_inst|i~4928
--operation mode is normal

Y1L504 = J1L63Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

Y1_command_2_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L986 is slaveregister:slaveregister_inst|i~16145
--operation mode is normal

Y1L986 = B1L83Q & Y1_rx_dpr_radr_local[3] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[3];


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

Y1_command_3_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

Y1_command_1_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L096 is slaveregister:slaveregister_inst|i~16146
--operation mode is normal

Y1L096 = Y1_command_3_local[3] & (Y1_command_1_local[3] # B1L83Q) # !Y1_command_3_local[3] & Y1_command_1_local[3] & !B1L83Q;


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0
--operation mode is normal

J1L4Q_lut_out = JB23_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L196 is slaveregister:slaveregister_inst|i~16147
--operation mode is normal

Y1L196 = B1L93Q & J1L4Q & !B1L83Q # !B1L93Q & Y1L096;


--Y1L025 is slaveregister:slaveregister_inst|i~5402
--operation mode is normal

Y1L025 = B1L73Q & (B1L53Q # Y1L986) # !B1L73Q & !B1L53Q & Y1L196;


--Y1L296 is slaveregister:slaveregister_inst|i~16148
--operation mode is normal

Y1L296 = B1L83Q & (B1L93Q & JB8_q[3] # !B1L93Q & JB5_sload_path[3]);


--Y1L125 is slaveregister:slaveregister_inst|i~5403
--operation mode is normal

Y1L125 = Y1L025 & (Y1L296 # !B1L53Q) # !Y1L025 & Y1L504 & B1L53Q;


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0
--operation mode is normal

Q1L401Q_lut_out = JB92_sload_path[3];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L396 is slaveregister:slaveregister_inst|i~16149
--operation mode is normal

Y1L396 = B1L93Q & JB23_sload_path[35] & !B1L83Q # !B1L93Q & Q1L401Q & B1L83Q;


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0
--operation mode is normal

J1L35Q_lut_out = JB23_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0
--operation mode is normal

P1L601Q_lut_out = JB82_sload_path[3];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L615 is slaveregister:slaveregister_inst|i~5398
--operation mode is normal

Y1L615 = B1L93Q & (B1L83Q # J1L35Q) # !B1L93Q & !B1L83Q & P1L601Q;


--Y1L715 is slaveregister:slaveregister_inst|i~5399
--operation mode is normal

Y1L715 = Y1L615 & (Y1_tx_dpr_wadr_local[3] # !B1L83Q) # !Y1L615 & Y1_com_ctrl_local[3] & B1L83Q;


--Q1L051Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0
--operation mode is normal

Q1L051Q_lut_out = JB03_sload_path[3];
Q1L051Q = DFFE(Q1L051Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

Y1_command_0_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L415 is slaveregister:slaveregister_inst|i~5396
--operation mode is normal

Y1L415 = B1L93Q & (B1L83Q # JB23_sload_path[3]) # !B1L93Q & !B1L83Q & Y1_command_0_local[3];


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

Y1_command_4_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L515 is slaveregister:slaveregister_inst|i~5397
--operation mode is normal

Y1L515 = Y1L415 & (Y1_command_4_local[3] # !B1L83Q) # !Y1L415 & Q1L051Q & B1L83Q;


--Y1L215 is slaveregister:slaveregister_inst|i~5394
--operation mode is normal

Y1L215 = B1L73Q & (B1L53Q # Y1L715) # !B1L73Q & !B1L53Q & Y1L515;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0
--operation mode is normal

J1L58Q_lut_out = JB23_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0
--operation mode is normal

P1L58Q_lut_out = JB72_sload_path[3];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L815 is slaveregister:slaveregister_inst|i~5400
--operation mode is normal

Y1L815 = B1L93Q & (B1L83Q # J1L58Q) # !B1L93Q & !B1L83Q & P1L58Q;


--Y1L915 is slaveregister:slaveregister_inst|i~5401
--operation mode is normal

Y1L915 = Y1L815 & (MB1_inst16[3] # !B1L83Q) # !Y1L815 & PC1L1 & B1L83Q;


--Y1L315 is slaveregister:slaveregister_inst|i~5395
--operation mode is normal

Y1L315 = Y1L215 & (Y1L915 # !B1L53Q) # !Y1L215 & Y1L396 & B1L53Q;


--Y1L496 is slaveregister:slaveregister_inst|i~16150
--operation mode is normal

Y1L496 = Y1L125 & (Y1L315 # B1L63Q) # !Y1L125 & Y1L315 & !B1L63Q;


--HB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB1_q[3]_data_in = C1L7;
HB1_q[3]_write_enable = C1L62;
HB1_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[3]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[3] = MEMORY_SEGMENT(HB1_q[3]_data_in, HB1_q[3]_write_enable, HB1_q[3]_clock_0, HB1_q[3]_clock_1, , , , , VCC, HB1_q[3]_write_address, HB1_q[3]_read_address);


--Y1L236 is slaveregister:slaveregister_inst|i~5514
--operation mode is normal

Y1L236 = B1L74Q & (B1L54Q # HB1_q[3]) # !B1L74Q & !B1L54Q & PE1_q[3];


--HB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB2_q[3]_data_in = C2L7;
HB2_q[3]_write_enable = C2L62;
HB2_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[3]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[3] = MEMORY_SEGMENT(HB2_q[3]_data_in, HB2_q[3]_write_enable, HB2_q[3]_clock_0, HB2_q[3]_clock_1, , , , , VCC, HB2_q[3]_write_address, HB2_q[3]_read_address);


--Y1L336 is slaveregister:slaveregister_inst|i~5515
--operation mode is normal

Y1L336 = Y1L236 & (HB2_q[3] # !B1L54Q) # !Y1L236 & Y1L496 & B1L54Q;


--PE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
PE1_q[4]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[4]_write_address, PE1_q[4]_read_address);


--Y1L533 is slaveregister:slaveregister_inst|i1777~429
--operation mode is normal

Y1L533 = PE1_q[4] & !B1L34Q;


--Y1L193 is slaveregister:slaveregister_inst|i~4154
--operation mode is normal

Y1L193 = Y1L956 & TB1L8Q & Y1L103 & !B1L04Q;


--MB1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4]
--operation mode is normal

MB1_inst16[4]_lut_out = JB71_q[4];
MB1_inst16[4] = DFFE(MB1_inst16[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L983 is slaveregister:slaveregister_inst|i~4152
--operation mode is normal

Y1L983 = Y1L956 & MB1_inst16[4] & Y1L076 & !B1L04Q;


--Y1L783 is slaveregister:slaveregister_inst|i~4150
--operation mode is normal

Y1L783 = Y1L931 & Y1L103 & JB8_q[4] & !B1L04Q;


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4]
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[4] # !Y1L263 & Y1_rx_dpr_radr_local[4]);
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L883 is slaveregister:slaveregister_inst|i~4151
--operation mode is normal

Y1L883 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[4] & !B1L04Q;


--Y1L596 is slaveregister:slaveregister_inst|i~16151
--operation mode is normal

Y1L596 = Y1L193 # Y1L983 # Y1L783 # Y1L883;


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4]
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[4] # !Y1L063 & Y1_tx_dpr_wadr_local[4]);
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L093 is slaveregister:slaveregister_inst|i~4153
--operation mode is normal

Y1L093 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[4] & !B1L04Q;


--Y1L633 is slaveregister:slaveregister_inst|i1777~430
--operation mode is normal

Y1L633 = Y1L533 # Y1L003 & (Y1L596 # Y1L093);


--Y1L733 is slaveregister:slaveregister_inst|i1777~431
--operation mode is normal

Y1L733 = Y1L253 & Y1L633 & !B1L94Q & !B1L05Q;


--HB4_q[4] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB4_q[4]_data_in = N1L01;
HB4_q[4]_write_enable = N1L03;
HB4_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[4]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[4] = MEMORY_SEGMENT(HB4_q[4]_data_in, HB4_q[4]_write_enable, HB4_q[4]_clock_0, HB4_q[4]_clock_1, , , , , VCC, HB4_q[4]_write_address, HB4_q[4]_read_address);


--Y1L833 is slaveregister:slaveregister_inst|i1777~432
--operation mode is normal

Y1L833 = Y1L266 & Y1L173 & B1L64Q & HB4_q[4];


--HB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB1_q[4]_data_in = C1L6;
HB1_q[4]_write_enable = C1L62;
HB1_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[4]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[4] = MEMORY_SEGMENT(HB1_q[4]_data_in, HB1_q[4]_write_enable, HB1_q[4]_clock_0, HB1_q[4]_clock_1, , , , , VCC, HB1_q[4]_write_address, HB1_q[4]_read_address);


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0
--operation mode is normal

J1L73Q_lut_out = JB23_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L604 is slaveregister:slaveregister_inst|i~4931
--operation mode is normal

Y1L604 = J1L73Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

Y1_command_2_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L696 is slaveregister:slaveregister_inst|i~16152
--operation mode is normal

Y1L696 = B1L83Q & Y1_rx_dpr_radr_local[4] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[4];


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

Y1_command_3_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

Y1_command_1_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L796 is slaveregister:slaveregister_inst|i~16153
--operation mode is normal

Y1L796 = Y1_command_3_local[4] & (Y1_command_1_local[4] # B1L83Q) # !Y1_command_3_local[4] & Y1_command_1_local[4] & !B1L83Q;


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0
--operation mode is normal

J1L5Q_lut_out = JB23_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L896 is slaveregister:slaveregister_inst|i~16154
--operation mode is normal

Y1L896 = B1L93Q & J1L5Q & !B1L83Q # !B1L93Q & Y1L796;


--Y1L035 is slaveregister:slaveregister_inst|i~5412
--operation mode is normal

Y1L035 = B1L73Q & (B1L53Q # Y1L696) # !B1L73Q & !B1L53Q & Y1L896;


--Y1L996 is slaveregister:slaveregister_inst|i~16155
--operation mode is normal

Y1L996 = B1L83Q & (B1L93Q & JB8_q[4] # !B1L93Q & JB5_sload_path[4]);


--Y1L135 is slaveregister:slaveregister_inst|i~5413
--operation mode is normal

Y1L135 = Y1L035 & (Y1L996 # !B1L53Q) # !Y1L035 & Y1L604 & B1L53Q;


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0
--operation mode is normal

Q1L501Q_lut_out = JB92_sload_path[4];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L007 is slaveregister:slaveregister_inst|i~16156
--operation mode is normal

Y1L007 = B1L93Q & JB23_sload_path[36] & !B1L83Q # !B1L93Q & Q1L501Q & B1L83Q;


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0
--operation mode is normal

J1L45Q_lut_out = JB23_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0
--operation mode is normal

P1L701Q_lut_out = JB82_sload_path[4];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L625 is slaveregister:slaveregister_inst|i~5408
--operation mode is normal

Y1L625 = B1L93Q & (B1L83Q # J1L45Q) # !B1L93Q & !B1L83Q & P1L701Q;


--Y1L725 is slaveregister:slaveregister_inst|i~5409
--operation mode is normal

Y1L725 = Y1L625 & (Y1_tx_dpr_wadr_local[4] # !B1L83Q) # !Y1L625 & Y1_com_ctrl_local[4] & B1L83Q;


--Q1L151Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0
--operation mode is normal

Q1L151Q_lut_out = JB03_sload_path[4];
Q1L151Q = DFFE(Q1L151Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

Y1_command_0_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L425 is slaveregister:slaveregister_inst|i~5406
--operation mode is normal

Y1L425 = B1L93Q & (B1L83Q # JB23_sload_path[4]) # !B1L93Q & !B1L83Q & Y1_command_0_local[4];


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

Y1_command_4_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L525 is slaveregister:slaveregister_inst|i~5407
--operation mode is normal

Y1L525 = Y1L425 & (Y1_command_4_local[4] # !B1L83Q) # !Y1L425 & Q1L151Q & B1L83Q;


--Y1L225 is slaveregister:slaveregister_inst|i~5404
--operation mode is normal

Y1L225 = B1L73Q & (B1L53Q # Y1L725) # !B1L73Q & !B1L53Q & Y1L525;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0
--operation mode is normal

J1L68Q_lut_out = JB23_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0
--operation mode is normal

P1L68Q_lut_out = JB72_sload_path[4];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L825 is slaveregister:slaveregister_inst|i~5410
--operation mode is normal

Y1L825 = B1L93Q & (B1L83Q # J1L68Q) # !B1L93Q & !B1L83Q & P1L68Q;


--Y1L925 is slaveregister:slaveregister_inst|i~5411
--operation mode is normal

Y1L925 = Y1L825 & (MB1_inst16[4] # !B1L83Q) # !Y1L825 & TB1L8Q & B1L83Q;


--Y1L325 is slaveregister:slaveregister_inst|i~5405
--operation mode is normal

Y1L325 = Y1L225 & (Y1L925 # !B1L53Q) # !Y1L225 & Y1L007 & B1L53Q;


--Y1L107 is slaveregister:slaveregister_inst|i~16157
--operation mode is normal

Y1L107 = Y1L135 & (Y1L325 # B1L63Q) # !Y1L135 & Y1L325 & !B1L63Q;


--Y1L436 is slaveregister:slaveregister_inst|i~5516
--operation mode is normal

Y1L436 = B1L54Q & (B1L74Q # Y1L107) # !B1L54Q & !B1L74Q & PE1_q[4];


--HB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB2_q[4]_data_in = C2L6;
HB2_q[4]_write_enable = C2L62;
HB2_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[4]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[4] = MEMORY_SEGMENT(HB2_q[4]_data_in, HB2_q[4]_write_enable, HB2_q[4]_clock_0, HB2_q[4]_clock_1, , , , , VCC, HB2_q[4]_write_address, HB2_q[4]_read_address);


--Y1L536 is slaveregister:slaveregister_inst|i~5517
--operation mode is normal

Y1L536 = Y1L436 & (HB2_q[4] # !B1L74Q) # !Y1L436 & HB1_q[4] & B1L74Q;


--PE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
PE1_q[5]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[5]_write_address, PE1_q[5]_read_address);


--Y1L233 is slaveregister:slaveregister_inst|i1776~241
--operation mode is normal

Y1L233 = PE1_q[5] & !B1L34Q;


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5]
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[5] # !Y1L063 & Y1_tx_dpr_wadr_local[5]);
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L693 is slaveregister:slaveregister_inst|i~4159
--operation mode is normal

Y1L693 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[5] & !B1L04Q;


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5]
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[5] # !Y1L263 & Y1_rx_dpr_radr_local[5]);
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L493 is slaveregister:slaveregister_inst|i~4157
--operation mode is normal

Y1L493 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[5] & !B1L04Q;


--MB1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5]
--operation mode is normal

MB1_inst16[5]_lut_out = JB71_q[5];
MB1_inst16[5] = DFFE(MB1_inst16[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L593 is slaveregister:slaveregister_inst|i~4158
--operation mode is normal

Y1L593 = Y1L956 & MB1_inst16[5] & Y1L076 & !B1L04Q;


--Y1L393 is slaveregister:slaveregister_inst|i~4156
--operation mode is normal

Y1L393 = Y1L931 & Y1L103 & JB8_q[5] & !B1L04Q;


--Y1L207 is slaveregister:slaveregister_inst|i~16158
--operation mode is normal

Y1L207 = Y1L693 # Y1L493 # Y1L593 # Y1L393;


--Y1L293 is slaveregister:slaveregister_inst|i~4155
--operation mode is normal

Y1L293 = Y1L207 # !Y1L273 & (RB1L221 # RB1L321);


--Y1L333 is slaveregister:slaveregister_inst|i1776~242
--operation mode is normal

Y1L333 = Y1L903 & (Y1L233 # Y1L003 & Y1L293);


--HB4_q[5] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB4_q[5]_data_in = N1L9;
HB4_q[5]_write_enable = N1L03;
HB4_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[5]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[5] = MEMORY_SEGMENT(HB4_q[5]_data_in, HB4_q[5]_write_enable, HB4_q[5]_clock_0, HB4_q[5]_clock_1, , , , , VCC, HB4_q[5]_write_address, HB4_q[5]_read_address);


--Y1L433 is slaveregister:slaveregister_inst|i1776~243
--operation mode is normal

Y1L433 = Y1L266 & Y1L173 & B1L64Q & HB4_q[5];


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0
--operation mode is normal

J1L83Q_lut_out = JB23_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L704 is slaveregister:slaveregister_inst|i~4934
--operation mode is normal

Y1L704 = J1L83Q & B1L93Q & !B1L83Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

Y1_command_2_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L307 is slaveregister:slaveregister_inst|i~16159
--operation mode is normal

Y1L307 = B1L83Q & Y1_rx_dpr_radr_local[5] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[5];


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

Y1_command_3_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

Y1_command_1_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L407 is slaveregister:slaveregister_inst|i~16160
--operation mode is normal

Y1L407 = Y1_command_3_local[5] & (Y1_command_1_local[5] # B1L83Q) # !Y1_command_3_local[5] & Y1_command_1_local[5] & !B1L83Q;


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0
--operation mode is normal

J1L6Q_lut_out = JB23_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L507 is slaveregister:slaveregister_inst|i~16161
--operation mode is normal

Y1L507 = B1L93Q & J1L6Q & !B1L83Q # !B1L93Q & Y1L407;


--Y1L045 is slaveregister:slaveregister_inst|i~5422
--operation mode is normal

Y1L045 = B1L73Q & (B1L53Q # Y1L307) # !B1L73Q & !B1L53Q & Y1L507;


--Y1L607 is slaveregister:slaveregister_inst|i~16162
--operation mode is normal

Y1L607 = B1L83Q & (B1L93Q & JB8_q[5] # !B1L93Q & JB5_sload_path[5]);


--Y1L145 is slaveregister:slaveregister_inst|i~5423
--operation mode is normal

Y1L145 = Y1L045 & (Y1L607 # !B1L53Q) # !Y1L045 & Y1L704 & B1L53Q;


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0
--operation mode is normal

Q1L601Q_lut_out = JB92_sload_path[5];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L707 is slaveregister:slaveregister_inst|i~16163
--operation mode is normal

Y1L707 = B1L93Q & JB23_sload_path[37] & !B1L83Q # !B1L93Q & Q1L601Q & B1L83Q;


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0
--operation mode is normal

J1L55Q_lut_out = JB23_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L801Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0
--operation mode is normal

P1L801Q_lut_out = JB82_sload_path[5];
P1L801Q = DFFE(P1L801Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L635 is slaveregister:slaveregister_inst|i~5418
--operation mode is normal

Y1L635 = B1L93Q & (B1L83Q # J1L55Q) # !B1L93Q & !B1L83Q & P1L801Q;


--Y1L735 is slaveregister:slaveregister_inst|i~5419
--operation mode is normal

Y1L735 = Y1L635 & (Y1_tx_dpr_wadr_local[5] # !B1L83Q) # !Y1L635 & Y1_com_ctrl_local[5] & B1L83Q;


--Q1L251Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0
--operation mode is normal

Q1L251Q_lut_out = JB03_sload_path[5];
Q1L251Q = DFFE(Q1L251Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

Y1_command_0_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L435 is slaveregister:slaveregister_inst|i~5416
--operation mode is normal

Y1L435 = B1L93Q & (B1L83Q # JB23_sload_path[5]) # !B1L93Q & !B1L83Q & Y1_command_0_local[5];


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

Y1_command_4_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L535 is slaveregister:slaveregister_inst|i~5417
--operation mode is normal

Y1L535 = Y1L435 & (Y1_command_4_local[5] # !B1L83Q) # !Y1L435 & Q1L251Q & B1L83Q;


--Y1L235 is slaveregister:slaveregister_inst|i~5414
--operation mode is normal

Y1L235 = B1L73Q & (B1L53Q # Y1L735) # !B1L73Q & !B1L53Q & Y1L535;


--RB1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15]
--operation mode is normal

RB1_dpr_radr[15]_lut_out = Y1_rx_dpr_radr_local[15];
RB1_dpr_radr[15] = DFFE(RB1_dpr_radr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14]
--operation mode is normal

RB1_dpr_radr[14]_lut_out = Y1_rx_dpr_radr_local[14];
RB1_dpr_radr[14] = DFFE(RB1_dpr_radr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14]
--operation mode is normal

RB1_dpr_wadr[14]_lut_out = JB8_q[14];
RB1_dpr_wadr[14] = DFFE(RB1_dpr_wadr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15]
--operation mode is normal

RB1_dpr_wadr[15]_lut_out = JB8_q[15];
RB1_dpr_wadr[15] = DFFE(RB1_dpr_wadr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152
--operation mode is normal

RB1L63 = RB1_dpr_radr[15] & (RB1_dpr_radr[14] & !RB1_dpr_wadr[14] # !RB1_dpr_wadr[15]) # !RB1_dpr_radr[15] & RB1_dpr_radr[14] & !RB1_dpr_wadr[14] & !RB1_dpr_wadr[15];


--RB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153
--operation mode is normal

RB1L73 = RB1_dpr_radr[15] & RB1_dpr_wadr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]) # !RB1_dpr_radr[15] & !RB1_dpr_wadr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]);


--RB1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13]
--operation mode is normal

RB1_dpr_radr[13]_lut_out = Y1_rx_dpr_radr_local[13];
RB1_dpr_radr[13] = DFFE(RB1_dpr_radr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13]
--operation mode is normal

RB1_dpr_wadr[13]_lut_out = JB8_q[13];
RB1_dpr_wadr[13] = DFFE(RB1_dpr_wadr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9
--operation mode is normal

RB1L53 = RB1L63 # RB1L73 & RB1_dpr_radr[13] & !RB1_dpr_wadr[13];

--RB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155
--operation mode is normal

RB1L83 = RB1L63 # RB1L73 & RB1_dpr_radr[13] & !RB1_dpr_wadr[13];


--RB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~336
--operation mode is normal

RB1L811 = RB1L321 # RB1L421 & !RB1L29 & !RB1L53;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0
--operation mode is normal

J1L78Q_lut_out = JB23_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0
--operation mode is normal

P1L78Q_lut_out = JB72_sload_path[5];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L835 is slaveregister:slaveregister_inst|i~5420
--operation mode is normal

Y1L835 = B1L93Q & (B1L83Q # J1L78Q) # !B1L93Q & !B1L83Q & P1L78Q;


--Y1L935 is slaveregister:slaveregister_inst|i~5421
--operation mode is normal

Y1L935 = Y1L835 & (MB1_inst16[5] # !B1L83Q) # !Y1L835 & RB1L811 & B1L83Q;


--Y1L335 is slaveregister:slaveregister_inst|i~5415
--operation mode is normal

Y1L335 = Y1L235 & (Y1L935 # !B1L53Q) # !Y1L235 & Y1L707 & B1L53Q;


--Y1L807 is slaveregister:slaveregister_inst|i~16164
--operation mode is normal

Y1L807 = Y1L145 & (Y1L335 # B1L63Q) # !Y1L145 & Y1L335 & !B1L63Q;


--HB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB1_q[5]_data_in = C1L5;
HB1_q[5]_write_enable = C1L62;
HB1_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[5]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[5] = MEMORY_SEGMENT(HB1_q[5]_data_in, HB1_q[5]_write_enable, HB1_q[5]_clock_0, HB1_q[5]_clock_1, , , , , VCC, HB1_q[5]_write_address, HB1_q[5]_read_address);


--Y1L636 is slaveregister:slaveregister_inst|i~5518
--operation mode is normal

Y1L636 = B1L74Q & (B1L54Q # HB1_q[5]) # !B1L74Q & !B1L54Q & PE1_q[5];


--HB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB2_q[5]_data_in = C2L5;
HB2_q[5]_write_enable = C2L62;
HB2_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[5]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[5] = MEMORY_SEGMENT(HB2_q[5]_data_in, HB2_q[5]_write_enable, HB2_q[5]_clock_0, HB2_q[5]_clock_1, , , , , VCC, HB2_q[5]_write_address, HB2_q[5]_read_address);


--Y1L736 is slaveregister:slaveregister_inst|i~5519
--operation mode is normal

Y1L736 = Y1L636 & (HB2_q[5] # !B1L54Q) # !Y1L636 & Y1L807 & B1L54Q;


--HB4_q[6] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB4_q[6]_data_in = N1L8;
HB4_q[6]_write_enable = N1L03;
HB4_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[6]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[6] = MEMORY_SEGMENT(HB4_q[6]_data_in, HB4_q[6]_write_enable, HB4_q[6]_clock_0, HB4_q[6]_clock_1, , , , , VCC, HB4_q[6]_write_address, HB4_q[6]_read_address);


--Y1L923 is slaveregister:slaveregister_inst|i1775~431
--operation mode is normal

Y1L923 = Y1L266 & Y1L173 & B1L64Q & HB4_q[6];


--HB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB1_q[6]_data_in = C1L4;
HB1_q[6]_write_enable = C1L62;
HB1_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[6]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[6] = MEMORY_SEGMENT(HB1_q[6]_data_in, HB1_q[6]_write_enable, HB1_q[6]_clock_0, HB1_q[6]_clock_1, , , , , VCC, HB1_q[6]_write_address, HB1_q[6]_read_address);


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0
--operation mode is normal

J1L93Q_lut_out = JB23_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L804 is slaveregister:slaveregister_inst|i~4937
--operation mode is normal

Y1L804 = J1L93Q & B1L93Q & !B1L83Q;


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6]
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[6] # !Y1L263 & Y1_rx_dpr_radr_local[6]);
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

Y1_command_2_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L907 is slaveregister:slaveregister_inst|i~16165
--operation mode is normal

Y1L907 = B1L83Q & Y1_rx_dpr_radr_local[6] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[6];


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

Y1_command_3_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

Y1_command_1_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L017 is slaveregister:slaveregister_inst|i~16166
--operation mode is normal

Y1L017 = Y1_command_3_local[6] & (Y1_command_1_local[6] # B1L83Q) # !Y1_command_3_local[6] & Y1_command_1_local[6] & !B1L83Q;


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0
--operation mode is normal

J1L7Q_lut_out = JB23_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L117 is slaveregister:slaveregister_inst|i~16167
--operation mode is normal

Y1L117 = B1L93Q & J1L7Q & !B1L83Q # !B1L93Q & Y1L017;


--Y1L055 is slaveregister:slaveregister_inst|i~5432
--operation mode is normal

Y1L055 = B1L73Q & (B1L53Q # Y1L907) # !B1L73Q & !B1L53Q & Y1L117;


--Y1L217 is slaveregister:slaveregister_inst|i~16168
--operation mode is normal

Y1L217 = B1L83Q & (B1L93Q & JB8_q[6] # !B1L93Q & JB5_sload_path[6]);


--Y1L155 is slaveregister:slaveregister_inst|i~5433
--operation mode is normal

Y1L155 = Y1L055 & (Y1L217 # !B1L53Q) # !Y1L055 & Y1L804 & B1L53Q;


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0
--operation mode is normal

Q1L701Q_lut_out = JB92_sload_path[6];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L317 is slaveregister:slaveregister_inst|i~16169
--operation mode is normal

Y1L317 = B1L93Q & JB23_sload_path[38] & !B1L83Q # !B1L93Q & Q1L701Q & B1L83Q;


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0
--operation mode is normal

J1L65Q_lut_out = JB23_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L901Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0
--operation mode is normal

P1L901Q_lut_out = JB82_sload_path[6];
P1L901Q = DFFE(P1L901Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L645 is slaveregister:slaveregister_inst|i~5428
--operation mode is normal

Y1L645 = B1L93Q & (B1L83Q # J1L65Q) # !B1L93Q & !B1L83Q & P1L901Q;


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6]
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[6] # !Y1L063 & Y1_tx_dpr_wadr_local[6]);
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L745 is slaveregister:slaveregister_inst|i~5429
--operation mode is normal

Y1L745 = Y1L645 & (Y1_tx_dpr_wadr_local[6] # !B1L83Q) # !Y1L645 & Y1_com_ctrl_local[6] & B1L83Q;


--Q1L351Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0
--operation mode is normal

Q1L351Q_lut_out = JB03_sload_path[6];
Q1L351Q = DFFE(Q1L351Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

Y1_command_0_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L445 is slaveregister:slaveregister_inst|i~5426
--operation mode is normal

Y1L445 = B1L93Q & (B1L83Q # JB23_sload_path[6]) # !B1L93Q & !B1L83Q & Y1_command_0_local[6];


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

Y1_command_4_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L545 is slaveregister:slaveregister_inst|i~5427
--operation mode is normal

Y1L545 = Y1L445 & (Y1_command_4_local[6] # !B1L83Q) # !Y1L445 & Q1L351Q & B1L83Q;


--Y1L245 is slaveregister:slaveregister_inst|i~5424
--operation mode is normal

Y1L245 = B1L73Q & (B1L53Q # Y1L745) # !B1L73Q & !B1L53Q & Y1L545;


--KB1_COM_ON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON
--operation mode is normal

KB1_COM_ON_lut_out = !NB1L81Q & (KB1L91 # KB1L02 & KB1_COM_OFF);
KB1_COM_ON = DFFE(KB1_COM_ON_lut_out, GLOBAL(LE1_outclock0), , , );


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0
--operation mode is normal

J1L88Q_lut_out = JB23_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L88Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0
--operation mode is normal

P1L88Q_lut_out = JB72_sload_path[6];
P1L88Q = DFFE(P1L88Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L845 is slaveregister:slaveregister_inst|i~5430
--operation mode is normal

Y1L845 = B1L93Q & (B1L83Q # J1L88Q) # !B1L93Q & !B1L83Q & P1L88Q;


--MB1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6]
--operation mode is normal

MB1_inst16[6]_lut_out = JB71_q[6];
MB1_inst16[6] = DFFE(MB1_inst16[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L945 is slaveregister:slaveregister_inst|i~5431
--operation mode is normal

Y1L945 = Y1L845 & (MB1_inst16[6] # !B1L83Q) # !Y1L845 & KB1_COM_ON & B1L83Q;


--Y1L345 is slaveregister:slaveregister_inst|i~5425
--operation mode is normal

Y1L345 = Y1L245 & (Y1L945 # !B1L53Q) # !Y1L245 & Y1L317 & B1L53Q;


--Y1L417 is slaveregister:slaveregister_inst|i~16170
--operation mode is normal

Y1L417 = Y1L155 & (Y1L345 # B1L63Q) # !Y1L155 & Y1L345 & !B1L63Q;


--PE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
PE1_q[6]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[6]_write_address, PE1_q[6]_read_address);


--Y1L836 is slaveregister:slaveregister_inst|i~5520
--operation mode is normal

Y1L836 = B1L54Q & (B1L74Q # Y1L417) # !B1L54Q & !B1L74Q & PE1_q[6];


--HB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB2_q[6]_data_in = C2L4;
HB2_q[6]_write_enable = C2L62;
HB2_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[6]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[6] = MEMORY_SEGMENT(HB2_q[6]_data_in, HB2_q[6]_write_enable, HB2_q[6]_clock_0, HB2_q[6]_clock_1, , , , , VCC, HB2_q[6]_write_address, HB2_q[6]_read_address);


--Y1L936 is slaveregister:slaveregister_inst|i~5521
--operation mode is normal

Y1L936 = Y1L836 & (HB2_q[6] # !B1L74Q) # !Y1L836 & HB1_q[6] & B1L74Q;


--PE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
PE1_q[7]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[7]_write_address, PE1_q[7]_read_address);


--Y1L517 is slaveregister:slaveregister_inst|i~16171
--operation mode is normal

Y1L517 = PE1_q[7] & !B1L34Q;


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7]
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[7] # !Y1L063 & Y1_tx_dpr_wadr_local[7]);
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L617 is slaveregister:slaveregister_inst|i~16172
--operation mode is normal

Y1L617 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[7] & !B1L04Q;


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7]
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[7] # !Y1L263 & Y1_rx_dpr_radr_local[7]);
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L717 is slaveregister:slaveregister_inst|i~16173
--operation mode is normal

Y1L717 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[7] & !B1L04Q;


--MB1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7]
--operation mode is normal

MB1_inst16[7]_lut_out = JB71_q[7];
MB1_inst16[7] = DFFE(MB1_inst16[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L817 is slaveregister:slaveregister_inst|i~16174
--operation mode is normal

Y1L817 = Y1L956 & MB1_inst16[7] & Y1L076 & !B1L04Q;


--Y1L917 is slaveregister:slaveregister_inst|i~16175
--operation mode is normal

Y1L917 = Y1L931 & Y1L103 & JB8_q[7] & !B1L04Q;


--Y1L027 is slaveregister:slaveregister_inst|i~16176
--operation mode is normal

Y1L027 = Y1L617 # Y1L717 # Y1L817 # Y1L917;


--Y1L723 is slaveregister:slaveregister_inst|i1774~256
--operation mode is normal

Y1L723 = Y1L903 & (Y1L517 # Y1L003 & Y1L027);


--HB4_q[7] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB4_q[7]_data_in = N1L7;
HB4_q[7]_write_enable = N1L03;
HB4_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[7]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[7] = MEMORY_SEGMENT(HB4_q[7]_data_in, HB4_q[7]_write_enable, HB4_q[7]_clock_0, HB4_q[7]_clock_1, , , , , VCC, HB4_q[7]_write_address, HB4_q[7]_read_address);


--Y1L823 is slaveregister:slaveregister_inst|i1774~257
--operation mode is normal

Y1L823 = Y1L266 & Y1L173 & B1L64Q & HB4_q[7];


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

Y1_command_2_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L127 is slaveregister:slaveregister_inst|i~16177
--operation mode is normal

Y1L127 = B1L83Q & Y1_rx_dpr_radr_local[7] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[7];


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0
--operation mode is normal

J1L04Q_lut_out = JB23_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L904 is slaveregister:slaveregister_inst|i~4940
--operation mode is normal

Y1L904 = J1L04Q & B1L93Q & !B1L83Q;


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

Y1_command_3_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

Y1_command_1_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L227 is slaveregister:slaveregister_inst|i~16178
--operation mode is normal

Y1L227 = Y1_command_3_local[7] & (Y1_command_1_local[7] # B1L83Q) # !Y1_command_3_local[7] & Y1_command_1_local[7] & !B1L83Q;


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0
--operation mode is normal

J1L8Q_lut_out = JB23_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L327 is slaveregister:slaveregister_inst|i~16179
--operation mode is normal

Y1L327 = B1L93Q & J1L8Q & !B1L83Q # !B1L93Q & Y1L227;


--Y1L855 is slaveregister:slaveregister_inst|i~5440
--operation mode is normal

Y1L855 = B1L53Q & (B1L73Q # Y1L904) # !B1L53Q & !B1L73Q & Y1L327;


--Y1L427 is slaveregister:slaveregister_inst|i~16180
--operation mode is normal

Y1L427 = B1L83Q & (B1L93Q & JB8_q[7] # !B1L93Q & JB5_sload_path[7]);


--Y1L955 is slaveregister:slaveregister_inst|i~5441
--operation mode is normal

Y1L955 = Y1L855 & (Y1L427 # !B1L73Q) # !Y1L855 & Y1L127 & B1L73Q;


--Q1L801Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0
--operation mode is normal

Q1L801Q_lut_out = JB92_sload_path[7];
Q1L801Q = DFFE(Q1L801Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L527 is slaveregister:slaveregister_inst|i~16181
--operation mode is normal

Y1L527 = B1L93Q & JB23_sload_path[39] & !B1L83Q # !B1L93Q & Q1L801Q & B1L83Q;


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0
--operation mode is normal

J1L75Q_lut_out = JB23_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L011Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0
--operation mode is normal

P1L011Q_lut_out = JB82_sload_path[7];
P1L011Q = DFFE(P1L011Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L655 is slaveregister:slaveregister_inst|i~5438
--operation mode is normal

Y1L655 = B1L93Q & (B1L83Q # J1L75Q) # !B1L93Q & !B1L83Q & P1L011Q;


--Y1L755 is slaveregister:slaveregister_inst|i~5439
--operation mode is normal

Y1L755 = Y1L655 & (Y1_tx_dpr_wadr_local[7] # !B1L83Q) # !Y1L655 & Y1_com_ctrl_local[7] & B1L83Q;


--Q1L451Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0
--operation mode is normal

Q1L451Q_lut_out = JB03_sload_path[7];
Q1L451Q = DFFE(Q1L451Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

Y1_command_0_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L455 is slaveregister:slaveregister_inst|i~5436
--operation mode is normal

Y1L455 = B1L93Q & (B1L83Q # JB23_sload_path[7]) # !B1L93Q & !B1L83Q & Y1_command_0_local[7];


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

Y1_command_4_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L555 is slaveregister:slaveregister_inst|i~5437
--operation mode is normal

Y1L555 = Y1L455 & (Y1_command_4_local[7] # !B1L83Q) # !Y1L455 & Q1L451Q & B1L83Q;


--Y1L255 is slaveregister:slaveregister_inst|i~5434
--operation mode is normal

Y1L255 = B1L73Q & (B1L53Q # Y1L755) # !B1L73Q & !B1L53Q & Y1L555;


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0
--operation mode is normal

J1L98Q_lut_out = JB23_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L98Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0
--operation mode is normal

P1L98Q_lut_out = JB72_sload_path[7];
P1L98Q = DFFE(P1L98Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L627 is slaveregister:slaveregister_inst|i~16182
--operation mode is normal

Y1L627 = J1L98Q & (P1L98Q # B1L93Q) # !J1L98Q & P1L98Q & !B1L93Q;


--Y1L727 is slaveregister:slaveregister_inst|i~16183
--operation mode is normal

Y1L727 = B1L83Q & MB1_inst16[7] & B1L93Q # !B1L83Q & Y1L627;


--Y1L355 is slaveregister:slaveregister_inst|i~5435
--operation mode is normal

Y1L355 = Y1L255 & (Y1L727 # !B1L53Q) # !Y1L255 & Y1L527 & B1L53Q;


--Y1L827 is slaveregister:slaveregister_inst|i~16184
--operation mode is normal

Y1L827 = Y1L955 & (Y1L355 # B1L63Q) # !Y1L955 & Y1L355 & !B1L63Q;


--HB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB1_q[7]_data_in = C1L3;
HB1_q[7]_write_enable = C1L62;
HB1_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[7]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[7] = MEMORY_SEGMENT(HB1_q[7]_data_in, HB1_q[7]_write_enable, HB1_q[7]_clock_0, HB1_q[7]_clock_1, , , , , VCC, HB1_q[7]_write_address, HB1_q[7]_read_address);


--Y1L046 is slaveregister:slaveregister_inst|i~5522
--operation mode is normal

Y1L046 = B1L74Q & (B1L54Q # HB1_q[7]) # !B1L74Q & !B1L54Q & PE1_q[7];


--HB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB2_q[7]_data_in = C2L3;
HB2_q[7]_write_enable = C2L62;
HB2_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[7]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[7] = MEMORY_SEGMENT(HB2_q[7]_data_in, HB2_q[7]_write_enable, HB2_q[7]_clock_0, HB2_q[7]_clock_1, , , , , VCC, HB2_q[7]_write_address, HB2_q[7]_read_address);


--Y1L146 is slaveregister:slaveregister_inst|i~5523
--operation mode is normal

Y1L146 = Y1L046 & (HB2_q[7] # !B1L54Q) # !Y1L046 & Y1L827 & B1L54Q;


--PE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
PE1_q[8]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[8]_write_address, PE1_q[8]_read_address);


--Y1L927 is slaveregister:slaveregister_inst|i~16185
--operation mode is normal

Y1L927 = PE1_q[8] & !B1L34Q;


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8]
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[8] # !Y1L063 & Y1_tx_dpr_wadr_local[8]);
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L037 is slaveregister:slaveregister_inst|i~16186
--operation mode is normal

Y1L037 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[8] & !B1L04Q;


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8]
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[8] # !Y1L263 & Y1_rx_dpr_radr_local[8]);
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L137 is slaveregister:slaveregister_inst|i~16187
--operation mode is normal

Y1L137 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[8] & !B1L04Q;


--MB1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8]
--operation mode is normal

MB1_inst16[8]_lut_out = JB71_q[8];
MB1_inst16[8] = DFFE(MB1_inst16[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L237 is slaveregister:slaveregister_inst|i~16188
--operation mode is normal

Y1L237 = Y1L956 & MB1_inst16[8] & Y1L076 & !B1L04Q;


--Y1L337 is slaveregister:slaveregister_inst|i~16189
--operation mode is normal

Y1L337 = Y1L931 & Y1L103 & JB8_q[8] & !B1L04Q;


--Y1L437 is slaveregister:slaveregister_inst|i~16190
--operation mode is normal

Y1L437 = Y1L037 # Y1L137 # Y1L237 # Y1L337;


--Y1L523 is slaveregister:slaveregister_inst|i1773~256
--operation mode is normal

Y1L523 = Y1L903 & (Y1L927 # Y1L003 & Y1L437);


--HB4_q[8] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB4_q[8]_data_in = N1L6;
HB4_q[8]_write_enable = N1L03;
HB4_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[8]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[8] = MEMORY_SEGMENT(HB4_q[8]_data_in, HB4_q[8]_write_enable, HB4_q[8]_clock_0, HB4_q[8]_clock_1, , , , , VCC, HB4_q[8]_write_address, HB4_q[8]_read_address);


--Y1L623 is slaveregister:slaveregister_inst|i1773~257
--operation mode is normal

Y1L623 = Y1L266 & Y1L173 & B1L64Q & HB4_q[8];


--HB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB1_q[8]_data_in = C1L2;
HB1_q[8]_write_enable = C1L62;
HB1_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[8]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[8] = MEMORY_SEGMENT(HB1_q[8]_data_in, HB1_q[8]_write_enable, HB1_q[8]_clock_0, HB1_q[8]_clock_1, , , , , VCC, HB1_q[8]_write_address, HB1_q[8]_read_address);


--K1_FF_down_a is coinc:inst_coinc|FF_down_a
--operation mode is normal

K1_FF_down_a_lut_out = VCC;
K1_FF_down_a = DFFE(K1_FF_down_a_lut_out, COINC_DOWN_A, Y1_command_2_local[12], , );


--Y1L537 is slaveregister:slaveregister_inst|i~16191
--operation mode is normal

Y1L537 = K1_FF_down_a & (COINC_DOWN_A # Y1_command_2_local[2]) # !K1_FF_down_a & COINC_DOWN_A & !Y1_command_2_local[2];


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

Y1_command_2_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L637 is slaveregister:slaveregister_inst|i~16192
--operation mode is normal

Y1L637 = !B1L93Q & (B1L53Q & Y1L537 # !B1L53Q & Y1_command_2_local[8]);


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

Y1_command_3_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L014 is slaveregister:slaveregister_inst|i~4942
--operation mode is normal

Y1L014 = Y1_command_3_local[8] & !B1L53Q & !B1L93Q;


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0
--operation mode is normal

J1L14Q_lut_out = JB23_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0
--operation mode is normal

J1L9Q_lut_out = JB23_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

Y1_command_1_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L737 is slaveregister:slaveregister_inst|i~16193
--operation mode is normal

Y1L737 = J1L9Q & (Y1_command_1_local[8] # B1L93Q) # !J1L9Q & Y1_command_1_local[8] & !B1L93Q;


--Y1L837 is slaveregister:slaveregister_inst|i~16194
--operation mode is normal

Y1L837 = B1L53Q & J1L14Q & B1L93Q # !B1L53Q & Y1L737;


--Y1L865 is slaveregister:slaveregister_inst|i~5450
--operation mode is normal

Y1L865 = B1L83Q & (B1L73Q # Y1L014) # !B1L83Q & !B1L73Q & Y1L837;


--Y1L937 is slaveregister:slaveregister_inst|i~16195
--operation mode is normal

Y1L937 = JB8_q[8] & (JB5_sload_path[8] # B1L93Q) # !JB8_q[8] & JB5_sload_path[8] & !B1L93Q;


--Y1L047 is slaveregister:slaveregister_inst|i~16196
--operation mode is normal

Y1L047 = B1L53Q & Y1L937 # !B1L53Q & Y1_rx_dpr_radr_local[8] & B1L93Q;


--Y1L965 is slaveregister:slaveregister_inst|i~5451
--operation mode is normal

Y1L965 = Y1L865 & (Y1L047 # !B1L73Q) # !Y1L865 & Y1L637 & B1L73Q;


--P1L09Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0
--operation mode is normal

P1L09Q_lut_out = JB72_sload_path[8];
P1L09Q = DFFE(P1L09Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--DB2L3Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB2L3Q_lut_out = !BB2L2Q & (DB2L9 # H1L31 & !DB2_enable_disc_sig);
DB2L3Q = DFFE(DB2L3Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--Y1L465 is slaveregister:slaveregister_inst|i~5446
--operation mode is normal

Y1L465 = B1L93Q & (B1L73Q # JB23_sload_path[40]) # !B1L93Q & !B1L73Q & DB2L3Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0
--operation mode is normal

J1L09Q_lut_out = JB23_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L565 is slaveregister:slaveregister_inst|i~5447
--operation mode is normal

Y1L565 = Y1L465 & (J1L09Q # !B1L73Q) # !Y1L465 & P1L09Q & B1L73Q;


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

Y1_command_4_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Q1L551Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0
--operation mode is normal

Q1L551Q_lut_out = JB03_sload_path[8];
Q1L551Q = DFFE(Q1L551Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L665 is slaveregister:slaveregister_inst|i~5448
--operation mode is normal

Y1L665 = B1L93Q & (B1L73Q # Y1_command_4_local[8]) # !B1L93Q & !B1L73Q & Q1L551Q;


--Y1L765 is slaveregister:slaveregister_inst|i~5449
--operation mode is normal

Y1L765 = Y1L665 & (Y1_tx_dpr_wadr_local[8] # !B1L73Q) # !Y1L665 & Y1_com_ctrl_local[8] & B1L73Q;


--P1L111Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0
--operation mode is normal

P1L111Q_lut_out = JB82_sload_path[8];
P1L111Q = DFFE(P1L111Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

Y1_command_0_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L265 is slaveregister:slaveregister_inst|i~5444
--operation mode is normal

Y1L265 = B1L93Q & (B1L73Q # JB23_sload_path[8]) # !B1L93Q & !B1L73Q & Y1_command_0_local[8];


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0
--operation mode is normal

J1L85Q_lut_out = JB23_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L365 is slaveregister:slaveregister_inst|i~5445
--operation mode is normal

Y1L365 = Y1L265 & (J1L85Q # !B1L73Q) # !Y1L265 & P1L111Q & B1L73Q;


--Y1L065 is slaveregister:slaveregister_inst|i~5442
--operation mode is normal

Y1L065 = B1L83Q & (B1L53Q # Y1L765) # !B1L83Q & !B1L53Q & Y1L365;


--Q1L901Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0
--operation mode is normal

Q1L901Q_lut_out = JB92_sload_path[8];
Q1L901Q = DFFE(Q1L901Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L147 is slaveregister:slaveregister_inst|i~16197
--operation mode is normal

Y1L147 = B1L93Q & MB1_inst16[8] & B1L73Q # !B1L93Q & !B1L73Q & Q1L901Q;


--Y1L165 is slaveregister:slaveregister_inst|i~5443
--operation mode is normal

Y1L165 = Y1L065 & (Y1L147 # !B1L53Q) # !Y1L065 & Y1L565 & B1L53Q;


--Y1L247 is slaveregister:slaveregister_inst|i~16198
--operation mode is normal

Y1L247 = Y1L965 & (Y1L165 # B1L63Q) # !Y1L965 & Y1L165 & !B1L63Q;


--Y1L246 is slaveregister:slaveregister_inst|i~5524
--operation mode is normal

Y1L246 = B1L54Q & (B1L74Q # Y1L247) # !B1L54Q & !B1L74Q & PE1_q[8];


--HB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB2_q[8]_data_in = C2L2;
HB2_q[8]_write_enable = C2L62;
HB2_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[8]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[8] = MEMORY_SEGMENT(HB2_q[8]_data_in, HB2_q[8]_write_enable, HB2_q[8]_clock_0, HB2_q[8]_clock_1, , , , , VCC, HB2_q[8]_write_address, HB2_q[8]_read_address);


--Y1L346 is slaveregister:slaveregister_inst|i~5525
--operation mode is normal

Y1L346 = Y1L246 & (HB2_q[8] # !B1L74Q) # !Y1L246 & HB1_q[8] & B1L74Q;


--PE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
PE1_q[9]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[9]_write_address, PE1_q[9]_read_address);


--Y1L347 is slaveregister:slaveregister_inst|i~16199
--operation mode is normal

Y1L347 = PE1_q[9] & !B1L34Q;


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9]
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[9] # !Y1L063 & Y1_tx_dpr_wadr_local[9]);
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L447 is slaveregister:slaveregister_inst|i~16200
--operation mode is normal

Y1L447 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[9] & !B1L04Q;


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9]
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[9] # !Y1L263 & Y1_rx_dpr_radr_local[9]);
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L547 is slaveregister:slaveregister_inst|i~16201
--operation mode is normal

Y1L547 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[9] & !B1L04Q;


--MB1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9]
--operation mode is normal

MB1_inst16[9]_lut_out = JB71_q[9];
MB1_inst16[9] = DFFE(MB1_inst16[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L647 is slaveregister:slaveregister_inst|i~16202
--operation mode is normal

Y1L647 = Y1L956 & MB1_inst16[9] & Y1L076 & !B1L04Q;


--Y1L747 is slaveregister:slaveregister_inst|i~16203
--operation mode is normal

Y1L747 = Y1L931 & Y1L103 & JB8_q[9] & !B1L04Q;


--Y1L847 is slaveregister:slaveregister_inst|i~16204
--operation mode is normal

Y1L847 = Y1L447 # Y1L547 # Y1L647 # Y1L747;


--Y1L323 is slaveregister:slaveregister_inst|i1772~256
--operation mode is normal

Y1L323 = Y1L903 & (Y1L347 # Y1L003 & Y1L847);


--HB4_q[9] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB4_q[9]_data_in = N1L5;
HB4_q[9]_write_enable = N1L03;
HB4_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[9]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[9] = MEMORY_SEGMENT(HB4_q[9]_data_in, HB4_q[9]_write_enable, HB4_q[9]_clock_0, HB4_q[9]_clock_1, , , , , VCC, HB4_q[9]_write_address, HB4_q[9]_read_address);


--Y1L423 is slaveregister:slaveregister_inst|i1772~257
--operation mode is normal

Y1L423 = Y1L266 & Y1L173 & B1L64Q & HB4_q[9];


--K1_FF_down_abar is coinc:inst_coinc|FF_down_abar
--operation mode is normal

K1_FF_down_abar_lut_out = VCC;
K1_FF_down_abar = DFFE(K1_FF_down_abar_lut_out, !COINC_DOWN_ABAR, Y1_command_2_local[12], , );


--Y1L947 is slaveregister:slaveregister_inst|i~16205
--operation mode is normal

Y1L947 = COINC_DOWN_ABAR & (!K1_FF_down_abar # !Y1_command_2_local[2]) # !COINC_DOWN_ABAR & Y1_command_2_local[2] & !K1_FF_down_abar;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

Y1_command_2_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L057 is slaveregister:slaveregister_inst|i~16206
--operation mode is normal

Y1L057 = !B1L93Q & (B1L53Q & Y1L947 # !B1L53Q & Y1_command_2_local[9]);


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

Y1_command_3_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L114 is slaveregister:slaveregister_inst|i~4944
--operation mode is normal

Y1L114 = Y1_command_3_local[9] & !B1L53Q & !B1L93Q;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0
--operation mode is normal

J1L24Q_lut_out = JB23_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0
--operation mode is normal

J1L01Q_lut_out = JB23_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

Y1_command_1_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L157 is slaveregister:slaveregister_inst|i~16207
--operation mode is normal

Y1L157 = J1L01Q & (Y1_command_1_local[9] # B1L93Q) # !J1L01Q & Y1_command_1_local[9] & !B1L93Q;


--Y1L257 is slaveregister:slaveregister_inst|i~16208
--operation mode is normal

Y1L257 = B1L53Q & J1L24Q & B1L93Q # !B1L53Q & Y1L157;


--Y1L675 is slaveregister:slaveregister_inst|i~5458
--operation mode is normal

Y1L675 = B1L83Q & (B1L73Q # Y1L114) # !B1L83Q & !B1L73Q & Y1L257;


--Y1L357 is slaveregister:slaveregister_inst|i~16209
--operation mode is normal

Y1L357 = JB8_q[9] & (JB5_sload_path[9] # B1L93Q) # !JB8_q[9] & JB5_sload_path[9] & !B1L93Q;


--Y1L457 is slaveregister:slaveregister_inst|i~16210
--operation mode is normal

Y1L457 = B1L53Q & Y1L357 # !B1L53Q & Y1_rx_dpr_radr_local[9] & B1L93Q;


--Y1L775 is slaveregister:slaveregister_inst|i~5459
--operation mode is normal

Y1L775 = Y1L675 & (Y1L457 # !B1L73Q) # !Y1L675 & Y1L057 & B1L73Q;


--Q1L011Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0
--operation mode is normal

Q1L011Q_lut_out = JB92_sload_path[9];
Q1L011Q = DFFE(Q1L011Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L557 is slaveregister:slaveregister_inst|i~16211
--operation mode is normal

Y1L557 = B1L93Q & JB23_sload_path[41] & !B1L83Q # !B1L93Q & Q1L011Q & B1L83Q;


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !RE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0
--operation mode is normal

J1L95Q_lut_out = JB23_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L211Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0
--operation mode is normal

P1L211Q_lut_out = JB82_sload_path[9];
P1L211Q = DFFE(P1L211Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L475 is slaveregister:slaveregister_inst|i~5456
--operation mode is normal

Y1L475 = B1L93Q & (B1L83Q # J1L95Q) # !B1L93Q & !B1L83Q & P1L211Q;


--Y1L575 is slaveregister:slaveregister_inst|i~5457
--operation mode is normal

Y1L575 = Y1L475 & (Y1_tx_dpr_wadr_local[9] # !B1L83Q) # !Y1L475 & !Y1_com_ctrl_local[9] & B1L83Q;


--Q1L651Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0
--operation mode is normal

Q1L651Q_lut_out = JB03_sload_path[9];
Q1L651Q = DFFE(Q1L651Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

Y1_command_0_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L275 is slaveregister:slaveregister_inst|i~5454
--operation mode is normal

Y1L275 = B1L93Q & (B1L83Q # JB23_sload_path[9]) # !B1L93Q & !B1L83Q & Y1_command_0_local[9];


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

Y1_command_4_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L375 is slaveregister:slaveregister_inst|i~5455
--operation mode is normal

Y1L375 = Y1L275 & (Y1_command_4_local[9] # !B1L83Q) # !Y1L275 & Q1L651Q & B1L83Q;


--Y1L075 is slaveregister:slaveregister_inst|i~5452
--operation mode is normal

Y1L075 = B1L73Q & (B1L53Q # Y1L575) # !B1L73Q & !B1L53Q & Y1L375;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0
--operation mode is normal

J1L19Q_lut_out = JB23_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L19Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0
--operation mode is normal

P1L19Q_lut_out = JB72_sload_path[9];
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L657 is slaveregister:slaveregister_inst|i~16212
--operation mode is normal

Y1L657 = J1L19Q & (P1L19Q # B1L93Q) # !J1L19Q & P1L19Q & !B1L93Q;


--Y1L757 is slaveregister:slaveregister_inst|i~16213
--operation mode is normal

Y1L757 = B1L83Q & MB1_inst16[9] & B1L93Q # !B1L83Q & Y1L657;


--Y1L175 is slaveregister:slaveregister_inst|i~5453
--operation mode is normal

Y1L175 = Y1L075 & (Y1L757 # !B1L53Q) # !Y1L075 & Y1L557 & B1L53Q;


--Y1L857 is slaveregister:slaveregister_inst|i~16214
--operation mode is normal

Y1L857 = Y1L775 & (Y1L175 # B1L63Q) # !Y1L775 & Y1L175 & !B1L63Q;


--HB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB1_q[9]_data_in = C1L1;
HB1_q[9]_write_enable = C1L62;
HB1_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[9]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[9] = MEMORY_SEGMENT(HB1_q[9]_data_in, HB1_q[9]_write_enable, HB1_q[9]_clock_0, HB1_q[9]_clock_1, , , , , VCC, HB1_q[9]_write_address, HB1_q[9]_read_address);


--Y1L446 is slaveregister:slaveregister_inst|i~5526
--operation mode is normal

Y1L446 = B1L74Q & (B1L54Q # HB1_q[9]) # !B1L74Q & !B1L54Q & PE1_q[9];


--HB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB2_q[9]_data_in = C2L1;
HB2_q[9]_write_enable = C2L62;
HB2_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[9]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[9] = MEMORY_SEGMENT(HB2_q[9]_data_in, HB2_q[9]_write_enable, HB2_q[9]_clock_0, HB2_q[9]_clock_1, , , , , VCC, HB2_q[9]_write_address, HB2_q[9]_read_address);


--Y1L546 is slaveregister:slaveregister_inst|i~5527
--operation mode is normal

Y1L546 = Y1L446 & (HB2_q[9] # !B1L54Q) # !Y1L446 & Y1L857 & B1L54Q;


--PE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
PE1_q[10]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[10]_write_address, PE1_q[10]_read_address);


--Y1L957 is slaveregister:slaveregister_inst|i~16215
--operation mode is normal

Y1L957 = PE1_q[10] & !B1L34Q;


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10]
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[10] # !Y1L063 & Y1_tx_dpr_wadr_local[10]);
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L067 is slaveregister:slaveregister_inst|i~16216
--operation mode is normal

Y1L067 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[10] & !B1L04Q;


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10]
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[10] # !Y1L263 & Y1_rx_dpr_radr_local[10]);
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L167 is slaveregister:slaveregister_inst|i~16217
--operation mode is normal

Y1L167 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[10] & !B1L04Q;


--MB1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10]
--operation mode is normal

MB1_inst16[10]_lut_out = JB71_q[10];
MB1_inst16[10] = DFFE(MB1_inst16[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L267 is slaveregister:slaveregister_inst|i~16218
--operation mode is normal

Y1L267 = Y1L956 & MB1_inst16[10] & Y1L076 & !B1L04Q;


--Y1L367 is slaveregister:slaveregister_inst|i~16219
--operation mode is normal

Y1L367 = Y1L931 & Y1L103 & JB8_q[10] & !B1L04Q;


--Y1L467 is slaveregister:slaveregister_inst|i~16220
--operation mode is normal

Y1L467 = Y1L067 # Y1L167 # Y1L267 # Y1L367;


--Y1L123 is slaveregister:slaveregister_inst|i1771~256
--operation mode is normal

Y1L123 = Y1L903 & (Y1L957 # Y1L003 & Y1L467);


--HB4_q[10] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB4_q[10]_data_in = N1L51;
HB4_q[10]_write_enable = N1L03;
HB4_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[10]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[10] = MEMORY_SEGMENT(HB4_q[10]_data_in, HB4_q[10]_write_enable, HB4_q[10]_clock_0, HB4_q[10]_clock_1, , , , , VCC, HB4_q[10]_write_address, HB4_q[10]_read_address);


--Y1L223 is slaveregister:slaveregister_inst|i1771~257
--operation mode is normal

Y1L223 = Y1L266 & Y1L173 & B1L64Q & HB4_q[10];


--HB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB1_q[10]_data_in = C1L61;
HB1_q[10]_write_enable = C1L62;
HB1_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[10]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[10] = MEMORY_SEGMENT(HB1_q[10]_data_in, HB1_q[10]_write_enable, HB1_q[10]_clock_0, HB1_q[10]_clock_1, , , , , VCC, HB1_q[10]_write_address, HB1_q[10]_read_address);


--K1_FF_down_b is coinc:inst_coinc|FF_down_b
--operation mode is normal

K1_FF_down_b_lut_out = VCC;
K1_FF_down_b = DFFE(K1_FF_down_b_lut_out, COINC_DOWN_B, Y1_command_2_local[13], , );


--Y1L567 is slaveregister:slaveregister_inst|i~16221
--operation mode is normal

Y1L567 = K1_FF_down_b & (COINC_DOWN_B # Y1_command_2_local[2]) # !K1_FF_down_b & COINC_DOWN_B & !Y1_command_2_local[2];


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

Y1_command_2_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L667 is slaveregister:slaveregister_inst|i~16222
--operation mode is normal

Y1L667 = !B1L93Q & (B1L53Q & Y1L567 # !B1L53Q & Y1_command_2_local[10]);


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

Y1_command_3_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L214 is slaveregister:slaveregister_inst|i~4946
--operation mode is normal

Y1L214 = Y1_command_3_local[10] & !B1L53Q & !B1L93Q;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0
--operation mode is normal

J1L34Q_lut_out = JB23_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0
--operation mode is normal

J1L11Q_lut_out = JB23_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

Y1_command_1_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L767 is slaveregister:slaveregister_inst|i~16223
--operation mode is normal

Y1L767 = J1L11Q & (Y1_command_1_local[10] # B1L93Q) # !J1L11Q & Y1_command_1_local[10] & !B1L93Q;


--Y1L867 is slaveregister:slaveregister_inst|i~16224
--operation mode is normal

Y1L867 = B1L53Q & J1L34Q & B1L93Q # !B1L53Q & Y1L767;


--Y1L485 is slaveregister:slaveregister_inst|i~5466
--operation mode is normal

Y1L485 = B1L83Q & (B1L73Q # Y1L214) # !B1L83Q & !B1L73Q & Y1L867;


--Y1L967 is slaveregister:slaveregister_inst|i~16225
--operation mode is normal

Y1L967 = JB8_q[10] & (JB5_sload_path[10] # B1L93Q) # !JB8_q[10] & JB5_sload_path[10] & !B1L93Q;


--Y1L077 is slaveregister:slaveregister_inst|i~16226
--operation mode is normal

Y1L077 = B1L53Q & Y1L967 # !B1L53Q & Y1_rx_dpr_radr_local[10] & B1L93Q;


--Y1L585 is slaveregister:slaveregister_inst|i~5467
--operation mode is normal

Y1L585 = Y1L485 & (Y1L077 # !B1L73Q) # !Y1L485 & Y1L667 & B1L73Q;


--Q1L111Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0
--operation mode is normal

Q1L111Q_lut_out = JB92_sload_path[10];
Q1L111Q = DFFE(Q1L111Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L177 is slaveregister:slaveregister_inst|i~16227
--operation mode is normal

Y1L177 = B1L93Q & JB23_sload_path[42] & !B1L83Q # !B1L93Q & Q1L111Q & B1L83Q;


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !RE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0
--operation mode is normal

J1L06Q_lut_out = JB23_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L311Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0
--operation mode is normal

P1L311Q_lut_out = JB82_sload_path[10];
P1L311Q = DFFE(P1L311Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L285 is slaveregister:slaveregister_inst|i~5464
--operation mode is normal

Y1L285 = B1L93Q & (B1L83Q # J1L06Q) # !B1L93Q & !B1L83Q & P1L311Q;


--Y1L385 is slaveregister:slaveregister_inst|i~5465
--operation mode is normal

Y1L385 = Y1L285 & (Y1_tx_dpr_wadr_local[10] # !B1L83Q) # !Y1L285 & !Y1_com_ctrl_local[10] & B1L83Q;


--Q1L751Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0
--operation mode is normal

Q1L751Q_lut_out = JB03_sload_path[10];
Q1L751Q = DFFE(Q1L751Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

Y1_command_0_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L085 is slaveregister:slaveregister_inst|i~5462
--operation mode is normal

Y1L085 = B1L93Q & (B1L83Q # JB23_sload_path[10]) # !B1L93Q & !B1L83Q & Y1_command_0_local[10];


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

Y1_command_4_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L185 is slaveregister:slaveregister_inst|i~5463
--operation mode is normal

Y1L185 = Y1L085 & (Y1_command_4_local[10] # !B1L83Q) # !Y1L085 & Q1L751Q & B1L83Q;


--Y1L875 is slaveregister:slaveregister_inst|i~5460
--operation mode is normal

Y1L875 = B1L73Q & (B1L53Q # Y1L385) # !B1L73Q & !B1L53Q & Y1L185;


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0
--operation mode is normal

J1L29Q_lut_out = JB23_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L29Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0
--operation mode is normal

P1L29Q_lut_out = JB72_sload_path[10];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L277 is slaveregister:slaveregister_inst|i~16228
--operation mode is normal

Y1L277 = J1L29Q & (P1L29Q # B1L93Q) # !J1L29Q & P1L29Q & !B1L93Q;


--Y1L377 is slaveregister:slaveregister_inst|i~16229
--operation mode is normal

Y1L377 = B1L83Q & MB1_inst16[10] & B1L93Q # !B1L83Q & Y1L277;


--Y1L975 is slaveregister:slaveregister_inst|i~5461
--operation mode is normal

Y1L975 = Y1L875 & (Y1L377 # !B1L53Q) # !Y1L875 & Y1L177 & B1L53Q;


--Y1L477 is slaveregister:slaveregister_inst|i~16230
--operation mode is normal

Y1L477 = Y1L585 & (Y1L975 # B1L63Q) # !Y1L585 & Y1L975 & !B1L63Q;


--Y1L646 is slaveregister:slaveregister_inst|i~5528
--operation mode is normal

Y1L646 = B1L54Q & (B1L74Q # Y1L477) # !B1L54Q & !B1L74Q & PE1_q[10];


--HB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB2_q[10]_data_in = C2L61;
HB2_q[10]_write_enable = C2L62;
HB2_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[10]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[10] = MEMORY_SEGMENT(HB2_q[10]_data_in, HB2_q[10]_write_enable, HB2_q[10]_clock_0, HB2_q[10]_clock_1, , , , , VCC, HB2_q[10]_write_address, HB2_q[10]_read_address);


--Y1L746 is slaveregister:slaveregister_inst|i~5529
--operation mode is normal

Y1L746 = Y1L646 & (HB2_q[10] # !B1L74Q) # !Y1L646 & HB1_q[10] & B1L74Q;


--PE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
PE1_q[11]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[11]_write_address, PE1_q[11]_read_address);


--Y1L577 is slaveregister:slaveregister_inst|i~16231
--operation mode is normal

Y1L577 = PE1_q[11] & !B1L34Q;


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11]
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[11] # !Y1L063 & Y1_tx_dpr_wadr_local[11]);
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L677 is slaveregister:slaveregister_inst|i~16232
--operation mode is normal

Y1L677 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[11] & !B1L04Q;


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11]
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[11] # !Y1L263 & Y1_rx_dpr_radr_local[11]);
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L777 is slaveregister:slaveregister_inst|i~16233
--operation mode is normal

Y1L777 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[11] & !B1L04Q;


--MB1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11]
--operation mode is normal

MB1_inst16[11]_lut_out = JB71_q[11];
MB1_inst16[11] = DFFE(MB1_inst16[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L877 is slaveregister:slaveregister_inst|i~16234
--operation mode is normal

Y1L877 = Y1L956 & MB1_inst16[11] & Y1L076 & !B1L04Q;


--Y1L977 is slaveregister:slaveregister_inst|i~16235
--operation mode is normal

Y1L977 = Y1L931 & Y1L103 & JB8_q[11] & !B1L04Q;


--Y1L087 is slaveregister:slaveregister_inst|i~16236
--operation mode is normal

Y1L087 = Y1L677 # Y1L777 # Y1L877 # Y1L977;


--Y1L913 is slaveregister:slaveregister_inst|i1770~256
--operation mode is normal

Y1L913 = Y1L903 & (Y1L577 # Y1L003 & Y1L087);


--HB4_q[11] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB4_q[11]_data_in = N1L02;
HB4_q[11]_write_enable = N1L03;
HB4_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[11]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[11] = MEMORY_SEGMENT(HB4_q[11]_data_in, HB4_q[11]_write_enable, HB4_q[11]_clock_0, HB4_q[11]_clock_1, , , , , VCC, HB4_q[11]_write_address, HB4_q[11]_read_address);


--Y1L023 is slaveregister:slaveregister_inst|i1770~257
--operation mode is normal

Y1L023 = Y1L266 & Y1L173 & B1L64Q & HB4_q[11];


--K1_FF_down_bbar is coinc:inst_coinc|FF_down_bbar
--operation mode is normal

K1_FF_down_bbar_lut_out = VCC;
K1_FF_down_bbar = DFFE(K1_FF_down_bbar_lut_out, !COINC_DOWN_BBAR, Y1_command_2_local[13], , );


--Y1L187 is slaveregister:slaveregister_inst|i~16237
--operation mode is normal

Y1L187 = COINC_DOWN_BBAR & (!K1_FF_down_bbar # !Y1_command_2_local[2]) # !COINC_DOWN_BBAR & Y1_command_2_local[2] & !K1_FF_down_bbar;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

Y1_command_2_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L287 is slaveregister:slaveregister_inst|i~16238
--operation mode is normal

Y1L287 = !B1L93Q & (B1L53Q & Y1L187 # !B1L53Q & Y1_command_2_local[11]);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

Y1_command_3_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L314 is slaveregister:slaveregister_inst|i~4948
--operation mode is normal

Y1L314 = Y1_command_3_local[11] & !B1L53Q & !B1L93Q;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0
--operation mode is normal

J1L44Q_lut_out = JB23_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0
--operation mode is normal

J1L21Q_lut_out = JB23_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

Y1_command_1_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L387 is slaveregister:slaveregister_inst|i~16239
--operation mode is normal

Y1L387 = J1L21Q & (Y1_command_1_local[11] # B1L93Q) # !J1L21Q & Y1_command_1_local[11] & !B1L93Q;


--Y1L487 is slaveregister:slaveregister_inst|i~16240
--operation mode is normal

Y1L487 = B1L53Q & J1L44Q & B1L93Q # !B1L53Q & Y1L387;


--Y1L295 is slaveregister:slaveregister_inst|i~5474
--operation mode is normal

Y1L295 = B1L83Q & (B1L73Q # Y1L314) # !B1L83Q & !B1L73Q & Y1L487;


--Y1L587 is slaveregister:slaveregister_inst|i~16241
--operation mode is normal

Y1L587 = JB8_q[11] & (JB5_sload_path[11] # B1L93Q) # !JB8_q[11] & JB5_sload_path[11] & !B1L93Q;


--Y1L687 is slaveregister:slaveregister_inst|i~16242
--operation mode is normal

Y1L687 = B1L53Q & Y1L587 # !B1L53Q & Y1_rx_dpr_radr_local[11] & B1L93Q;


--Y1L395 is slaveregister:slaveregister_inst|i~5475
--operation mode is normal

Y1L395 = Y1L295 & (Y1L687 # !B1L73Q) # !Y1L295 & Y1L287 & B1L73Q;


--Q1L211Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0
--operation mode is normal

Q1L211Q_lut_out = JB92_sload_path[11];
Q1L211Q = DFFE(Q1L211Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L787 is slaveregister:slaveregister_inst|i~16243
--operation mode is normal

Y1L787 = B1L93Q & JB23_sload_path[43] & !B1L83Q # !B1L93Q & Q1L211Q & B1L83Q;


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0
--operation mode is normal

J1L16Q_lut_out = JB23_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L411Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0
--operation mode is normal

P1L411Q_lut_out = JB82_sload_path[11];
P1L411Q = DFFE(P1L411Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L095 is slaveregister:slaveregister_inst|i~5472
--operation mode is normal

Y1L095 = B1L93Q & (B1L83Q # J1L16Q) # !B1L93Q & !B1L83Q & P1L411Q;


--Y1L195 is slaveregister:slaveregister_inst|i~5473
--operation mode is normal

Y1L195 = Y1L095 & (Y1_tx_dpr_wadr_local[11] # !B1L83Q) # !Y1L095 & Y1_com_ctrl_local[11] & B1L83Q;


--Q1L851Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0
--operation mode is normal

Q1L851Q_lut_out = JB03_sload_path[11];
Q1L851Q = DFFE(Q1L851Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

Y1_command_0_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L885 is slaveregister:slaveregister_inst|i~5470
--operation mode is normal

Y1L885 = B1L93Q & (B1L83Q # JB23_sload_path[11]) # !B1L93Q & !B1L83Q & Y1_command_0_local[11];


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

Y1_command_4_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L985 is slaveregister:slaveregister_inst|i~5471
--operation mode is normal

Y1L985 = Y1L885 & (Y1_command_4_local[11] # !B1L83Q) # !Y1L885 & Q1L851Q & B1L83Q;


--Y1L685 is slaveregister:slaveregister_inst|i~5468
--operation mode is normal

Y1L685 = B1L73Q & (B1L53Q # Y1L195) # !B1L73Q & !B1L53Q & Y1L985;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0
--operation mode is normal

J1L39Q_lut_out = JB23_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L39Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0
--operation mode is normal

P1L39Q_lut_out = JB72_sload_path[11];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L887 is slaveregister:slaveregister_inst|i~16244
--operation mode is normal

Y1L887 = J1L39Q & (P1L39Q # B1L93Q) # !J1L39Q & P1L39Q & !B1L93Q;


--Y1L987 is slaveregister:slaveregister_inst|i~16245
--operation mode is normal

Y1L987 = B1L83Q & MB1_inst16[11] & B1L93Q # !B1L83Q & Y1L887;


--Y1L785 is slaveregister:slaveregister_inst|i~5469
--operation mode is normal

Y1L785 = Y1L685 & (Y1L987 # !B1L53Q) # !Y1L685 & Y1L787 & B1L53Q;


--Y1L097 is slaveregister:slaveregister_inst|i~16246
--operation mode is normal

Y1L097 = Y1L395 & (Y1L785 # B1L63Q) # !Y1L395 & Y1L785 & !B1L63Q;


--HB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB1_q[11]_data_in = C1L51;
HB1_q[11]_write_enable = C1L62;
HB1_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[11]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[11] = MEMORY_SEGMENT(HB1_q[11]_data_in, HB1_q[11]_write_enable, HB1_q[11]_clock_0, HB1_q[11]_clock_1, , , , , VCC, HB1_q[11]_write_address, HB1_q[11]_read_address);


--Y1L846 is slaveregister:slaveregister_inst|i~5530
--operation mode is normal

Y1L846 = B1L74Q & (B1L54Q # HB1_q[11]) # !B1L74Q & !B1L54Q & PE1_q[11];


--HB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB2_q[11]_data_in = C2L51;
HB2_q[11]_write_enable = C2L62;
HB2_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[11]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[11] = MEMORY_SEGMENT(HB2_q[11]_data_in, HB2_q[11]_write_enable, HB2_q[11]_clock_0, HB2_q[11]_clock_1, , , , , VCC, HB2_q[11]_write_address, HB2_q[11]_read_address);


--Y1L946 is slaveregister:slaveregister_inst|i~5531
--operation mode is normal

Y1L946 = Y1L846 & (HB2_q[11] # !B1L54Q) # !Y1L846 & Y1L097 & B1L54Q;


--PE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
PE1_q[12]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[12]_write_address, PE1_q[12]_read_address);


--Y1L197 is slaveregister:slaveregister_inst|i~16247
--operation mode is normal

Y1L197 = PE1_q[12] & !B1L34Q;


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12]
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[12] # !Y1L063 & Y1_tx_dpr_wadr_local[12]);
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L297 is slaveregister:slaveregister_inst|i~16248
--operation mode is normal

Y1L297 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[12] & !B1L04Q;


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12]
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[12] # !Y1L263 & Y1_rx_dpr_radr_local[12]);
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L397 is slaveregister:slaveregister_inst|i~16249
--operation mode is normal

Y1L397 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[12] & !B1L04Q;


--MB1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12]
--operation mode is normal

MB1_inst16[12]_lut_out = JB71_q[12];
MB1_inst16[12] = DFFE(MB1_inst16[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L497 is slaveregister:slaveregister_inst|i~16250
--operation mode is normal

Y1L497 = Y1L956 & MB1_inst16[12] & Y1L076 & !B1L04Q;


--Y1L597 is slaveregister:slaveregister_inst|i~16251
--operation mode is normal

Y1L597 = Y1L931 & Y1L103 & JB8_q[12] & !B1L04Q;


--Y1L697 is slaveregister:slaveregister_inst|i~16252
--operation mode is normal

Y1L697 = Y1L297 # Y1L397 # Y1L497 # Y1L597;


--Y1L713 is slaveregister:slaveregister_inst|i1769~256
--operation mode is normal

Y1L713 = Y1L903 & (Y1L197 # Y1L003 & Y1L697);


--HB4_q[12] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB4_q[12]_data_in = N1L91;
HB4_q[12]_write_enable = N1L03;
HB4_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[12]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[12] = MEMORY_SEGMENT(HB4_q[12]_data_in, HB4_q[12]_write_enable, HB4_q[12]_clock_0, HB4_q[12]_clock_1, , , , , VCC, HB4_q[12]_write_address, HB4_q[12]_read_address);


--Y1L813 is slaveregister:slaveregister_inst|i1769~257
--operation mode is normal

Y1L813 = Y1L266 & Y1L173 & B1L64Q & HB4_q[12];


--HB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB1_q[12]_data_in = C1L41;
HB1_q[12]_write_enable = C1L62;
HB1_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[12]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[12] = MEMORY_SEGMENT(HB1_q[12]_data_in, HB1_q[12]_write_enable, HB1_q[12]_clock_0, HB1_q[12]_clock_1, , , , , VCC, HB1_q[12]_write_address, HB1_q[12]_read_address);


--K1_FF_up_a is coinc:inst_coinc|FF_up_a
--operation mode is normal

K1_FF_up_a_lut_out = VCC;
K1_FF_up_a = DFFE(K1_FF_up_a_lut_out, COINC_UP_A, Y1_command_2_local[12], , );


--Y1L797 is slaveregister:slaveregister_inst|i~16253
--operation mode is normal

Y1L797 = K1_FF_up_a & (COINC_UP_A # Y1_command_2_local[2]) # !K1_FF_up_a & COINC_UP_A & !Y1_command_2_local[2];


--Y1L897 is slaveregister:slaveregister_inst|i~16254
--operation mode is normal

Y1L897 = !B1L93Q & (B1L53Q & Y1L797 # !B1L53Q & Y1_command_2_local[12]);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

Y1_command_3_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L414 is slaveregister:slaveregister_inst|i~4950
--operation mode is normal

Y1L414 = Y1_command_3_local[12] & !B1L53Q & !B1L93Q;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0
--operation mode is normal

J1L54Q_lut_out = JB23_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0
--operation mode is normal

J1L31Q_lut_out = JB23_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

Y1_command_1_local[12]_lut_out = !RE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L997 is slaveregister:slaveregister_inst|i~16255
--operation mode is normal

Y1L997 = J1L31Q & (B1L93Q # !Y1_command_1_local[12]) # !J1L31Q & !B1L93Q & !Y1_command_1_local[12];


--Y1L008 is slaveregister:slaveregister_inst|i~16256
--operation mode is normal

Y1L008 = B1L53Q & J1L54Q & B1L93Q # !B1L53Q & Y1L997;


--Y1L006 is slaveregister:slaveregister_inst|i~5482
--operation mode is normal

Y1L006 = B1L83Q & (B1L73Q # Y1L414) # !B1L83Q & !B1L73Q & Y1L008;


--Y1L108 is slaveregister:slaveregister_inst|i~16257
--operation mode is normal

Y1L108 = JB8_q[12] & (JB5_sload_path[12] # B1L93Q) # !JB8_q[12] & JB5_sload_path[12] & !B1L93Q;


--Y1L208 is slaveregister:slaveregister_inst|i~16258
--operation mode is normal

Y1L208 = B1L53Q & Y1L108 # !B1L53Q & Y1_rx_dpr_radr_local[12] & B1L93Q;


--Y1L106 is slaveregister:slaveregister_inst|i~5483
--operation mode is normal

Y1L106 = Y1L006 & (Y1L208 # !B1L73Q) # !Y1L006 & Y1L897 & B1L73Q;


--Q1L311Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0
--operation mode is normal

Q1L311Q_lut_out = JB92_sload_path[12];
Q1L311Q = DFFE(Q1L311Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L308 is slaveregister:slaveregister_inst|i~16259
--operation mode is normal

Y1L308 = B1L93Q & JB23_sload_path[44] & !B1L83Q # !B1L93Q & Q1L311Q & B1L83Q;


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !RE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0
--operation mode is normal

J1L26Q_lut_out = JB23_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L511Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0
--operation mode is normal

P1L511Q_lut_out = JB82_sload_path[12];
P1L511Q = DFFE(P1L511Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L895 is slaveregister:slaveregister_inst|i~5480
--operation mode is normal

Y1L895 = B1L93Q & (B1L83Q # J1L26Q) # !B1L93Q & !B1L83Q & P1L511Q;


--Y1L995 is slaveregister:slaveregister_inst|i~5481
--operation mode is normal

Y1L995 = Y1L895 & (Y1_tx_dpr_wadr_local[12] # !B1L83Q) # !Y1L895 & !Y1_com_ctrl_local[12] & B1L83Q;


--Q1L951Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0
--operation mode is normal

Q1L951Q_lut_out = JB03_sload_path[12];
Q1L951Q = DFFE(Q1L951Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

Y1_command_0_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L695 is slaveregister:slaveregister_inst|i~5478
--operation mode is normal

Y1L695 = B1L93Q & (B1L83Q # JB23_sload_path[12]) # !B1L93Q & !B1L83Q & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

Y1_command_4_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L795 is slaveregister:slaveregister_inst|i~5479
--operation mode is normal

Y1L795 = Y1L695 & (Y1_command_4_local[12] # !B1L83Q) # !Y1L695 & Q1L951Q & B1L83Q;


--Y1L495 is slaveregister:slaveregister_inst|i~5476
--operation mode is normal

Y1L495 = B1L73Q & (B1L53Q # Y1L995) # !B1L73Q & !B1L53Q & Y1L795;


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0
--operation mode is normal

J1L49Q_lut_out = JB23_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L49Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0
--operation mode is normal

P1L49Q_lut_out = JB72_sload_path[12];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L408 is slaveregister:slaveregister_inst|i~16260
--operation mode is normal

Y1L408 = J1L49Q & (P1L49Q # B1L93Q) # !J1L49Q & P1L49Q & !B1L93Q;


--Y1L508 is slaveregister:slaveregister_inst|i~16261
--operation mode is normal

Y1L508 = B1L83Q & MB1_inst16[12] & B1L93Q # !B1L83Q & Y1L408;


--Y1L595 is slaveregister:slaveregister_inst|i~5477
--operation mode is normal

Y1L595 = Y1L495 & (Y1L508 # !B1L53Q) # !Y1L495 & Y1L308 & B1L53Q;


--Y1L608 is slaveregister:slaveregister_inst|i~16262
--operation mode is normal

Y1L608 = Y1L106 & (Y1L595 # B1L63Q) # !Y1L106 & Y1L595 & !B1L63Q;


--Y1L056 is slaveregister:slaveregister_inst|i~5532
--operation mode is normal

Y1L056 = B1L54Q & (B1L74Q # Y1L608) # !B1L54Q & !B1L74Q & PE1_q[12];


--HB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB2_q[12]_data_in = C2L41;
HB2_q[12]_write_enable = C2L62;
HB2_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[12]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[12] = MEMORY_SEGMENT(HB2_q[12]_data_in, HB2_q[12]_write_enable, HB2_q[12]_clock_0, HB2_q[12]_clock_1, , , , , VCC, HB2_q[12]_write_address, HB2_q[12]_read_address);


--Y1L156 is slaveregister:slaveregister_inst|i~5533
--operation mode is normal

Y1L156 = Y1L056 & (HB2_q[12] # !B1L74Q) # !Y1L056 & HB1_q[12] & B1L74Q;


--PE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
PE1_q[13]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[13]_write_address, PE1_q[13]_read_address);


--Y1L708 is slaveregister:slaveregister_inst|i~16263
--operation mode is normal

Y1L708 = PE1_q[13] & !B1L34Q;


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13]
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[13] # !Y1L063 & Y1_tx_dpr_wadr_local[13]);
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L808 is slaveregister:slaveregister_inst|i~16264
--operation mode is normal

Y1L808 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[13] & !B1L04Q;


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13]
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[13] # !Y1L263 & Y1_rx_dpr_radr_local[13]);
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L908 is slaveregister:slaveregister_inst|i~16265
--operation mode is normal

Y1L908 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[13] & !B1L04Q;


--MB1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13]
--operation mode is normal

MB1_inst16[13]_lut_out = JB71_q[13];
MB1_inst16[13] = DFFE(MB1_inst16[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L018 is slaveregister:slaveregister_inst|i~16266
--operation mode is normal

Y1L018 = Y1L956 & MB1_inst16[13] & Y1L076 & !B1L04Q;


--Y1L118 is slaveregister:slaveregister_inst|i~16267
--operation mode is normal

Y1L118 = Y1L931 & Y1L103 & JB8_q[13] & !B1L04Q;


--Y1L218 is slaveregister:slaveregister_inst|i~16268
--operation mode is normal

Y1L218 = Y1L808 # Y1L908 # Y1L018 # Y1L118;


--Y1L513 is slaveregister:slaveregister_inst|i1768~256
--operation mode is normal

Y1L513 = Y1L903 & (Y1L708 # Y1L003 & Y1L218);


--HB4_q[13] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB4_q[13]_data_in = N1L81;
HB4_q[13]_write_enable = N1L03;
HB4_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[13]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[13] = MEMORY_SEGMENT(HB4_q[13]_data_in, HB4_q[13]_write_enable, HB4_q[13]_clock_0, HB4_q[13]_clock_1, , , , , VCC, HB4_q[13]_write_address, HB4_q[13]_read_address);


--Y1L613 is slaveregister:slaveregister_inst|i1768~257
--operation mode is normal

Y1L613 = Y1L266 & Y1L173 & B1L64Q & HB4_q[13];


--K1_FF_up_abar is coinc:inst_coinc|FF_up_abar
--operation mode is normal

K1_FF_up_abar_lut_out = VCC;
K1_FF_up_abar = DFFE(K1_FF_up_abar_lut_out, !COINC_UP_ABAR, Y1_command_2_local[12], , );


--Y1L318 is slaveregister:slaveregister_inst|i~16269
--operation mode is normal

Y1L318 = COINC_UP_ABAR & (!K1_FF_up_abar # !Y1_command_2_local[2]) # !COINC_UP_ABAR & Y1_command_2_local[2] & !K1_FF_up_abar;


--Y1L418 is slaveregister:slaveregister_inst|i~16270
--operation mode is normal

Y1L418 = !B1L93Q & (B1L53Q & Y1L318 # !B1L53Q & Y1_command_2_local[13]);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

Y1_command_3_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L514 is slaveregister:slaveregister_inst|i~4952
--operation mode is normal

Y1L514 = Y1_command_3_local[13] & !B1L53Q & !B1L93Q;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0
--operation mode is normal

J1L64Q_lut_out = JB23_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0
--operation mode is normal

J1L41Q_lut_out = JB23_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

Y1_command_1_local[13]_lut_out = !RE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L518 is slaveregister:slaveregister_inst|i~16271
--operation mode is normal

Y1L518 = J1L41Q & (B1L93Q # !Y1_command_1_local[13]) # !J1L41Q & !B1L93Q & !Y1_command_1_local[13];


--Y1L618 is slaveregister:slaveregister_inst|i~16272
--operation mode is normal

Y1L618 = B1L53Q & J1L64Q & B1L93Q # !B1L53Q & Y1L518;


--Y1L806 is slaveregister:slaveregister_inst|i~5490
--operation mode is normal

Y1L806 = B1L83Q & (B1L73Q # Y1L514) # !B1L83Q & !B1L73Q & Y1L618;


--Y1L718 is slaveregister:slaveregister_inst|i~16273
--operation mode is normal

Y1L718 = JB8_q[13] & (JB5_sload_path[13] # B1L93Q) # !JB8_q[13] & JB5_sload_path[13] & !B1L93Q;


--Y1L818 is slaveregister:slaveregister_inst|i~16274
--operation mode is normal

Y1L818 = B1L53Q & Y1L718 # !B1L53Q & Y1_rx_dpr_radr_local[13] & B1L93Q;


--Y1L906 is slaveregister:slaveregister_inst|i~5491
--operation mode is normal

Y1L906 = Y1L806 & (Y1L818 # !B1L73Q) # !Y1L806 & Y1L418 & B1L73Q;


--Q1L411Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0
--operation mode is normal

Q1L411Q_lut_out = JB92_sload_path[13];
Q1L411Q = DFFE(Q1L411Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L918 is slaveregister:slaveregister_inst|i~16275
--operation mode is normal

Y1L918 = B1L93Q & JB23_sload_path[45] & !B1L83Q # !B1L93Q & Q1L411Q & B1L83Q;


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0
--operation mode is normal

J1L36Q_lut_out = JB23_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L611Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0
--operation mode is normal

P1L611Q_lut_out = JB82_sload_path[13];
P1L611Q = DFFE(P1L611Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L606 is slaveregister:slaveregister_inst|i~5488
--operation mode is normal

Y1L606 = B1L93Q & (B1L83Q # J1L36Q) # !B1L93Q & !B1L83Q & P1L611Q;


--Y1L706 is slaveregister:slaveregister_inst|i~5489
--operation mode is normal

Y1L706 = Y1L606 & (Y1_tx_dpr_wadr_local[13] # !B1L83Q) # !Y1L606 & Y1_com_ctrl_local[13] & B1L83Q;


--Q1L061Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0
--operation mode is normal

Q1L061Q_lut_out = JB03_sload_path[13];
Q1L061Q = DFFE(Q1L061Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

Y1_command_0_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L406 is slaveregister:slaveregister_inst|i~5486
--operation mode is normal

Y1L406 = B1L93Q & (B1L83Q # JB23_sload_path[13]) # !B1L93Q & !B1L83Q & Y1_command_0_local[13];


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

Y1_command_4_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L506 is slaveregister:slaveregister_inst|i~5487
--operation mode is normal

Y1L506 = Y1L406 & (Y1_command_4_local[13] # !B1L83Q) # !Y1L406 & Q1L061Q & B1L83Q;


--Y1L206 is slaveregister:slaveregister_inst|i~5484
--operation mode is normal

Y1L206 = B1L73Q & (B1L53Q # Y1L706) # !B1L73Q & !B1L53Q & Y1L506;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0
--operation mode is normal

J1L59Q_lut_out = JB23_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L59Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0
--operation mode is normal

P1L59Q_lut_out = JB72_sload_path[13];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L028 is slaveregister:slaveregister_inst|i~16276
--operation mode is normal

Y1L028 = J1L59Q & (P1L59Q # B1L93Q) # !J1L59Q & P1L59Q & !B1L93Q;


--Y1L128 is slaveregister:slaveregister_inst|i~16277
--operation mode is normal

Y1L128 = B1L83Q & MB1_inst16[13] & B1L93Q # !B1L83Q & Y1L028;


--Y1L306 is slaveregister:slaveregister_inst|i~5485
--operation mode is normal

Y1L306 = Y1L206 & (Y1L128 # !B1L53Q) # !Y1L206 & Y1L918 & B1L53Q;


--Y1L228 is slaveregister:slaveregister_inst|i~16278
--operation mode is normal

Y1L228 = Y1L906 & (Y1L306 # B1L63Q) # !Y1L906 & Y1L306 & !B1L63Q;


--HB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB1_q[13]_data_in = C1L31;
HB1_q[13]_write_enable = C1L62;
HB1_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[13]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[13] = MEMORY_SEGMENT(HB1_q[13]_data_in, HB1_q[13]_write_enable, HB1_q[13]_clock_0, HB1_q[13]_clock_1, , , , , VCC, HB1_q[13]_write_address, HB1_q[13]_read_address);


--Y1L256 is slaveregister:slaveregister_inst|i~5534
--operation mode is normal

Y1L256 = B1L74Q & (B1L54Q # HB1_q[13]) # !B1L74Q & !B1L54Q & PE1_q[13];


--HB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB2_q[13]_data_in = C2L31;
HB2_q[13]_write_enable = C2L62;
HB2_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[13]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[13] = MEMORY_SEGMENT(HB2_q[13]_data_in, HB2_q[13]_write_enable, HB2_q[13]_clock_0, HB2_q[13]_clock_1, , , , , VCC, HB2_q[13]_write_address, HB2_q[13]_read_address);


--Y1L356 is slaveregister:slaveregister_inst|i~5535
--operation mode is normal

Y1L356 = Y1L256 & (HB2_q[13] # !B1L54Q) # !Y1L256 & Y1L228 & B1L54Q;


--PE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
PE1_q[14]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[14]_write_address, PE1_q[14]_read_address);


--Y1L328 is slaveregister:slaveregister_inst|i~16279
--operation mode is normal

Y1L328 = PE1_q[14] & !B1L34Q;


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14]
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[14] # !Y1L063 & Y1_tx_dpr_wadr_local[14]);
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L428 is slaveregister:slaveregister_inst|i~16280
--operation mode is normal

Y1L428 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[14] & !B1L04Q;


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14]
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[14] # !Y1L263 & Y1_rx_dpr_radr_local[14]);
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L528 is slaveregister:slaveregister_inst|i~16281
--operation mode is normal

Y1L528 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[14] & !B1L04Q;


--MB1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14]
--operation mode is normal

MB1_inst16[14]_lut_out = JB71_q[14];
MB1_inst16[14] = DFFE(MB1_inst16[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L628 is slaveregister:slaveregister_inst|i~16282
--operation mode is normal

Y1L628 = Y1L956 & MB1_inst16[14] & Y1L076 & !B1L04Q;


--Y1L728 is slaveregister:slaveregister_inst|i~16283
--operation mode is normal

Y1L728 = Y1L931 & Y1L103 & JB8_q[14] & !B1L04Q;


--Y1L828 is slaveregister:slaveregister_inst|i~16284
--operation mode is normal

Y1L828 = Y1L428 # Y1L528 # Y1L628 # Y1L728;


--Y1L313 is slaveregister:slaveregister_inst|i1767~256
--operation mode is normal

Y1L313 = Y1L903 & (Y1L328 # Y1L003 & Y1L828);


--HB4_q[14] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB4_q[14]_data_in = N1L71;
HB4_q[14]_write_enable = N1L03;
HB4_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[14]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[14] = MEMORY_SEGMENT(HB4_q[14]_data_in, HB4_q[14]_write_enable, HB4_q[14]_clock_0, HB4_q[14]_clock_1, , , , , VCC, HB4_q[14]_write_address, HB4_q[14]_read_address);


--Y1L413 is slaveregister:slaveregister_inst|i1767~257
--operation mode is normal

Y1L413 = Y1L266 & Y1L173 & B1L64Q & HB4_q[14];


--HB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB1_q[14]_data_in = C1L21;
HB1_q[14]_write_enable = C1L62;
HB1_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[14]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[14] = MEMORY_SEGMENT(HB1_q[14]_data_in, HB1_q[14]_write_enable, HB1_q[14]_clock_0, HB1_q[14]_clock_1, , , , , VCC, HB1_q[14]_write_address, HB1_q[14]_read_address);


--K1_FF_up_b is coinc:inst_coinc|FF_up_b
--operation mode is normal

K1_FF_up_b_lut_out = VCC;
K1_FF_up_b = DFFE(K1_FF_up_b_lut_out, COINC_UP_B, Y1_command_2_local[13], , );


--Y1L928 is slaveregister:slaveregister_inst|i~16285
--operation mode is normal

Y1L928 = K1_FF_up_b & (COINC_UP_B # Y1_command_2_local[2]) # !K1_FF_up_b & COINC_UP_B & !Y1_command_2_local[2];


--Y1L038 is slaveregister:slaveregister_inst|i~16286
--operation mode is normal

Y1L038 = !B1L93Q & (B1L53Q & Y1L928 # !B1L53Q & Y1_command_2_local[14]);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

Y1_command_3_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L614 is slaveregister:slaveregister_inst|i~4954
--operation mode is normal

Y1L614 = Y1_command_3_local[14] & !B1L53Q & !B1L93Q;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0
--operation mode is normal

J1L74Q_lut_out = JB23_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0
--operation mode is normal

J1L51Q_lut_out = JB23_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

Y1_command_1_local[14]_lut_out = !RE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L138 is slaveregister:slaveregister_inst|i~16287
--operation mode is normal

Y1L138 = J1L51Q & (B1L93Q # !Y1_command_1_local[14]) # !J1L51Q & !B1L93Q & !Y1_command_1_local[14];


--Y1L238 is slaveregister:slaveregister_inst|i~16288
--operation mode is normal

Y1L238 = B1L53Q & J1L74Q & B1L93Q # !B1L53Q & Y1L138;


--Y1L616 is slaveregister:slaveregister_inst|i~5498
--operation mode is normal

Y1L616 = B1L83Q & (B1L73Q # Y1L614) # !B1L83Q & !B1L73Q & Y1L238;


--Y1L338 is slaveregister:slaveregister_inst|i~16289
--operation mode is normal

Y1L338 = JB8_q[14] & (JB5_sload_path[14] # B1L93Q) # !JB8_q[14] & JB5_sload_path[14] & !B1L93Q;


--Y1L438 is slaveregister:slaveregister_inst|i~16290
--operation mode is normal

Y1L438 = B1L53Q & Y1L338 # !B1L53Q & Y1_rx_dpr_radr_local[14] & B1L93Q;


--Y1L716 is slaveregister:slaveregister_inst|i~5499
--operation mode is normal

Y1L716 = Y1L616 & (Y1L438 # !B1L73Q) # !Y1L616 & Y1L038 & B1L73Q;


--Q1L511Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0
--operation mode is normal

Q1L511Q_lut_out = JB92_sload_path[14];
Q1L511Q = DFFE(Q1L511Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L538 is slaveregister:slaveregister_inst|i~16291
--operation mode is normal

Y1L538 = B1L93Q & JB23_sload_path[46] & !B1L83Q # !B1L93Q & Q1L511Q & B1L83Q;


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0
--operation mode is normal

J1L46Q_lut_out = JB23_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L711Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0
--operation mode is normal

P1L711Q_lut_out = JB82_sload_path[14];
P1L711Q = DFFE(P1L711Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L416 is slaveregister:slaveregister_inst|i~5496
--operation mode is normal

Y1L416 = B1L93Q & (B1L83Q # J1L46Q) # !B1L93Q & !B1L83Q & P1L711Q;


--Y1L516 is slaveregister:slaveregister_inst|i~5497
--operation mode is normal

Y1L516 = Y1L416 & (Y1_tx_dpr_wadr_local[14] # !B1L83Q) # !Y1L416 & Y1_com_ctrl_local[14] & B1L83Q;


--Q1L161Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0
--operation mode is normal

Q1L161Q_lut_out = JB03_sload_path[14];
Q1L161Q = DFFE(Q1L161Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

Y1_command_0_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L216 is slaveregister:slaveregister_inst|i~5494
--operation mode is normal

Y1L216 = B1L93Q & (B1L83Q # JB23_sload_path[14]) # !B1L93Q & !B1L83Q & Y1_command_0_local[14];


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

Y1_command_4_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L316 is slaveregister:slaveregister_inst|i~5495
--operation mode is normal

Y1L316 = Y1L216 & (Y1_command_4_local[14] # !B1L83Q) # !Y1L216 & Q1L161Q & B1L83Q;


--Y1L016 is slaveregister:slaveregister_inst|i~5492
--operation mode is normal

Y1L016 = B1L73Q & (B1L53Q # Y1L516) # !B1L73Q & !B1L53Q & Y1L316;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0
--operation mode is normal

J1L69Q_lut_out = JB23_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L69Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0
--operation mode is normal

P1L69Q_lut_out = JB72_sload_path[14];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L638 is slaveregister:slaveregister_inst|i~16292
--operation mode is normal

Y1L638 = J1L69Q & (P1L69Q # B1L93Q) # !J1L69Q & P1L69Q & !B1L93Q;


--Y1L738 is slaveregister:slaveregister_inst|i~16293
--operation mode is normal

Y1L738 = B1L83Q & MB1_inst16[14] & B1L93Q # !B1L83Q & Y1L638;


--Y1L116 is slaveregister:slaveregister_inst|i~5493
--operation mode is normal

Y1L116 = Y1L016 & (Y1L738 # !B1L53Q) # !Y1L016 & Y1L538 & B1L53Q;


--Y1L838 is slaveregister:slaveregister_inst|i~16294
--operation mode is normal

Y1L838 = Y1L716 & (Y1L116 # B1L63Q) # !Y1L716 & Y1L116 & !B1L63Q;


--Y1L456 is slaveregister:slaveregister_inst|i~5536
--operation mode is normal

Y1L456 = B1L54Q & (B1L74Q # Y1L838) # !B1L54Q & !B1L74Q & PE1_q[14];


--HB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB2_q[14]_data_in = C2L21;
HB2_q[14]_write_enable = C2L62;
HB2_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[14]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[14] = MEMORY_SEGMENT(HB2_q[14]_data_in, HB2_q[14]_write_enable, HB2_q[14]_clock_0, HB2_q[14]_clock_1, , , , , VCC, HB2_q[14]_write_address, HB2_q[14]_read_address);


--Y1L556 is slaveregister:slaveregister_inst|i~5537
--operation mode is normal

Y1L556 = Y1L456 & (HB2_q[14] # !B1L74Q) # !Y1L456 & HB1_q[14] & B1L74Q;


--PE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
PE1_q[15]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[15]_write_address, PE1_q[15]_read_address);


--Y1L013 is slaveregister:slaveregister_inst|i1766~261
--operation mode is normal

Y1L013 = Y1L903 & (Y1L129 # PE1_q[15] & !B1L34Q);


--HB4_q[15] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB4_q[15]_data_in = N1L61;
HB4_q[15]_write_enable = N1L03;
HB4_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[15]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[15] = MEMORY_SEGMENT(HB4_q[15]_data_in, HB4_q[15]_write_enable, HB4_q[15]_clock_0, HB4_q[15]_clock_1, , , , , VCC, HB4_q[15]_write_address, HB4_q[15]_read_address);


--Y1L113 is slaveregister:slaveregister_inst|i1766~262
--operation mode is normal

Y1L113 = Y1L266 & Y1L173 & B1L64Q & HB4_q[15];


--K1_FF_up_bbar is coinc:inst_coinc|FF_up_bbar
--operation mode is normal

K1_FF_up_bbar_lut_out = VCC;
K1_FF_up_bbar = DFFE(K1_FF_up_bbar_lut_out, !COINC_UP_BBAR, Y1_command_2_local[13], , );


--Y1L938 is slaveregister:slaveregister_inst|i~16295
--operation mode is normal

Y1L938 = COINC_UP_BBAR & (!K1_FF_up_bbar # !Y1_command_2_local[2]) # !COINC_UP_BBAR & Y1_command_2_local[2] & !K1_FF_up_bbar;


--Y1L048 is slaveregister:slaveregister_inst|i~16296
--operation mode is normal

Y1L048 = !B1L93Q & (B1L53Q & Y1L938 # !B1L53Q & Y1_command_2_local[15]);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

Y1_command_3_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L714 is slaveregister:slaveregister_inst|i~4956
--operation mode is normal

Y1L714 = Y1_command_3_local[15] & !B1L53Q & !B1L93Q;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0
--operation mode is normal

J1L84Q_lut_out = JB23_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0
--operation mode is normal

J1L61Q_lut_out = JB23_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

Y1_command_1_local[15]_lut_out = !RE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1L148 is slaveregister:slaveregister_inst|i~16297
--operation mode is normal

Y1L148 = J1L61Q & (B1L93Q # !Y1_command_1_local[15]) # !J1L61Q & !B1L93Q & !Y1_command_1_local[15];


--Y1L248 is slaveregister:slaveregister_inst|i~16298
--operation mode is normal

Y1L248 = B1L53Q & J1L84Q & B1L93Q # !B1L53Q & Y1L148;


--Y1L426 is slaveregister:slaveregister_inst|i~5506
--operation mode is normal

Y1L426 = B1L83Q & (B1L73Q # Y1L714) # !B1L83Q & !B1L73Q & Y1L248;


--Y1L348 is slaveregister:slaveregister_inst|i~16299
--operation mode is normal

Y1L348 = JB8_q[15] & (JB5_sload_path[15] # B1L93Q) # !JB8_q[15] & JB5_sload_path[15] & !B1L93Q;


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15]
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[15] # !Y1L263 & Y1_rx_dpr_radr_local[15]);
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L448 is slaveregister:slaveregister_inst|i~16300
--operation mode is normal

Y1L448 = B1L53Q & Y1L348 # !B1L53Q & Y1_rx_dpr_radr_local[15] & B1L93Q;


--Y1L526 is slaveregister:slaveregister_inst|i~5507
--operation mode is normal

Y1L526 = Y1L426 & (Y1L448 # !B1L73Q) # !Y1L426 & Y1L048 & B1L73Q;


--Q1L611Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0
--operation mode is normal

Q1L611Q_lut_out = JB92_sload_path[15];
Q1L611Q = DFFE(Q1L611Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L548 is slaveregister:slaveregister_inst|i~16301
--operation mode is normal

Y1L548 = B1L93Q & JB23_sload_path[47] & !B1L83Q # !B1L93Q & Q1L611Q & B1L83Q;


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0
--operation mode is normal

J1L56Q_lut_out = JB23_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L811Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0
--operation mode is normal

P1L811Q_lut_out = JB82_sload_path[15];
P1L811Q = DFFE(P1L811Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L226 is slaveregister:slaveregister_inst|i~5504
--operation mode is normal

Y1L226 = B1L93Q & (B1L83Q # J1L56Q) # !B1L93Q & !B1L83Q & P1L811Q;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15]
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[15] # !Y1L063 & Y1_tx_dpr_wadr_local[15]);
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L326 is slaveregister:slaveregister_inst|i~5505
--operation mode is normal

Y1L326 = Y1L226 & (Y1_tx_dpr_wadr_local[15] # !B1L83Q) # !Y1L226 & Y1_com_ctrl_local[15] & B1L83Q;


--Q1L261Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0
--operation mode is normal

Q1L261Q_lut_out = JB03_sload_path[15];
Q1L261Q = DFFE(Q1L261Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

Y1_command_0_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L026 is slaveregister:slaveregister_inst|i~5502
--operation mode is normal

Y1L026 = B1L93Q & (B1L83Q # JB23_sload_path[15]) # !B1L93Q & !B1L83Q & Y1_command_0_local[15];


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

Y1_command_4_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1L126 is slaveregister:slaveregister_inst|i~5503
--operation mode is normal

Y1L126 = Y1L026 & (Y1_command_4_local[15] # !B1L83Q) # !Y1L026 & Q1L261Q & B1L83Q;


--Y1L816 is slaveregister:slaveregister_inst|i~5500
--operation mode is normal

Y1L816 = B1L73Q & (B1L53Q # Y1L326) # !B1L73Q & !B1L53Q & Y1L126;


--MB1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15]
--operation mode is normal

MB1_inst16[15]_lut_out = JB71_q[15];
MB1_inst16[15] = DFFE(MB1_inst16[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0
--operation mode is normal

J1L79Q_lut_out = JB23_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--P1L79Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0
--operation mode is normal

P1L79Q_lut_out = JB72_sload_path[15];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L648 is slaveregister:slaveregister_inst|i~16302
--operation mode is normal

Y1L648 = J1L79Q & (P1L79Q # B1L93Q) # !J1L79Q & P1L79Q & !B1L93Q;


--Y1L748 is slaveregister:slaveregister_inst|i~16303
--operation mode is normal

Y1L748 = B1L83Q & MB1_inst16[15] & B1L93Q # !B1L83Q & Y1L648;


--Y1L916 is slaveregister:slaveregister_inst|i~5501
--operation mode is normal

Y1L916 = Y1L816 & (Y1L748 # !B1L53Q) # !Y1L816 & Y1L548 & B1L53Q;


--Y1L848 is slaveregister:slaveregister_inst|i~16304
--operation mode is normal

Y1L848 = Y1L526 & (Y1L916 # B1L63Q) # !Y1L526 & Y1L916 & !B1L63Q;


--HB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB1_q[15]_data_in = C1L11;
HB1_q[15]_write_enable = C1L62;
HB1_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[15]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[15] = MEMORY_SEGMENT(HB1_q[15]_data_in, HB1_q[15]_write_enable, HB1_q[15]_clock_0, HB1_q[15]_clock_1, , , , , VCC, HB1_q[15]_write_address, HB1_q[15]_read_address);


--Y1L656 is slaveregister:slaveregister_inst|i~5538
--operation mode is normal

Y1L656 = B1L74Q & (B1L54Q # HB1_q[15]) # !B1L74Q & !B1L54Q & PE1_q[15];


--HB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB2_q[15]_data_in = C2L11;
HB2_q[15]_write_enable = C2L62;
HB2_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[15]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[15] = MEMORY_SEGMENT(HB2_q[15]_data_in, HB2_q[15]_write_enable, HB2_q[15]_clock_0, HB2_q[15]_clock_1, , , , , VCC, HB2_q[15]_write_address, HB2_q[15]_read_address);


--Y1L756 is slaveregister:slaveregister_inst|i~5539
--operation mode is normal

Y1L756 = Y1L656 & (HB2_q[15] # !B1L54Q) # !Y1L656 & Y1L848 & B1L54Q;


--Y1L303 is slaveregister:slaveregister_inst|i1765~369
--operation mode is normal

Y1L303 = Y1L266 & (Y1L203 # Y1L003 & Y1L903) # !Y1L266 & Y1L003 & Y1L903;


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0
--operation mode is normal

J1L66Q_lut_out = JB23_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

Y1_command_2_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L948 is slaveregister:slaveregister_inst|i~16305
--operation mode is normal

Y1L948 = B1L63Q & Y1_command_2_local[16] & !B1L93Q # !B1L63Q & J1L66Q & B1L93Q;


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

Y1_command_4_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

Y1_command_3_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L058 is slaveregister:slaveregister_inst|i~16306
--operation mode is normal

Y1L058 = B1L63Q & Y1_command_3_local[16] & !B1L93Q # !B1L63Q & Y1_command_4_local[16] & B1L93Q;


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

Y1_command_1_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

Y1_command_0_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L024 is slaveregister:slaveregister_inst|i~5302
--operation mode is normal

Y1L024 = B1L93Q & (B1L63Q # JB23_sload_path[16]) # !B1L93Q & !B1L63Q & Y1_command_0_local[16];


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0
--operation mode is normal

J1L71Q_lut_out = JB23_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L124 is slaveregister:slaveregister_inst|i~5303
--operation mode is normal

Y1L124 = Y1L024 & (J1L71Q # !B1L63Q) # !Y1L024 & Y1_command_1_local[16] & B1L63Q;


--Y1L814 is slaveregister:slaveregister_inst|i~5300
--operation mode is normal

Y1L814 = B1L83Q & (B1L73Q # Y1L058) # !B1L83Q & !B1L73Q & Y1L124;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16]
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[16] # !Y1L263 & Y1_rx_dpr_radr_local[16]);
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16]
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[16] # !Y1L063 & Y1_tx_dpr_wadr_local[16]);
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L158 is slaveregister:slaveregister_inst|i~16307
--operation mode is normal

Y1L158 = Y1_tx_dpr_wadr_local[16] & (Y1_com_ctrl_local[16] # B1L93Q) # !Y1_tx_dpr_wadr_local[16] & Y1_com_ctrl_local[16] & !B1L93Q;


--Y1L258 is slaveregister:slaveregister_inst|i~16308
--operation mode is normal

Y1L258 = B1L63Q & Y1_rx_dpr_radr_local[16] & B1L93Q # !B1L63Q & Y1L158;


--Y1L914 is slaveregister:slaveregister_inst|i~5301
--operation mode is normal

Y1L914 = Y1L814 & (Y1L258 # !B1L73Q) # !Y1L814 & Y1L948 & B1L73Q;


--Y1L403 is slaveregister:slaveregister_inst|i1765~370
--operation mode is normal

Y1L403 = Y1L603 # Y1L914 & !B1L53Q;


--Y1L373 is slaveregister:slaveregister_inst|i~4
--operation mode is normal

Y1L373 = B1L04Q # B1L53Q # !B1L63Q # !Y1L956;


--Y1L503 is slaveregister:slaveregister_inst|i1765~371
--operation mode is normal

Y1L503 = Y1_rx_dpr_radr_local[16] & (Y1_tx_dpr_wadr_local[16] & !Y1L373 # !Y1L573) # !Y1_rx_dpr_radr_local[16] & Y1_tx_dpr_wadr_local[16] & !Y1L373;


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17]
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[17] # !Y1L063 & Y1_tx_dpr_wadr_local[17]);
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L792 is slaveregister:slaveregister_inst|i1764~232
--operation mode is normal

Y1L792 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[17] & !B1L04Q;


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17]
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[17] # !Y1L263 & Y1_rx_dpr_radr_local[17]);
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L892 is slaveregister:slaveregister_inst|i1764~233
--operation mode is normal

Y1L892 = !Y1L173 & (Y1L792 # Y1_rx_dpr_radr_local[17] & !Y1L573);


--Y1L992 is slaveregister:slaveregister_inst|i1764~234
--operation mode is normal

Y1L992 = !B1L53Q & (B1L94Q # B1L05Q);


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0
--operation mode is normal

J1L76Q_lut_out = JB23_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

Y1_command_2_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L358 is slaveregister:slaveregister_inst|i~16309
--operation mode is normal

Y1L358 = B1L63Q & Y1_command_2_local[17] & !B1L93Q # !B1L63Q & J1L76Q & B1L93Q;


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

Y1_command_4_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

Y1_command_3_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L458 is slaveregister:slaveregister_inst|i~16310
--operation mode is normal

Y1L458 = B1L63Q & Y1_command_3_local[17] & !B1L93Q # !B1L63Q & Y1_command_4_local[17] & B1L93Q;


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

Y1_command_1_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

Y1_command_0_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L424 is slaveregister:slaveregister_inst|i~5306
--operation mode is normal

Y1L424 = B1L93Q & (B1L63Q # JB23_sload_path[17]) # !B1L93Q & !B1L63Q & Y1_command_0_local[17];


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0
--operation mode is normal

J1L81Q_lut_out = JB23_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L524 is slaveregister:slaveregister_inst|i~5307
--operation mode is normal

Y1L524 = Y1L424 & (J1L81Q # !B1L63Q) # !Y1L424 & Y1_command_1_local[17] & B1L63Q;


--Y1L224 is slaveregister:slaveregister_inst|i~5304
--operation mode is normal

Y1L224 = B1L83Q & (B1L73Q # Y1L458) # !B1L83Q & !B1L73Q & Y1L524;


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L558 is slaveregister:slaveregister_inst|i~16311
--operation mode is normal

Y1L558 = Y1_tx_dpr_wadr_local[17] & (Y1_com_ctrl_local[17] # B1L93Q) # !Y1_tx_dpr_wadr_local[17] & Y1_com_ctrl_local[17] & !B1L93Q;


--Y1L658 is slaveregister:slaveregister_inst|i~16312
--operation mode is normal

Y1L658 = B1L63Q & Y1_rx_dpr_radr_local[17] & B1L93Q # !B1L63Q & Y1L558;


--Y1L324 is slaveregister:slaveregister_inst|i~5305
--operation mode is normal

Y1L324 = Y1L224 & (Y1L658 # !B1L73Q) # !Y1L224 & Y1L358 & B1L73Q;


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18]
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[18] # !Y1L063 & Y1_tx_dpr_wadr_local[18]);
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L592 is slaveregister:slaveregister_inst|i1763~231
--operation mode is normal

Y1L592 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[18] & !B1L04Q;


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18]
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[18] # !Y1L263 & Y1_rx_dpr_radr_local[18]);
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L692 is slaveregister:slaveregister_inst|i1763~232
--operation mode is normal

Y1L692 = !Y1L173 & (Y1L592 # Y1_rx_dpr_radr_local[18] & !Y1L573);


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0
--operation mode is normal

J1L86Q_lut_out = JB23_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

Y1_command_2_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L758 is slaveregister:slaveregister_inst|i~16313
--operation mode is normal

Y1L758 = B1L63Q & Y1_command_2_local[18] & !B1L93Q # !B1L63Q & J1L86Q & B1L93Q;


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

Y1_command_4_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

Y1_command_3_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L858 is slaveregister:slaveregister_inst|i~16314
--operation mode is normal

Y1L858 = B1L63Q & Y1_command_3_local[18] & !B1L93Q # !B1L63Q & Y1_command_4_local[18] & B1L93Q;


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

Y1_command_1_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

Y1_command_0_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L824 is slaveregister:slaveregister_inst|i~5310
--operation mode is normal

Y1L824 = B1L93Q & (B1L63Q # JB23_sload_path[18]) # !B1L93Q & !B1L63Q & Y1_command_0_local[18];


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0
--operation mode is normal

J1L91Q_lut_out = JB23_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L924 is slaveregister:slaveregister_inst|i~5311
--operation mode is normal

Y1L924 = Y1L824 & (J1L91Q # !B1L63Q) # !Y1L824 & Y1_command_1_local[18] & B1L63Q;


--Y1L624 is slaveregister:slaveregister_inst|i~5308
--operation mode is normal

Y1L624 = B1L83Q & (B1L73Q # Y1L858) # !B1L83Q & !B1L73Q & Y1L924;


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L958 is slaveregister:slaveregister_inst|i~16315
--operation mode is normal

Y1L958 = Y1_tx_dpr_wadr_local[18] & (Y1_com_ctrl_local[18] # B1L93Q) # !Y1_tx_dpr_wadr_local[18] & Y1_com_ctrl_local[18] & !B1L93Q;


--Y1L068 is slaveregister:slaveregister_inst|i~16316
--operation mode is normal

Y1L068 = B1L63Q & Y1_rx_dpr_radr_local[18] & B1L93Q # !B1L63Q & Y1L958;


--Y1L724 is slaveregister:slaveregister_inst|i~5309
--operation mode is normal

Y1L724 = Y1L624 & (Y1L068 # !B1L73Q) # !Y1L624 & Y1L758 & B1L73Q;


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19]
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[19] # !Y1L063 & Y1_tx_dpr_wadr_local[19]);
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L392 is slaveregister:slaveregister_inst|i1762~231
--operation mode is normal

Y1L392 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[19] & !B1L04Q;


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19]
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[19] # !Y1L263 & Y1_rx_dpr_radr_local[19]);
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L492 is slaveregister:slaveregister_inst|i1762~232
--operation mode is normal

Y1L492 = !Y1L173 & (Y1L392 # Y1_rx_dpr_radr_local[19] & !Y1L573);


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0
--operation mode is normal

J1L96Q_lut_out = JB23_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

Y1_command_2_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L168 is slaveregister:slaveregister_inst|i~16317
--operation mode is normal

Y1L168 = B1L63Q & Y1_command_2_local[19] & !B1L93Q # !B1L63Q & J1L96Q & B1L93Q;


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

Y1_command_4_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

Y1_command_3_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L268 is slaveregister:slaveregister_inst|i~16318
--operation mode is normal

Y1L268 = B1L63Q & Y1_command_3_local[19] & !B1L93Q # !B1L63Q & Y1_command_4_local[19] & B1L93Q;


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

Y1_command_1_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

Y1_command_0_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L234 is slaveregister:slaveregister_inst|i~5314
--operation mode is normal

Y1L234 = B1L93Q & (B1L63Q # JB23_sload_path[19]) # !B1L93Q & !B1L63Q & Y1_command_0_local[19];


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0
--operation mode is normal

J1L02Q_lut_out = JB23_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L334 is slaveregister:slaveregister_inst|i~5315
--operation mode is normal

Y1L334 = Y1L234 & (J1L02Q # !B1L63Q) # !Y1L234 & Y1_command_1_local[19] & B1L63Q;


--Y1L034 is slaveregister:slaveregister_inst|i~5312
--operation mode is normal

Y1L034 = B1L83Q & (B1L73Q # Y1L268) # !B1L83Q & !B1L73Q & Y1L334;


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L368 is slaveregister:slaveregister_inst|i~16319
--operation mode is normal

Y1L368 = Y1_tx_dpr_wadr_local[19] & (Y1_com_ctrl_local[19] # B1L93Q) # !Y1_tx_dpr_wadr_local[19] & Y1_com_ctrl_local[19] & !B1L93Q;


--Y1L468 is slaveregister:slaveregister_inst|i~16320
--operation mode is normal

Y1L468 = B1L63Q & Y1_rx_dpr_radr_local[19] & B1L93Q # !B1L63Q & Y1L368;


--Y1L134 is slaveregister:slaveregister_inst|i~5313
--operation mode is normal

Y1L134 = Y1L034 & (Y1L468 # !B1L73Q) # !Y1L034 & Y1L168 & B1L73Q;


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20]
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[20] # !Y1L063 & Y1_tx_dpr_wadr_local[20]);
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L192 is slaveregister:slaveregister_inst|i1761~231
--operation mode is normal

Y1L192 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[20] & !B1L04Q;


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20]
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[20] # !Y1L263 & Y1_rx_dpr_radr_local[20]);
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L292 is slaveregister:slaveregister_inst|i1761~232
--operation mode is normal

Y1L292 = !Y1L173 & (Y1L192 # Y1_rx_dpr_radr_local[20] & !Y1L573);


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0
--operation mode is normal

J1L07Q_lut_out = JB23_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

Y1_command_2_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L568 is slaveregister:slaveregister_inst|i~16321
--operation mode is normal

Y1L568 = B1L63Q & Y1_command_2_local[20] & !B1L93Q # !B1L63Q & J1L07Q & B1L93Q;


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

Y1_command_4_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

Y1_command_3_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L668 is slaveregister:slaveregister_inst|i~16322
--operation mode is normal

Y1L668 = B1L63Q & Y1_command_3_local[20] & !B1L93Q # !B1L63Q & Y1_command_4_local[20] & B1L93Q;


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

Y1_command_1_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

Y1_command_0_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L634 is slaveregister:slaveregister_inst|i~5318
--operation mode is normal

Y1L634 = B1L93Q & (B1L63Q # JB23_sload_path[20]) # !B1L93Q & !B1L63Q & Y1_command_0_local[20];


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0
--operation mode is normal

J1L12Q_lut_out = JB23_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L734 is slaveregister:slaveregister_inst|i~5319
--operation mode is normal

Y1L734 = Y1L634 & (J1L12Q # !B1L63Q) # !Y1L634 & Y1_command_1_local[20] & B1L63Q;


--Y1L434 is slaveregister:slaveregister_inst|i~5316
--operation mode is normal

Y1L434 = B1L83Q & (B1L73Q # Y1L668) # !B1L83Q & !B1L73Q & Y1L734;


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L768 is slaveregister:slaveregister_inst|i~16323
--operation mode is normal

Y1L768 = Y1_tx_dpr_wadr_local[20] & (Y1_com_ctrl_local[20] # B1L93Q) # !Y1_tx_dpr_wadr_local[20] & Y1_com_ctrl_local[20] & !B1L93Q;


--Y1L868 is slaveregister:slaveregister_inst|i~16324
--operation mode is normal

Y1L868 = B1L63Q & Y1_rx_dpr_radr_local[20] & B1L93Q # !B1L63Q & Y1L768;


--Y1L534 is slaveregister:slaveregister_inst|i~5317
--operation mode is normal

Y1L534 = Y1L434 & (Y1L868 # !B1L73Q) # !Y1L434 & Y1L568 & B1L73Q;


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21]
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[21] # !Y1L063 & Y1_tx_dpr_wadr_local[21]);
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L982 is slaveregister:slaveregister_inst|i1760~231
--operation mode is normal

Y1L982 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[21] & !B1L04Q;


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21]
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[21] # !Y1L263 & Y1_rx_dpr_radr_local[21]);
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L092 is slaveregister:slaveregister_inst|i1760~232
--operation mode is normal

Y1L092 = !Y1L173 & (Y1L982 # Y1_rx_dpr_radr_local[21] & !Y1L573);


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0
--operation mode is normal

J1L17Q_lut_out = JB23_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

Y1_command_2_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L968 is slaveregister:slaveregister_inst|i~16325
--operation mode is normal

Y1L968 = B1L63Q & Y1_command_2_local[21] & !B1L93Q # !B1L63Q & J1L17Q & B1L93Q;


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

Y1_command_4_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

Y1_command_3_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L078 is slaveregister:slaveregister_inst|i~16326
--operation mode is normal

Y1L078 = B1L63Q & Y1_command_3_local[21] & !B1L93Q # !B1L63Q & Y1_command_4_local[21] & B1L93Q;


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

Y1_command_1_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

Y1_command_0_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L044 is slaveregister:slaveregister_inst|i~5322
--operation mode is normal

Y1L044 = B1L93Q & (B1L63Q # JB23_sload_path[21]) # !B1L93Q & !B1L63Q & Y1_command_0_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0
--operation mode is normal

J1L22Q_lut_out = JB23_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L144 is slaveregister:slaveregister_inst|i~5323
--operation mode is normal

Y1L144 = Y1L044 & (J1L22Q # !B1L63Q) # !Y1L044 & Y1_command_1_local[21] & B1L63Q;


--Y1L834 is slaveregister:slaveregister_inst|i~5320
--operation mode is normal

Y1L834 = B1L83Q & (B1L73Q # Y1L078) # !B1L83Q & !B1L73Q & Y1L144;


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !RE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L178 is slaveregister:slaveregister_inst|i~16327
--operation mode is normal

Y1L178 = Y1_tx_dpr_wadr_local[21] & (B1L93Q # !Y1_com_ctrl_local[21]) # !Y1_tx_dpr_wadr_local[21] & !B1L93Q & !Y1_com_ctrl_local[21];


--Y1L278 is slaveregister:slaveregister_inst|i~16328
--operation mode is normal

Y1L278 = B1L63Q & Y1_rx_dpr_radr_local[21] & B1L93Q # !B1L63Q & Y1L178;


--Y1L934 is slaveregister:slaveregister_inst|i~5321
--operation mode is normal

Y1L934 = Y1L834 & (Y1L278 # !B1L73Q) # !Y1L834 & Y1L968 & B1L73Q;


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22]
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[22] # !Y1L063 & Y1_tx_dpr_wadr_local[22]);
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L782 is slaveregister:slaveregister_inst|i1759~231
--operation mode is normal

Y1L782 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[22] & !B1L04Q;


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22]
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[22] # !Y1L263 & Y1_rx_dpr_radr_local[22]);
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L882 is slaveregister:slaveregister_inst|i1759~232
--operation mode is normal

Y1L882 = !Y1L173 & (Y1L782 # Y1_rx_dpr_radr_local[22] & !Y1L573);


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0
--operation mode is normal

J1L27Q_lut_out = JB23_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

Y1_command_2_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L378 is slaveregister:slaveregister_inst|i~16329
--operation mode is normal

Y1L378 = B1L63Q & Y1_command_2_local[22] & !B1L93Q # !B1L63Q & J1L27Q & B1L93Q;


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

Y1_command_4_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

Y1_command_3_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L478 is slaveregister:slaveregister_inst|i~16330
--operation mode is normal

Y1L478 = B1L63Q & Y1_command_3_local[22] & !B1L93Q # !B1L63Q & Y1_command_4_local[22] & B1L93Q;


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

Y1_command_1_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

Y1_command_0_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L444 is slaveregister:slaveregister_inst|i~5326
--operation mode is normal

Y1L444 = B1L93Q & (B1L63Q # JB23_sload_path[22]) # !B1L93Q & !B1L63Q & Y1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0
--operation mode is normal

J1L32Q_lut_out = JB23_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L544 is slaveregister:slaveregister_inst|i~5327
--operation mode is normal

Y1L544 = Y1L444 & (J1L32Q # !B1L63Q) # !Y1L444 & Y1_command_1_local[22] & B1L63Q;


--Y1L244 is slaveregister:slaveregister_inst|i~5324
--operation mode is normal

Y1L244 = B1L83Q & (B1L73Q # Y1L478) # !B1L83Q & !B1L73Q & Y1L544;


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L578 is slaveregister:slaveregister_inst|i~16331
--operation mode is normal

Y1L578 = Y1_tx_dpr_wadr_local[22] & (Y1_com_ctrl_local[22] # B1L93Q) # !Y1_tx_dpr_wadr_local[22] & Y1_com_ctrl_local[22] & !B1L93Q;


--Y1L678 is slaveregister:slaveregister_inst|i~16332
--operation mode is normal

Y1L678 = B1L63Q & Y1_rx_dpr_radr_local[22] & B1L93Q # !B1L63Q & Y1L578;


--Y1L344 is slaveregister:slaveregister_inst|i~5325
--operation mode is normal

Y1L344 = Y1L244 & (Y1L678 # !B1L73Q) # !Y1L244 & Y1L378 & B1L73Q;


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23]
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[23] # !Y1L063 & Y1_tx_dpr_wadr_local[23]);
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L582 is slaveregister:slaveregister_inst|i1758~231
--operation mode is normal

Y1L582 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[23] & !B1L04Q;


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23]
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[23] # !Y1L263 & Y1_rx_dpr_radr_local[23]);
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L682 is slaveregister:slaveregister_inst|i1758~232
--operation mode is normal

Y1L682 = !Y1L173 & (Y1L582 # Y1_rx_dpr_radr_local[23] & !Y1L573);


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0
--operation mode is normal

J1L37Q_lut_out = JB23_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

Y1_command_2_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L778 is slaveregister:slaveregister_inst|i~16333
--operation mode is normal

Y1L778 = B1L63Q & Y1_command_2_local[23] & !B1L93Q # !B1L63Q & J1L37Q & B1L93Q;


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

Y1_command_4_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

Y1_command_3_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L878 is slaveregister:slaveregister_inst|i~16334
--operation mode is normal

Y1L878 = B1L63Q & Y1_command_3_local[23] & !B1L93Q # !B1L63Q & Y1_command_4_local[23] & B1L93Q;


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

Y1_command_1_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

Y1_command_0_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L844 is slaveregister:slaveregister_inst|i~5330
--operation mode is normal

Y1L844 = B1L93Q & (B1L63Q # JB23_sload_path[23]) # !B1L93Q & !B1L63Q & Y1_command_0_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0
--operation mode is normal

J1L42Q_lut_out = JB23_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L944 is slaveregister:slaveregister_inst|i~5331
--operation mode is normal

Y1L944 = Y1L844 & (J1L42Q # !B1L63Q) # !Y1L844 & Y1_command_1_local[23] & B1L63Q;


--Y1L644 is slaveregister:slaveregister_inst|i~5328
--operation mode is normal

Y1L644 = B1L83Q & (B1L73Q # Y1L878) # !B1L83Q & !B1L73Q & Y1L944;


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L978 is slaveregister:slaveregister_inst|i~16335
--operation mode is normal

Y1L978 = Y1_tx_dpr_wadr_local[23] & (Y1_com_ctrl_local[23] # B1L93Q) # !Y1_tx_dpr_wadr_local[23] & Y1_com_ctrl_local[23] & !B1L93Q;


--Y1L088 is slaveregister:slaveregister_inst|i~16336
--operation mode is normal

Y1L088 = B1L63Q & Y1_rx_dpr_radr_local[23] & B1L93Q # !B1L63Q & Y1L978;


--Y1L744 is slaveregister:slaveregister_inst|i~5329
--operation mode is normal

Y1L744 = Y1L644 & (Y1L088 # !B1L73Q) # !Y1L644 & Y1L778 & B1L73Q;


--Y1L282 is slaveregister:slaveregister_inst|i1757~316
--operation mode is normal

Y1L282 = Y1L931 & B1L53Q & B1L63Q;


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0
--operation mode is normal

J1L47Q_lut_out = JB23_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

Y1_command_2_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L188 is slaveregister:slaveregister_inst|i~16337
--operation mode is normal

Y1L188 = B1L63Q & Y1_command_2_local[24] & !B1L93Q # !B1L63Q & J1L47Q & B1L93Q;


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

Y1_command_4_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

Y1_command_3_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L288 is slaveregister:slaveregister_inst|i~16338
--operation mode is normal

Y1L288 = B1L63Q & Y1_command_3_local[24] & !B1L93Q # !B1L63Q & Y1_command_4_local[24] & B1L93Q;


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

Y1_command_1_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

Y1_command_0_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L254 is slaveregister:slaveregister_inst|i~5334
--operation mode is normal

Y1L254 = B1L93Q & (B1L63Q # JB23_sload_path[24]) # !B1L93Q & !B1L63Q & Y1_command_0_local[24];


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0
--operation mode is normal

J1L52Q_lut_out = JB23_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L354 is slaveregister:slaveregister_inst|i~5335
--operation mode is normal

Y1L354 = Y1L254 & (J1L52Q # !B1L63Q) # !Y1L254 & Y1_command_1_local[24] & B1L63Q;


--Y1L054 is slaveregister:slaveregister_inst|i~5332
--operation mode is normal

Y1L054 = B1L83Q & (B1L73Q # Y1L288) # !B1L83Q & !B1L73Q & Y1L354;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24]
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[24] # !Y1L263 & Y1_rx_dpr_radr_local[24]);
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24]
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[24] # !Y1L063 & Y1_tx_dpr_wadr_local[24]);
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !RE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L388 is slaveregister:slaveregister_inst|i~16339
--operation mode is normal

Y1L388 = Y1_tx_dpr_wadr_local[24] & (B1L93Q # !Y1_com_ctrl_local[24]) # !Y1_tx_dpr_wadr_local[24] & !B1L93Q & !Y1_com_ctrl_local[24];


--Y1L488 is slaveregister:slaveregister_inst|i~16340
--operation mode is normal

Y1L488 = B1L63Q & Y1_rx_dpr_radr_local[24] & B1L93Q # !B1L63Q & Y1L388;


--Y1L154 is slaveregister:slaveregister_inst|i~5333
--operation mode is normal

Y1L154 = Y1L054 & (Y1L488 # !B1L73Q) # !Y1L054 & Y1L188 & B1L73Q;


--Y1L382 is slaveregister:slaveregister_inst|i1757~317
--operation mode is normal

Y1L382 = FL_ATTN & (Y1L282 # Y1L154 & !B1L53Q) # !FL_ATTN & Y1L154 & !B1L53Q;


--Y1L482 is slaveregister:slaveregister_inst|i1757~318
--operation mode is normal

Y1L482 = Y1_rx_dpr_radr_local[24] & (Y1_tx_dpr_wadr_local[24] & !Y1L373 # !Y1L573) # !Y1_rx_dpr_radr_local[24] & Y1_tx_dpr_wadr_local[24] & !Y1L373;


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25]
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[25] # !Y1L063 & Y1_tx_dpr_wadr_local[25]);
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L082 is slaveregister:slaveregister_inst|i1756~231
--operation mode is normal

Y1L082 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[25] & !B1L04Q;


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25]
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[25] # !Y1L263 & Y1_rx_dpr_radr_local[25]);
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L182 is slaveregister:slaveregister_inst|i1756~232
--operation mode is normal

Y1L182 = !Y1L173 & (Y1L082 # Y1_rx_dpr_radr_local[25] & !Y1L573);


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0
--operation mode is normal

J1L57Q_lut_out = JB23_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

Y1_command_2_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L588 is slaveregister:slaveregister_inst|i~16341
--operation mode is normal

Y1L588 = B1L63Q & Y1_command_2_local[25] & !B1L93Q # !B1L63Q & J1L57Q & B1L93Q;


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

Y1_command_4_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

Y1_command_3_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L688 is slaveregister:slaveregister_inst|i~16342
--operation mode is normal

Y1L688 = B1L63Q & Y1_command_3_local[25] & !B1L93Q # !B1L63Q & Y1_command_4_local[25] & B1L93Q;


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

Y1_command_1_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

Y1_command_0_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L654 is slaveregister:slaveregister_inst|i~5338
--operation mode is normal

Y1L654 = B1L93Q & (B1L63Q # JB23_sload_path[25]) # !B1L93Q & !B1L63Q & Y1_command_0_local[25];


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0
--operation mode is normal

J1L62Q_lut_out = JB23_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L754 is slaveregister:slaveregister_inst|i~5339
--operation mode is normal

Y1L754 = Y1L654 & (J1L62Q # !B1L63Q) # !Y1L654 & Y1_command_1_local[25] & B1L63Q;


--Y1L454 is slaveregister:slaveregister_inst|i~5336
--operation mode is normal

Y1L454 = B1L83Q & (B1L73Q # Y1L688) # !B1L83Q & !B1L73Q & Y1L754;


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L788 is slaveregister:slaveregister_inst|i~16343
--operation mode is normal

Y1L788 = Y1_tx_dpr_wadr_local[25] & (Y1_com_ctrl_local[25] # B1L93Q) # !Y1_tx_dpr_wadr_local[25] & Y1_com_ctrl_local[25] & !B1L93Q;


--Y1L888 is slaveregister:slaveregister_inst|i~16344
--operation mode is normal

Y1L888 = B1L63Q & Y1_rx_dpr_radr_local[25] & B1L93Q # !B1L63Q & Y1L788;


--Y1L554 is slaveregister:slaveregister_inst|i~5337
--operation mode is normal

Y1L554 = Y1L454 & (Y1L888 # !B1L73Q) # !Y1L454 & Y1L588 & B1L73Q;


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26]
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[26] # !Y1L063 & Y1_tx_dpr_wadr_local[26]);
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L872 is slaveregister:slaveregister_inst|i1755~231
--operation mode is normal

Y1L872 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[26] & !B1L04Q;


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26]
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[26] # !Y1L263 & Y1_rx_dpr_radr_local[26]);
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L972 is slaveregister:slaveregister_inst|i1755~232
--operation mode is normal

Y1L972 = !Y1L173 & (Y1L872 # Y1_rx_dpr_radr_local[26] & !Y1L573);


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0
--operation mode is normal

J1L67Q_lut_out = JB23_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L988 is slaveregister:slaveregister_inst|i~16345
--operation mode is normal

Y1L988 = B1L63Q & Y1_command_2_local[26] & !B1L93Q # !B1L63Q & J1L67Q & B1L93Q;


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

Y1_command_4_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

Y1_command_3_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L098 is slaveregister:slaveregister_inst|i~16346
--operation mode is normal

Y1L098 = B1L63Q & Y1_command_3_local[26] & !B1L93Q # !B1L63Q & Y1_command_4_local[26] & B1L93Q;


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

Y1_command_1_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

Y1_command_0_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L064 is slaveregister:slaveregister_inst|i~5342
--operation mode is normal

Y1L064 = B1L93Q & (B1L63Q # JB23_sload_path[26]) # !B1L93Q & !B1L63Q & Y1_command_0_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0
--operation mode is normal

J1L72Q_lut_out = JB23_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L164 is slaveregister:slaveregister_inst|i~5343
--operation mode is normal

Y1L164 = Y1L064 & (J1L72Q # !B1L63Q) # !Y1L064 & Y1_command_1_local[26] & B1L63Q;


--Y1L854 is slaveregister:slaveregister_inst|i~5340
--operation mode is normal

Y1L854 = B1L83Q & (B1L73Q # Y1L098) # !B1L83Q & !B1L73Q & Y1L164;


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L198 is slaveregister:slaveregister_inst|i~16347
--operation mode is normal

Y1L198 = Y1_tx_dpr_wadr_local[26] & (Y1_com_ctrl_local[26] # B1L93Q) # !Y1_tx_dpr_wadr_local[26] & Y1_com_ctrl_local[26] & !B1L93Q;


--Y1L298 is slaveregister:slaveregister_inst|i~16348
--operation mode is normal

Y1L298 = B1L63Q & Y1_rx_dpr_radr_local[26] & B1L93Q # !B1L63Q & Y1L198;


--Y1L954 is slaveregister:slaveregister_inst|i~5341
--operation mode is normal

Y1L954 = Y1L854 & (Y1L298 # !B1L73Q) # !Y1L854 & Y1L988 & B1L73Q;


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27]
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[27] # !Y1L063 & Y1_tx_dpr_wadr_local[27]);
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L672 is slaveregister:slaveregister_inst|i1754~231
--operation mode is normal

Y1L672 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[27] & !B1L04Q;


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27]
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[27] # !Y1L263 & Y1_rx_dpr_radr_local[27]);
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L772 is slaveregister:slaveregister_inst|i1754~232
--operation mode is normal

Y1L772 = !Y1L173 & (Y1L672 # Y1_rx_dpr_radr_local[27] & !Y1L573);


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0
--operation mode is normal

J1L77Q_lut_out = JB23_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

Y1_command_2_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L241);


--Y1L398 is slaveregister:slaveregister_inst|i~16349
--operation mode is normal

Y1L398 = B1L63Q & Y1_command_2_local[27] & !B1L93Q # !B1L63Q & J1L77Q & B1L93Q;


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

Y1_command_4_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

Y1_command_3_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L498 is slaveregister:slaveregister_inst|i~16350
--operation mode is normal

Y1L498 = B1L63Q & Y1_command_3_local[27] & !B1L93Q # !B1L63Q & Y1_command_4_local[27] & B1L93Q;


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

Y1_command_1_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

Y1_command_0_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L464 is slaveregister:slaveregister_inst|i~5346
--operation mode is normal

Y1L464 = B1L93Q & (B1L63Q # JB23_sload_path[27]) # !B1L93Q & !B1L63Q & Y1_command_0_local[27];


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0
--operation mode is normal

J1L82Q_lut_out = JB23_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L564 is slaveregister:slaveregister_inst|i~5347
--operation mode is normal

Y1L564 = Y1L464 & (J1L82Q # !B1L63Q) # !Y1L464 & Y1_command_1_local[27] & B1L63Q;


--Y1L264 is slaveregister:slaveregister_inst|i~5344
--operation mode is normal

Y1L264 = B1L83Q & (B1L73Q # Y1L498) # !B1L83Q & !B1L73Q & Y1L564;


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L598 is slaveregister:slaveregister_inst|i~16351
--operation mode is normal

Y1L598 = Y1_tx_dpr_wadr_local[27] & (Y1_com_ctrl_local[27] # B1L93Q) # !Y1_tx_dpr_wadr_local[27] & Y1_com_ctrl_local[27] & !B1L93Q;


--Y1L698 is slaveregister:slaveregister_inst|i~16352
--operation mode is normal

Y1L698 = B1L63Q & Y1_rx_dpr_radr_local[27] & B1L93Q # !B1L63Q & Y1L598;


--Y1L364 is slaveregister:slaveregister_inst|i~5345
--operation mode is normal

Y1L364 = Y1L264 & (Y1L698 # !B1L73Q) # !Y1L264 & Y1L398 & B1L73Q;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0
--operation mode is normal

J1L87Q_lut_out = JB23_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L798 is slaveregister:slaveregister_inst|i~16353
--operation mode is normal

Y1L798 = B1L63Q & Y1_command_2_local[28] & !B1L93Q # !B1L63Q & J1L87Q & B1L93Q;


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

Y1_command_4_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

Y1_command_3_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L898 is slaveregister:slaveregister_inst|i~16354
--operation mode is normal

Y1L898 = B1L63Q & Y1_command_3_local[28] & !B1L93Q # !B1L63Q & Y1_command_4_local[28] & B1L93Q;


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

Y1_command_1_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

Y1_command_0_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L864 is slaveregister:slaveregister_inst|i~5350
--operation mode is normal

Y1L864 = B1L93Q & (B1L63Q # JB23_sload_path[28]) # !B1L93Q & !B1L63Q & Y1_command_0_local[28];


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0
--operation mode is normal

J1L92Q_lut_out = JB23_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L964 is slaveregister:slaveregister_inst|i~5351
--operation mode is normal

Y1L964 = Y1L864 & (J1L92Q # !B1L63Q) # !Y1L864 & Y1_command_1_local[28] & B1L63Q;


--Y1L664 is slaveregister:slaveregister_inst|i~5348
--operation mode is normal

Y1L664 = B1L83Q & (B1L73Q # Y1L898) # !B1L83Q & !B1L73Q & Y1L964;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28]
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[28] # !Y1L263 & Y1_rx_dpr_radr_local[28]);
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28]
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[28] # !Y1L063 & Y1_tx_dpr_wadr_local[28]);
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L998 is slaveregister:slaveregister_inst|i~16355
--operation mode is normal

Y1L998 = Y1_tx_dpr_wadr_local[28] & (Y1_com_ctrl_local[28] # B1L93Q) # !Y1_tx_dpr_wadr_local[28] & Y1_com_ctrl_local[28] & !B1L93Q;


--Y1L009 is slaveregister:slaveregister_inst|i~16356
--operation mode is normal

Y1L009 = B1L63Q & Y1_rx_dpr_radr_local[28] & B1L93Q # !B1L63Q & Y1L998;


--Y1L764 is slaveregister:slaveregister_inst|i~5349
--operation mode is normal

Y1L764 = Y1L664 & (Y1L009 # !B1L73Q) # !Y1L664 & Y1L798 & B1L73Q;


--Y1L472 is slaveregister:slaveregister_inst|i1753~315
--operation mode is normal

Y1L472 = FL_TDO & (Y1L282 # Y1L764 & !B1L53Q) # !FL_TDO & Y1L764 & !B1L53Q;


--Y1L572 is slaveregister:slaveregister_inst|i1753~316
--operation mode is normal

Y1L572 = Y1_rx_dpr_radr_local[28] & (Y1_tx_dpr_wadr_local[28] & !Y1L373 # !Y1L573) # !Y1_rx_dpr_radr_local[28] & Y1_tx_dpr_wadr_local[28] & !Y1L373;


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29]
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[29] # !Y1L063 & Y1_tx_dpr_wadr_local[29]);
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L272 is slaveregister:slaveregister_inst|i1752~231
--operation mode is normal

Y1L272 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[29] & !B1L04Q;


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29]
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[29] # !Y1L263 & Y1_rx_dpr_radr_local[29]);
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L372 is slaveregister:slaveregister_inst|i1752~232
--operation mode is normal

Y1L372 = !Y1L173 & (Y1L272 # Y1_rx_dpr_radr_local[29] & !Y1L573);


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0
--operation mode is normal

J1L97Q_lut_out = JB23_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L109 is slaveregister:slaveregister_inst|i~16357
--operation mode is normal

Y1L109 = B1L63Q & Y1_command_2_local[29] & !B1L93Q # !B1L63Q & J1L97Q & B1L93Q;


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

Y1_command_4_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

Y1_command_3_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L209 is slaveregister:slaveregister_inst|i~16358
--operation mode is normal

Y1L209 = B1L63Q & Y1_command_3_local[29] & !B1L93Q # !B1L63Q & Y1_command_4_local[29] & B1L93Q;


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

Y1_command_1_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

Y1_command_0_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L274 is slaveregister:slaveregister_inst|i~5354
--operation mode is normal

Y1L274 = B1L93Q & (B1L63Q # JB23_sload_path[29]) # !B1L93Q & !B1L63Q & Y1_command_0_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0
--operation mode is normal

J1L03Q_lut_out = JB23_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L374 is slaveregister:slaveregister_inst|i~5355
--operation mode is normal

Y1L374 = Y1L274 & (J1L03Q # !B1L63Q) # !Y1L274 & Y1_command_1_local[29] & B1L63Q;


--Y1L074 is slaveregister:slaveregister_inst|i~5352
--operation mode is normal

Y1L074 = B1L83Q & (B1L73Q # Y1L209) # !B1L83Q & !B1L73Q & Y1L374;


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L309 is slaveregister:slaveregister_inst|i~16359
--operation mode is normal

Y1L309 = Y1_tx_dpr_wadr_local[29] & (Y1_com_ctrl_local[29] # B1L93Q) # !Y1_tx_dpr_wadr_local[29] & Y1_com_ctrl_local[29] & !B1L93Q;


--Y1L409 is slaveregister:slaveregister_inst|i~16360
--operation mode is normal

Y1L409 = B1L63Q & Y1_rx_dpr_radr_local[29] & B1L93Q # !B1L63Q & Y1L309;


--Y1L174 is slaveregister:slaveregister_inst|i~5353
--operation mode is normal

Y1L174 = Y1L074 & (Y1L409 # !B1L73Q) # !Y1L074 & Y1L109 & B1L73Q;


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30]
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[30] # !Y1L063 & Y1_tx_dpr_wadr_local[30]);
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L072 is slaveregister:slaveregister_inst|i1751~231
--operation mode is normal

Y1L072 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[30] & !B1L04Q;


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30]
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[30] # !Y1L263 & Y1_rx_dpr_radr_local[30]);
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L172 is slaveregister:slaveregister_inst|i1751~232
--operation mode is normal

Y1L172 = !Y1L173 & (Y1L072 # Y1_rx_dpr_radr_local[30] & !Y1L573);


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0
--operation mode is normal

J1L08Q_lut_out = JB23_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L509 is slaveregister:slaveregister_inst|i~16361
--operation mode is normal

Y1L509 = B1L63Q & Y1_command_2_local[30] & !B1L93Q # !B1L63Q & J1L08Q & B1L93Q;


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

Y1_command_4_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

Y1_command_3_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L609 is slaveregister:slaveregister_inst|i~16362
--operation mode is normal

Y1L609 = B1L63Q & Y1_command_3_local[30] & !B1L93Q # !B1L63Q & Y1_command_4_local[30] & B1L93Q;


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

Y1_command_1_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

Y1_command_0_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L674 is slaveregister:slaveregister_inst|i~5358
--operation mode is normal

Y1L674 = B1L93Q & (B1L63Q # JB23_sload_path[30]) # !B1L93Q & !B1L63Q & Y1_command_0_local[30];


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0
--operation mode is normal

J1L13Q_lut_out = JB23_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L774 is slaveregister:slaveregister_inst|i~5359
--operation mode is normal

Y1L774 = Y1L674 & (J1L13Q # !B1L63Q) # !Y1L674 & Y1_command_1_local[30] & B1L63Q;


--Y1L474 is slaveregister:slaveregister_inst|i~5356
--operation mode is normal

Y1L474 = B1L83Q & (B1L73Q # Y1L609) # !B1L83Q & !B1L73Q & Y1L774;


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L709 is slaveregister:slaveregister_inst|i~16363
--operation mode is normal

Y1L709 = Y1_tx_dpr_wadr_local[30] & (Y1_com_ctrl_local[30] # B1L93Q) # !Y1_tx_dpr_wadr_local[30] & Y1_com_ctrl_local[30] & !B1L93Q;


--Y1L809 is slaveregister:slaveregister_inst|i~16364
--operation mode is normal

Y1L809 = B1L63Q & Y1_rx_dpr_radr_local[30] & B1L93Q # !B1L63Q & Y1L709;


--Y1L574 is slaveregister:slaveregister_inst|i~5357
--operation mode is normal

Y1L574 = Y1L474 & (Y1L809 # !B1L73Q) # !Y1L474 & Y1L509 & B1L73Q;


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31]
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = !TB1L8Q & (Y1L063 & RE1_MASTERHWDATA[31] # !Y1L063 & Y1_tx_dpr_wadr_local[31]);
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L862 is slaveregister:slaveregister_inst|i1750~231
--operation mode is normal

Y1L862 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[31] & !B1L04Q;


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31]
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = !TB1L8Q & (Y1L263 & RE1_MASTERHWDATA[31] # !Y1L263 & Y1_rx_dpr_radr_local[31]);
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L962 is slaveregister:slaveregister_inst|i1750~232
--operation mode is normal

Y1L962 = !Y1L173 & (Y1L862 # Y1_rx_dpr_radr_local[31] & !Y1L573);


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0
--operation mode is normal

J1L18Q_lut_out = JB23_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i55);


--Y1L909 is slaveregister:slaveregister_inst|i~16365
--operation mode is normal

Y1L909 = B1L63Q & Y1_command_2_local[31] & !B1L93Q # !B1L63Q & J1L18Q & B1L93Q;


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

Y1_command_4_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L881);


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

Y1_command_3_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L151);


--Y1L019 is slaveregister:slaveregister_inst|i~16366
--operation mode is normal

Y1L019 = B1L63Q & Y1_command_3_local[31] & !B1L93Q # !B1L63Q & Y1_command_4_local[31] & B1L93Q;


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

Y1_command_1_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L69);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

Y1_command_0_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L17);


--Y1L084 is slaveregister:slaveregister_inst|i~5362
--operation mode is normal

Y1L084 = B1L93Q & (B1L63Q # JB23_sload_path[31]) # !B1L93Q & !B1L63Q & Y1_command_0_local[31];


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0
--operation mode is normal

J1L23Q_lut_out = JB23_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , J1_i5);


--Y1L184 is slaveregister:slaveregister_inst|i~5363
--operation mode is normal

Y1L184 = Y1L084 & (J1L23Q # !B1L63Q) # !Y1L084 & Y1_command_1_local[31] & B1L63Q;


--Y1L874 is slaveregister:slaveregister_inst|i~5360
--operation mode is normal

Y1L874 = B1L83Q & (B1L73Q # Y1L019) # !B1L83Q & !B1L73Q & Y1L184;


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L7);


--Y1L119 is slaveregister:slaveregister_inst|i~16367
--operation mode is normal

Y1L119 = Y1_tx_dpr_wadr_local[31] & (Y1_com_ctrl_local[31] # B1L93Q) # !Y1_tx_dpr_wadr_local[31] & Y1_com_ctrl_local[31] & !B1L93Q;


--Y1L219 is slaveregister:slaveregister_inst|i~16368
--operation mode is normal

Y1L219 = B1L63Q & Y1_rx_dpr_radr_local[31] & B1L93Q # !B1L63Q & Y1L119;


--Y1L974 is slaveregister:slaveregister_inst|i~5361
--operation mode is normal

Y1L974 = Y1L874 & (Y1L219 # !B1L73Q) # !Y1L874 & Y1L909 & B1L73Q;


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L43Q_lut_out = B1L65Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--KB1_REC_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE
--operation mode is normal

KB1_REC_PULSE_lut_out = !NB1L81Q & (KB1L13 # NB1L31Q & KB1_REC_WT);
KB1_REC_PULSE = DFFE(KB1_REC_PULSE_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~174
--operation mode is normal

KB1L11 = KB1_REC_PULSE & DC1L92Q;


--KB1_SND_IDLE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE
--operation mode is normal

KB1_SND_IDLE_lut_out = !NB1L81Q & (KB1L44 # KB1_CLR_BUF);
KB1_SND_IDLE = DFFE(KB1_SND_IDLE_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_MRNB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB
--operation mode is normal

KB1_SND_MRNB_lut_out = KB1L5 # KB1L74 & (RB1L221 # RB1L321);
KB1_SND_MRNB = DFFE(KB1_SND_MRNB_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_MRWB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB
--operation mode is normal

KB1_SND_MRWB_lut_out = KB1L6 # KB1L74 & !RB1L221 & !RB1L321;
KB1_SND_MRWB = DFFE(KB1_SND_MRWB_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_DRAND is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND
--operation mode is normal

KB1_SND_DRAND_lut_out = KB1L2 # KB1L8 & !PC6L1 & !Y1_com_ctrl_local[0];
KB1_SND_DRAND = DFFE(KB1_SND_DRAND_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L53 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~26
--operation mode is normal

KB1L53 = !KB1_SND_IDLE & !KB1_SND_MRNB & !KB1_SND_MRWB & !KB1_SND_DRAND;


--KB1_SND_ID is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID
--operation mode is normal

KB1_SND_ID_lut_out = KB1L4 # KB1_SND_ID & !YD1L26Q & !NB1L81Q;
KB1_SND_ID = DFFE(KB1_SND_ID_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_TC_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT
--operation mode is normal

KB1_SND_TC_DAT_lut_out = KB1L7 # KB1_DRREQ_WT & TB1L81Q & !NB1L81Q;
KB1_SND_TC_DAT = DFFE(KB1_SND_TC_DAT_lut_out, GLOBAL(LE1_outclock0), , , );


--YD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1868
--operation mode is normal

YD1L2 = !KB1_SND_ID & !KB1_SND_TC_DAT & !KB1_SND_DAT;


--KB1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~175
--operation mode is normal

KB1L21 = KB1L11 # YD1L26Q & (!YD1L2 # !KB1L53);


--YB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17
--operation mode is normal

YB1L7 = YB1L21 # YB1L71;


--WB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165
--operation mode is normal

WB1L1 = WB1_DCMD_SEQ1 & DC1L01Q & TB1L11Q;


--DE1_TXCNT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT
--operation mode is normal

DE1_TXCNT_lut_out = DE1L2 # DE1L9Q # DE1_TXSHFT & !JB51L11;
DE1_TXCNT = DFFE(DE1_TXCNT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1_TXSHFT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT
--operation mode is normal

DE1_TXSHFT_lut_out = NC31L3 & DE1_TXCNT & JB41_sload_path[4] & !JB41_sload_path[0];
DE1_TXSHFT = DFFE(DE1_TXSHFT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81
--operation mode is normal

DE1L3 = DE1_TXCNT # DE1L9Q # DE1_TXSHFT & !JB51L11;


--YD1L93Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg
--operation mode is normal

YD1L93Q_lut_out = YD1L3 # YD1_STF & !DE1L9Q # !YD1L4;
YD1L93Q = DFFE(YD1L93Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L94Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg
--operation mode is normal

YD1L94Q_lut_out = YD1L14 # YD1L84 # !YD1L77 # !YD1L46;
YD1L94Q = DFFE(YD1L94Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33
--operation mode is normal

DE1L5 = !YD1L93Q & !YD1L94Q;


--NC51_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC51_aeb_out = NC41_aeb_out & NC31_aeb_out;


--YD1L59Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg
--operation mode is normal

YD1L59Q_lut_out = YD1L9 # YD1L01 # YD1L39 # YD1L49;
YD1L59Q = DFFE(YD1L59Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826
--operation mode is normal

SD1L61 = BD72L2 & (BD62L2 # YD1L59Q) # !BD72L2 & BD62L2 & !YD1L59Q;


--HC4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

HC4_dffs[2]_lut_out = SD1L71 & (HC4_dffs[3] # DE1L9Q) # !SD1L71 & HC4_dffs[3] & !DE1L9Q;
HC4_dffs[2] = DFFE(HC4_dffs[2]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23
--operation mode is normal

NC31L3 = JB41_sload_path[1] & !JB41_sload_path[2] & !JB41_sload_path[3];


--DE1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25
--operation mode is normal

DE1L1 = NC31L3 & DE1_TXCNT & JB41_sload_path[4] & !JB41_sload_path[0];


--DE1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35
--operation mode is normal

DE1L6 = JB51L11 & DE1_TXSHFT # !DE1L7Q;


--KB1L94 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE~11
--operation mode is normal

KB1L94 = KB1_SND_PULSE & !NB1L61Q;


--NB1L31Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg
--operation mode is normal

NB1L31Q_lut_out = NB1L01 & JB22_sload_path[2] & !JB22_sload_path[1] & !JB22_sload_path[4];
NB1L31Q = DFFE(NB1L31Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--KB1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~12
--operation mode is normal

KB1L83 = KB1_REC_PULSE & HD1L5Q & !DC1L92Q;


--KB1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~11
--operation mode is normal

KB1L33 = KB1_CMD_WAIT & TB1L32Q;


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB1_enable_LED_sig_lut_out = Y1_command_0_local[3] & (DB1_enable_LED_sig & !DB1_ATWDTrigger_sig # !DB1_enable_LED_old) # !Y1_command_0_local[3] & DB1_enable_LED_sig & !DB1_ATWDTrigger_sig;
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[10] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[10]
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[9] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[9]
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[8] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[8]
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L11 is LED2ATWDdelay:LED2ATWDdelay_inst|i~13
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[11]
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L21 is LED2ATWDdelay:LED2ATWDdelay_inst|i~14
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[5]
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[6] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[6]
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[4] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[4]
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L9 is LED2ATWDdelay:LED2ATWDdelay_inst|i~11
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[7]
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L01 is LED2ATWDdelay:LED2ATWDdelay_inst|i~12
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & X1_SRG[5] & Y1_command_4_local[0];


--X1_SRG[2] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[2]
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[1] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[1]
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[0] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[0]
--operation mode is normal

X1_SRG[0]_lut_out = X1L3 & X1L4 & !X1_SRG[15] & !X1_SRG[12];
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L7 is LED2ATWDdelay:LED2ATWDdelay_inst|i~9
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[3]
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L8 is LED2ATWDdelay:LED2ATWDdelay_inst|i~10
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & X1_SRG[2] & Y1_command_4_local[1];


--X1L5 is LED2ATWDdelay:LED2ATWDdelay_inst|i~7
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & !Y1_command_4_local[3] & X1L8;


--X1_SRG[13] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[13]
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[14] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[14]
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1_SRG[12] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[12]
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L31 is LED2ATWDdelay:LED2ATWDdelay_inst|i~15
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[15]
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--X1L41 is LED2ATWDdelay:LED2ATWDdelay_inst|i~16
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & X1_SRG[13] & Y1_command_4_local[0];


--X1L6 is LED2ATWDdelay:LED2ATWDdelay_inst|i~8
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & X1L21 & Y1_command_4_local[3];


--BB1L2Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB1L2Q_lut_out = BB1L562Q # BB1L74 & BB1L2Q # !BB2L552Q;
BB1L2Q = DFFE(BB1L2Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i99~8
--operation mode is normal

DB1L11 = DB1_ATWDTrigger_sig # DB1_enable_LED_sig & X1L6 & !BB1L2Q;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~30
--operation mode is normal

DB1L01 = Y1_command_0_local[0] & !DB1_enable_old & !BB1L2Q;


--BB1L022Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB1L022Q_lut_out = BB1L362Q # BB1L022Q & (BB1L852Q # !BB1L681);
BB1L022Q = DFFE(BB1L022Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1_rst_trg is atwd:atwd0|atwd_trigger:inst_atwd_trigger|rst_trg
--operation mode is normal

DB1_rst_trg_lut_out = !DB1_discFF # !DB1L41;
DB1_rst_trg = DFFE(DB1_rst_trg_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--DB1_no_trigger is atwd:atwd0|atwd_trigger:inst_atwd_trigger|no_trigger
--operation mode is normal

DB1_no_trigger_lut_out = DB1_launch_window_got_disc;
DB1_no_trigger = DFFE(DB1_no_trigger_lut_out, GLOBAL(LE1_outclock1), , , );


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB1_enable_disc_sig_lut_out = H1L21 & (DB1_enable_disc_sig & !DB1_ATWDTrigger_sig # !DB1_enable_disc_old) # !H1L21 & DB1_enable_disc_sig & !DB1_ATWDTrigger_sig;
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB1L21 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i108~106
--operation mode is normal

DB1L21 = DB1_no_trigger # BB1L2Q # !DB1_enable_disc_sig;


--V1L3Q is ROC:inst_ROC|RST_state~12
--operation mode is normal

V1L3Q_lut_out = V1L2Q # V1L3Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(LE1_outclock0), , , );


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB1L471Q_lut_out = CB1L181Q # CB1L471Q & (CB1L871Q # !CB1L111);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|i~466
--operation mode is normal

BB1L15 = BB1L162Q & !CB1L471Q;


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L612 & (BB1_digitize_cnt[28] # BB1L801 & BB1L552Q) # !BB1L612 & BB1L801 & BB1L552Q;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L612 & (BB1_digitize_cnt[29] # BB1L011 & BB1L552Q) # !BB1L612 & BB1L011 & BB1L552Q;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L612 & (BB1_digitize_cnt[30] # BB1L211 & BB1L552Q) # !BB1L612 & BB1L211 & BB1L552Q;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L612 & (BB1_digitize_cnt[31] # BB1L411 & BB1L552Q) # !BB1L612 & BB1L411 & BB1L552Q;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|i~5866
--operation mode is normal

BB1L191 = BB1_digitize_cnt[28] # BB1_digitize_cnt[29] # BB1_digitize_cnt[30] # BB1_digitize_cnt[31];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1L612 & (BB1_digitize_cnt[24] # BB1L001 & BB1L552Q) # !BB1L612 & BB1L001 & BB1L552Q;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1L612 & (BB1_digitize_cnt[25] # BB1L201 & BB1L552Q) # !BB1L612 & BB1L201 & BB1L552Q;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L612 & (BB1_digitize_cnt[26] # BB1L401 & BB1L552Q) # !BB1L612 & BB1L401 & BB1L552Q;
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L612 & (BB1_digitize_cnt[27] # BB1L601 & BB1L552Q) # !BB1L612 & BB1L601 & BB1L552Q;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|i~5867
--operation mode is normal

BB1L291 = BB1_digitize_cnt[24] # BB1_digitize_cnt[25] # BB1_digitize_cnt[26] # BB1_digitize_cnt[27];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1L612 & (BB1_digitize_cnt[20] # BB1L29 & BB1L552Q) # !BB1L612 & BB1L29 & BB1L552Q;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1L612 & (BB1_digitize_cnt[21] # BB1L49 & BB1L552Q) # !BB1L612 & BB1L49 & BB1L552Q;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1L612 & (BB1_digitize_cnt[22] # BB1L69 & BB1L552Q) # !BB1L612 & BB1L69 & BB1L552Q;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1L612 & (BB1_digitize_cnt[23] # BB1L89 & BB1L552Q) # !BB1L612 & BB1L89 & BB1L552Q;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|i~5868
--operation mode is normal

BB1L391 = BB1_digitize_cnt[20] # BB1_digitize_cnt[21] # BB1_digitize_cnt[22] # BB1_digitize_cnt[23];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L612 & (BB1_digitize_cnt[16] # BB1L48 & BB1L552Q) # !BB1L612 & BB1L48 & BB1L552Q;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L612 & (BB1_digitize_cnt[17] # BB1L68 & BB1L552Q) # !BB1L612 & BB1L68 & BB1L552Q;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1L612 & (BB1_digitize_cnt[18] # BB1L88 & BB1L552Q) # !BB1L612 & BB1L88 & BB1L552Q;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1L612 & (BB1_digitize_cnt[19] # BB1L09 & BB1L552Q) # !BB1L612 & BB1L09 & BB1L552Q;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|i~5869
--operation mode is normal

BB1L491 = BB1_digitize_cnt[16] # BB1_digitize_cnt[17] # BB1_digitize_cnt[18] # BB1_digitize_cnt[19];


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|i~5870
--operation mode is normal

BB1L591 = BB1L191 # BB1L291 # BB1L391 # BB1L491;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1L612 & (BB1_digitize_cnt[12] # BB1L67 & BB1L552Q) # !BB1L612 & BB1L67 & BB1L552Q;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L612 & (BB1_digitize_cnt[13] # BB1L87 & BB1L552Q) # !BB1L612 & BB1L87 & BB1L552Q;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L612 & (BB1_digitize_cnt[14] # BB1L08 & BB1L552Q) # !BB1L612 & BB1L08 & BB1L552Q;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L612 & (BB1_digitize_cnt[15] # BB1L28 & BB1L552Q) # !BB1L612 & BB1L28 & BB1L552Q;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|i~5871
--operation mode is normal

BB1L691 = BB1_digitize_cnt[12] # BB1_digitize_cnt[13] # BB1_digitize_cnt[14] # BB1_digitize_cnt[15];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L612 & (BB1_digitize_cnt[8] # BB1L86 & BB1L552Q) # !BB1L612 & BB1L86 & BB1L552Q;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L612 & (BB1_digitize_cnt[10] # BB1L27 & BB1L552Q) # !BB1L612 & BB1L27 & BB1L552Q;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L612 & (BB1_digitize_cnt[11] # BB1L47 & BB1L552Q) # !BB1L612 & BB1L47 & BB1L552Q;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1L612 & (BB1_digitize_cnt[9] # BB1L07 & BB1L552Q) # !BB1L612 & BB1L07 & BB1L552Q;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|i~5872
--operation mode is normal

BB1L791 = BB1_digitize_cnt[8] # BB1_digitize_cnt[10] # BB1_digitize_cnt[11] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1L612 & (BB1_digitize_cnt[4] # BB1L06 & BB1L552Q) # !BB1L612 & BB1L06 & BB1L552Q;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1L612 & (BB1_digitize_cnt[5] # BB1L26 & BB1L552Q) # !BB1L612 & BB1L26 & BB1L552Q;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1L612 & (BB1_digitize_cnt[6] # BB1L46 & BB1L552Q) # !BB1L612 & BB1L46 & BB1L552Q;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1L612 & (BB1_digitize_cnt[7] # BB1L66 & BB1L552Q) # !BB1L612 & BB1L66 & BB1L552Q;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|i~5873
--operation mode is normal

BB1L891 = BB1_digitize_cnt[4] # BB1_digitize_cnt[5] # BB1_digitize_cnt[6] # BB1_digitize_cnt[7];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L871 # BB1L752Q # BB1L612 & BB1_digitize_cnt[0];
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1L612 & (BB1_digitize_cnt[1] # BB1L45 & BB1L552Q) # !BB1L612 & BB1L45 & BB1L552Q;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1L612 & (BB1_digitize_cnt[2] # BB1L65 & BB1L552Q) # !BB1L612 & BB1L65 & BB1L552Q;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L612 & (BB1_digitize_cnt[3] # BB1L85 & BB1L552Q) # !BB1L612 & BB1L85 & BB1L552Q;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|i~5874
--operation mode is normal

BB1L991 = BB1_digitize_cnt[0] # BB1_digitize_cnt[1] # BB1_digitize_cnt[2] # BB1_digitize_cnt[3];


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|i~5875
--operation mode is normal

BB1L002 = BB1L691 # BB1L791 # BB1L891 # BB1L991;


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|i~2
--operation mode is normal

BB1L64 = BB1L591 # BB1L002;


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L94 & (BB1_settle_cnt[28] # BB1L171 & BB1L462Q) # !BB1L94 & BB1L171 & BB1L462Q;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1L94 & (BB1_settle_cnt[29] # BB1L371 & BB1L462Q) # !BB1L94 & BB1L371 & BB1L462Q;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1L94 & (BB1_settle_cnt[30] # BB1L571 & BB1L462Q) # !BB1L94 & BB1L571 & BB1L462Q;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1L94 & (BB1_settle_cnt[31] # BB1L771 & BB1L462Q) # !BB1L94 & BB1L771 & BB1L462Q;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|i~5876
--operation mode is normal

BB1L102 = BB1_settle_cnt[28] # BB1_settle_cnt[29] # BB1_settle_cnt[30] # BB1_settle_cnt[31];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1L94 & (BB1_settle_cnt[24] # BB1L361 & BB1L462Q) # !BB1L94 & BB1L361 & BB1L462Q;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1L94 & (BB1_settle_cnt[25] # BB1L561 & BB1L462Q) # !BB1L94 & BB1L561 & BB1L462Q;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L94 & (BB1_settle_cnt[26] # BB1L761 & BB1L462Q) # !BB1L94 & BB1L761 & BB1L462Q;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L94 & (BB1_settle_cnt[27] # BB1L961 & BB1L462Q) # !BB1L94 & BB1L961 & BB1L462Q;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|i~5877
--operation mode is normal

BB1L202 = BB1_settle_cnt[24] # BB1_settle_cnt[25] # BB1_settle_cnt[26] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1L94 & (BB1_settle_cnt[20] # BB1L551 & BB1L462Q) # !BB1L94 & BB1L551 & BB1L462Q;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1L94 & (BB1_settle_cnt[21] # BB1L751 & BB1L462Q) # !BB1L94 & BB1L751 & BB1L462Q;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1L94 & (BB1_settle_cnt[22] # BB1L951 & BB1L462Q) # !BB1L94 & BB1L951 & BB1L462Q;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1L94 & (BB1_settle_cnt[23] # BB1L161 & BB1L462Q) # !BB1L94 & BB1L161 & BB1L462Q;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|i~5878
--operation mode is normal

BB1L302 = BB1_settle_cnt[20] # BB1_settle_cnt[21] # BB1_settle_cnt[22] # BB1_settle_cnt[23];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1L94 & (BB1_settle_cnt[16] # BB1L741 & BB1L462Q) # !BB1L94 & BB1L741 & BB1L462Q;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1L94 & (BB1_settle_cnt[17] # BB1L941 & BB1L462Q) # !BB1L94 & BB1L941 & BB1L462Q;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1L94 & (BB1_settle_cnt[18] # BB1L151 & BB1L462Q) # !BB1L94 & BB1L151 & BB1L462Q;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1L94 & (BB1_settle_cnt[19] # BB1L351 & BB1L462Q) # !BB1L94 & BB1L351 & BB1L462Q;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|i~5879
--operation mode is normal

BB1L402 = BB1_settle_cnt[16] # BB1_settle_cnt[17] # BB1_settle_cnt[18] # BB1_settle_cnt[19];


--BB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|i~5880
--operation mode is normal

BB1L502 = BB1L102 # BB1L202 # BB1L302 # BB1L402;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1L94 & (BB1_settle_cnt[12] # BB1L931 & BB1L462Q) # !BB1L94 & BB1L931 & BB1L462Q;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1L94 & (BB1_settle_cnt[13] # BB1L141 & BB1L462Q) # !BB1L94 & BB1L141 & BB1L462Q;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1L94 & (BB1_settle_cnt[14] # BB1L341 & BB1L462Q) # !BB1L94 & BB1L341 & BB1L462Q;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1L94 & (BB1_settle_cnt[15] # BB1L541 & BB1L462Q) # !BB1L94 & BB1L541 & BB1L462Q;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L602 is atwd:atwd0|atwd_control:inst_atwd_control|i~5881
--operation mode is normal

BB1L602 = BB1_settle_cnt[12] # BB1_settle_cnt[13] # BB1_settle_cnt[14] # BB1_settle_cnt[15];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L94 & (BB1_settle_cnt[8] # BB1L131 & BB1L462Q) # !BB1L94 & BB1L131 & BB1L462Q;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L94 & (BB1_settle_cnt[9] # BB1L331 & BB1L462Q) # !BB1L94 & BB1L331 & BB1L462Q;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1L94 & (BB1_settle_cnt[10] # BB1L531 & BB1L462Q) # !BB1L94 & BB1L531 & BB1L462Q;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1L94 & (BB1_settle_cnt[11] # BB1L731 & BB1L462Q) # !BB1L94 & BB1L731 & BB1L462Q;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|i~5882
--operation mode is normal

BB1L702 = BB1_settle_cnt[8] # BB1_settle_cnt[9] # BB1_settle_cnt[10] # BB1_settle_cnt[11];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1L94 & (BB1_settle_cnt[4] # BB1L321 & BB1L462Q) # !BB1L94 & BB1L321 & BB1L462Q;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1L94 & (BB1_settle_cnt[5] # BB1L521 & BB1L462Q) # !BB1L94 & BB1L521 & BB1L462Q;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1L94 & (BB1_settle_cnt[6] # BB1L721 & BB1L462Q) # !BB1L94 & BB1L721 & BB1L462Q;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1L94 & (BB1_settle_cnt[7] # BB1L921 & BB1L462Q) # !BB1L94 & BB1L921 & BB1L462Q;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|i~5883
--operation mode is normal

BB1L802 = BB1_settle_cnt[4] # BB1_settle_cnt[5] # BB1_settle_cnt[6] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1L511 & (BB1L462Q # BB1L94 & BB1_settle_cnt[0]) # !BB1L511 & BB1L94 & BB1_settle_cnt[0];
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1L94 & (BB1_settle_cnt[1] # BB1L711 & BB1L462Q) # !BB1L94 & BB1L711 & BB1L462Q;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1L94 & (BB1_settle_cnt[2] # BB1L911 & BB1L462Q) # !BB1L94 & BB1L911 & BB1L462Q;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1L94 & (BB1_settle_cnt[3] # BB1L121 & BB1L462Q) # !BB1L94 & BB1L121 & BB1L462Q;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|i~5884
--operation mode is normal

BB1L902 = BB1_settle_cnt[0] # BB1_settle_cnt[1] # BB1_settle_cnt[2] # BB1_settle_cnt[3];


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|i~5885
--operation mode is normal

BB1L012 = BB1L602 # BB1L702 # BB1L802 # BB1L902;


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|i~0
--operation mode is normal

BB1L54 = BB1L502 # BB1L012;


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|i~5886
--operation mode is normal

BB1L112 = BB1_channel[0] & BB1_channel[1];


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|i~5888
--operation mode is normal

BB1L212 = !BB1L362Q & !BB1L852Q;


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|i~5889
--operation mode is normal

BB1L312 = BB1L262Q # BB1L752Q # BB1L652Q # !BB2L552Q;


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~21
--operation mode is normal

CB1L871Q_lut_out = BB1L452Q & (CB1L211 & !CB1_divide_cnt[1] # !CB1L771Q) # !BB1L452Q & CB1L211 & !CB1_divide_cnt[1];
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1_divide_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[1]
--operation mode is normal

CB1_divide_cnt[1]_lut_out = !CB1_rst_divide & (CB1_divide_cnt[0] $ CB1_divide_cnt[1]);
CB1_divide_cnt[1] = DFFE(CB1_divide_cnt[1]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1L181Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~24
--operation mode is normal

CB1L181Q_lut_out = (CB1L081Q & !CB1_divide_cnt[1]) & CASCADE(CB1L041);
CB1L181Q = DFFE(CB1L181Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L2Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB2L2Q_lut_out = BB2L562Q # BB2L84 & BB2L2Q # !BB2L552Q;
BB2L2Q = DFFE(BB2L2Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~30
--operation mode is normal

DB2L01 = Y1_command_0_local[8] & !DB2_enable_old & !BB2L2Q;


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB2_enable_LED_sig_lut_out = Y1_command_0_local[11] & (DB2_enable_LED_sig & !DB2_ATWDTrigger_sig # !DB2_enable_LED_old) # !Y1_command_0_local[11] & DB2_enable_LED_sig & !DB2_ATWDTrigger_sig;
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~31
--operation mode is normal

DB2L11 = DB2_enable_LED_sig & !BB2L2Q;


--DB2_i99 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i99
--operation mode is normal

DB2_i99 = DB2L01 # DB2_ATWDTrigger_sig # X1L6 & DB2L11;


--BB2L122Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB2L122Q_lut_out = BB2L362Q # BB2L122Q & (BB2L952Q # !BB2L481);
BB2L122Q = DFFE(BB2L122Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2_rst_trg is atwd:atwd1|atwd_trigger:inst_atwd_trigger|rst_trg
--operation mode is normal

DB2_rst_trg_lut_out = !DB2_discFF # !DB2L51;
DB2_rst_trg = DFFE(DB2_rst_trg_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--DB2_no_trigger is atwd:atwd1|atwd_trigger:inst_atwd_trigger|no_trigger
--operation mode is normal

DB2_no_trigger_lut_out = DB2_launch_window_got_disc;
DB2_no_trigger = DFFE(DB2_no_trigger_lut_out, GLOBAL(LE1_outclock1), , , );


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB2_enable_disc_sig_lut_out = H1L31 & (DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !DB2_enable_disc_old) # !H1L31 & DB2_enable_disc_sig & !DB2_ATWDTrigger_sig;
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--DB2L31 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i108~106
--operation mode is normal

DB2L31 = DB2_no_trigger # !DB2_enable_disc_sig;


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB2L471Q_lut_out = CB2L181Q # CB2L471Q & (CB2L871Q # !CB2L111);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|i~466
--operation mode is normal

BB2L15 = BB2L162Q & !CB2L471Q;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L612 & (BB2_digitize_cnt[28] # BB2L801 & BB2L652Q) # !BB2L612 & BB2L801 & BB2L652Q;
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2L612 & (BB2_digitize_cnt[29] # BB2L011 & BB2L652Q) # !BB2L612 & BB2L011 & BB2L652Q;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L612 & (BB2_digitize_cnt[30] # BB2L211 & BB2L652Q) # !BB2L612 & BB2L211 & BB2L652Q;
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L612 & (BB2_digitize_cnt[31] # BB2L411 & BB2L652Q) # !BB2L612 & BB2L411 & BB2L652Q;
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|i~5729
--operation mode is normal

BB2L391 = BB2_digitize_cnt[28] # BB2_digitize_cnt[29] # BB2_digitize_cnt[30] # BB2_digitize_cnt[31];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2L612 & (BB2_digitize_cnt[24] # BB2L001 & BB2L652Q) # !BB2L612 & BB2L001 & BB2L652Q;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2L612 & (BB2_digitize_cnt[25] # BB2L201 & BB2L652Q) # !BB2L612 & BB2L201 & BB2L652Q;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L612 & (BB2_digitize_cnt[26] # BB2L401 & BB2L652Q) # !BB2L612 & BB2L401 & BB2L652Q;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L612 & (BB2_digitize_cnt[27] # BB2L601 & BB2L652Q) # !BB2L612 & BB2L601 & BB2L652Q;
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|i~5730
--operation mode is normal

BB2L491 = BB2_digitize_cnt[24] # BB2_digitize_cnt[25] # BB2_digitize_cnt[26] # BB2_digitize_cnt[27];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2L612 & (BB2_digitize_cnt[20] # BB2L29 & BB2L652Q) # !BB2L612 & BB2L29 & BB2L652Q;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2L612 & (BB2_digitize_cnt[21] # BB2L49 & BB2L652Q) # !BB2L612 & BB2L49 & BB2L652Q;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2L612 & (BB2_digitize_cnt[22] # BB2L69 & BB2L652Q) # !BB2L612 & BB2L69 & BB2L652Q;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2L612 & (BB2_digitize_cnt[23] # BB2L89 & BB2L652Q) # !BB2L612 & BB2L89 & BB2L652Q;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|i~5731
--operation mode is normal

BB2L591 = BB2_digitize_cnt[20] # BB2_digitize_cnt[21] # BB2_digitize_cnt[22] # BB2_digitize_cnt[23];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L612 & (BB2_digitize_cnt[16] # BB2L48 & BB2L652Q) # !BB2L612 & BB2L48 & BB2L652Q;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L612 & (BB2_digitize_cnt[17] # BB2L68 & BB2L652Q) # !BB2L612 & BB2L68 & BB2L652Q;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L612 & (BB2_digitize_cnt[18] # BB2L88 & BB2L652Q) # !BB2L612 & BB2L88 & BB2L652Q;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L612 & (BB2_digitize_cnt[19] # BB2L09 & BB2L652Q) # !BB2L612 & BB2L09 & BB2L652Q;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|i~5732
--operation mode is normal

BB2L691 = BB2_digitize_cnt[16] # BB2_digitize_cnt[17] # BB2_digitize_cnt[18] # BB2_digitize_cnt[19];


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|i~5733
--operation mode is normal

BB2L791 = BB2L391 # BB2L491 # BB2L591 # BB2L691;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2L612 & (BB2_digitize_cnt[12] # BB2L67 & BB2L652Q) # !BB2L612 & BB2L67 & BB2L652Q;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2L612 & (BB2_digitize_cnt[13] # BB2L87 & BB2L652Q) # !BB2L612 & BB2L87 & BB2L652Q;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2L612 & (BB2_digitize_cnt[14] # BB2L08 & BB2L652Q) # !BB2L612 & BB2L08 & BB2L652Q;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2L612 & (BB2_digitize_cnt[15] # BB2L28 & BB2L652Q) # !BB2L612 & BB2L28 & BB2L652Q;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|i~5734
--operation mode is normal

BB2L891 = BB2_digitize_cnt[12] # BB2_digitize_cnt[13] # BB2_digitize_cnt[14] # BB2_digitize_cnt[15];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L612 & (BB2_digitize_cnt[8] # BB2L86 & BB2L652Q) # !BB2L612 & BB2L86 & BB2L652Q;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2L612 & (BB2_digitize_cnt[10] # BB2L27 & BB2L652Q) # !BB2L612 & BB2L27 & BB2L652Q;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L612 & (BB2_digitize_cnt[11] # BB2L47 & BB2L652Q) # !BB2L612 & BB2L47 & BB2L652Q;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L612 & (BB2_digitize_cnt[9] # BB2L07 & BB2L652Q) # !BB2L612 & BB2L07 & BB2L652Q;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|i~5735
--operation mode is normal

BB2L991 = BB2_digitize_cnt[8] # BB2_digitize_cnt[10] # BB2_digitize_cnt[11] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2L612 & (BB2_digitize_cnt[4] # BB2L06 & BB2L652Q) # !BB2L612 & BB2L06 & BB2L652Q;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2L612 & (BB2_digitize_cnt[5] # BB2L26 & BB2L652Q) # !BB2L612 & BB2L26 & BB2L652Q;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L612 & (BB2_digitize_cnt[6] # BB2L46 & BB2L652Q) # !BB2L612 & BB2L46 & BB2L652Q;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L612 & (BB2_digitize_cnt[7] # BB2L66 & BB2L652Q) # !BB2L612 & BB2L66 & BB2L652Q;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|i~5736
--operation mode is normal

BB2L002 = BB2_digitize_cnt[4] # BB2_digitize_cnt[5] # BB2_digitize_cnt[6] # BB2_digitize_cnt[7];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L871 # BB2L852Q # BB2L612 & BB2_digitize_cnt[0];
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L612 & (BB2_digitize_cnt[1] # BB2L45 & BB2L652Q) # !BB2L612 & BB2L45 & BB2L652Q;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2L612 & (BB2_digitize_cnt[2] # BB2L65 & BB2L652Q) # !BB2L612 & BB2L65 & BB2L652Q;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L612 & (BB2_digitize_cnt[3] # BB2L85 & BB2L652Q) # !BB2L612 & BB2L85 & BB2L652Q;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|i~5737
--operation mode is normal

BB2L102 = BB2_digitize_cnt[0] # BB2_digitize_cnt[1] # BB2_digitize_cnt[2] # BB2_digitize_cnt[3];


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|i~5738
--operation mode is normal

BB2L202 = BB2L891 # BB2L991 # BB2L002 # BB2L102;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|i~5739
--operation mode is normal

BB2L302 = BB2_channel[0] & BB2_channel[1];


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2L94 & (BB2_settle_cnt[28] # BB2L171 & BB2L462Q) # !BB2L94 & BB2L171 & BB2L462Q;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2L94 & (BB2_settle_cnt[29] # BB2L371 & BB2L462Q) # !BB2L94 & BB2L371 & BB2L462Q;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2L94 & (BB2_settle_cnt[30] # BB2L571 & BB2L462Q) # !BB2L94 & BB2L571 & BB2L462Q;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2L94 & (BB2_settle_cnt[31] # BB2L771 & BB2L462Q) # !BB2L94 & BB2L771 & BB2L462Q;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|i~5741
--operation mode is normal

BB2L402 = BB2_settle_cnt[28] # BB2_settle_cnt[29] # BB2_settle_cnt[30] # BB2_settle_cnt[31];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2L94 & (BB2_settle_cnt[24] # BB2L361 & BB2L462Q) # !BB2L94 & BB2L361 & BB2L462Q;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2L94 & (BB2_settle_cnt[25] # BB2L561 & BB2L462Q) # !BB2L94 & BB2L561 & BB2L462Q;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2L94 & (BB2_settle_cnt[26] # BB2L761 & BB2L462Q) # !BB2L94 & BB2L761 & BB2L462Q;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2L94 & (BB2_settle_cnt[27] # BB2L961 & BB2L462Q) # !BB2L94 & BB2L961 & BB2L462Q;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|i~5742
--operation mode is normal

BB2L502 = BB2_settle_cnt[24] # BB2_settle_cnt[25] # BB2_settle_cnt[26] # BB2_settle_cnt[27];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2L94 & (BB2_settle_cnt[20] # BB2L551 & BB2L462Q) # !BB2L94 & BB2L551 & BB2L462Q;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2L94 & (BB2_settle_cnt[21] # BB2L751 & BB2L462Q) # !BB2L94 & BB2L751 & BB2L462Q;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2L94 & (BB2_settle_cnt[22] # BB2L951 & BB2L462Q) # !BB2L94 & BB2L951 & BB2L462Q;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2L94 & (BB2_settle_cnt[23] # BB2L161 & BB2L462Q) # !BB2L94 & BB2L161 & BB2L462Q;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L602 is atwd:atwd1|atwd_control:inst_atwd_control|i~5743
--operation mode is normal

BB2L602 = BB2_settle_cnt[20] # BB2_settle_cnt[21] # BB2_settle_cnt[22] # BB2_settle_cnt[23];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2L94 & (BB2_settle_cnt[16] # BB2L741 & BB2L462Q) # !BB2L94 & BB2L741 & BB2L462Q;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2L94 & (BB2_settle_cnt[17] # BB2L941 & BB2L462Q) # !BB2L94 & BB2L941 & BB2L462Q;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2L94 & (BB2_settle_cnt[18] # BB2L151 & BB2L462Q) # !BB2L94 & BB2L151 & BB2L462Q;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2L94 & (BB2_settle_cnt[19] # BB2L351 & BB2L462Q) # !BB2L94 & BB2L351 & BB2L462Q;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|i~5744
--operation mode is normal

BB2L702 = BB2_settle_cnt[16] # BB2_settle_cnt[17] # BB2_settle_cnt[18] # BB2_settle_cnt[19];


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|i~5745
--operation mode is normal

BB2L802 = BB2L402 # BB2L502 # BB2L602 # BB2L702;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2L94 & (BB2_settle_cnt[12] # BB2L931 & BB2L462Q) # !BB2L94 & BB2L931 & BB2L462Q;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2L94 & (BB2_settle_cnt[13] # BB2L141 & BB2L462Q) # !BB2L94 & BB2L141 & BB2L462Q;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2L94 & (BB2_settle_cnt[14] # BB2L341 & BB2L462Q) # !BB2L94 & BB2L341 & BB2L462Q;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2L94 & (BB2_settle_cnt[15] # BB2L541 & BB2L462Q) # !BB2L94 & BB2L541 & BB2L462Q;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|i~5746
--operation mode is normal

BB2L902 = BB2_settle_cnt[12] # BB2_settle_cnt[13] # BB2_settle_cnt[14] # BB2_settle_cnt[15];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2L94 & (BB2_settle_cnt[8] # BB2L131 & BB2L462Q) # !BB2L94 & BB2L131 & BB2L462Q;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2L94 & (BB2_settle_cnt[9] # BB2L331 & BB2L462Q) # !BB2L94 & BB2L331 & BB2L462Q;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2L94 & (BB2_settle_cnt[10] # BB2L531 & BB2L462Q) # !BB2L94 & BB2L531 & BB2L462Q;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L94 & (BB2_settle_cnt[11] # BB2L731 & BB2L462Q) # !BB2L94 & BB2L731 & BB2L462Q;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|i~5747
--operation mode is normal

BB2L012 = BB2_settle_cnt[8] # BB2_settle_cnt[9] # BB2_settle_cnt[10] # BB2_settle_cnt[11];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2L94 & (BB2_settle_cnt[4] # BB2L321 & BB2L462Q) # !BB2L94 & BB2L321 & BB2L462Q;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2L94 & (BB2_settle_cnt[5] # BB2L521 & BB2L462Q) # !BB2L94 & BB2L521 & BB2L462Q;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2L94 & (BB2_settle_cnt[6] # BB2L721 & BB2L462Q) # !BB2L94 & BB2L721 & BB2L462Q;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L94 & (BB2_settle_cnt[7] # BB2L921 & BB2L462Q) # !BB2L94 & BB2L921 & BB2L462Q;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|i~5748
--operation mode is normal

BB2L112 = BB2_settle_cnt[4] # BB2_settle_cnt[5] # BB2_settle_cnt[6] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2L511 & (BB2L462Q # BB2L94 & BB2_settle_cnt[0]) # !BB2L511 & BB2L94 & BB2_settle_cnt[0];
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L94 & (BB2_settle_cnt[1] # BB2L711 & BB2L462Q) # !BB2L94 & BB2L711 & BB2L462Q;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2L94 & (BB2_settle_cnt[2] # BB2L911 & BB2L462Q) # !BB2L94 & BB2L911 & BB2L462Q;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2L94 & (BB2_settle_cnt[3] # BB2L121 & BB2L462Q) # !BB2L94 & BB2L121 & BB2L462Q;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|i~5749
--operation mode is normal

BB2L212 = BB2_settle_cnt[0] # BB2_settle_cnt[1] # BB2_settle_cnt[2] # BB2_settle_cnt[3];


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|i~5750
--operation mode is normal

BB2L312 = BB2L902 # BB2L012 # BB2L112 # BB2L212;


--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|i~2
--operation mode is normal

BB2L64 = BB2L791 # BB2L202;


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|i~0
--operation mode is normal

BB2L54 = BB2L802 # BB2L312;


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|i~5751
--operation mode is normal

BB2L412 = BB2L262Q # BB2L852Q # BB2L752Q # !BB2L552Q;


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~21
--operation mode is normal

CB2L871Q_lut_out = BB2L812Q & (CB2L211 & !CB2_divide_cnt[1] # !CB2L771Q) # !BB2L812Q & CB2L211 & !CB2_divide_cnt[1];
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2_divide_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[1]
--operation mode is normal

CB2_divide_cnt[1]_lut_out = !CB2_rst_divide & (CB2_divide_cnt[0] $ CB2_divide_cnt[1]);
CB2_divide_cnt[1] = DFFE(CB2_divide_cnt[1]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L181Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~24
--operation mode is normal

CB2L181Q_lut_out = (CB2L081Q & !CB2_divide_cnt[1]) & CASCADE(CB2L041);
CB2L181Q = DFFE(CB2L181Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--M1L01 is fe_testpulse:inst_fe_testpulse|i~19
--operation mode is normal

M1L01 = Y1_command_1_local[16] & (Y1_command_1_local[17] # JB52_sload_path[1]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB52_sload_path[0];


--M1L11 is fe_testpulse:inst_fe_testpulse|i~20
--operation mode is normal

M1L11 = M1L01 & (JB52_sload_path[3] # !Y1_command_1_local[17]) # !M1L01 & JB52_sload_path[2] & Y1_command_1_local[17];


--M1L8 is fe_testpulse:inst_fe_testpulse|i~17
--operation mode is normal

M1L8 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB52_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB52_sload_path[12];


--M1L9 is fe_testpulse:inst_fe_testpulse|i~18
--operation mode is normal

M1L9 = M1L8 & (JB52_sload_path[15] # !Y1_command_1_local[16]) # !M1L8 & JB52_sload_path[13] & Y1_command_1_local[16];


--M1L6 is fe_testpulse:inst_fe_testpulse|i~15
--operation mode is normal

M1L6 = Y1_command_1_local[16] & (Y1_command_1_local[17] # JB52_sload_path[9]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB52_sload_path[8];


--M1L7 is fe_testpulse:inst_fe_testpulse|i~16
--operation mode is normal

M1L7 = M1L6 & (JB52_sload_path[11] # !Y1_command_1_local[17]) # !M1L6 & JB52_sload_path[10] & Y1_command_1_local[17];


--M1L5 is fe_testpulse:inst_fe_testpulse|i~13
--operation mode is normal

M1L5 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L9) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L7;


--M1L21 is fe_testpulse:inst_fe_testpulse|i~21
--operation mode is normal

M1L21 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB52_sload_path[6]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB52_sload_path[4];


--M1L31 is fe_testpulse:inst_fe_testpulse|i~22
--operation mode is normal

M1L31 = M1L21 & (JB52_sload_path[7] # !Y1_command_1_local[16]) # !M1L21 & JB52_sload_path[5] & Y1_command_1_local[16];


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L22 # L1L75 & !L1L46Q);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L42 # L1L55 & !L1L46Q);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L72 # L1L35 & !L1L46Q);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L82 # L1L15 & !L1L46Q);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L92 # L1L66Q & L1L05);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L13 # L1L66Q & L1L84);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L43 # L1L66Q & L1L64);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L53 # L1L66Q & L1L44);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--U1_up is r2r:inst_r2r|up
--operation mode is normal

U1_up_lut_out = U1_up & (U1L34 # U1L44) # !U1_up & U1L64;
U1_up = DFFE(U1_up_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1_command_0_local[28]);


--U1L63 is r2r:inst_r2r|i~992
--operation mode is normal

U1L63 = U1L53 & !U1L64 & !U1_up;


--U1L73 is r2r:inst_r2r|i~993
--operation mode is normal

U1L73 = U1L33 & !U1L64 & !U1_up;


--U1L83 is r2r:inst_r2r|i~995
--operation mode is normal

U1L83 = U1L13 & !U1L64 & !U1_up;


--U1L93 is r2r:inst_r2r|i~997
--operation mode is normal

U1L93 = U1L92 & !U1L64 & !U1_up;


--U1L04 is r2r:inst_r2r|i~999
--operation mode is normal

U1L04 = U1L72 & !U1L64 & !U1_up;


--U1L14 is r2r:inst_r2r|i~1001
--operation mode is normal

U1L14 = U1L52 & !U1L64 & !U1_up;


--U1L24 is r2r:inst_r2r|i~1003
--operation mode is normal

U1L24 = U1L32 & !U1L64 & !U1_up;


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2]
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1L622Q is coinc:inst_coinc|state~22
--operation mode is normal

K1L622Q_lut_out = K1_i48 & (K1L46 & K1L622Q # !K1L46 & K1L522Q) # !K1_i48 & K1L622Q;
K1L622Q = DFFE(K1L622Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1L522Q is coinc:inst_coinc|state~21
--operation mode is normal

K1L522Q_lut_out = K1L722 # K1_i48 & !K1L36 & !K1L422Q;
K1L522Q = DFFE(K1L522Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1L022);


--K1L45 is coinc:inst_coinc|i489~117
--operation mode is normal

K1L45 = K1L622Q & (K1L522Q # K1_last_down_pol) # !K1L622Q & K1L522Q & !K1_last_down_pol;


--K1_i48 is coinc:inst_coinc|i48
--operation mode is normal

K1_i48 = Y1_command_2_local[1] # Y1_command_2_local[0];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0]
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0]
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L55 is coinc:inst_coinc|i490~158
--operation mode is normal

K1L55 = Y1_command_2_local[9] & (Y1_command_2_local[8] & !K1_coinc_down_high_delay[0] # !K1_coinc_down_low_delay[0]) # !Y1_command_2_local[9] & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];


--K1L65 is coinc:inst_coinc|i490~159
--operation mode is normal

K1L65 = K1L522Q # K1L622Q;


--K1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

K1_last_down_lut_out = K1L35 $ (!K1L691 & !K1L102 & K1L622Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L35 is coinc:inst_coinc|i52~0
--operation mode is normal

K1L35 = K1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1];


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0]
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L75 is coinc:inst_coinc|i491~117
--operation mode is normal

K1L75 = Y1_command_2_local[10] & !K1_coinc_up_high_delay[0];


--K1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1L222);


--K1L85 is coinc:inst_coinc|i491~118
--operation mode is normal

K1L85 = K1_last_up_pol & K1L622Q;


--K1L95 is coinc:inst_coinc|i491~119
--operation mode is normal

K1L95 = K1L522Q & !K1_last_up_pol;


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0]
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L06 is coinc:inst_coinc|i492~157
--operation mode is normal

K1L06 = Y1_command_2_local[11] & (Y1_command_2_local[10] & !K1_coinc_up_high_delay[0] # !K1_coinc_up_low_delay[0]) # !Y1_command_2_local[11] & Y1_command_2_local[10] & !K1_coinc_up_high_delay[0];


--F1_LEDdelay[2] is flasher_board:flasher_board_inst|LEDdelay[2]
--operation mode is normal

F1_LEDdelay[2]_lut_out = F1_LEDdelay[1];
F1_LEDdelay[2] = DFFE(F1_LEDdelay[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Y1L553 is slaveregister:slaveregister_inst|i1845~237
--operation mode is normal

Y1L553 = B1L54Q & !B1L74Q & !B1L64Q & !B1L84Q;


--Y1L241 is slaveregister:slaveregister_inst|command_2_local[26]~162
--operation mode is normal

Y1L241 = (Y1L553 & Y1L831 & Y1L931 & B1L05Q) & CASCADE(Y1L341);


--HD1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33
--operation mode is normal

HD1L8Q_lut_out = JB9L41 & (HD1L01Q # HD1L8Q & !UB1L51Q) # !JB9L41 & HD1L8Q & !UB1L51Q;
HD1L8Q = DFFE(HD1L8Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--UB1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|hl_edge~reg
--operation mode is normal

UB1L51Q_lut_out = RC1L71Q;
UB1L51Q = DFFE(UB1L51Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--CC1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9]
--operation mode is normal

CC1_inst10[9]_lut_out = COM_AD_D[9];
CC1_inst10[9] = DFFE(CC1_inst10[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--NC01_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

NC01_agb_out = CC1_inst10[9] & (NC01_lcarry[8] # !COM_AD_D[9]) # !CC1_inst10[9] & NC01_lcarry[8] & !COM_AD_D[9];


--TB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11
--operation mode is normal

TB1L6 = WB1_DCMD_SEQ1 & DC1L01Q;


--TB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3
--operation mode is normal

TB1L9 = WB1_MTYPE_LEN1 & DC1L01Q;


--DC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878
--operation mode is normal

DC1L1 = HC1_dffs[6] & HC1_dffs[5] & !HC1_dffs[4];


--TB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41
--operation mode is normal

TB1L01 = TB1L9 & DC1L1 & (A_nB $ !HC1_dffs[7]);


--DC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~41
--operation mode is normal

DC1L31 = JB2_sload_path[0] & !JB2_sload_path[1] & !JB2_sload_path[3] & !JB2_sload_path[4];


--DC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
--operation mode is normal

DC1L52Q_lut_out = DC1L81 # DC1_rxcteq9 & DC1L82Q & JB3_sload_path[3];
DC1L52Q = DFFE(DC1L52Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg
--operation mode is normal

RC1L22Q_lut_out = RC1L3 & RC1L72Q & !JB4_sload_path[2];
RC1L22Q = DFFE(RC1L22Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879
--operation mode is normal

DC1L2 = DC1L31 & DC1L52Q & JB2_sload_path[2] & !RC1L22Q;


--DC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880
--operation mode is normal

DC1L3 = HC1_dffs[7] & HC1_dffs[0] & !HC1_dffs[2];


--DC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881
--operation mode is normal

DC1L4 = HC1_dffs[6] & HC1_dffs[5] & HC1_dffs[1] & !HC1_dffs[4];


--KB1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~60
--operation mode is normal

KB1L82 = !KB1_CRES_WAIT & !KB1_CMD_WAIT;


--KB1_DRREQ_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT
--operation mode is normal

KB1_DRREQ_WT_lut_out = !NB1L81Q & (KB1L52 # KB1_SND_PULSE & NB1L61Q);
KB1_DRREQ_WT = DFFE(KB1_DRREQ_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L72 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~0
--operation mode is normal

KB1L72 = KB1L82 & !KB1_DRREQ_WT & !KB1_REC_PULSE & !KB1_REC_WT;


--TB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~30
--operation mode is normal

TB1L02 = TB1L11Q & TB1L3Q & WB1_CTRL_OK;


--KB1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~16
--operation mode is normal

KB1L22 = KB1_CRES_WAIT & !TB1L8Q;


--KB1_PON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON
--operation mode is normal

KB1_PON_lut_out = NB1L81Q # KB1_PON & !JB23_sload_path[5];
KB1_PON = DFFE(KB1_PON_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166
--operation mode is normal

WB1L2 = !DC1L11Q & !DC1L92Q;


--WB1_IDLE is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE
--operation mode is normal

WB1_IDLE_lut_out = !WB1L82 & (YB1L7 # !DC1L11Q # !WB1L92);
WB1_IDLE = DFFE(WB1_IDLE_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--DC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882
--operation mode is normal

DC1L5 = HC1_dffs[4] & HC1_dffs[3] & !HC1_dffs[5] & !HC1_dffs[1];


--YB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en
--operation mode is normal

YB1_crc32_en_lut_out = YB1L34Q & !WB1_STF_WAIT & !WB1_START;
YB1_crc32_en = DFFE(YB1_crc32_en_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--WB1_STF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT
--operation mode is normal

WB1_STF_WAIT_lut_out = WB1L83 & !DC1L92Q;
WB1_STF_WAIT = DFFE(WB1_STF_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_START is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START
--operation mode is normal

WB1_START_lut_out = DC1L92Q;
WB1_START = DFFE(WB1_START_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233
--operation mode is normal

WB1L61 = !WB1_STF_WAIT & !WB1_START;


--TC1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16
--operation mode is normal

TC1_i16 = TC1_SRG[31] $ TC1_SRG[22];


--TC1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17
--operation mode is normal

TC1_i17 = TC1_SRG[31] $ TC1_SRG[25];


--TC1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15
--operation mode is normal

TC1_i15 = TC1_SRG[31] $ TC1_SRG[21];


--TC1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14
--operation mode is normal

TC1_i14 = TC1_SRG[31] $ TC1_SRG[15];


--TC1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12
--operation mode is normal

TC1_i12 = TC1_SRG[31] $ TC1_SRG[10];


--TC1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13
--operation mode is normal

TC1_i13 = TC1_SRG[31] $ TC1_SRG[11];


--TC1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9
--operation mode is normal

TC1_i9 = TC1_SRG[31] $ TC1_SRG[6];


--TC1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10
--operation mode is normal

TC1_i10 = TC1_SRG[31] $ TC1_SRG[7];


--TC1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11
--operation mode is normal

TC1_i11 = TC1_SRG[31] $ TC1_SRG[9];


--TC1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7
--operation mode is normal

TC1_i7 = TC1_SRG[31] $ TC1_SRG[3];


--TC1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8
--operation mode is normal

TC1_i8 = TC1_SRG[31] $ TC1_SRG[4];


--YB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data
--operation mode is normal

YB1_crc32_data_lut_out = YB1_srg[7];
YB1_crc32_data = DFFE(YB1_crc32_data_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4
--operation mode is normal

TC1_i4 = YB1_crc32_data $ TC1_SRG[31];


--TC1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5
--operation mode is normal

TC1_i5 = TC1_SRG[31] $ TC1_SRG[0];


--TC1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6
--operation mode is normal

TC1_i6 = TC1_SRG[31] $ TC1_SRG[1];


--TB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~29
--operation mode is normal

TB1L71 = TB1L11Q & TB1L3Q & WB1_CTRL_OK & !TB1L4Q;


--B1L5 is ahb_slave:ahb_slave_inst|i~161
--operation mode is normal

B1L5 = B1L55Q & RE1_MASTERHTRANS[1];


--B1L1 is ahb_slave:ahb_slave_inst|i275~37
--operation mode is normal

B1L1 = RE1_MASTERHSIZE[1] & !RE1_MASTERHSIZE[0] & !RE1_MASTERHBURST[1] & !RE1_MASTERHBURST[2];

--B1L2 is ahb_slave:ahb_slave_inst|i275~39
--operation mode is normal

B1L2 = RE1_MASTERHSIZE[1] & !RE1_MASTERHSIZE[0] & !RE1_MASTERHBURST[1] & !RE1_MASTERHBURST[2];


--B1L11 is ahb_slave:ahb_slave_inst|i~8103
--operation mode is normal

B1L11 = B1L1 & RE1_MASTERHTRANS[1] & !B1L35Q & !RE1_MASTERHTRANS[0];


--B1L4 is ahb_slave:ahb_slave_inst|i~7
--operation mode is normal

B1L4 = RE1_MASTERHBURST[0] & !RE1_MASTERHBURST[1] & !RE1_MASTERHBURST[2];


--B1L21 is ahb_slave:ahb_slave_inst|i~8104
--operation mode is normal

B1L21 = B1L4 & B1L45Q & RE1_MASTERHTRANS[1];


--B1L31 is ahb_slave:ahb_slave_inst|i~8105
--operation mode is normal

B1L31 = B1L5 # B1L75Q # B1L11 # B1L21;


--B1L41 is ahb_slave:ahb_slave_inst|i~8106
--operation mode is normal

B1L41 = !B1L65Q & (RE1_MASTERHTRANS[1] # !B1L55Q);


--B1L51 is ahb_slave:ahb_slave_inst|i~8107
--operation mode is normal

B1L51 = !B1L35Q & (RE1_MASTERHTRANS[0] # !RE1_MASTERHTRANS[1] # !B1L1);


--B1L61 is ahb_slave:ahb_slave_inst|i~8108
--operation mode is normal

B1L61 = B1L41 & !B1L51 & (!B1L3 # !B1L45Q);


--B1L71 is ahb_slave:ahb_slave_inst|i~8111
--operation mode is normal

B1L71 = B1L75Q # B1L55Q & RE1_MASTERHTRANS[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~209
--operation mode is normal

B1L6 = RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1];


--B1L7 is ahb_slave:ahb_slave_inst|i~210
--operation mode is normal

B1L7 = RE1_MASTERHTRANS[1] & !RE1_MASTERHTRANS[0];

--B1L23 is ahb_slave:ahb_slave_inst|i~8154
--operation mode is normal

B1L23 = RE1_MASTERHTRANS[1] & !RE1_MASTERHTRANS[0];


--B1L81 is ahb_slave:ahb_slave_inst|i~8112
--operation mode is normal

B1L81 = B1L1 & !B1L35Q & (B1L7 # B1L15Q);


--B1L91 is ahb_slave:ahb_slave_inst|i~8113
--operation mode is normal

B1L91 = B1L45Q & (B1L4 # RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1]);


--B1L02 is ahb_slave:ahb_slave_inst|i~8115
--operation mode is normal

B1L02 = RE1_MASTERHWRITE & (B1L5 # B1L11 # B1L21);


--DC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~42
--operation mode is normal

DC1L41 = JB2_sload_path[0] & !JB2_sload_path[1];


--DC1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5
--operation mode is normal

DC1_rxcteq5 = DC1L41 & JB2_sload_path[2] & !JB2_sload_path[3] & !JB2_sload_path[4];


--DC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
--operation mode is normal

DC1L12Q_lut_out = !DC1_rxcteq5 & (DC1L12Q # RC1L22Q & DC1L52Q);
DC1L12Q = DFFE(DC1L12Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--TB1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg
--operation mode is normal

TB1L31Q_lut_out = VCC;
TB1L31Q = DFFE(TB1L31Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L21);


--WB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167
--operation mode is normal

WB1L3 = TB1L31Q & !WB1_IDLE;


--WB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176
--operation mode is normal

WB1L5 = WB1_BYTE0 & !DC1L11Q & (!WB1_DAT_MSG # !DC1L01Q);


--WB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177
--operation mode is normal

WB1L6 = WB1_BYTE3 # TB1L31Q & WB1_DCMD_SEQ1;


--WB1_LEN0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0
--operation mode is normal

WB1_LEN0_lut_out = !DC1L92Q & (WB1_START # WB1_LEN0 & !DC1L01Q);
WB1_LEN0 = DFFE(WB1_LEN0_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12
--operation mode is normal

WB1L01 = WB1_LEN0 # WB1_STF_WAIT # WB1_START # WB1_BYTE0;


--DC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg
--operation mode is normal

DC1L9Q_lut_out = !DC1L8 & WB1L2 & (DC1L9Q # RC1L22Q);
DC1L9Q = DFFE(DC1L9Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg
--operation mode is normal

DC1L02Q_lut_out = DC1_rxcteq5 & (DC1L72Q # DC1L32Q);
DC1L02Q = DFFE(DC1L02Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg
--operation mode is normal

DC1L91Q_lut_out = DC1_rxcteq5 & (DC1L72Q # DC1L32Q & RC1L22Q);
DC1L91Q = DFFE(DC1L91Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50
--operation mode is normal

WB1L51 = YB1L21 # YB1L71 # !WB1_BYTE0;


--YD1_BYT3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3
--operation mode is normal

YD1_BYT3_lut_out = YD1_BYT2;
YD1_BYT3 = DFFE(YD1_BYT3_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2
--operation mode is normal

YD1L45 = YD1_BYT3 & DE1L9Q;


--B1L12 is ahb_slave:ahb_slave_inst|i~8131
--operation mode is normal

B1L12 = RE1_MASTERHTRANS[1] & (B1L55Q # B1L4 & B1L45Q);


--B1L22 is ahb_slave:ahb_slave_inst|i~8132
--operation mode is normal

B1L22 = B1L1 & !B1L35Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L32 is ahb_slave:ahb_slave_inst|i~8134
--operation mode is normal

B1L32 = RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1];


--B1L42 is ahb_slave:ahb_slave_inst|i~8135
--operation mode is normal

B1L42 = B1L75Q # B1L32 & (B1L55Q # B1L45Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~8136
--operation mode is normal

B1L52 = B1L4 & B1L45Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L62 is ahb_slave:ahb_slave_inst|i~8143
--operation mode is normal

B1L62 = !B1L6 & (B1L55Q # B1L45Q # !B1L35Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~8144
--operation mode is normal

B1L72 = B1L45Q & (RE1_MASTERHBURST[1] # RE1_MASTERHBURST[2] # !RE1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~8145
--operation mode is normal

B1L82 = B1L1 & (B1L72 & !B1L32 # !B1L35Q) # !B1L1 & B1L72 & !B1L32;


--R1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

R1_data[28]_lut_out = R1L09 & !R1L101 & !R1L401;
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

R1_data[29]_lut_out = R1L29 & !R1L101 & !R1L401;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

R1_data[30]_lut_out = R1L49 & !R1L101 & !R1L401;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

R1_data[31]_lut_out = R1L69 & !R1L101 & !R1L401;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L79 is master_data_source:inst_master_data_source|i~698
--operation mode is normal

R1L79 = R1_data[28] # R1_data[29] # R1_data[30] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

R1_data[24]_lut_out = R1L28 & !R1L101 & !R1L401;
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

R1_data[25]_lut_out = R1L48 & !R1L101 & !R1L401;
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

R1_data[26]_lut_out = R1L68 & !R1L101 & !R1L401;
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

R1_data[27]_lut_out = R1L88 & !R1L101 & !R1L401;
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L89 is master_data_source:inst_master_data_source|i~699
--operation mode is normal

R1L89 = R1_data[24] # R1_data[25] # R1_data[26] # R1_data[27];


--R1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

R1_data[20]_lut_out = R1L47 & !R1L101 & !R1L401;
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

R1_data[21]_lut_out = R1L67 & !R1L101 & !R1L401;
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

R1_data[22]_lut_out = R1L87 & !R1L101 & !R1L401;
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

R1_data[23]_lut_out = R1L08 & !R1L101 & !R1L401;
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L99 is master_data_source:inst_master_data_source|i~700
--operation mode is normal

R1L99 = R1_data[20] # R1_data[21] # R1_data[22] # R1_data[23];


--R1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

R1_data[16]_lut_out = R1L66 & !R1L101 & !R1L401;
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

R1_data[17]_lut_out = R1L86 & !R1L101 & !R1L401;
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

R1_data[18]_lut_out = R1L07 & !R1L101 & !R1L401;
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

R1_data[19]_lut_out = R1L27 & !R1L101 & !R1L401;
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L001 is master_data_source:inst_master_data_source|i~701
--operation mode is normal

R1L001 = R1_data[16] # R1_data[17] # R1_data[18] # R1_data[19];


--R1L101 is master_data_source:inst_master_data_source|i~702
--operation mode is normal

R1L101 = R1L79 # R1L89 # R1L99 # R1L001;


--R1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

R1_data[14]_lut_out = R1L26 & !R1L101 & !R1L401;
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

R1_data[15]_lut_out = R1L46 & !R1L101 & !R1L401;
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L201 is master_data_source:inst_master_data_source|i~703
--operation mode is normal

R1L201 = R1_data[14] # R1_data[15];


--R1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

R1_data[8]_lut_out = R1L05 & !R1L101 & !R1L401;
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

R1_data[9]_lut_out = R1L25 & !R1L101 & !R1L401;
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

R1_data[10]_lut_out = R1L45 & !R1L101 & !R1L401;
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

R1_data[11]_lut_out = R1L65 & !R1L101 & !R1L401;
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L301 is master_data_source:inst_master_data_source|i~704
--operation mode is normal

R1L301 = R1_data[8] # R1_data[9] # R1_data[10] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

R1_data[12]_lut_out = R1L85 & !R1L101 & !R1L401;
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

R1_data[13]_lut_out = R1L06 & !R1L101 & !R1L401;
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1L401 is master_data_source:inst_master_data_source|i~705
--operation mode is normal

R1L401 = R1L201 # R1L301 # R1_data[12] # R1_data[13];


--R1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

R1_data[0]_lut_out = R1L43 & !R1L101 & !R1L401;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

R1_data[1]_lut_out = R1L63 & !R1L101 & !R1L401;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

R1_data[2]_lut_out = R1L83 & !R1L101 & !R1L401;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

R1_data[3]_lut_out = R1L04 & !R1L101 & !R1L401;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

R1_data[4]_lut_out = R1L24 & !R1L101 & !R1L401;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

R1_data[5]_lut_out = R1L44 & !R1L101 & !R1L401;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

R1_data[6]_lut_out = R1L64 & !R1L101 & !R1L401;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

R1_data[7]_lut_out = R1L84 & !R1L101 & !R1L401;
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(LE1_outclock0), !V1L4Q, , );


--KB1_SND_DRBT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT
--operation mode is normal

KB1_SND_DRBT_lut_out = KB1L3 # KB1L8 & Y1_com_ctrl_local[0] & !PC6L1;
KB1_SND_DRBT = DFFE(KB1_SND_DRBT_lut_out, GLOBAL(LE1_outclock0), , , );


--N1L41 is flash_ADC:inst_flash_ADC|i135~56
--operation mode is normal

N1L41 = RE1_MASTERHWDATA[0] & (FLASH_AD_D[0] # Y1L563) # !RE1_MASTERHWDATA[0] & FLASH_AD_D[0] & !Y1L563;


--N1_wren is flash_ADC:inst_flash_ADC|wren
--operation mode is normal

N1_wren_lut_out = !N1_i16 & (N1L33 # N1_wren & !N1_i18);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--Y1L363 is slaveregister:slaveregister_inst|i3992~35
--operation mode is normal

Y1L363 = B1L15Q & B1L25Q;

--Y1L663 is slaveregister:slaveregister_inst|i3992~42
--operation mode is normal

Y1L663 = B1L15Q & B1L25Q;


--Y1L463 is slaveregister:slaveregister_inst|i3992~36
--operation mode is normal

Y1L463 = B1L54Q & B1L64Q & !B1L74Q;


--N1L03 is flash_ADC:inst_flash_ADC|i180~2
--operation mode is normal

N1L03 = N1_wren # Y1L363 & Y1L463 & !B1L84Q;


--N1_wraddress[0] is flash_ADC:inst_flash_ADC|wraddress[0]
--operation mode is normal

N1_wraddress[0]_lut_out = JB62_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L92 is flash_ADC:inst_flash_ADC|i169~56
--operation mode is normal

N1L92 = B1L53Q & (N1_wraddress[0] # Y1L563) # !B1L53Q & N1_wraddress[0] & !Y1L563;


--N1_wraddress[1] is flash_ADC:inst_flash_ADC|wraddress[1]
--operation mode is normal

N1_wraddress[1]_lut_out = JB62_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L82 is flash_ADC:inst_flash_ADC|i168~56
--operation mode is normal

N1L82 = B1L63Q & (N1_wraddress[1] # Y1L563) # !B1L63Q & N1_wraddress[1] & !Y1L563;


--N1_wraddress[2] is flash_ADC:inst_flash_ADC|wraddress[2]
--operation mode is normal

N1_wraddress[2]_lut_out = JB62_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L72 is flash_ADC:inst_flash_ADC|i167~56
--operation mode is normal

N1L72 = B1L73Q & (N1_wraddress[2] # Y1L563) # !B1L73Q & N1_wraddress[2] & !Y1L563;


--N1_wraddress[3] is flash_ADC:inst_flash_ADC|wraddress[3]
--operation mode is normal

N1_wraddress[3]_lut_out = JB62_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L62 is flash_ADC:inst_flash_ADC|i166~56
--operation mode is normal

N1L62 = B1L83Q & (N1_wraddress[3] # Y1L563) # !B1L83Q & N1_wraddress[3] & !Y1L563;


--N1_wraddress[4] is flash_ADC:inst_flash_ADC|wraddress[4]
--operation mode is normal

N1_wraddress[4]_lut_out = JB62_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L52 is flash_ADC:inst_flash_ADC|i165~56
--operation mode is normal

N1L52 = B1L93Q & (N1_wraddress[4] # Y1L563) # !B1L93Q & N1_wraddress[4] & !Y1L563;


--N1_wraddress[5] is flash_ADC:inst_flash_ADC|wraddress[5]
--operation mode is normal

N1_wraddress[5]_lut_out = JB62_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L42 is flash_ADC:inst_flash_ADC|i164~56
--operation mode is normal

N1L42 = B1L04Q & (N1_wraddress[5] # Y1L563) # !B1L04Q & N1_wraddress[5] & !Y1L563;


--N1_wraddress[6] is flash_ADC:inst_flash_ADC|wraddress[6]
--operation mode is normal

N1_wraddress[6]_lut_out = JB62_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L32 is flash_ADC:inst_flash_ADC|i163~56
--operation mode is normal

N1L32 = B1L14Q & (N1_wraddress[6] # Y1L563) # !B1L14Q & N1_wraddress[6] & !Y1L563;


--N1_wraddress[7] is flash_ADC:inst_flash_ADC|wraddress[7]
--operation mode is normal

N1_wraddress[7]_lut_out = JB62_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L22 is flash_ADC:inst_flash_ADC|i162~56
--operation mode is normal

N1L22 = B1L24Q & (N1_wraddress[7] # Y1L563) # !B1L24Q & N1_wraddress[7] & !Y1L563;


--N1_wraddress[8] is flash_ADC:inst_flash_ADC|wraddress[8]
--operation mode is normal

N1_wraddress[8]_lut_out = JB62_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , N1L33);


--N1L12 is flash_ADC:inst_flash_ADC|i161~56
--operation mode is normal

N1L12 = B1L34Q & (N1_wraddress[8] # Y1L563) # !B1L34Q & N1_wraddress[8] & !Y1L563;


--Y1L763 is slaveregister:slaveregister_inst|i3998~24
--operation mode is normal

Y1L763 = Y1L856 & Y1L363 & B1L74Q & !B1L54Q;


--CB1L21Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB1L21Q_lut_out = ATWD0_D[0];
CB1L21Q = DFFE(CB1L21Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L51Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB1L51Q_lut_out = ATWD0_D[3];
CB1L51Q = DFFE(CB1L51Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L41Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB1L41Q_lut_out = ATWD0_D[2];
CB1L41Q = DFFE(CB1L41Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L31Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB1L31Q_lut_out = ATWD0_D[1];
CB1L31Q = DFFE(CB1L31Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L71Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB1L71Q_lut_out = ATWD0_D[5];
CB1L71Q = DFFE(CB1L71Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L61Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB1L61Q_lut_out = ATWD0_D[4];
CB1L61Q = DFFE(CB1L61Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L02Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB1L02Q_lut_out = ATWD0_D[8];
CB1L02Q = DFFE(CB1L02Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L12Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB1L12Q_lut_out = ATWD0_D[9];
CB1L12Q = DFFE(CB1L12Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L91Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB1L91Q_lut_out = ATWD0_D[7];
CB1L91Q = DFFE(CB1L91Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L81Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB1L81Q_lut_out = ATWD0_D[6];
CB1L81Q = DFFE(CB1L81Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--FB1_i6 is atwd:atwd0|gray2bin:inst_gray2bin|i6
--operation mode is normal

FB1_i6 = CB1L02Q $ CB1L12Q $ CB1L91Q $ CB1L81Q;


--FB1_i8 is atwd:atwd0|gray2bin:inst_gray2bin|i8
--operation mode is normal

FB1_i8 = CB1L71Q $ CB1L61Q $ FB1_i6;


--FB1_i11 is atwd:atwd0|gray2bin:inst_gray2bin|i11
--operation mode is normal

FB1_i11 = CB1L51Q $ CB1L41Q $ CB1L31Q $ FB1_i8;


--C1L01 is atwd:atwd0|i25~57
--operation mode is normal

C1L01 = Y1L763 & RE1_MASTERHWDATA[0] # !Y1L763 & (CB1L21Q $ FB1_i11);


--CB1L22Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB1L22Q_lut_out = CB1L081Q # CB1L22Q & (CB1L971Q # !CB1L011);
CB1L22Q = DFFE(CB1L22Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--Y1L863 is slaveregister:slaveregister_inst|i3998~25
--operation mode is normal

Y1L863 = B1L15Q & B1L25Q & !B1L64Q & !B1L84Q;


--C1L62 is atwd:atwd0|i69~2
--operation mode is normal

C1L62 = CB1L22Q # B1L74Q & Y1L863 & !B1L54Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L511 # CB1L19 & CB1L971Q;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--Y1L963 is slaveregister:slaveregister_inst|i3998~26
--operation mode is normal

Y1L963 = Y1L856 & B1L15Q & B1L25Q & B1L74Q;


--C1L52 is atwd:atwd0|i58~55
--operation mode is normal

C1L52 = Y1L963 & (B1L54Q & CB1_addr_cnt[0] # !B1L54Q & B1L53Q) # !Y1L963 & CB1_addr_cnt[0];


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L711 # CB1L39 & CB1L971Q;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|i57~55
--operation mode is normal

C1L42 = Y1L963 & (B1L54Q & CB1_addr_cnt[1] # !B1L54Q & B1L63Q) # !Y1L963 & CB1_addr_cnt[1];


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L911 # CB1L59 & CB1L971Q;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|i56~55
--operation mode is normal

C1L32 = Y1L963 & (B1L54Q & CB1_addr_cnt[2] # !B1L54Q & B1L73Q) # !Y1L963 & CB1_addr_cnt[2];


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L121 # CB1L79 & CB1L971Q;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|i55~55
--operation mode is normal

C1L22 = Y1L963 & (B1L54Q & CB1_addr_cnt[3] # !B1L54Q & B1L83Q) # !Y1L963 & CB1_addr_cnt[3];


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L321 # CB1L99 & CB1L971Q;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|i54~55
--operation mode is normal

C1L12 = Y1L963 & (B1L54Q & CB1_addr_cnt[4] # !B1L54Q & B1L93Q) # !Y1L963 & CB1_addr_cnt[4];


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L521 # CB1L101 & CB1L971Q;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|i53~55
--operation mode is normal

C1L02 = Y1L963 & (B1L54Q & CB1_addr_cnt[5] # !B1L54Q & B1L04Q) # !Y1L963 & CB1_addr_cnt[5];


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L721 # CB1L301 & CB1L971Q;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|i52~55
--operation mode is normal

C1L91 = Y1L963 & (B1L54Q & CB1_addr_cnt[6] # !B1L54Q & B1L14Q) # !Y1L963 & CB1_addr_cnt[6];


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L921 # CB1L501 & CB1L971Q;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|i51~55
--operation mode is normal

C1L81 = Y1L963 & (B1L54Q & CB1_addr_cnt[7] # !B1L54Q & B1L24Q) # !Y1L963 & CB1_addr_cnt[7];


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L131 # CB1L701 & CB1L971Q;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L71 is atwd:atwd0|i50~55
--operation mode is normal

C1L71 = Y1L963 & (B1L54Q & CB1_addr_cnt[8] # !B1L54Q & B1L34Q) # !Y1L963 & CB1_addr_cnt[8];


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last
--operation mode is normal

J1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--J1_i5 is atwd_timestamp:inst_atwd_timestamp|i5
--operation mode is normal

J1_i5 = DB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--Y1L27 is slaveregister:slaveregister_inst|command_0_local[30]~138
--operation mode is normal

Y1L27 = !B1L53Q & !B1L73Q;


--Y1L37 is slaveregister:slaveregister_inst|command_0_local[30]~139
--operation mode is normal

Y1L37 = Y1L553 & Y1L831 & Y1L27 & B1L05Q;

--Y1L47 is slaveregister:slaveregister_inst|command_0_local[30]~173
--operation mode is normal

Y1L47 = Y1L553 & Y1L831 & Y1L27 & B1L05Q;


--Y1L151 is slaveregister:slaveregister_inst|command_3_local[0]~32
--operation mode is normal

Y1L151 = Y1L37 & B1L63Q & B1L83Q & !B1L93Q;


--Y1L69 is slaveregister:slaveregister_inst|command_1_local[18]~32
--operation mode is normal

Y1L69 = Y1L37 & B1L63Q & !B1L83Q & !B1L93Q;


--LB1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39
--operation mode is normal

LB1_inst39 = WB1_CRC_ERR & !JB5L43;


--P1L86 is hit_counter:inst_hit_counter|i~324
--operation mode is normal

P1L86 = P1_cntXms[3] # P1_cntXms[2] # P1_cntXms[1] # P1_cntXms[0];


--P1L96 is hit_counter:inst_hit_counter|i~325
--operation mode is normal

P1L96 = P1_cntXms[6] # P1_cntXms[5] # P1_cntXms[4] # !P1_cntXms[7];


--P1L07 is hit_counter:inst_hit_counter|i~326
--operation mode is normal

P1L07 = P1_cntXms[11] # P1_cntXms[9] # P1_cntXms[8] # !P1_cntXms[10];


--P1L17 is hit_counter:inst_hit_counter|i~327
--operation mode is normal

P1L17 = P1_cntXms[14] # P1_cntXms[13] # P1_cntXms[12] # !P1_cntXms[15];


--P1L27 is hit_counter:inst_hit_counter|i~328
--operation mode is normal

P1L27 = P1L86 # P1L96 # P1L07 # P1L17;


--P1L37 is hit_counter:inst_hit_counter|i~329
--operation mode is normal

P1L37 = P1_cntXms[16] # !P1_cntXms[17] # !P1_cntXms[18] # !P1_cntXms[19];


--P1L47 is hit_counter:inst_hit_counter|i~330
--operation mode is normal

P1L47 = P1_cntXms[23] # P1_cntXms[22] # P1_cntXms[21] # !P1_cntXms[20];


--P1L57 is hit_counter:inst_hit_counter|i~331
--operation mode is normal

P1L57 = P1_cntXms[27] # P1_cntXms[26] # P1_cntXms[25] # P1_cntXms[24];


--P1L67 is hit_counter:inst_hit_counter|i~332
--operation mode is normal

P1L67 = P1_cntXms[31] # P1_cntXms[30] # P1_cntXms[29] # P1_cntXms[28];


--P1L77 is hit_counter:inst_hit_counter|i~333
--operation mode is normal

P1L77 = P1L37 # P1L47 # P1L57 # P1L67;


--P1L201 is hit_counter:inst_hit_counter|oneSPEcnt[0]~31
--operation mode is normal

P1L201 = !P1L27 & !P1L77 & !V1L4Q;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last
--operation mode is normal

J1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--J1_i55 is atwd_timestamp:inst_atwd_timestamp|i55
--operation mode is normal

J1_i55 = DB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--Q1L18 is hit_counter_ff:inst_hit_counter_ff|i~561
--operation mode is normal

Q1L18 = Q1_cntXms[3] # Q1_cntXms[2] # Q1_cntXms[1] # Q1_cntXms[0];


--Q1L28 is hit_counter_ff:inst_hit_counter_ff|i~562
--operation mode is normal

Q1L28 = Q1_cntXms[6] # Q1_cntXms[5] # Q1_cntXms[4] # !Q1_cntXms[7];


--Q1L38 is hit_counter_ff:inst_hit_counter_ff|i~563
--operation mode is normal

Q1L38 = Q1_cntXms[11] # Q1_cntXms[9] # Q1_cntXms[8] # !Q1_cntXms[10];


--Q1L48 is hit_counter_ff:inst_hit_counter_ff|i~564
--operation mode is normal

Q1L48 = Q1_cntXms[14] # Q1_cntXms[13] # Q1_cntXms[12] # !Q1_cntXms[15];


--Q1L58 is hit_counter_ff:inst_hit_counter_ff|i~565
--operation mode is normal

Q1L58 = Q1L18 # Q1L28 # Q1L38 # Q1L48;


--Q1L68 is hit_counter_ff:inst_hit_counter_ff|i~566
--operation mode is normal

Q1L68 = Q1_cntXms[16] # !Q1_cntXms[17] # !Q1_cntXms[18] # !Q1_cntXms[19];


--Q1L78 is hit_counter_ff:inst_hit_counter_ff|i~567
--operation mode is normal

Q1L78 = Q1_cntXms[23] # Q1_cntXms[22] # Q1_cntXms[21] # !Q1_cntXms[20];


--Q1L88 is hit_counter_ff:inst_hit_counter_ff|i~568
--operation mode is normal

Q1L88 = Q1_cntXms[27] # Q1_cntXms[26] # Q1_cntXms[25] # Q1_cntXms[24];


--Q1L98 is hit_counter_ff:inst_hit_counter_ff|i~569
--operation mode is normal

Q1L98 = Q1_cntXms[31] # Q1_cntXms[30] # Q1_cntXms[29] # Q1_cntXms[28];


--Q1L09 is hit_counter_ff:inst_hit_counter_ff|i~570
--operation mode is normal

Q1L09 = Q1L68 # Q1L78 # Q1L88 # Q1L98;


--Q1L641 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~31
--operation mode is normal

Q1L641 = !Q1L58 & !Q1L09 & !V1L4Q;


--DB1L9 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i11~84
--operation mode is normal

DB1L9 = Y1_command_0_local[0] # Y1_command_0_local[3] & !DB1_enable_LED_sig;


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L4Q # H1L5Q & H1_atwd0_pong_enable;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L21 is atwd_ping_pong:inst_atwd_ping_pong|i122~8
--operation mode is normal

H1L21 = H1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !H1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];


--Y1L17 is slaveregister:slaveregister_inst|command_0_local[30]~32
--operation mode is normal

Y1L17 = Y1L37 & !B1L63Q & !B1L83Q & !B1L93Q;


--Y1L073 is slaveregister:slaveregister_inst|i4005~15
--operation mode is normal

Y1L073 = Y1L856 & Y1L363 & B1L54Q & B1L74Q;


--CB2L21Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB2L21Q_lut_out = ATWD1_D[0];
CB2L21Q = DFFE(CB2L21Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L51Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB2L51Q_lut_out = ATWD1_D[3];
CB2L51Q = DFFE(CB2L51Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L41Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB2L41Q_lut_out = ATWD1_D[2];
CB2L41Q = DFFE(CB2L41Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L31Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB2L31Q_lut_out = ATWD1_D[1];
CB2L31Q = DFFE(CB2L31Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L71Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB2L71Q_lut_out = ATWD1_D[5];
CB2L71Q = DFFE(CB2L71Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L61Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB2L61Q_lut_out = ATWD1_D[4];
CB2L61Q = DFFE(CB2L61Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L02Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB2L02Q_lut_out = ATWD1_D[8];
CB2L02Q = DFFE(CB2L02Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L12Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB2L12Q_lut_out = ATWD1_D[9];
CB2L12Q = DFFE(CB2L12Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L91Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB2L91Q_lut_out = ATWD1_D[7];
CB2L91Q = DFFE(CB2L91Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L81Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB2L81Q_lut_out = ATWD1_D[6];
CB2L81Q = DFFE(CB2L81Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--FB2_i6 is atwd:atwd1|gray2bin:inst_gray2bin|i6
--operation mode is normal

FB2_i6 = CB2L02Q $ CB2L12Q $ CB2L91Q $ CB2L81Q;


--FB2_i8 is atwd:atwd1|gray2bin:inst_gray2bin|i8
--operation mode is normal

FB2_i8 = CB2L71Q $ CB2L61Q $ FB2_i6;


--FB2_i11 is atwd:atwd1|gray2bin:inst_gray2bin|i11
--operation mode is normal

FB2_i11 = CB2L51Q $ CB2L41Q $ CB2L31Q $ FB2_i8;


--C2L01 is atwd:atwd1|i25~57
--operation mode is normal

C2L01 = Y1L073 & RE1_MASTERHWDATA[0] # !Y1L073 & (CB2L21Q $ FB2_i11);


--CB2L22Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB2L22Q_lut_out = CB2L081Q # CB2L22Q & (CB2L971Q # !CB2L011);
CB2L22Q = DFFE(CB2L22Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L62 is atwd:atwd1|i69~2
--operation mode is normal

C2L62 = CB2L22Q # B1L54Q & B1L74Q & Y1L863;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L511 # CB2L19 & CB2L971Q;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|i58~55
--operation mode is normal

C2L52 = B1L54Q & (Y1L963 & B1L53Q # !Y1L963 & CB2_addr_cnt[0]) # !B1L54Q & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L711 # CB2L39 & CB2L971Q;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|i57~55
--operation mode is normal

C2L42 = B1L54Q & (Y1L963 & B1L63Q # !Y1L963 & CB2_addr_cnt[1]) # !B1L54Q & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L911 # CB2L59 & CB2L971Q;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|i56~55
--operation mode is normal

C2L32 = B1L54Q & (Y1L963 & B1L73Q # !Y1L963 & CB2_addr_cnt[2]) # !B1L54Q & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L121 # CB2L79 & CB2L971Q;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|i55~55
--operation mode is normal

C2L22 = B1L54Q & (Y1L963 & B1L83Q # !Y1L963 & CB2_addr_cnt[3]) # !B1L54Q & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L321 # CB2L99 & CB2L971Q;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|i54~55
--operation mode is normal

C2L12 = B1L54Q & (Y1L963 & B1L93Q # !Y1L963 & CB2_addr_cnt[4]) # !B1L54Q & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L521 # CB2L101 & CB2L971Q;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|i53~55
--operation mode is normal

C2L02 = B1L54Q & (Y1L963 & B1L04Q # !Y1L963 & CB2_addr_cnt[5]) # !B1L54Q & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L721 # CB2L301 & CB2L971Q;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|i52~55
--operation mode is normal

C2L91 = B1L54Q & (Y1L963 & B1L14Q # !Y1L963 & CB2_addr_cnt[6]) # !B1L54Q & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L921 # CB2L501 & CB2L971Q;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|i51~55
--operation mode is normal

C2L81 = B1L54Q & (Y1L963 & B1L24Q # !Y1L963 & CB2_addr_cnt[7]) # !B1L54Q & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L131 # CB2L701 & CB2L971Q;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|i50~55
--operation mode is normal

C2L71 = B1L54Q & (Y1L963 & B1L34Q # !Y1L963 & CB2_addr_cnt[8]) # !B1L54Q & CB2_addr_cnt[8];


--YD1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT
--operation mode is normal

YD1_EOF_WAIT_lut_out = YD1_EOF & (DE1L9Q # YD1_EOF_WAIT & DE1L7Q) # !YD1_EOF & YD1_EOF_WAIT & DE1L7Q;
YD1_EOF_WAIT = DFFE(YD1_EOF_WAIT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--Y1L1201Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0
--operation mode is normal

Y1L1201Q_lut_out = Y1L063;
Y1L1201Q = DFFE(Y1L1201Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--MB1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44
--operation mode is normal

MB1_inst44_lut_out = Y1L1201Q;
MB1_inst44 = DFFE(MB1_inst44_lut_out, GLOBAL(LE1_outclock0), , , );


--MB1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46
--operation mode is normal

MB1_inst46 = Y1L1201Q & !MB1_inst44;


--MB1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48
--operation mode is normal

MB1_inst48 = MB1_inst46 $ (PC6L1 & YD1L26Q & KB1_SND_DAT);


--KB1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~257
--operation mode is normal

KB1L8 = KB1_CMD_WAIT & TB1L81Q & !NB1L81Q;


--KB1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~75
--operation mode is normal

KB1L1 = YD1L26Q # NB1L81Q;


--N1L31 is flash_ADC:inst_flash_ADC|i134~56
--operation mode is normal

N1L31 = RE1_MASTERHWDATA[1] & (FLASH_AD_D[1] # Y1L563) # !RE1_MASTERHWDATA[1] & FLASH_AD_D[1] & !Y1L563;


--C1L9 is atwd:atwd0|i24~9
--operation mode is normal

C1L9 = Y1L963 & (B1L54Q & FB1_i11 # !B1L54Q & RE1_MASTERHWDATA[1]) # !Y1L963 & FB1_i11;


--C2L9 is atwd:atwd1|i24~9
--operation mode is normal

C2L9 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[1] # !Y1L963 & FB2_i11) # !B1L54Q & FB2_i11;


--N1L21 is flash_ADC:inst_flash_ADC|i133~56
--operation mode is normal

N1L21 = RE1_MASTERHWDATA[2] & (FLASH_AD_D[2] # Y1L563) # !RE1_MASTERHWDATA[2] & FLASH_AD_D[2] & !Y1L563;


--FB1_i9 is atwd:atwd0|gray2bin:inst_gray2bin|i9
--operation mode is normal

FB1_i9 = CB1L71Q $ CB1L61Q $ CB1L51Q $ FB1_i6;


--C1L8 is atwd:atwd0|i23~9
--operation mode is normal

C1L8 = Y1L763 & RE1_MASTERHWDATA[2] # !Y1L763 & (CB1L41Q $ FB1_i9);


--FB2_i9 is atwd:atwd1|gray2bin:inst_gray2bin|i9
--operation mode is normal

FB2_i9 = CB2L71Q $ CB2L61Q $ CB2L51Q $ FB2_i6;


--C2L8 is atwd:atwd1|i23~9
--operation mode is normal

C2L8 = Y1L073 & RE1_MASTERHWDATA[2] # !Y1L073 & (CB2L41Q $ FB2_i9);


--WB1_DATA_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK
--operation mode is normal

WB1_DATA_OK_lut_out = WB1_BYTE0 & DC1L11Q & !YB1L7 & !DC1L92Q;
WB1_DATA_OK = DFFE(WB1_DATA_OK_lut_out, GLOBAL(LE1_outclock0), , , );


--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29
--operation mode is normal

LB1L3 = WB1_DATA_OK & (!JB7_pre_out[14] # !SC1_and_node[0][6] # !JB7_pre_out[15]);


--LB1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44
--operation mode is normal

LB1_inst44_lut_out = Y1L789Q;
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L789Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0
--operation mode is normal

Y1L789Q_lut_out = Y1L263;
Y1L789Q = DFFE(Y1L789Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--LB1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22
--operation mode is normal

LB1_inst22 = LB1L3 $ (!LB1_inst44 & Y1L789Q & PC1L1);


--N1L11 is flash_ADC:inst_flash_ADC|i132~56
--operation mode is normal

N1L11 = RE1_MASTERHWDATA[3] & (FLASH_AD_D[3] # Y1L563) # !RE1_MASTERHWDATA[3] & FLASH_AD_D[3] & !Y1L563;


--C1L7 is atwd:atwd0|i22~9
--operation mode is normal

C1L7 = Y1L963 & (B1L54Q & FB1_i9 # !B1L54Q & RE1_MASTERHWDATA[3]) # !Y1L963 & FB1_i9;


--C2L7 is atwd:atwd1|i22~9
--operation mode is normal

C2L7 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[3] # !Y1L963 & FB2_i9) # !B1L54Q & FB2_i9;


--N1L01 is flash_ADC:inst_flash_ADC|i131~56
--operation mode is normal

N1L01 = RE1_MASTERHWDATA[4] & (FLASH_AD_D[4] # Y1L563) # !RE1_MASTERHWDATA[4] & FLASH_AD_D[4] & !Y1L563;


--C1L6 is atwd:atwd0|i21~9
--operation mode is normal

C1L6 = Y1L963 & (B1L54Q & FB1_i8 # !B1L54Q & RE1_MASTERHWDATA[4]) # !Y1L963 & FB1_i8;


--C2L6 is atwd:atwd1|i21~9
--operation mode is normal

C2L6 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[4] # !Y1L963 & FB2_i8) # !B1L54Q & FB2_i8;


--N1L9 is flash_ADC:inst_flash_ADC|i130~56
--operation mode is normal

N1L9 = RE1_MASTERHWDATA[5] & (FLASH_AD_D[5] # Y1L563) # !RE1_MASTERHWDATA[5] & FLASH_AD_D[5] & !Y1L563;


--C1L5 is atwd:atwd0|i20~9
--operation mode is normal

C1L5 = Y1L763 & RE1_MASTERHWDATA[5] # !Y1L763 & (CB1L71Q $ FB1_i6);


--C2L5 is atwd:atwd1|i20~9
--operation mode is normal

C2L5 = Y1L073 & RE1_MASTERHWDATA[5] # !Y1L073 & (CB2L71Q $ FB2_i6);


--N1L8 is flash_ADC:inst_flash_ADC|i129~56
--operation mode is normal

N1L8 = RE1_MASTERHWDATA[6] & (FLASH_AD_D[6] # Y1L563) # !RE1_MASTERHWDATA[6] & FLASH_AD_D[6] & !Y1L563;


--C1L4 is atwd:atwd0|i19~9
--operation mode is normal

C1L4 = Y1L963 & (B1L54Q & FB1_i6 # !B1L54Q & RE1_MASTERHWDATA[6]) # !Y1L963 & FB1_i6;


--KB1L91 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~13
--operation mode is normal

KB1L91 = KB1_COM_ON & !KB1_DOM_REBOOT & !KB1_SYS_RESET;


--KB1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~14
--operation mode is normal

KB1L02 = KB1_SND_IDLE & YD1L26Q;


--KB1_COM_OFF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF
--operation mode is normal

KB1_COM_OFF_lut_out = KB1L71 # KB1_COM_ON & (KB1_DOM_REBOOT # KB1_SYS_RESET);
KB1_COM_OFF = DFFE(KB1_COM_OFF_lut_out, GLOBAL(LE1_outclock0), , , );


--C2L4 is atwd:atwd1|i19~9
--operation mode is normal

C2L4 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[6] # !Y1L963 & FB2_i6) # !B1L54Q & FB2_i6;


--N1L7 is flash_ADC:inst_flash_ADC|i128~56
--operation mode is normal

N1L7 = RE1_MASTERHWDATA[7] & (FLASH_AD_D[7] # Y1L563) # !RE1_MASTERHWDATA[7] & FLASH_AD_D[7] & !Y1L563;


--FB1_i5 is atwd:atwd0|gray2bin:inst_gray2bin|i5
--operation mode is normal

FB1_i5 = CB1L02Q $ CB1L12Q $ CB1L91Q;


--C1L3 is atwd:atwd0|i18~9
--operation mode is normal

C1L3 = Y1L963 & (B1L54Q & FB1_i5 # !B1L54Q & RE1_MASTERHWDATA[7]) # !Y1L963 & FB1_i5;


--FB2_i5 is atwd:atwd1|gray2bin:inst_gray2bin|i5
--operation mode is normal

FB2_i5 = CB2L02Q $ CB2L12Q $ CB2L91Q;


--C2L3 is atwd:atwd1|i18~9
--operation mode is normal

C2L3 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[7] # !Y1L963 & FB2_i5) # !B1L54Q & FB2_i5;


--N1L6 is flash_ADC:inst_flash_ADC|i127~56
--operation mode is normal

N1L6 = RE1_MASTERHWDATA[8] & (FLASH_AD_D[8] # Y1L563) # !RE1_MASTERHWDATA[8] & FLASH_AD_D[8] & !Y1L563;


--C1L2 is atwd:atwd0|i17~59
--operation mode is normal

C1L2 = Y1L763 & RE1_MASTERHWDATA[8] # !Y1L763 & (CB1L02Q $ CB1L12Q);


--DB2L9 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i11~84
--operation mode is normal

DB2L9 = Y1_command_0_local[8] # Y1_command_0_local[11] & !DB2_enable_LED_sig;


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L9Q # H1L01Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L31 is atwd_ping_pong:inst_atwd_ping_pong|i124~8
--operation mode is normal

H1L31 = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];


--C2L2 is atwd:atwd1|i17~59
--operation mode is normal

C2L2 = Y1L073 & RE1_MASTERHWDATA[8] # !Y1L073 & (CB2L02Q $ CB2L12Q);


--N1L5 is flash_ADC:inst_flash_ADC|i126~56
--operation mode is normal

N1L5 = RE1_MASTERHWDATA[9] & (FLASH_AD_D[9] # Y1L563) # !RE1_MASTERHWDATA[9] & FLASH_AD_D[9] & !Y1L563;


--C1L1 is atwd:atwd0|i16~55
--operation mode is normal

C1L1 = Y1L963 & (B1L54Q & CB1L12Q # !B1L54Q & RE1_MASTERHWDATA[9]) # !Y1L963 & CB1L12Q;


--C2L1 is atwd:atwd1|i16~55
--operation mode is normal

C2L1 = B1L54Q & (Y1L963 & RE1_MASTERHWDATA[9] # !Y1L963 & CB2L12Q) # !B1L54Q & CB2L12Q;


--N1L51 is flash_ADC:inst_flash_ADC|i147~0
--operation mode is normal

N1L51 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[10] & !B1L84Q;


--C1L61 is atwd:atwd0|i42~0
--operation mode is normal

C1L61 = B1L74Q & RE1_MASTERHWDATA[10] & Y1L863 & !B1L54Q;


--C2L61 is atwd:atwd1|i42~0
--operation mode is normal

C2L61 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[10] & Y1L863;


--N1L02 is flash_ADC:inst_flash_ADC|i154~0
--operation mode is normal

N1L02 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[11] & !B1L84Q;


--C1L51 is atwd:atwd0|i41~0
--operation mode is normal

C1L51 = B1L74Q & RE1_MASTERHWDATA[11] & Y1L863 & !B1L54Q;


--C2L51 is atwd:atwd1|i41~0
--operation mode is normal

C2L51 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[11] & Y1L863;


--N1L91 is flash_ADC:inst_flash_ADC|i153~0
--operation mode is normal

N1L91 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[12] & !B1L84Q;


--C1L41 is atwd:atwd0|i40~0
--operation mode is normal

C1L41 = B1L74Q & RE1_MASTERHWDATA[12] & Y1L863 & !B1L54Q;


--C2L41 is atwd:atwd1|i40~0
--operation mode is normal

C2L41 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[12] & Y1L863;


--LB1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13]
--operation mode is normal

LB1_inst40[13]_lut_out = JB8_q[13];
LB1_inst40[13] = DFFE(LB1_inst40[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--N1L81 is flash_ADC:inst_flash_ADC|i152~0
--operation mode is normal

N1L81 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[13] & !B1L84Q;


--C1L31 is atwd:atwd0|i39~0
--operation mode is normal

C1L31 = B1L74Q & RE1_MASTERHWDATA[13] & Y1L863 & !B1L54Q;


--C2L31 is atwd:atwd1|i39~0
--operation mode is normal

C2L31 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[13] & Y1L863;


--LB1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14]
--operation mode is normal

LB1_inst40[14]_lut_out = JB8_q[14];
LB1_inst40[14] = DFFE(LB1_inst40[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--N1L71 is flash_ADC:inst_flash_ADC|i151~0
--operation mode is normal

N1L71 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[14] & !B1L84Q;


--C1L21 is atwd:atwd0|i38~0
--operation mode is normal

C1L21 = B1L74Q & RE1_MASTERHWDATA[14] & Y1L863 & !B1L54Q;


--C2L21 is atwd:atwd1|i38~0
--operation mode is normal

C2L21 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[14] & Y1L863;


--N1L61 is flash_ADC:inst_flash_ADC|i150~0
--operation mode is normal

N1L61 = Y1L363 & Y1L463 & RE1_MASTERHWDATA[15] & !B1L84Q;


--LB1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15]
--operation mode is normal

LB1_inst40[15]_lut_out = JB8_q[15];
LB1_inst40[15] = DFFE(LB1_inst40[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--C1L11 is atwd:atwd0|i37~0
--operation mode is normal

C1L11 = B1L74Q & RE1_MASTERHWDATA[15] & Y1L863 & !B1L54Q;


--C2L11 is atwd:atwd1|i37~0
--operation mode is normal

C2L11 = B1L54Q & B1L74Q & RE1_MASTERHWDATA[15] & Y1L863;


--B1L92 is ahb_slave:ahb_slave_inst|i~8147
--operation mode is normal

B1L92 = !B1L35Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L03 is ahb_slave:ahb_slave_inst|i~8148
--operation mode is normal

B1L03 = B1L43Q & (RE1_MASTERHTRANS[0] # !RE1_MASTERHTRANS[1]);


--KB1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~11
--operation mode is normal

KB1L13 = KB1_REC_PULSE & !DC1L92Q & !HD1L5Q;


--KB1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~62
--operation mode is normal

KB1L44 = KB1_CMD_WAIT & (TB1L91Q # KB1_SND_IDLE & !YD1L26Q) # !KB1_CMD_WAIT & KB1_SND_IDLE & !YD1L26Q;


--KB1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~108
--operation mode is normal

KB1L5 = KB1_SND_MRNB & !YD1L26Q & !NB1L81Q;


--TB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg
--operation mode is normal

TB1L2Q_lut_out = TB1L1 & !TB1L4Q & !TB1L3Q;
TB1L2Q = DFFE(TB1L2Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1L74 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~30
--operation mode is normal

KB1L74 = KB1_CMD_WAIT & !NB1L81Q & (TB1L2Q # WB1_DATA_OK);


--KB1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~117
--operation mode is normal

KB1L6 = KB1_SND_MRWB & !YD1L26Q & !NB1L81Q;


--KB1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~82
--operation mode is normal

KB1L2 = KB1_SND_DRAND & !YD1L26Q & !NB1L81Q;


--TB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg
--operation mode is normal

TB1L12Q_lut_out = TB1L02 & TB1L4Q & !TB1L5Q & !TB1L7Q;
TB1L12Q = DFFE(TB1L12Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--MB1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9
--operation mode is normal

MB1_inst9_lut_out = Y1L762Q;
MB1_inst9 = DFFE(MB1_inst9_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--KB1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~91
--operation mode is normal

KB1L4 = TB1L12Q & MB1_inst9 & KB1_CMD_WAIT & !NB1L81Q;


--KB1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~125
--operation mode is normal

KB1L7 = KB1_SND_TC_DAT & !YD1L26Q & !NB1L81Q;


--NB1L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~78
--operation mode is normal

NB1L71 = JB12_sload_path[4] & JB12_sload_path[5] & JB12_sload_path[6] & JB12_sload_path[7];


--UD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~208
--operation mode is normal

UD1L1 = !JB31_pre_out[7] & !JB31_pre_out[6] & !JB31_pre_out[5] & !JB31_pre_out[4];


--UD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~210
--operation mode is normal

UD1L2 = (!JB31_pre_out[3] & !JB31_pre_out[2] & !JB31_pre_out[1] & !JB31_lsb) & CASCADE(UD1L1);


--UD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~78
--operation mode is normal

UD1L71 = !JB31_pre_out[1] # !JB31_pre_out[2] # !JB31_pre_out[3] # !JB31_pre_out[4];


--UD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~79
--operation mode is normal

UD1L81 = !JB31_pre_out[5] & (UD1L71 # !JB31_lsb) # !JB31_pre_out[6];


--TB1_domlev_dn_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_
--operation mode is normal

TB1_domlev_dn_rq__lut_out = HC1_dffs[6];
TB1_domlev_dn_rq_ = DFFE(TB1_domlev_dn_rq__lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , WB1L1);


--UD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj~82
--operation mode is normal

UD1L51 = (TB1_domlev_dn_rq_ & WB1_CTRL_OK & !JB31_pre_out[7]) & CASCADE(UD1L81);


--DE1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178
--operation mode is normal

DE1L2 = DE1_TXCNT & (JB41_sload_path[0] # !JB41_sload_path[4] # !NC31L3);


--YD1_SEND_IDLE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE
--operation mode is normal

YD1_SEND_IDLE_lut_out = !YD1L26Q & (KB1L43 # YD1_SEND_IDLE # !YD1L2);
YD1_SEND_IDLE = DFFE(YD1_SEND_IDLE_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1869
--operation mode is normal

YD1L3 = !YD1_SEND_IDLE & (KB1_SND_DRBT # !YD1L2 # !KB1L53);


--YD1_STF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF
--operation mode is normal

YD1_STF_lut_out = YD1L11 # !YD1_SEND_IDLE & (KB1L43 # !YD1L2);
YD1_STF = DFFE(YD1_STF_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_EOF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF
--operation mode is normal

YD1_EOF_lut_out = DE1L9Q & YD1_CRC0 # !DE1L9Q & YD1_EOF;
YD1_EOF = DFFE(YD1_EOF_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_CRC0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0
--operation mode is normal

YD1_CRC0_lut_out = YD1_CRC1 & (YD1_CRC0 # DE1L9Q) # !YD1_CRC1 & YD1_CRC0 & !DE1L9Q;
YD1_CRC0 = DFFE(YD1_CRC0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1870
--operation mode is normal

YD1L4 = DE1L9Q & !YD1_CRC0 # !DE1L9Q & !YD1_EOF;


--YD1_RXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8
--operation mode is normal

YD1_RXSHR8_lut_out = YD1L21 # YD1_RXSHR8 & !JB81L8 & !JB91L9;
YD1_RXSHR8 = DFFE(YD1_RXSHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1871
--operation mode is normal

YD1L5 = JB81L8 & YD1_RXSHR8 & !JB91L9;


--YD1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1
--operation mode is normal

YD1_DCMD_SEQ1_lut_out = YD1_DCMD_SEQ1 & (YD1_PTYPE_SEQ0 # YD1L7 # !DE1L9Q) # !YD1_DCMD_SEQ1 & YD1_PTYPE_SEQ0 & DE1L9Q;
YD1_DCMD_SEQ1 = DFFE(YD1_DCMD_SEQ1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390
--operation mode is normal

YD1L1 = YD1_DCMD_SEQ1 & KB1_SND_TC_DAT & DE1L9Q;


--YD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1872
--operation mode is normal

YD1L6 = YD1_STF & DE1L9Q;


--YD1L79 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41
--operation mode is normal

YD1L79 = KB1_SND_DAT & (SE1_portadataout[0] # SE1_portadataout[1]);


--YD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185
--operation mode is normal

YD1L14 = YD1L5 # YD1L1 # YD1L6 & !YD1L79;


--YD1_TXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8
--operation mode is normal

YD1_TXSHR8_lut_out = YD1L31 # YD1_TXSHR8 & !JB81L8 & !JB91L9;
YD1_TXSHR8 = DFFE(YD1_TXSHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186
--operation mode is normal

YD1L24 = JB91L9 & (YD1_TXSHR8 # YD1_RXSHR8) # !JB91L9 & YD1_TXSHR8 & JB81L8;


--YD1_TC_RX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME
--operation mode is normal

YD1_TC_RX_TIME_lut_out = YD1L5 # YD1L1 # YD1_TC_RX_TIME & !DE1L9Q;
YD1_TC_RX_TIME = DFFE(YD1_TC_RX_TIME_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TC_TX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME
--operation mode is normal

YD1_TC_TX_TIME_lut_out = YD1L41 # YD1L51 # YD1_TC_TX_TIME & !DE1L9Q;
YD1_TC_TX_TIME = DFFE(YD1_TC_TX_TIME_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TCWFM_H is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H
--operation mode is normal

YD1_TCWFM_H_lut_out = YD1_TCWFM_L;
YD1_TCWFM_H = DFFE(YD1_TCWFM_H_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187
--operation mode is normal

YD1L34 = YD1_TC_RX_TIME # YD1_TC_TX_TIME # YD1_TCWFM_H # YD1_BYT3;


--YD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188
--operation mode is normal

YD1L44 = YD1L24 # !DE1L9Q & (YD1_CRC0 # YD1L34);


--YD1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1
--operation mode is normal

YD1_MTYPE_LEN1_lut_out = YD1_LEN0;
YD1_MTYPE_LEN1 = DFFE(YD1_MTYPE_LEN1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_CRC1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1
--operation mode is normal

YD1_CRC1_lut_out = YD1_CRC2;
YD1_CRC1 = DFFE(YD1_CRC1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_TCWF_CHK is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK
--operation mode is normal

YD1_TCWF_CHK_lut_out = YD1_TCWFM_WT;
YD1_TCWF_CHK = DFFE(YD1_TCWF_CHK_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189
--operation mode is normal

YD1L54 = YD1_MTYPE_LEN1 # YD1_CRC1 # YD1_TCWF_CHK & !JB9L41;


--YD1_LEN0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0
--operation mode is normal

YD1_LEN0_lut_out = DE1L9Q & YD1_STF & !KB1_SND_DAT # !DE1L9Q & YD1_LEN0;
YD1_LEN0 = DFFE(YD1_LEN0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TCWFM_L is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L
--operation mode is normal

YD1_TCWFM_L_lut_out = YD1L9 # YD1L61 # JB91L9 & YD1_TXSHR8;
YD1_TCWFM_L = DFFE(YD1_TCWFM_L_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_CRC2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2
--operation mode is normal

YD1_CRC2_lut_out = YD1_CRC3;
YD1_CRC2 = DFFE(YD1_CRC2_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_BYT1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1
--operation mode is normal

YD1_BYT1_lut_out = YD1_BYT0 & (YD1_BYT1 # DE1L9Q) # !YD1_BYT0 & YD1_BYT1 & !DE1L9Q;
YD1_BYT1 = DFFE(YD1_BYT1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190
--operation mode is normal

YD1L64 = YD1_LEN0 # YD1_TCWFM_L # YD1_CRC2 # YD1_BYT1;


--YD1_PL_INC is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC
--operation mode is normal

YD1_PL_INC_lut_out = YD1_STF & KB1_SND_DAT & DE1L9Q & !YD1L71;
YD1_PL_INC = DFFE(YD1_PL_INC_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_BYT0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0
--operation mode is normal

YD1_BYT0_lut_out = YD1L82 # YD1L71 & YD1L6 & KB1_SND_DAT;
YD1_BYT0 = DFFE(YD1_BYT0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191
--operation mode is normal

YD1L74 = YD1_PL_INC # YD1_BYT0 # YD1L55Q & !JB61L43;


--YD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~192
--operation mode is normal

YD1L84 = YD1L44 # YD1L54 # YD1L64 # YD1L74;


--YD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1873
--operation mode is normal

YD1L7 = KB1L53 & !KB1_SND_DRBT & !KB1_SND_ID & !KB1_SND_TC_DAT;


--SD1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0
--operation mode is normal

SD1L3Q_lut_out = SD1L95Q & !YD1_STF;
SD1L3Q = DFFE(SD1L3Q_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--YD1L73Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg
--operation mode is normal

YD1L73Q_lut_out = YD1L83 # YD1L12 # JB91L9 & YD1_ID_SHR8;
YD1L73Q = DFFE(YD1L73Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1874
--operation mode is normal

YD1L8 = SD1L3Q & YD1L73Q;


--YD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424
--operation mode is normal

YD1L46 = !YD1L8 & (DE1L9Q & !YD1L7 # !YD1_DCMD_SEQ1);


--NC31_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

NC31_aeb_out = JB41_sload_path[0] & JB41_sload_path[1] & !JB41_sload_path[2] & !JB41_sload_path[3];


--YD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1875
--operation mode is normal

YD1L9 = YD1_TCWF_CHK & !JB9L41;


--YD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1876
--operation mode is normal

YD1L01 = JB91L9 & YD1_TXSHR8;


--YD1_ID_BYTE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE
--operation mode is normal

YD1_ID_BYTE_lut_out = YD1L22 # YD1_ID_LOAD # YD1_ID_BYTE & !DE1L9Q;
YD1_ID_BYTE = DFFE(YD1_ID_BYTE_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_ID_LOAD is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD
--operation mode is normal

YD1_ID_LOAD_lut_out = YD1_DCMD_SEQ1 & KB1_SND_ID & DE1L9Q;
YD1_ID_LOAD = DFFE(YD1_ID_LOAD_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_ID_SHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8
--operation mode is normal

YD1_ID_SHR8_lut_out = YD1L32 # YD1_ID_SHR8 & !JB81L8 & !JB91L9;
YD1_ID_SHR8 = DFFE(YD1_ID_SHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78
--operation mode is normal

YD1L39 = YD1_ID_BYTE # YD1_ID_LOAD # YD1_ID_SHR8 & !JB91L9;


--YD1_TCWFM_WT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT
--operation mode is normal

YD1_TCWFM_WT_lut_out = YD1L011Q;
YD1_TCWFM_WT = DFFE(YD1_TCWFM_WT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L011Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg
--operation mode is normal

YD1L011Q_lut_out = YD1_TCWFM_H & DE1L9Q;
YD1L011Q = DFFE(YD1L011Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79
--operation mode is normal

YD1L49 = YD1_TCWFM_WT # YD1L011Q # YD1_TCWFM_L # YD1_TCWFM_H;


--SD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827
--operation mode is normal

SD1L71 = BD63L2 & (BD53L2 # YD1L59Q) # !BD63L2 & BD53L2 & !YD1L59Q;


--HC4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

HC4_dffs[3]_lut_out = SD1L81 & (HC4_dffs[4] # DE1L9Q) # !SD1L81 & HC4_dffs[4] & !DE1L9Q;
HC4_dffs[3] = DFFE(HC4_dffs[3]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC32_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC32_aeb_out = NC22_aeb_out & NC12_aeb_out & NC91_aeb_out & NC02_aeb_out;


--NB1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~105
--operation mode is normal

NB1L3 = JB22_sload_path[1] & JB22_sload_path[6] & !JB22_sload_path[2] & !JB22_sload_path[4];


--NB1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109
--operation mode is normal

NB1L5 = (NB1L7 & NB1L8 & NB1L3 & !JB22_sload_path[0]) & CASCADE(NB1L4);


--NB1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~107
--operation mode is normal

NB1L4 = !JB22_sload_path[3] & !JB22_sload_path[5];


--NB1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110
--operation mode is normal

NB1L6 = (KB1_SND_PULSE & JB22_sload_path[1]) & CASCADE(NB1L11);


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|i~5890
--operation mode is normal

BB1L412 = BB1L462Q # BB1L752Q;


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|i~5891
--operation mode is normal

BB1L512 = !BB1L262Q & !BB1L952Q & !BB1L062Q & !BB1L162Q;


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|i~42
--operation mode is normal

BB1L74 = BB1L412 # BB1L552Q # !BB1L512 # !BB1L212;


--DB1L91 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~132
--operation mode is normal

DB1L91 = DB1_reset_trigger_cnt[11] & (DB1_reset_trigger_cnt[9] # Y1_command_4_local[13]) # !DB1_reset_trigger_cnt[11] & DB1_reset_trigger_cnt[9] & !Y1_command_4_local[13];


--DB1L02 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~133
--operation mode is normal

DB1L02 = Y1_command_4_local[12] & DB1_reset_trigger_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & DB1L91;


--DB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~23
--operation mode is normal

DB1L71 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB1_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB1_reset_trigger_cnt[5];


--DB1L81 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~24
--operation mode is normal

DB1L81 = DB1L71 & (DB1_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB1L71 & DB1_reset_trigger_cnt[6] & Y1_command_4_local[12];


--DB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~21
--operation mode is normal

DB1L51 = Y1_command_4_local[12] & (Y1_command_4_local[13] # DB1_reset_trigger_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[1];


--DB1L61 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~22
--operation mode is normal

DB1L61 = DB1L51 & (DB1_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB1L51 & DB1_reset_trigger_cnt[3] & Y1_command_4_local[13];


--DB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~19
--operation mode is normal

DB1L31 = Y1_command_4_local[14] & (Y1_command_4_local[15] # DB1L81) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & DB1L61;


--DB1L12 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~134
--operation mode is normal

DB1L12 = Y1_command_4_local[13] & Y1_command_4_local[12] & !DB1_reset_trigger_cnt[0];


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~20
--operation mode is normal

DB1L41 = DB1L31 & (DB1L12 # !Y1_command_4_local[15]) # !DB1L31 & DB1L02 & Y1_command_4_local[15];


--DB1_launch_window_got_disc is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_window_got_disc
--operation mode is normal

DB1_launch_window_got_disc_lut_out = DB1_discFF;
DB1_launch_window_got_disc = DFFE(DB1_launch_window_got_disc_lut_out, GLOBAL(LE1_outclock1), , , );


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB1_enable_disc_old_lut_out = H1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !H1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--V1L2Q is ROC:inst_ROC|RST_state~11
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(LE1_outclock0), , , );


--CB1L111 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3132
--operation mode is normal

CB1L111 = !CB1L381Q & !CB1L281Q & !CB1L081Q & !CB1L971Q;


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|i~5892
--operation mode is normal

BB1L612 = BB1L262Q # BB1L162Q # !BB1L091 # !BB1L281;


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|i~653
--operation mode is normal

BB1L871 = BB1L25 & BB1L552Q;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|i~53
--operation mode is normal

BB1L94 = BB1L562Q # BB1L552Q # !BB1L091 # !BB1L512;


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

BB1L452Q_lut_out = BB1L162Q # BB1L84 & BB1L452Q;
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~2
--operation mode is normal

CB1L62 = CB1L631 & CB1L731 & CB1L831 & CB1L931;

--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3194
--operation mode is normal

CB1L041 = CB1L631 & CB1L731 & CB1L831 & CB1L931;


--CB1L211 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3134
--operation mode is normal

CB1L211 = CB1L871Q # CB1L081Q & !CB1L62;


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~20
--operation mode is normal

CB1L771Q_lut_out = !CB1L381Q & (CB1L771Q # BB1L452Q);
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1_divide_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[0]
--operation mode is normal

CB1_divide_cnt[0]_lut_out = !CB1_divide_cnt[0] & !CB1_rst_divide;
CB1_divide_cnt[0] = DFFE(CB1_divide_cnt[0]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L181Q # !CB1L111) # !CB1L771Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|i~5752
--operation mode is normal

BB2L512 = BB2L462Q # BB2L852Q # BB2L362Q # BB2L952Q;


--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|i~42
--operation mode is normal

BB2L84 = BB2L512 # BB2L652Q # !BB2L581 # !BB2L381;


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2L81 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~23
--operation mode is normal

DB2L81 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB2_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB2_reset_trigger_cnt[5];


--DB2L91 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~24
--operation mode is normal

DB2L91 = DB2L81 & (DB2_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB2L81 & DB2_reset_trigger_cnt[6] & Y1_command_4_local[12];


--DB2L02 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~120
--operation mode is normal

DB2L02 = DB2_reset_trigger_cnt[11] & (DB2_reset_trigger_cnt[9] # Y1_command_4_local[13]) # !DB2_reset_trigger_cnt[11] & DB2_reset_trigger_cnt[9] & !Y1_command_4_local[13];


--DB2L12 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~121
--operation mode is normal

DB2L12 = Y1_command_4_local[12] & DB2_reset_trigger_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & DB2L02;


--DB2L61 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~21
--operation mode is normal

DB2L61 = Y1_command_4_local[12] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[1];


--DB2L71 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~22
--operation mode is normal

DB2L71 = DB2L61 & (DB2_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB2L61 & DB2_reset_trigger_cnt[3] & Y1_command_4_local[13];


--DB2L41 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~19
--operation mode is normal

DB2L41 = Y1_command_4_local[15] & (Y1_command_4_local[14] # DB2L12) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & DB2L71;


--DB2L22 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~122
--operation mode is normal

DB2L22 = Y1_command_4_local[13] & Y1_command_4_local[12] & !DB2_reset_trigger_cnt[0];


--DB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~20
--operation mode is normal

DB2L51 = DB2L41 & (DB2L22 # !Y1_command_4_local[14]) # !DB2L41 & DB2L91 & Y1_command_4_local[14];


--DB2_launch_window_got_disc is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_window_got_disc
--operation mode is normal

DB2_launch_window_got_disc_lut_out = DB2_discFF;
DB2_launch_window_got_disc = DFFE(DB2_launch_window_got_disc_lut_out, GLOBAL(LE1_outclock1), , , );


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L111 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3132
--operation mode is normal

CB2L111 = !CB2L381Q & !CB2L281Q & !CB2L081Q & !CB2L971Q;


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|i~5753
--operation mode is normal

BB2L612 = BB2L262Q # BB2L162Q # !BB2L081 # !BB2L191;


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|i~653
--operation mode is normal

BB2L871 = BB2L25 & BB2L652Q;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|i~5754
--operation mode is normal

BB2L712 = !BB2L262Q & !BB2L062Q & !BB2L162Q & !BB1L062Q;


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|i~53
--operation mode is normal

BB2L94 = BB2L562Q # BB2L652Q # !BB2L191 # !BB2L712;


--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~2
--operation mode is normal

CB2L62 = CB2L631 & CB2L731 & CB2L831 & CB2L931;

--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3194
--operation mode is normal

CB2L041 = CB2L631 & CB2L731 & CB2L831 & CB2L931;


--CB2L211 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3134
--operation mode is normal

CB2L211 = CB2L871Q # CB2L081Q & !CB2L62;


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~20
--operation mode is normal

CB2L771Q_lut_out = !CB2L381Q & (CB2L771Q # BB2L812Q);
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2_divide_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[0]
--operation mode is normal

CB2_divide_cnt[0]_lut_out = !CB2_divide_cnt[0] & !CB2_rst_divide;
CB2_divide_cnt[0] = DFFE(CB2_divide_cnt[0]_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L181Q # !CB2L111) # !CB2L771Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--L1L76Q is fe_r2r:inst_fe_r2r|state~23
--operation mode is normal

L1L76Q_lut_out = Y1_command_0_local[30] & (L1L23 # L1L66Q & !L1L16);
L1L76Q = DFFE(L1L76Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1L66Q is fe_r2r:inst_fe_r2r|state~22
--operation mode is normal

L1L66Q_lut_out = Y1_command_0_local[30] & (L1L12 # L1L56Q & !L1L73);
L1L66Q = DFFE(L1L66Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1_i72 is fe_r2r:inst_fe_r2r|i72
--operation mode is normal

L1_i72 = L1L76Q # L1L66Q;


--L1L56Q is fe_r2r:inst_fe_r2r|state~21
--operation mode is normal

L1L56Q_lut_out = Y1_command_0_local[30] & (L1L52 # !L1L36 & !L1L46Q);
L1L56Q = DFFE(L1L56Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1L85 is fe_r2r:inst_fe_r2r|i~279
--operation mode is normal

L1L85 = !L1_cntp[0] & !L1_cntp[1] & !L1_cntp[2];


--L1L22 is fe_r2r:inst_fe_r2r|i92~173
--operation mode is normal

L1L22 = L1_cntp[3] & (L1_i72 # L1L56Q & !L1L85);


--L1L46Q is fe_r2r:inst_fe_r2r|state~20
--operation mode is normal

L1L46Q_lut_out = !L1L93 & Y1_command_0_local[30] & (L1L46Q # !L1L36);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--L1L32 is fe_r2r:inst_fe_r2r|i93~238
--operation mode is normal

L1L32 = L1_cntp[2] & (L1L76Q # L1L66Q);


--L1L73 is fe_r2r:inst_fe_r2r|i~2
--operation mode is normal

L1L73 = L1_cntp[0] # L1_cntp[1] # L1_cntp[2] # L1_cntp[3];


--L1L14 is fe_r2r:inst_fe_r2r|i~48
--operation mode is normal

L1L14 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L42 is fe_r2r:inst_fe_r2r|i93~239
--operation mode is normal

L1L42 = L1L32 # L1L73 & L1L56Q & !L1L14;


--L1L62 is fe_r2r:inst_fe_r2r|i94~224
--operation mode is normal

L1L62 = L1_cntp[1] & (L1L76Q # L1L66Q);


--L1L04 is fe_r2r:inst_fe_r2r|i~43
--operation mode is normal

L1L04 = L1_cntp[0] $ L1_cntp[1];


--L1L72 is fe_r2r:inst_fe_r2r|i94~225
--operation mode is normal

L1L72 = L1L62 # L1L73 & L1L56Q & !L1L04;


--L1L82 is fe_r2r:inst_fe_r2r|i95~160
--operation mode is normal

L1L82 = L1_cntp[0] & L1_i72 # !L1_cntp[0] & L1L73 & L1L56Q;


--L1_i80 is fe_r2r:inst_fe_r2r|i80
--operation mode is normal

L1_i80 = L1L56Q # !L1L46Q;


--L1L95 is fe_r2r:inst_fe_r2r|i~280
--operation mode is normal

L1L95 = !L1_cntn[0] & !L1_cntn[1] & !L1_cntn[2];


--L1L92 is fe_r2r:inst_fe_r2r|i96~173
--operation mode is normal

L1L92 = L1_cntn[3] & (L1_i80 # L1L76Q & !L1L95);


--L1L03 is fe_r2r:inst_fe_r2r|i97~238
--operation mode is normal

L1L03 = L1_cntn[2] & (L1L56Q # !L1L46Q);


--L1L83 is fe_r2r:inst_fe_r2r|i~6
--operation mode is normal

L1L83 = L1_cntn[0] # L1_cntn[1] # L1_cntn[2] # L1_cntn[3];


--L1L34 is fe_r2r:inst_fe_r2r|i~68
--operation mode is normal

L1L34 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L13 is fe_r2r:inst_fe_r2r|i97~239
--operation mode is normal

L1L13 = L1L03 # L1L83 & L1L76Q & !L1L34;


--L1L33 is fe_r2r:inst_fe_r2r|i98~224
--operation mode is normal

L1L33 = L1_cntn[1] & (L1L56Q # !L1L46Q);


--L1L24 is fe_r2r:inst_fe_r2r|i~63
--operation mode is normal

L1L24 = L1_cntn[0] $ L1_cntn[1];


--L1L43 is fe_r2r:inst_fe_r2r|i98~225
--operation mode is normal

L1L43 = L1L33 # L1L83 & L1L76Q & !L1L24;


--L1L53 is fe_r2r:inst_fe_r2r|i99~160
--operation mode is normal

L1L53 = L1_cntn[0] & L1_i80 # !L1_cntn[0] & L1L83 & L1L76Q;


--U1L34 is r2r:inst_r2r|i~1007
--operation mode is normal

U1L34 = U1_cnt[6] # !U1_cnt[5] # !U1_cnt[4] # !U1_cnt[3];


--U1L44 is r2r:inst_r2r|i~1008
--operation mode is normal

U1L44 = !U1_cnt[2] # !U1_cnt[1] # !U1_cnt[0];


--U1L9 is r2r:inst_r2r|i~0
--operation mode is normal

U1L9 = U1L34 # !U1_cnt[2] # !U1_cnt[1] # !U1_cnt[0];


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1]
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L212 & (K1_wait_cnt[27] # K1L312 & K1L021) # !K1L212 & K1L312 & K1L021;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L212 & (K1_wait_cnt[28] # K1L312 & K1L221) # !K1L212 & K1L312 & K1L221;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L212 & (K1_wait_cnt[29] # K1L312 & K1L421) # !K1L212 & K1L312 & K1L421;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L212 & (K1_wait_cnt[30] # K1L312 & K1L621) # !K1L212 & K1L312 & K1L621;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L291 is coinc:inst_coinc|i~1851
--operation mode is normal

K1L291 = K1_wait_cnt[27] # K1_wait_cnt[28] # K1_wait_cnt[29] # K1_wait_cnt[30];


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1L212 & (K1_wait_cnt[23] # K1L312 & K1L211) # !K1L212 & K1L312 & K1L211;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L212 & (K1_wait_cnt[24] # K1L312 & K1L411) # !K1L212 & K1L312 & K1L411;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L212 & (K1_wait_cnt[25] # K1L312 & K1L611) # !K1L212 & K1L312 & K1L611;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L212 & (K1_wait_cnt[26] # K1L312 & K1L811) # !K1L212 & K1L312 & K1L811;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L391 is coinc:inst_coinc|i~1852
--operation mode is normal

K1L391 = K1_wait_cnt[23] # K1_wait_cnt[24] # K1_wait_cnt[25] # K1_wait_cnt[26];


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L212 & (K1_wait_cnt[19] # K1L312 & K1L401) # !K1L212 & K1L312 & K1L401;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L212 & (K1_wait_cnt[20] # K1L312 & K1L601) # !K1L212 & K1L312 & K1L601;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L212 & (K1_wait_cnt[21] # K1L312 & K1L801) # !K1L212 & K1L312 & K1L801;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L212 & (K1_wait_cnt[22] # K1L312 & K1L011) # !K1L212 & K1L312 & K1L011;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L491 is coinc:inst_coinc|i~1853
--operation mode is normal

K1L491 = K1_wait_cnt[19] # K1_wait_cnt[20] # K1_wait_cnt[21] # K1_wait_cnt[22];


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L212 & (K1_wait_cnt[15] # K1L312 & K1L69) # !K1L212 & K1L312 & K1L69;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L212 & (K1_wait_cnt[16] # K1L312 & K1L89) # !K1L212 & K1L312 & K1L89;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1L212 & (K1_wait_cnt[17] # K1L312 & K1L001) # !K1L212 & K1L312 & K1L001;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L212 & (K1_wait_cnt[18] # K1L312 & K1L201) # !K1L212 & K1L312 & K1L201;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L591 is coinc:inst_coinc|i~1854
--operation mode is normal

K1L591 = K1_wait_cnt[15] # K1_wait_cnt[16] # K1_wait_cnt[17] # K1_wait_cnt[18];


--K1L691 is coinc:inst_coinc|i~1855
--operation mode is normal

K1L691 = K1L291 # K1L391 # K1L491 # K1L591;


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1L212 & (K1_wait_cnt[11] # K1L312 & K1L88) # !K1L212 & K1L312 & K1L88;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1L212 & (K1_wait_cnt[12] # K1L312 & K1L09) # !K1L212 & K1L312 & K1L09;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L212 & (K1_wait_cnt[13] # K1L312 & K1L29) # !K1L212 & K1L312 & K1L29;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1L212 & (K1_wait_cnt[14] # K1L312 & K1L49) # !K1L212 & K1L312 & K1L49;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L791 is coinc:inst_coinc|i~1856
--operation mode is normal

K1L791 = K1_wait_cnt[11] # K1_wait_cnt[12] # K1_wait_cnt[13] # K1_wait_cnt[14];


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1L212 & (K1_wait_cnt[7] # K1L312 & K1L08) # !K1L212 & K1L312 & K1L08;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L212 & (K1_wait_cnt[8] # K1L312 & K1L28) # !K1L212 & K1L312 & K1L28;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L212 & (K1_wait_cnt[9] # K1L312 & K1L48) # !K1L212 & K1L312 & K1L48;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L212 & (K1_wait_cnt[10] # K1L312 & K1L68) # !K1L212 & K1L312 & K1L68;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L891 is coinc:inst_coinc|i~1857
--operation mode is normal

K1L891 = K1_wait_cnt[7] # K1_wait_cnt[8] # K1_wait_cnt[9] # K1_wait_cnt[10];


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L212 & (K1_wait_cnt[3] # K1L312 & K1L27) # !K1L212 & K1L312 & K1L27;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1L212 & (K1_wait_cnt[4] # K1L312 & K1L47) # !K1L212 & K1L312 & K1L47;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L212 & (K1_wait_cnt[5] # K1L312 & K1L67) # !K1L212 & K1L312 & K1L67;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L412 # K1L36 & K1_wait_cnt[6] & !K1L422Q;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L991 is coinc:inst_coinc|i~1858
--operation mode is normal

K1L991 = K1_wait_cnt[3] # K1_wait_cnt[4] # K1_wait_cnt[5] # K1_wait_cnt[6];


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L212 & (K1_wait_cnt[31] # K1L312 & K1L821) # !K1L212 & K1L312 & K1L821;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L212 & (K1_wait_cnt[0] # K1L312 & K1L66) # !K1L212 & K1L312 & K1L66;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L512 # K1L36 & K1_wait_cnt[1] & !K1L422Q;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L612 # K1L56 # K1L212 & K1_wait_cnt[2];
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(LE1_outclock0), , , K1L062);


--K1L002 is coinc:inst_coinc|i~1859
--operation mode is normal

K1L002 = K1_wait_cnt[31] # K1_wait_cnt[0] # K1_wait_cnt[1] # !K1_wait_cnt[2];


--K1L102 is coinc:inst_coinc|i~1860
--operation mode is normal

K1L102 = K1L791 # K1L891 # K1L991 # K1L002;


--K1L46 is coinc:inst_coinc|i~2
--operation mode is normal

K1L46 = K1L691 # K1L102;


--K1L722 is coinc:inst_coinc|state~488
--operation mode is normal

K1L722 = K1L522Q & (K1L691 # K1L102 # !K1_i48);


--K1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

K1_cnt[28]_lut_out = K1L712 & (K1_cnt[28] # K1L581 & !K1L422Q) # !K1L712 & K1L581 & !K1L422Q;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

K1_cnt[29]_lut_out = K1L712 & (K1_cnt[29] # K1L781 & !K1L422Q) # !K1L712 & K1L781 & !K1L422Q;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

K1_cnt[30]_lut_out = K1L712 & (K1_cnt[30] # K1L981 & !K1L422Q) # !K1L712 & K1L981 & !K1L422Q;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

K1_cnt[31]_lut_out = K1L712 & (K1_cnt[31] # K1L191 & !K1L422Q) # !K1L712 & K1L191 & !K1L422Q;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L202 is coinc:inst_coinc|i~1861
--operation mode is normal

K1L202 = K1_cnt[28] # K1_cnt[29] # K1_cnt[30] # K1_cnt[31];


--K1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

K1_cnt[24]_lut_out = K1L712 & (K1_cnt[24] # K1L771 & !K1L422Q) # !K1L712 & K1L771 & !K1L422Q;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

K1_cnt[25]_lut_out = K1L712 & (K1_cnt[25] # K1L971 & !K1L422Q) # !K1L712 & K1L971 & !K1L422Q;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

K1_cnt[26]_lut_out = K1L712 & (K1_cnt[26] # K1L181 & !K1L422Q) # !K1L712 & K1L181 & !K1L422Q;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

K1_cnt[27]_lut_out = K1L712 & (K1_cnt[27] # K1L381 & !K1L422Q) # !K1L712 & K1L381 & !K1L422Q;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L302 is coinc:inst_coinc|i~1862
--operation mode is normal

K1L302 = K1_cnt[24] # K1_cnt[25] # K1_cnt[26] # K1_cnt[27];


--K1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

K1_cnt[20]_lut_out = K1L712 & (K1_cnt[20] # K1L961 & !K1L422Q) # !K1L712 & K1L961 & !K1L422Q;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

K1_cnt[21]_lut_out = K1L712 & (K1_cnt[21] # K1L171 & !K1L422Q) # !K1L712 & K1L171 & !K1L422Q;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

K1_cnt[22]_lut_out = K1L712 & (K1_cnt[22] # K1L371 & !K1L422Q) # !K1L712 & K1L371 & !K1L422Q;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

K1_cnt[23]_lut_out = K1L712 & (K1_cnt[23] # K1L571 & !K1L422Q) # !K1L712 & K1L571 & !K1L422Q;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L402 is coinc:inst_coinc|i~1863
--operation mode is normal

K1L402 = K1_cnt[20] # K1_cnt[21] # K1_cnt[22] # K1_cnt[23];


--K1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

K1_cnt[16]_lut_out = K1L712 & (K1_cnt[16] # K1L161 & !K1L422Q) # !K1L712 & K1L161 & !K1L422Q;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

K1_cnt[17]_lut_out = K1L712 & (K1_cnt[17] # K1L361 & !K1L422Q) # !K1L712 & K1L361 & !K1L422Q;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

K1_cnt[18]_lut_out = K1L712 & (K1_cnt[18] # K1L561 & !K1L422Q) # !K1L712 & K1L561 & !K1L422Q;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

K1_cnt[19]_lut_out = K1L712 & (K1_cnt[19] # K1L761 & !K1L422Q) # !K1L712 & K1L761 & !K1L422Q;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L502 is coinc:inst_coinc|i~1864
--operation mode is normal

K1L502 = K1_cnt[16] # K1_cnt[17] # K1_cnt[18] # K1_cnt[19];


--K1L602 is coinc:inst_coinc|i~1865
--operation mode is normal

K1L602 = K1L202 # K1L302 # K1L402 # K1L502;


--K1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

K1_cnt[12]_lut_out = K1L712 & (K1_cnt[12] # K1L351 & !K1L422Q) # !K1L712 & K1L351 & !K1L422Q;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

K1_cnt[13]_lut_out = K1L712 & (K1_cnt[13] # K1L551 & !K1L422Q) # !K1L712 & K1L551 & !K1L422Q;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

K1_cnt[14]_lut_out = K1L712 & (K1_cnt[14] # K1L751 & !K1L422Q) # !K1L712 & K1L751 & !K1L422Q;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

K1_cnt[15]_lut_out = K1L712 & (K1_cnt[15] # K1L951 & !K1L422Q) # !K1L712 & K1L951 & !K1L422Q;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L702 is coinc:inst_coinc|i~1866
--operation mode is normal

K1L702 = K1_cnt[12] # K1_cnt[13] # K1_cnt[14] # K1_cnt[15];


--K1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

K1_cnt[11]_lut_out = K1L712 & (K1_cnt[11] # K1L151 & !K1L422Q) # !K1L712 & K1L151 & !K1L422Q;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

K1_cnt[8]_lut_out = K1L712 & (K1_cnt[8] # K1L541 & !K1L422Q) # !K1L712 & K1L541 & !K1L422Q;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

K1_cnt[9]_lut_out = K1L712 & (K1_cnt[9] # K1L741 & !K1L422Q) # !K1L712 & K1L741 & !K1L422Q;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

K1_cnt[10]_lut_out = K1L712 & (K1_cnt[10] # K1L941 & !K1L422Q) # !K1L712 & K1L941 & !K1L422Q;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L802 is coinc:inst_coinc|i~1867
--operation mode is normal

K1L802 = K1_cnt[11] # !K1_cnt[10] # !K1_cnt[9] # !K1_cnt[8];


--K1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

K1_cnt[5]_lut_out = K1L712 & (K1_cnt[5] # K1L931 & !K1L422Q) # !K1L712 & K1L931 & !K1L422Q;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

K1_cnt[4]_lut_out = K1L712 & (K1_cnt[4] # K1L731 & !K1L422Q) # !K1L712 & K1L731 & !K1L422Q;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

K1_cnt[6]_lut_out = K1L712 & (K1_cnt[6] # K1L141 & !K1L422Q) # !K1L712 & K1L141 & !K1L422Q;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

K1_cnt[7]_lut_out = K1L712 & (K1_cnt[7] # K1L341 & !K1L422Q) # !K1L712 & K1L341 & !K1L422Q;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L902 is coinc:inst_coinc|i~1868
--operation mode is normal

K1L902 = K1_cnt[5] # !K1_cnt[7] # !K1_cnt[6] # !K1_cnt[4];


--K1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

K1_cnt[0]_lut_out = K1L712 & (K1_cnt[0] # K1L921 & !K1L422Q) # !K1L712 & K1L921 & !K1L422Q;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

K1_cnt[1]_lut_out = K1L712 & (K1_cnt[1] # K1L131 & !K1L422Q) # !K1L712 & K1L131 & !K1L422Q;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

K1_cnt[2]_lut_out = K1L712 & (K1_cnt[2] # K1L331 & !K1L422Q) # !K1L712 & K1L331 & !K1L422Q;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

K1_cnt[3]_lut_out = K1L712 & (K1_cnt[3] # K1L531 & !K1L422Q) # !K1L712 & K1L531 & !K1L422Q;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , K1_i48);


--K1L012 is coinc:inst_coinc|i~1869
--operation mode is normal

K1L012 = K1_cnt[0] # K1_cnt[1] # K1_cnt[2] # K1_cnt[3];


--K1L112 is coinc:inst_coinc|i~1870
--operation mode is normal

K1L112 = K1L702 # K1L802 # K1L902 # K1L012;


--K1L36 is coinc:inst_coinc|i~0
--operation mode is normal

K1L36 = K1L602 # K1L112;


--K1L422Q is coinc:inst_coinc|state~20
--operation mode is normal

K1L422Q_lut_out = !K1L322 & (K1L422Q # !K1L36 & K1_i48);
K1L422Q = DFFE(K1L422Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1L022 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

K1L022 = K1L622Q & !K1L691 & !K1L102 & !K1L35;


--K1L222 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

K1L222 = K1_i48 & K1L35 & K1L622Q & !K1L46;


--F1_LEDdelay[1] is flasher_board:flasher_board_inst|LEDdelay[1]
--operation mode is normal

F1_LEDdelay[1]_lut_out = F1_LEDdelay[0];
F1_LEDdelay[1] = DFFE(F1_LEDdelay[1]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--HD1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35
--operation mode is normal

HD1L01Q_lut_out = HD1L11Q # !JB9L41 & HD1L01Q;
HD1L01Q = DFFE(HD1L01Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--RC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~reg
--operation mode is normal

RC1L71Q_lut_out = RC1L61 & (RC1L52Q # RC1L2 & !RC1L42Q) # !RC1L61 & RC1L2 & !RC1L42Q;
RC1L71Q = DFFE(RC1L71Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--CC1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8]
--operation mode is normal

CC1_inst10[8]_lut_out = COM_AD_D[8];
CC1_inst10[8] = DFFE(CC1_inst10[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--DC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234
--operation mode is normal

DC1L81 = DC1L52Q & !RC1L22Q & (!JB2_sload_path[2] # !DC1L31);


--DC1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9
--operation mode is normal

DC1_rxcteq9 = DC1L41 & JB2_sload_path[3] & !JB2_sload_path[2] & !JB2_sload_path[4];

--DC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21
--operation mode is normal

DC1L61 = DC1L41 & JB2_sload_path[3] & !JB2_sload_path[2] & !JB2_sload_path[4];


--DC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42
--operation mode is normal

DC1L82Q_lut_out = DC1L62Q # DC1L91Q # DC1L82Q & !DC1_rxcteq9;
DC1L82Q = DFFE(DC1L82Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~623
--operation mode is normal

RC1L3 = JB4_sload_path[3] & !JB4_sload_path[0] & !JB4_sload_path[1];


--RC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34
--operation mode is normal

RC1L72Q_lut_out = RC1L62Q # RC1L72Q & (JB4_sload_path[2] # !RC1L3);
RC1L72Q = DFFE(RC1L72Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--KB1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~11
--operation mode is normal

KB1L52 = KB1_DRREQ_WT & !TB1L81Q;


--WB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88
--operation mode is normal

WB1L72 = !TB1L31Q & !TB1L11Q # !DC1L01Q # !WB1_DCMD_SEQ1;


--WB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89
--operation mode is normal

WB1L82 = WB1_CRC_ERR # WB1_CTR_ERR # WB1L72 & !WB1_IDLE;


--WB1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90
--operation mode is normal

WB1L92 = WB1_DAT_MSG & (WB1_BYTE0 # WB1_EOF_WAIT & WB1_CTR_MSG) # !WB1_DAT_MSG & WB1_EOF_WAIT & WB1_CTR_MSG;


--YB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22
--operation mode is normal

YB1L34Q_lut_out = WB1L61 & (YB1L6 # YB1L34Q & !YB1L3);
YB1L34Q = DFFE(YB1L34Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73
--operation mode is normal

WB1L53 = WB1_STF_WAIT # WB1_DATA_OK # WB1_CTRL_OK;


--WB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74
--operation mode is normal

WB1L63 = WB1L53 # TB1L6 & !TB1L31Q & !TB1L11Q;


--WB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75
--operation mode is normal

WB1L73 = DC1L11Q & (WB1_BYTE0 # WB1_EOF_WAIT);


--WB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76
--operation mode is normal

WB1L83 = WB1L63 # WB1L73 & (YB1L21 # YB1L71);


--YB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]
--operation mode is normal

YB1_srg[7]_lut_out = YB1L81 # YB1L24Q & HC1_dffs[7];
YB1_srg[7] = DFFE(YB1_srg[7]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--TB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48
--operation mode is normal

TB1L21 = TB1L9 & !DC1L1 & (A_nB $ !HC1_dffs[7]);


--DC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
--operation mode is normal

DC1L22Q_lut_out = DC1L2 & (DC1L6 # DC1L7 # !DC1L3);
DC1L22Q = DFFE(DC1L22Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16
--operation mode is normal

DC1L8 = DC1L22Q # DC1L01Q;


--DC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
--operation mode is normal

DC1L72Q_lut_out = !DC1_rxcteq5 & (DC1L72Q # DC1L32Q & RC1L22Q);
DC1L72Q = DFFE(DC1L72Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
--operation mode is normal

DC1L32Q_lut_out = DC1L71 # DC1L32Q & !DC1_rxcteq5 & !RC1L22Q;
DC1L32Q = DFFE(DC1L32Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YD1_BYT2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2
--operation mode is normal

YD1_BYT2_lut_out = YD1_BYT1;
YD1_BYT2 = DFFE(YD1_BYT2_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--B1L13 is ahb_slave:ahb_slave_inst|i~8153
--operation mode is normal

B1L13 = (RE1_MASTERHTRANS[1] & (RE1_MASTERHTRANS[0] & !B1L33Q # !RE1_MASTERHTRANS[0] & RE1_MASTERHWRITE) # !RE1_MASTERHTRANS[1] & !B1L33Q) & CASCADE(B1L2);


--Y1L319 is slaveregister:slaveregister_inst|i~16374
--operation mode is normal

Y1L319 = !B1L04Q & !B1L83Q & !B1L93Q & !B1L73Q;


--Y1L029 is slaveregister:slaveregister_inst|i~16383
--operation mode is normal

Y1L029 = (Y1_com_ctrl_local[0] & !B1L53Q & !B1L63Q) & CASCADE(Y1L319);


--KB1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~88
--operation mode is normal

KB1L3 = KB1_SND_DRBT & !YD1L26Q & !NB1L81Q;


--N1_i16 is flash_ADC:inst_flash_ADC|i16
--operation mode is normal

N1_i16 = !Y1_command_0_local[17] & !Y1_command_0_local[16];


--N1_disc is flash_ADC:inst_flash_ADC|disc
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, OneSPE, Y1_command_0_local[17], , );


--N1L33 is flash_ADC:inst_flash_ADC|wraddress[0]~31
--operation mode is normal

N1L33 = !JB62_sload_path[9] & (Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17]);


--N1_i18 is flash_ADC:inst_flash_ADC|i18
--operation mode is normal

N1_i18 = Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17];


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB1L11 = CB1L971Q & !V1L4Q;


--CB1L311 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3139
--operation mode is normal

CB1L311 = !CB1L771Q & (CB1_addr_cnt[0] # !BB1L2Q);


--CB1L411 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3140
--operation mode is normal

CB1L411 = CB1L871Q # CB1L381Q # CB1L281Q # CB1L081Q;


--CB1L511 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3141
--operation mode is normal

CB1L511 = CB1L311 # CB1_addr_cnt[0] & (CB1L411 # CB1L181Q);


--CB1L611 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3143
--operation mode is normal

CB1L611 = !CB1L771Q & (CB1_addr_cnt[1] # !BB1L2Q);


--CB1L711 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3144
--operation mode is normal

CB1L711 = CB1L611 # CB1_addr_cnt[1] & (CB1L411 # CB1L181Q);


--CB1L811 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3146
--operation mode is normal

CB1L811 = !CB1L771Q & (CB1_addr_cnt[2] # !BB1L2Q);


--CB1L911 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3147
--operation mode is normal

CB1L911 = CB1L811 # CB1_addr_cnt[2] & (CB1L411 # CB1L181Q);


--CB1L021 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3149
--operation mode is normal

CB1L021 = !CB1L771Q & (CB1_addr_cnt[3] # !BB1L2Q);


--CB1L121 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3150
--operation mode is normal

CB1L121 = CB1L021 # CB1_addr_cnt[3] & (CB1L411 # CB1L181Q);


--CB1L221 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3152
--operation mode is normal

CB1L221 = !CB1L771Q & (CB1_addr_cnt[4] # !BB1L2Q);


--CB1L321 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3153
--operation mode is normal

CB1L321 = CB1L221 # CB1_addr_cnt[4] & (CB1L411 # CB1L181Q);


--CB1L421 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3155
--operation mode is normal

CB1L421 = !CB1L771Q & (CB1_addr_cnt[5] # !BB1L2Q);


--CB1L521 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3156
--operation mode is normal

CB1L521 = CB1L421 # CB1_addr_cnt[5] & (CB1L411 # CB1L181Q);


--CB1L621 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3158
--operation mode is normal

CB1L621 = !CB1L771Q & (CB1_addr_cnt[6] # !BB1L2Q);


--CB1L721 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3159
--operation mode is normal

CB1L721 = CB1L621 # CB1_addr_cnt[6] & (CB1L411 # CB1L181Q);


--CB1L821 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3161
--operation mode is normal

CB1L821 = !CB1L771Q & (CB1_addr_cnt[7] # !BB1L2Q);


--CB1L921 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3162
--operation mode is normal

CB1L921 = CB1L821 # CB1_addr_cnt[7] & (CB1L411 # CB1L181Q);


--CB1L031 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3164
--operation mode is normal

CB1L031 = !CB1L771Q & (CB1_addr_cnt[8] # !BB1L2Q);


--CB1L131 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3165
--operation mode is normal

CB1L131 = CB1L031 # CB1_addr_cnt[8] & (CB1L411 # CB1L181Q);


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_i19 is hit_counter:inst_hit_counter|i19
--operation mode is normal

P1_i19 = P1_MultiSPE1 & !P1_MultiSPE2;


--P1L76 is hit_counter:inst_hit_counter|i~0
--operation mode is normal

P1L76 = !P1L27 & !P1L77;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_i38 is hit_counter:inst_hit_counter|i38
--operation mode is normal

P1_i38 = P1_OneSPE1 & !P1_OneSPE2;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_i19 is hit_counter_ff:inst_hit_counter_ff|i19
--operation mode is normal

Q1_i19 = !Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1L86 is hit_counter_ff:inst_hit_counter_ff|i~0
--operation mode is normal

Q1L86 = !Q1L58 & !Q1L09;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_i38 is hit_counter_ff:inst_hit_counter_ff|i38
--operation mode is normal

Q1_i38 = !Q1_OneSPE1 & !Q1_OneSPE2;


--Y1L881 is slaveregister:slaveregister_inst|command_4_local[3]~114
--operation mode is normal

Y1L881 = (B1L83Q & B1L93Q & !B1L63Q) & CASCADE(Y1L47);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15] & (H1L41 # H1L4Q & !DB1_TriggerComplete_in_sync);
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L51 # H1L4Q & DB1_TriggerComplete_in_sync);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB2L11 = CB2L971Q & !V1L4Q;


--CB2L311 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3139
--operation mode is normal

CB2L311 = !CB2L771Q & (CB2_addr_cnt[0] # !BB2L2Q);


--CB2L411 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3140
--operation mode is normal

CB2L411 = CB2L871Q # CB2L381Q # CB2L281Q # CB2L081Q;


--CB2L511 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3141
--operation mode is normal

CB2L511 = CB2L311 # CB2_addr_cnt[0] & (CB2L411 # CB2L181Q);


--CB2L611 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3143
--operation mode is normal

CB2L611 = !CB2L771Q & (CB2_addr_cnt[1] # !BB2L2Q);


--CB2L711 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3144
--operation mode is normal

CB2L711 = CB2L611 # CB2_addr_cnt[1] & (CB2L411 # CB2L181Q);


--CB2L811 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3146
--operation mode is normal

CB2L811 = !CB2L771Q & (CB2_addr_cnt[2] # !BB2L2Q);


--CB2L911 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3147
--operation mode is normal

CB2L911 = CB2L811 # CB2_addr_cnt[2] & (CB2L411 # CB2L181Q);


--CB2L021 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3149
--operation mode is normal

CB2L021 = !CB2L771Q & (CB2_addr_cnt[3] # !BB2L2Q);


--CB2L121 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3150
--operation mode is normal

CB2L121 = CB2L021 # CB2_addr_cnt[3] & (CB2L411 # CB2L181Q);


--CB2L221 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3152
--operation mode is normal

CB2L221 = !CB2L771Q & (CB2_addr_cnt[4] # !BB2L2Q);


--CB2L321 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3153
--operation mode is normal

CB2L321 = CB2L221 # CB2_addr_cnt[4] & (CB2L411 # CB2L181Q);


--CB2L421 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3155
--operation mode is normal

CB2L421 = !CB2L771Q & (CB2_addr_cnt[5] # !BB2L2Q);


--CB2L521 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3156
--operation mode is normal

CB2L521 = CB2L421 # CB2_addr_cnt[5] & (CB2L411 # CB2L181Q);


--CB2L621 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3158
--operation mode is normal

CB2L621 = !CB2L771Q & (CB2_addr_cnt[6] # !BB2L2Q);


--CB2L721 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3159
--operation mode is normal

CB2L721 = CB2L621 # CB2_addr_cnt[6] & (CB2L411 # CB2L181Q);


--CB2L821 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3161
--operation mode is normal

CB2L821 = !CB2L771Q & (CB2_addr_cnt[7] # !BB2L2Q);


--CB2L921 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3162
--operation mode is normal

CB2L921 = CB2L821 # CB2_addr_cnt[7] & (CB2L411 # CB2L181Q);


--CB2L031 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3164
--operation mode is normal

CB2L031 = !CB2L771Q & (CB2_addr_cnt[8] # !BB2L2Q);


--CB2L131 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3165
--operation mode is normal

CB2L131 = CB2L031 # CB2_addr_cnt[8] & (CB2L411 # CB2L181Q);


--XD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8]
--operation mode is normal

XD1_tx_dpr_waddr[8]_lut_out = Y1_tx_dpr_wadr_local[8];
XD1_tx_dpr_waddr[8] = DFFE(XD1_tx_dpr_waddr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1]
--operation mode is normal

XD1_tx_dpr_waddr[1]_lut_out = Y1_tx_dpr_wadr_local[1];
XD1_tx_dpr_waddr[1] = DFFE(XD1_tx_dpr_waddr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2]
--operation mode is normal

XD1_tx_dpr_waddr[2]_lut_out = Y1_tx_dpr_wadr_local[2];
XD1_tx_dpr_waddr[2] = DFFE(XD1_tx_dpr_waddr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3]
--operation mode is normal

XD1_tx_dpr_waddr[3]_lut_out = Y1_tx_dpr_wadr_local[3];
XD1_tx_dpr_waddr[3] = DFFE(XD1_tx_dpr_waddr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4]
--operation mode is normal

XD1_tx_dpr_waddr[4]_lut_out = Y1_tx_dpr_wadr_local[4];
XD1_tx_dpr_waddr[4] = DFFE(XD1_tx_dpr_waddr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5]
--operation mode is normal

XD1_tx_dpr_waddr[5]_lut_out = Y1_tx_dpr_wadr_local[5];
XD1_tx_dpr_waddr[5] = DFFE(XD1_tx_dpr_waddr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6]
--operation mode is normal

XD1_tx_dpr_waddr[6]_lut_out = Y1_tx_dpr_wadr_local[6];
XD1_tx_dpr_waddr[6] = DFFE(XD1_tx_dpr_waddr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7]
--operation mode is normal

XD1_tx_dpr_waddr[7]_lut_out = Y1_tx_dpr_wadr_local[7];
XD1_tx_dpr_waddr[7] = DFFE(XD1_tx_dpr_waddr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9]
--operation mode is normal

XD1_tx_dpr_waddr[9]_lut_out = Y1_tx_dpr_wadr_local[9];
XD1_tx_dpr_waddr[9] = DFFE(XD1_tx_dpr_waddr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10]
--operation mode is normal

XD1_tx_dpr_waddr[10]_lut_out = Y1_tx_dpr_wadr_local[10];
XD1_tx_dpr_waddr[10] = DFFE(XD1_tx_dpr_waddr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11]
--operation mode is normal

XD1_tx_dpr_waddr[11]_lut_out = Y1_tx_dpr_wadr_local[11];
XD1_tx_dpr_waddr[11] = DFFE(XD1_tx_dpr_waddr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12]
--operation mode is normal

XD1_tx_dpr_waddr[12]_lut_out = Y1_tx_dpr_wadr_local[12];
XD1_tx_dpr_waddr[12] = DFFE(XD1_tx_dpr_waddr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--RB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363
--operation mode is normal

RB1L221 = (!RB1L29 & !RB1L53) & CASCADE(RB1L821);


--RB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364
--operation mode is normal

RB1L321 = (RB1L621 # !RB1L901) & CASCADE(RB1L521);


--RB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350
--operation mode is normal

RB1L911 = RB1L721 # !RB1L28;


--RB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365
--operation mode is normal

RB1L421 = (!RB1L48 & !RB1L68 & !RB1L88 & !RB1L09) & CASCADE(RB1L911);

--RB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~369
--operation mode is normal

RB1L821 = (!RB1L48 & !RB1L68 & !RB1L88 & !RB1L09) & CASCADE(RB1L911);


--Y1L033 is slaveregister:slaveregister_inst|i1775~435
--operation mode is normal

Y1L033 = PE1_q[6] & !B1L34Q;


--Y1L104 is slaveregister:slaveregister_inst|i~4166
--operation mode is normal

Y1L104 = Y1L956 & KB1_COM_ON & Y1L103 & !B1L04Q;


--Y1L993 is slaveregister:slaveregister_inst|i~4164
--operation mode is normal

Y1L993 = Y1L956 & MB1_inst16[6] & Y1L076 & !B1L04Q;


--Y1L793 is slaveregister:slaveregister_inst|i~4162
--operation mode is normal

Y1L793 = Y1L931 & Y1L103 & JB8_q[6] & !B1L04Q;


--Y1L893 is slaveregister:slaveregister_inst|i~4163
--operation mode is normal

Y1L893 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[6] & !B1L04Q;


--Y1L419 is slaveregister:slaveregister_inst|i~16376
--operation mode is normal

Y1L419 = Y1L104 # Y1L993 # Y1L793 # Y1L893;


--Y1L004 is slaveregister:slaveregister_inst|i~4165
--operation mode is normal

Y1L004 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[6] & !B1L04Q;


--Y1L133 is slaveregister:slaveregister_inst|i1775~437
--operation mode is normal

Y1L133 = (Y1L033 # Y1L003 & (Y1L419 # Y1L004)) & CASCADE(Y1L213);


--KB1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF~29
--operation mode is normal

KB1L71 = NB1L81Q # KB1_COM_OFF & (!YD1L26Q # !KB1_SND_IDLE);


--H1L9Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21
--operation mode is normal

H1L9Q_lut_out = Y1_command_0_local[15] & (H1L61 # H1L9Q & !DB2_TriggerComplete_in_sync);
H1L9Q = DFFE(H1L9Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--H1L01Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22
--operation mode is normal

H1L01Q_lut_out = Y1_command_0_local[15] & (H1L71 # H1L9Q & DB2_TriggerComplete_in_sync);
H1L01Q = DFFE(H1L01Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--Y1L519 is slaveregister:slaveregister_inst|i~16377
--operation mode is normal

Y1L519 = Y1L041 & Y1L956 & Y1_tx_dpr_wadr_local[15] & !B1L04Q;


--Y1L619 is slaveregister:slaveregister_inst|i~16378
--operation mode is normal

Y1L619 = Y1L976 & Y1L931 & Y1_rx_dpr_radr_local[15] & !B1L04Q;


--Y1L719 is slaveregister:slaveregister_inst|i~16379
--operation mode is normal

Y1L719 = Y1L956 & MB1_inst16[15] & Y1L076 & !B1L04Q;


--Y1L819 is slaveregister:slaveregister_inst|i~16380
--operation mode is normal

Y1L819 = Y1L931 & Y1L103 & JB8_q[15] & !B1L04Q;


--Y1L129 is slaveregister:slaveregister_inst|i~16384
--operation mode is normal

Y1L129 = (Y1L519 # Y1L619 # Y1L719 # Y1L819) & CASCADE(Y1L703);


--N1L2Q is flash_ADC:inst_flash_ADC|done~reg0
--operation mode is normal

N1L2Q_lut_out = !N1_i16 & (N1_i18 & JB62_sload_path[9] # !N1_i18 & N1L2Q);
N1L2Q = DFFE(N1L2Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--Y1L603 is slaveregister:slaveregister_inst|i1765~378
--operation mode is normal

Y1L603 = (N1L2Q & !B1L83Q & !B1L93Q & !B1L73Q) & CASCADE(Y1L803);


--Y1L762Q is slaveregister:slaveregister_inst|dom_id[48]~reg0
--operation mode is normal

Y1L762Q_lut_out = RE1_MASTERHWDATA[16];
Y1L762Q = DFFE(Y1L762Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--KB1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~186
--operation mode is normal

KB1L41 = (!TB1L2Q & !WB1_DATA_OK & (!MB1_inst9 # !TB1L12Q)) & CASCADE(KB1L51);


--NC61_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC61_aeb_out = JB51_sload_path[0] & JB51_sload_path[3] & !JB51_sload_path[1] & !JB51_sload_path[2];


--KB1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~27
--operation mode is normal

KB1L63 = !KB1_SND_IDLE & !KB1_SND_MRNB & !KB1_SND_MRWB;


--KB1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~0
--operation mode is normal

KB1L43 = KB1_SND_DRBT # KB1_SND_DRAND # !KB1L63;


--YD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1877
--operation mode is normal

YD1L11 = YD1_STF & !DE1L9Q;


--YD1L501Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg
--operation mode is normal

YD1L501Q_lut_out = YD1L301 # YD1L401 # YD1L42 & YD1_TXSHR8;
YD1L501Q = DFFE(YD1L501Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1878
--operation mode is normal

YD1L21 = YD1_TC_RX_TIME & DE1L9Q;


--YD1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0
--operation mode is normal

YD1_PTYPE_SEQ0_lut_out = YD1_MTYPE_LEN1;
YD1_PTYPE_SEQ0 = DFFE(YD1_PTYPE_SEQ0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1879
--operation mode is normal

YD1L31 = YD1_TC_TX_TIME & DE1L9Q;


--YD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1880
--operation mode is normal

YD1L41 = JB81L8 & YD1_TXSHR8 & !JB91L9;


--YD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1881
--operation mode is normal

YD1L51 = JB91L9 & YD1_RXSHR8;


--HD1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg
--operation mode is normal

HD1L91Q_lut_out = HD1L3 # HD1L81 # HD1L9Q & !NC01_agb_out;
HD1L91Q = DFFE(HD1L91Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--HD1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg
--operation mode is normal

HD1L02Q_lut_out = NC01_agb_out & !HD1L41Q & KB1_REC_PULSE # !NC01_agb_out & (HD1L9Q # !HD1L41Q & KB1_REC_PULSE);
HD1L02Q = DFFE(HD1L02Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--YD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1882
--operation mode is normal

YD1L61 = YD1_TCWFM_L & !DE1L9Q;


--YD1_CRC3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3
--operation mode is normal

YD1_CRC3_lut_out = SD1L3Q & (YD1L73Q # YD1_CRC3 & !DE1L9Q) # !SD1L3Q & YD1_CRC3 & !DE1L9Q;
YD1_CRC3 = DFFE(YD1_CRC3_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24
--operation mode is normal

YD1L03 = YD1_BYT0 & (YD1_BYT1 # DE1L9Q) # !YD1_BYT0 & YD1_BYT1 & !DE1L9Q;


--YD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1883
--operation mode is normal

YD1L71 = !SE1_portadataout[0] & !SE1_portadataout[1];


--YD1L89 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42
--operation mode is normal

YD1L89 = YD1_STF & KB1_SND_DAT & DE1L9Q & !YD1L71;


--YD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1884
--operation mode is normal

YD1L81 = YD1_BYT0 & !DE1L9Q;


--YD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19
--operation mode is normal

YD1L82 = YD1_PL_INC # YD1L81 # YD1L55Q & !JB61L43;


--YD1L99Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg
--operation mode is normal

YD1L99Q_lut_out = YD1L3 # YD1L11 # YD1L45 # YD1L89;
YD1L99Q = DFFE(YD1L99Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L95Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24
--operation mode is normal

SD1L95Q_lut_out = !YD1_STF & (SD1L95Q # SD1L85Q & !SD1L9);
SD1L95Q = DFFE(SD1L95Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1885
--operation mode is normal

YD1L91 = JB9L41 & YD1_TCWF_CHK;


--YD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1886
--operation mode is normal

YD1L02 = YD1_DCMD_SEQ1 & DE1L9Q & (KB1_SND_DRBT # !KB1L53);


--YD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45
--operation mode is normal

YD1L83 = YD1L91 # YD1L02 # JB61L43 & YD1L55Q;


--YD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1887
--operation mode is normal

YD1L12 = YD1L73Q & !SD1L3Q;


--YD1L87Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg
--operation mode is normal

YD1L87Q_lut_out = YD1L51 # YD1L57 # !YD1L67 # !YD1L78;
YD1L87Q = DFFE(YD1L87Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--HB3_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
HB3_q[8]_data_in = COM_AD_D[8];
HB3_q[8]_write_enable = PD1_valid_wreq;
HB3_q[8]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[8]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[8]_clear_0 = !HD1L41Q;
HB3_q[8]_clock_enable_1 = PD1_valid_rreq;
HB3_q[8]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[8]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[8] = MEMORY_SEGMENT(HB3_q[8]_data_in, HB3_q[8]_write_enable, HB3_q[8]_clock_0, HB3_q[8]_clock_1, HB3_q[8]_clear_0, , , HB3_q[8]_clock_enable_1, VCC, HB3_q[8]_write_address, HB3_q[8]_read_address);


--HB3_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
HB3_q[0]_data_in = COM_AD_D[0];
HB3_q[0]_write_enable = PD1_valid_wreq;
HB3_q[0]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[0]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[0]_clear_0 = !HD1L41Q;
HB3_q[0]_clock_enable_1 = PD1_valid_rreq;
HB3_q[0]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[0]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[0] = MEMORY_SEGMENT(HB3_q[0]_data_in, HB3_q[0]_write_enable, HB3_q[0]_clock_0, HB3_q[0]_clock_1, HB3_q[0]_clear_0, , , HB3_q[0]_clock_enable_1, VCC, HB3_q[0]_write_address, HB3_q[0]_read_address);


--YD1L27Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg
--operation mode is normal

YD1L27Q_lut_out = YD1L66 # YD1L96 # !YD1L46 # !YD1L07;
YD1L27Q = DFFE(YD1L27Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD72L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD72L1 = YD1L87Q # YD1L27Q & HB3_q[8] # !YD1L27Q & HB3_q[0];


--HC3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

HC3_dffs[0]_lut_out = Y1L812Q & (HC3_dffs[1] # YD1_ID_LOAD) # !Y1L812Q & HC3_dffs[1] & !YD1_ID_LOAD;
HC3_dffs[0] = DFFE(HC3_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--BD72L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16
--operation mode is normal

BD72L2 = (HC3_dffs[0] & !YD1L27Q # !YD1L87Q) & CASCADE(BD72L1);


--YD1L29Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg
--operation mode is normal

YD1L29Q_lut_out = YD1L25 # YD1L51 # YD1L09 # !YD1L78;
YD1L29Q = DFFE(YD1L29Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L68Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg
--operation mode is normal

YD1L68Q_lut_out = YD1L08 # YD1L28 # YD1L58 # YD1_CRC2;
YD1L68Q = DFFE(YD1L68Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD62L1 = YD1L29Q # YD1L68Q & BD32L2 # !YD1L68Q & BD22L2;


--BD42L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111
--operation mode is normal

BD42L2 = KB1_SND_DRBT # KB1_SND_IDLE # KB1_SND_MRNB # KB1_SND_ID;


--BD42_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

BD42_result_node = YD1L87Q & (YD1L27Q & BD42L2 # !YD1L27Q & !JB31_lsb);


--BD62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24
--operation mode is normal

BD62L2 = (YD1L68Q & BD52L1 # !YD1L68Q & BD42_result_node # !YD1L29Q) & CASCADE(BD62L1);


--YD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1888
--operation mode is normal

YD1L22 = JB81L8 & YD1_ID_SHR8 & !JB91L9;


--YD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1889
--operation mode is normal

YD1L32 = YD1_ID_BYTE & DE1L9Q;


--SD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828
--operation mode is normal

SD1L81 = BD54L2 & (BD44L2 # YD1L59Q) # !BD54L2 & BD44L2 & !YD1L59Q;


--HC4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

HC4_dffs[4]_lut_out = SD1L02 & (HC4_dffs[5] # DE1L9Q) # !SD1L02 & HC4_dffs[5] & !DE1L9Q;
HC4_dffs[4] = DFFE(HC4_dffs[4]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC22_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC22_aeb_out = JB22_sload_path[14] & !JB22_sload_path[12] & !JB22_sload_path[13];


--NC12_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

NC12_aeb_out = JB22_sload_path[9] & JB22_sload_path[10] & JB22_sload_path[11] & !JB22_sload_path[8];


--NC91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

NC91_aeb_out = JB22_sload_path[0] & JB22_sload_path[1] & JB22_sload_path[2] & JB22_sload_path[3];


--NC02_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

NC02_aeb_out = JB22_sload_path[4] & !JB22_sload_path[5] & !JB22_sload_path[6] & !JB22_sload_path[7];


--NB1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102
--operation mode is normal

NB1L11 = (JB22_sload_path[2] & !JB22_sload_path[4]) & CASCADE(NB1L21);


--V1L1Q is ROC:inst_ROC|RST_state~10
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(LE1_outclock0), , , );


--L1L06 is fe_r2r:inst_fe_r2r|i~281
--operation mode is normal

L1L06 = !L1_cntn[0] & !L1_cntn[1];


--L1L23 is fe_r2r:inst_fe_r2r|i97~241
--operation mode is normal

L1L23 = L1L76Q & (L1_cntn[2] # L1_cntn[3] # !L1L06);


--L1L16 is fe_r2r:inst_fe_r2r|i~282
--operation mode is normal

L1L16 = !L1_cntn[3] # !L1_cntn[2] # !L1_cntn[1] # !L1_cntn[0];


--L1L12 is fe_r2r:inst_fe_r2r|i90~83
--operation mode is normal

L1L12 = L1L16 & L1L66Q;


--L1L26 is fe_r2r:inst_fe_r2r|i~283
--operation mode is normal

L1L26 = !L1_cntp[0] & !L1_cntp[1];


--L1L52 is fe_r2r:inst_fe_r2r|i93~241
--operation mode is normal

L1L52 = L1L56Q & (L1_cntp[2] # L1_cntp[3] # !L1L26);


--L1L36 is fe_r2r:inst_fe_r2r|i~284
--operation mode is normal

L1L36 = !L1_cntp[3] # !L1_cntp[2] # !L1_cntp[1] # !L1_cntp[0];


--L1L93 is fe_r2r:inst_fe_r2r|i~27
--operation mode is normal

L1L93 = L1L06 & L1L76Q & !L1_cntn[2] & !L1_cntn[3];


--U1L54 is r2r:inst_r2r|i~1009
--operation mode is normal

U1L54 = U1_cnt[6] & !U1_cnt[3] & !U1_cnt[4] & !U1_cnt[5];


--U1L64 is r2r:inst_r2r|i~1011
--operation mode is normal

U1L64 = (!U1_cnt[0] & !U1_cnt[1] & !U1_cnt[2]) & CASCADE(U1L54);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0]
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # W1_cnt_old[15] $ JB13_sload_path[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--K1L212 is coinc:inst_coinc|i~1871
--operation mode is normal

K1L212 = !K1L422Q & (K1L602 # K1L112);


--K1L312 is coinc:inst_coinc|i~1872
--operation mode is normal

K1L312 = K1L691 & (K1L522Q # K1L622Q) # !K1L691 & K1L102 & (K1L522Q # K1L622Q);


--K1L062 is coinc:inst_coinc|wait_cnt[30]~0
--operation mode is normal

K1L062 = !V1L4Q & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1L412 is coinc:inst_coinc|i~1900
--operation mode is normal

K1L412 = K1L65 & K1L87 & (K1L691 # K1L102);


--K1L512 is coinc:inst_coinc|i~1904
--operation mode is normal

K1L512 = K1L65 & K1L86 & (K1L691 # K1L102);


--K1L612 is coinc:inst_coinc|i~1906
--operation mode is normal

K1L612 = K1L622Q & (K1L07 # !K1L691 & !K1L102);


--K1L56 is coinc:inst_coinc|i~354
--operation mode is normal

K1L56 = K1L07 & K1L522Q & (K1L691 # K1L102);


--K1L712 is coinc:inst_coinc|i~1908
--operation mode is normal

K1L712 = K1L522Q # K1L622Q & (K1L691 # K1L102);


--K1L322 is coinc:inst_coinc|last_up_pol~24
--operation mode is normal

K1L322 = K1_i48 & K1L622Q & !K1L691 & !K1L102;


--F1_LEDdelay[0] is flasher_board:flasher_board_inst|LEDdelay[0]
--operation mode is normal

F1_LEDdelay[0]_lut_out = F1_tick # F1_cnt_old[15] $ JB32_sload_path[15];
F1_LEDdelay[0] = DFFE(F1_LEDdelay[0]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--HD1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36
--operation mode is normal

HD1L11Q_lut_out = KB1_REC_PULSE & !HD1L41Q;
HD1L11Q = DFFE(HD1L11Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--RC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg
--operation mode is normal

RC1L91Q_lut_out = RC1L32Q & DC1L9Q & (RC1L7 # RC1_SV4) # !RC1L32Q & (RC1L7 # RC1_SV4);
RC1L91Q = DFFE(RC1L91Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~625
--operation mode is normal

RC1L4 = JB4_sload_path[0] & JB4_sload_path[2] & !JB4_sload_path[1] & !JB4_sload_path[3];


--RC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~626
--operation mode is normal

RC1L5 = JB4_sload_path[0] & JB4_sload_path[1] & !JB4_sload_path[2] & !JB4_sload_path[3];


--RC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg
--operation mode is normal

RC1L02Q_lut_out = RC1_SV3 # RC1L8 # RC1L7 & !RC1_SV4;
RC1L02Q = DFFE(RC1L02Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~107
--operation mode is normal

RC1L61 = RC1L91Q & (!RC1L02Q # !RC1L5) # !RC1L91Q & !RC1L4 & (!RC1L02Q # !RC1L5);


--RC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31
--operation mode is normal

RC1L52Q_lut_out = RC1L41 & (RC1L52Q # RC1L2 & !RC1L42Q) # !RC1L41 & RC1L2 & !RC1L42Q;
RC1L52Q = DFFE(RC1L52Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_lrg_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl
--operation mode is normal

UB1_lrg_hl_lut_out = UB1L031 & !UB1L111;
UB1_lrg_hl = DFFE(UB1_lrg_hl_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_low_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl
--operation mode is normal

UB1_low_hl_lut_out = UB1L09 & !UB1L17;
UB1_low_hl = DFFE(UB1_low_hl_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34
--operation mode is normal

RC1L2 = UB1_lrg_hl & (RC1L02Q # UB1_low_hl & !RC1L91Q) # !UB1_lrg_hl & UB1_low_hl & !RC1L91Q;


--RC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~30
--operation mode is normal

RC1L42Q_lut_out = RC1L81 & (!RC1L52Q # !RC1L1);
RC1L42Q = DFFE(RC1L42Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--CC1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7]
--operation mode is normal

CC1_inst10[7]_lut_out = COM_AD_D[7];
CC1_inst10[7] = DFFE(CC1_inst10[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--NC5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC5_aeb_out = NC4_aeb_out & NC3_aeb_out;


--DC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
--operation mode is normal

DC1L62Q_lut_out = DC1L31 & DC1L32Q & JB2_sload_path[2] & !RC1L22Q;
DC1L62Q = DFFE(DC1L62Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33
--operation mode is normal

RC1L62Q_lut_out = RC1L52Q & (RC1L31 # RC1L9 & UB1_lrg_lev);
RC1L62Q = DFFE(RC1L62Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21
--operation mode is normal

YB1L24Q_lut_out = WB1L61 & (YB1L4 # YB1L3 & YB1L34Q);
YB1L24Q = DFFE(YB1L24Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57
--operation mode is normal

YB1L6 = YB1L24Q & DC1L01Q;


--YB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]
--operation mode is normal

YB1_loopcnt[0]_lut_out = YB1L34Q & (!YB1L14Q # !YB1_loopcnt[0]) # !YB1L34Q & YB1_loopcnt[0] & !YB1L14Q;
YB1_loopcnt[0] = DFFE(YB1_loopcnt[0]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]
--operation mode is normal

YB1_loopcnt[1]_lut_out = YB1_loopcnt[1] & (YB1L34Q & !YB1_loopcnt[0] # !YB1L14Q) # !YB1_loopcnt[1] & YB1L34Q & YB1_loopcnt[0];
YB1_loopcnt[1] = DFFE(YB1_loopcnt[1]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2]
--operation mode is normal

YB1_loopcnt[2]_lut_out = YB1_loopcnt[2] & (YB1L34Q & !YB1L91 # !YB1L14Q) # !YB1_loopcnt[2] & YB1L34Q & YB1L91;
YB1_loopcnt[2] = DFFE(YB1_loopcnt[2]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]
--operation mode is normal

YB1_loopcnt[3]_lut_out = YB1_loopcnt[3] & (YB1L34Q & !YB1L5 # !YB1L14Q) # !YB1_loopcnt[3] & YB1L34Q & YB1L5;
YB1_loopcnt[3] = DFFE(YB1_loopcnt[3]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44
--operation mode is normal

YB1L3 = YB1_loopcnt[0] & YB1_loopcnt[1] & YB1_loopcnt[2] & !YB1_loopcnt[3];


--YB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6]
--operation mode is normal

YB1_srg[6]_lut_out = YB1L02 # YB1L24Q & HC1_dffs[6];
YB1_srg[6] = DFFE(YB1_srg[6]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20
--operation mode is normal

YB1L14Q_lut_out = !WB1_STF_WAIT & !WB1_START;
YB1L14Q = DFFE(YB1L14Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715
--operation mode is normal

YB1L81 = YB1_srg[6] & (YB1L34Q # YB1_srg[7] & !YB1L14Q) # !YB1_srg[6] & YB1_srg[7] & !YB1L14Q;


--KB1L92 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~61
--operation mode is normal

KB1L92 = !KB1_REC_PULSE & !KB1_CRES_WAIT & !KB1_REC_WT & !KB1_CMD_WAIT;


--YB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3
--operation mode is normal

YB1L82 = !WB1_STF_WAIT & !WB1_START & (KB1_DRREQ_WT # !KB1L92);


--DC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883
--operation mode is normal

DC1L6 = HC1_dffs[1] & (HC1_dffs[3] # !HC1_dffs[5]) # !HC1_dffs[1] & (HC1_dffs[6] # HC1_dffs[3] & HC1_dffs[5]);


--DC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884
--operation mode is normal

DC1L7 = HC1_dffs[4] & !HC1_dffs[3] # !HC1_dffs[4] & !HC1_dffs[6];


--Y1L753 is slaveregister:slaveregister_inst|i1961~76
--operation mode is normal

Y1L753 = B1L63Q & B1L93Q & B1L73Q;


--Y1L853 is slaveregister:slaveregister_inst|i1961~77
--operation mode is normal

Y1L853 = Y1L173 & (B1L53Q # !B1L83Q # !Y1L753);


--Y1L263 is slaveregister:slaveregister_inst|i2575~111
--operation mode is normal

Y1L263 = (Y1L831 & !Y1L853 & (Y1L153 # Y1L453)) & CASCADE(Y1L163);


--Y1L163 is slaveregister:slaveregister_inst|i2575~110
--operation mode is normal

Y1L163 = Y1L173 # Y1L976 & Y1L931 & !B1L04Q;


--Y1L919 is slaveregister:slaveregister_inst|i~16382
--operation mode is normal

Y1L919 = B1L83Q & B1L93Q;


--Y1L653 is slaveregister:slaveregister_inst|i1893~72
--operation mode is normal

Y1L653 = Y1L173 & (!B1L73Q # !Y1L919 # !Y1L976);


--Y1L063 is slaveregister:slaveregister_inst|i2541~105
--operation mode is normal

Y1L063 = (Y1L831 & !Y1L653 & (Y1L153 # Y1L453)) & CASCADE(Y1L953);


--Y1L953 is slaveregister:slaveregister_inst|i2541~104
--operation mode is normal

Y1L953 = Y1L173 # Y1L041 & Y1L956 & !B1L04Q;


--Y1L563 is slaveregister:slaveregister_inst|i3992~41
--operation mode is normal

Y1L563 = (B1L54Q & B1L64Q & !B1L74Q & !B1L84Q) & CASCADE(Y1L663);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L91 & H1L6Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--H1L3Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20
--operation mode is normal

H1L3Q_lut_out = Y1_command_0_local[15];
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|i~208
--operation mode is normal

H1L41 = H1L6Q & (DB2_TriggerComplete_in_sync # !H1L9Q) # !H1L3Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|i~210
--operation mode is normal

H1L51 = H1L5Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--XD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0]
--operation mode is normal

XD1_tx_dpr_waddr[0]_lut_out = Y1_tx_dpr_wadr_local[0];
XD1_tx_dpr_waddr[0] = DFFE(XD1_tx_dpr_waddr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--RB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~366
--operation mode is normal

RB1L521 = (!RB1L111 & !RB1L311 & !RB1L511 & !RB1L711) & CASCADE(RB1L83);


--RB1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8]
--operation mode is normal

RB1_dpr_wadr[8]_lut_out = JB8_q[8];
RB1_dpr_wadr[8] = DFFE(RB1_dpr_wadr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8]
--operation mode is normal

RB1_dpr_radr[8]_lut_out = Y1_rx_dpr_radr_local[8];
RB1_dpr_radr[8] = DFFE(RB1_dpr_radr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12]
--operation mode is normal

RB1_dpr_wadr[12]_lut_out = JB8_q[12];
RB1_dpr_wadr[12] = DFFE(RB1_dpr_wadr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12]
--operation mode is normal

RB1_dpr_radr[12]_lut_out = Y1_rx_dpr_radr_local[12];
RB1_dpr_radr[12] = DFFE(RB1_dpr_radr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L12 & H1L11Q);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(LE1_outclock1), !V1L4Q, , );


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|i~212
--operation mode is normal

H1L61 = H1L11Q & (DB1_TriggerComplete_in_sync # !H1L4Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|i~214
--operation mode is normal

H1L71 = H1L01Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--Y1L141 is slaveregister:slaveregister_inst|command_2_local[26]~129
--operation mode is normal

Y1L141 = Y1L553 & Y1L363 & B1L05Q & !B1L94Q;


--Y1L662 is slaveregister:slaveregister_inst|dom_id[48]~113
--operation mode is normal

Y1L662 = Y1L141 & Y1L753 & B1L53Q & !B1L83Q;


--KB1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~184
--operation mode is normal

KB1L31 = KB1_CMD_WAIT & !TB1L81Q & !TB1L91Q & !TB1L32Q;


--KB1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~187
--operation mode is normal

KB1L51 = (!TB1L8Q & !TB1L22Q) & CASCADE(KB1L31);


--YD1L301 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64
--operation mode is normal

YD1L301 = DE1L9Q & (YD1_TC_RX_TIME # YD1_TC_TX_TIME # YD1_ID_BYTE);


--YD1L401 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65
--operation mode is normal

YD1L401 = !JB81L8 & !JB91L9 & (YD1_RXSHR8 # YD1_ID_SHR8);


--YD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1890
--operation mode is normal

YD1L42 = !JB81L8 & !JB91L9;


--HD1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg
--operation mode is normal

HD1L41Q_lut_out = HD1L31Q & !YD1L26Q & (HD1L41Q # KB1_REC_PULSE) # !HD1L31Q & (HD1L41Q # KB1_REC_PULSE);
HD1L41Q = DFFE(HD1L41Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--HD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21
--operation mode is normal

HD1L3 = KB1_REC_PULSE & !HD1L41Q;


--HD1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32
--operation mode is normal

HD1L7Q_lut_out = HD1L2 # HD1L5Q # HD1L6Q & !JB9L41;
HD1L7Q = DFFE(HD1L7Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--HD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13
--operation mode is normal

HD1L1 = HD1L7Q & YD1L011Q;


--HD1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25
--operation mode is normal

HD1L81 = HD1L1 # HD1L11Q # HD1L01Q & !JB9L41;


--SD1L85Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23
--operation mode is normal

SD1L85Q_lut_out = !YD1_STF & (SD1L7 # SD1L65Q & SD1_last_byte);
SD1L85Q = DFFE(SD1L85Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829
--operation mode is normal

SD1L91 = SD1_loopcnt[2] & SD1_loopcnt[1] & SD1_loopcnt[0] & !SD1_loopcnt[5];


--SD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2
--operation mode is normal

SD1L9 = !SD1_loopcnt[3] # !SD1_loopcnt[4] # !SD1L91;


--YD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836
--operation mode is normal

YD1L77 = (!YD1_ID_LOAD & (JB91L9 # !YD1_ID_SHR8)) & CASCADE(YD1L37);


--YD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~831
--operation mode is normal

YD1L37 = !YD1_CRC3 & !YD1_ID_BYTE & !YD1_BYT2 & !YD1_PTYPE_SEQ0;


--YD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832
--operation mode is normal

YD1L47 = YD1_CRC2 # YD1_BYT3;


--YD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833
--operation mode is normal

YD1L57 = DE1L9Q & (YD1_BYT1 # YD1_MTYPE_LEN1) # !DE1L9Q & YD1L47;


--YD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1891
--operation mode is normal

YD1L52 = JB81L8 & !JB91L9;


--YD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~297
--operation mode is normal

YD1L78 = YD1L19 & !YD1L1 & (!YD1_RXSHR8 # !YD1L52);


--YD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1892
--operation mode is normal

YD1L62 = !KB1_SND_ID & !KB1_SND_TC_DAT;


--YD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~82
--operation mode is normal

YD1L15 = KB1L53 & YD1L62 & !KB1_SND_DRBT # !DE1L9Q;


--YD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834
--operation mode is normal

YD1L67 = YD1L77 & !YD1L8 & (!YD1_DCMD_SEQ1 # !YD1L15);


--HD1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg
--operation mode is normal

HD1L61Q_lut_out = HD1L51 # HD1L8Q # NC01_agb_out & HD1L9Q;
HD1L61Q = DFFE(HD1L61Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--QD1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

QD1_b_non_empty_lut_out = HD1L71Q # QD1_b_full # QD1L6 & QD1_b_non_empty;
QD1_b_non_empty = DFFE(QD1_b_non_empty_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--PD1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq
--operation mode is normal

PD1_valid_rreq = HD1L61Q & QD1_b_non_empty;


--HD1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg
--operation mode is normal

HD1L71Q_lut_out = HD1L4 # HD1L11Q # HD1L01Q # HD1L8Q;
HD1L71Q = DFFE(HD1L71Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--QD1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

QD1_b_full_lut_out = !HD1L61Q & (QD1_b_full # QD1L3 & HD1L71Q);
QD1_b_full = DFFE(QD1_b_full_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--PD1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq
--operation mode is normal

PD1_valid_wreq = HD1L71Q & !QD1_b_full;


--PD1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

PD1_rd_ptr_lsb_lut_out = !PD1_rd_ptr_lsb;
PD1_rd_ptr_lsb = DFFE(PD1_rd_ptr_lsb_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , PD1_valid_rreq);


--YD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425
--operation mode is normal

YD1L56 = YD1_LEN0 # YD1_TCWFM_L # YD1_CRC2 # YD1_CRC0;


--YD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426
--operation mode is normal

YD1L66 = DE1L9Q & (YD1L56 # YD1_BYT2 # YD1_PTYPE_SEQ0);


--YD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427
--operation mode is normal

YD1L76 = YD1_MTYPE_LEN1 # YD1_CRC1 # YD1_TCWFM_H # YD1_BYT3;


--YD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428
--operation mode is normal

YD1L86 = !DE1L9Q & (YD1L76 # YD1_EOF # YD1_CRC3);


--YD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429
--operation mode is normal

YD1L96 = YD1L03 # YD1L86 # JB91L9 & YD1_RXSHR8;


--YD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~430
--operation mode is normal

YD1L07 = !YD1_TC_TX_TIME & (JB91L9 # !YD1_TXSHR8);

--YD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~433
--operation mode is normal

YD1L17 = !YD1_TC_TX_TIME & (JB91L9 # !YD1_TXSHR8);


--Y1L812Q is slaveregister:slaveregister_inst|dom_id[0]~reg0
--operation mode is normal

Y1L812Q_lut_out = RE1_MASTERHWDATA[0];
Y1L812Q = DFFE(Y1L812Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

HC3_dffs[1]_lut_out = Y1L912Q & (HC3_dffs[2] # YD1_ID_LOAD) # !Y1L912Q & HC3_dffs[2] & !YD1_ID_LOAD;
HC3_dffs[1] = DFFE(HC3_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--MB1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37
--operation mode is normal

MB1_inst37 = YD1_ID_SHR8 # YD1_ID_LOAD;


--YD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~83
--operation mode is normal

YD1L25 = YD1_DCMD_SEQ1 & (YD1L62 & !KB1L43 # !DE1L9Q);


--YD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298
--operation mode is normal

YD1L88 = YD1_LEN0 # YD1_STF & (!DE1L9Q # !KB1_SND_DAT);


--YD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299
--operation mode is normal

YD1L98 = YD1L88 # YD1_MTYPE_LEN1 # YD1_PTYPE_SEQ0 # !YD1L4;


--YD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300
--operation mode is normal

YD1L09 = YD1L98 # !YD1_SEND_IDLE & (KB1L43 # !YD1L2);


--YD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~358
--operation mode is normal

YD1L97 = YD1_CRC0 # YD1_DCMD_SEQ1 & (KB1_SND_DRBT # !KB1L53);


--YD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359
--operation mode is normal

YD1L08 = YD1L3 # YD1L97 & DE1L9Q # !YD1L78;


--YD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360
--operation mode is normal

YD1L18 = !DE1L9Q & (YD1_EOF # YD1_CRC1 # YD1_STF);


--YD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361
--operation mode is normal

YD1L28 = YD1L91 # YD1L18 # JB61L43 & YD1L55Q;


--YD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362
--operation mode is normal

YD1L38 = YD1_CRC3 # DE1L9Q & YD1_CRC1 # !DE1L9Q & YD1_CRC0;


--YD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363
--operation mode is normal

YD1L48 = YD1_RXSHR8 # YD1_ID_SHR8;


--YD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364
--operation mode is normal

YD1L58 = YD1L38 # YD1L73Q # JB91L9 & YD1L48;


--HB3_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
HB3_q[9]_data_in = COM_AD_D[9];
HB3_q[9]_write_enable = PD1_valid_wreq;
HB3_q[9]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[9]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[9]_clear_0 = !HD1L41Q;
HB3_q[9]_clock_enable_1 = PD1_valid_rreq;
HB3_q[9]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[9]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[9] = MEMORY_SEGMENT(HB3_q[9]_data_in, HB3_q[9]_write_enable, HB3_q[9]_clock_0, HB3_q[9]_clock_1, HB3_q[9]_clear_0, , , HB3_q[9]_clock_enable_1, VCC, HB3_q[9]_write_address, HB3_q[9]_read_address);


--HB3_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
HB3_q[1]_data_in = COM_AD_D[1];
HB3_q[1]_write_enable = PD1_valid_wreq;
HB3_q[1]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[1]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[1]_clear_0 = !HD1L41Q;
HB3_q[1]_clock_enable_1 = PD1_valid_rreq;
HB3_q[1]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[1]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[1] = MEMORY_SEGMENT(HB3_q[1]_data_in, HB3_q[1]_write_enable, HB3_q[1]_clock_0, HB3_q[1]_clock_1, HB3_q[1]_clear_0, , , HB3_q[1]_clock_enable_1, VCC, HB3_q[1]_write_address, HB3_q[1]_read_address);


--BD63L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD63L1 = YD1L87Q # YD1L27Q & HB3_q[9] # !YD1L27Q & HB3_q[1];


--BD63L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD63L2 = (HC3_dffs[1] & !YD1L27Q # !YD1L87Q) & CASCADE(BD63L1);


--BD53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD53L1 = YD1L29Q # YD1L68Q & BD23L2 # !YD1L68Q & BD13L2;


--BD33L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81
--operation mode is normal

BD33L2 = KB1_SND_DRBT # KB1_SND_IDLE # KB1_SND_DRAND;


--BD33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

BD33_result_node = YD1L87Q & (YD1L27Q & BD33L2 # !YD1L27Q & !JB31_pre_out[1]);


--BD53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

BD53L2 = (YD1L68Q & BD43L2 # !YD1L68Q & BD33_result_node # !YD1L29Q) & CASCADE(BD53L1);


--SD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830
--operation mode is normal

SD1L02 = BD45L2 & (BD35L2 # YD1L59Q) # !BD45L2 & BD35L2 & !YD1L59Q;


--HC4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

HC4_dffs[5]_lut_out = SD1L12 & (HC4_dffs[6] # DE1L9Q) # !SD1L12 & HC4_dffs[6] & !DE1L9Q;
HC4_dffs[5] = DFFE(HC4_dffs[5]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--X1L1 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~137
--operation mode is normal

X1L1 = !X1_SRG[9] & !X1_SRG[10] & (W1_LEDdelay[0] # F1_LEDdelay[0]);


--X1L3 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~141
--operation mode is normal

X1L3 = (!X1_SRG[6] & !X1_SRG[5] & !X1_SRG[11] & !X1_SRG[8]) & CASCADE(X1L1);


--X1L2 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~139
--operation mode is normal

X1L2 = !X1_SRG[1] & !X1_SRG[2] & !X1_SRG[7] & !X1_SRG[4];


--X1L4 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~142
--operation mode is normal

X1L4 = (!X1_SRG[14] & !X1_SRG[13] & !X1_SRG[3] & !X1_SRG[0]) & CASCADE(X1L2);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1L72 & (CB1_readout_cnt[28] # CB1L48 & CB1L971Q) # !CB1L72 & CB1L48 & CB1L971Q;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1L72 & (CB1_readout_cnt[29] # CB1L68 & CB1L971Q) # !CB1L72 & CB1L68 & CB1L971Q;
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1L72 & (CB1_readout_cnt[30] # CB1L88 & CB1L971Q) # !CB1L72 & CB1L88 & CB1L971Q;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1L72 & (CB1_readout_cnt[31] # CB1L09 & CB1L971Q) # !CB1L72 & CB1L09 & CB1L971Q;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L231 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3181
--operation mode is normal

CB1L231 = !CB1_readout_cnt[28] & !CB1_readout_cnt[29] & !CB1_readout_cnt[30] & !CB1_readout_cnt[31];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1L72 & (CB1_readout_cnt[24] # CB1L67 & CB1L971Q) # !CB1L72 & CB1L67 & CB1L971Q;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1L72 & (CB1_readout_cnt[25] # CB1L87 & CB1L971Q) # !CB1L72 & CB1L87 & CB1L971Q;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1L72 & (CB1_readout_cnt[26] # CB1L08 & CB1L971Q) # !CB1L72 & CB1L08 & CB1L971Q;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1L72 & (CB1_readout_cnt[27] # CB1L28 & CB1L971Q) # !CB1L72 & CB1L28 & CB1L971Q;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L631 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3190
--operation mode is normal

CB1L631 = (!CB1_readout_cnt[24] & !CB1_readout_cnt[25] & !CB1_readout_cnt[26] & !CB1_readout_cnt[27]) & CASCADE(CB1L231);


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1L72 & (CB1_readout_cnt[20] # CB1L86 & CB1L971Q) # !CB1L72 & CB1L86 & CB1L971Q;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1L72 & (CB1_readout_cnt[21] # CB1L07 & CB1L971Q) # !CB1L72 & CB1L07 & CB1L971Q;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1L72 & (CB1_readout_cnt[22] # CB1L27 & CB1L971Q) # !CB1L72 & CB1L27 & CB1L971Q;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1L72 & (CB1_readout_cnt[23] # CB1L47 & CB1L971Q) # !CB1L72 & CB1L47 & CB1L971Q;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L331 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3183
--operation mode is normal

CB1L331 = !CB1_readout_cnt[20] & !CB1_readout_cnt[21] & !CB1_readout_cnt[22] & !CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1L72 & (CB1_readout_cnt[16] # CB1L06 & CB1L971Q) # !CB1L72 & CB1L06 & CB1L971Q;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1L72 & (CB1_readout_cnt[17] # CB1L26 & CB1L971Q) # !CB1L72 & CB1L26 & CB1L971Q;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1L72 & (CB1_readout_cnt[18] # CB1L46 & CB1L971Q) # !CB1L72 & CB1L46 & CB1L971Q;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1L72 & (CB1_readout_cnt[19] # CB1L66 & CB1L971Q) # !CB1L72 & CB1L66 & CB1L971Q;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L731 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3191
--operation mode is normal

CB1L731 = (!CB1_readout_cnt[16] & !CB1_readout_cnt[17] & !CB1_readout_cnt[18] & !CB1_readout_cnt[19]) & CASCADE(CB1L331);


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L72 & (CB1_readout_cnt[12] # CB1L25 & CB1L971Q) # !CB1L72 & CB1L25 & CB1L971Q;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1L72 & (CB1_readout_cnt[13] # CB1L45 & CB1L971Q) # !CB1L72 & CB1L45 & CB1L971Q;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L72 & (CB1_readout_cnt[14] # CB1L65 & CB1L971Q) # !CB1L72 & CB1L65 & CB1L971Q;
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1L72 & (CB1_readout_cnt[15] # CB1L85 & CB1L971Q) # !CB1L72 & CB1L85 & CB1L971Q;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L431 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3185
--operation mode is normal

CB1L431 = !CB1_readout_cnt[12] & !CB1_readout_cnt[13] & !CB1_readout_cnt[14] & !CB1_readout_cnt[15];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1L72 & (CB1_readout_cnt[8] # CB1L44 & CB1L971Q) # !CB1L72 & CB1L44 & CB1L971Q;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1L72 & (CB1_readout_cnt[9] # CB1L64 & CB1L971Q) # !CB1L72 & CB1L64 & CB1L971Q;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1L72 & (CB1_readout_cnt[10] # CB1L84 & CB1L971Q) # !CB1L72 & CB1L84 & CB1L971Q;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1L72 & (CB1_readout_cnt[11] # CB1L05 & CB1L971Q) # !CB1L72 & CB1L05 & CB1L971Q;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3192
--operation mode is normal

CB1L831 = (!CB1_readout_cnt[8] & !CB1_readout_cnt[9] & !CB1_readout_cnt[10] & !CB1_readout_cnt[11]) & CASCADE(CB1L431);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1L72 & (CB1_readout_cnt[7] # CB1L24 & CB1L971Q) # !CB1L72 & CB1L24 & CB1L971Q;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L72 & (CB1_readout_cnt[4] # CB1L63 & CB1L971Q) # !CB1L72 & CB1L63 & CB1L971Q;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1L72 & (CB1_readout_cnt[5] # CB1L83 & CB1L971Q) # !CB1L72 & CB1L83 & CB1L971Q;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1L72 & (CB1_readout_cnt[6] # CB1L04 & CB1L971Q) # !CB1L72 & CB1L04 & CB1L971Q;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L531 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3187
--operation mode is normal

CB1L531 = CB1_readout_cnt[7] & !CB1_readout_cnt[4] & !CB1_readout_cnt[5] & !CB1_readout_cnt[6];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L901 # CB1_readout_cnt[0] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L801 # CB1_readout_cnt[1] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1L72 & (CB1_readout_cnt[2] # CB1L23 & CB1L971Q) # !CB1L72 & CB1L23 & CB1L971Q;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1L72 & (CB1_readout_cnt[3] # CB1L43 & CB1L971Q) # !CB1L72 & CB1L43 & CB1L971Q;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3193
--operation mode is normal

CB1L931 = (!CB1_readout_cnt[0] & !CB1_readout_cnt[1] & !CB1_readout_cnt[2] & !CB1_readout_cnt[3]) & CASCADE(CB1L531);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2L72 & (CB2_readout_cnt[28] # CB2L48 & CB2L971Q) # !CB2L72 & CB2L48 & CB2L971Q;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2L72 & (CB2_readout_cnt[29] # CB2L68 & CB2L971Q) # !CB2L72 & CB2L68 & CB2L971Q;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2L72 & (CB2_readout_cnt[30] # CB2L88 & CB2L971Q) # !CB2L72 & CB2L88 & CB2L971Q;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2L72 & (CB2_readout_cnt[31] # CB2L09 & CB2L971Q) # !CB2L72 & CB2L09 & CB2L971Q;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L231 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3181
--operation mode is normal

CB2L231 = !CB2_readout_cnt[28] & !CB2_readout_cnt[29] & !CB2_readout_cnt[30] & !CB2_readout_cnt[31];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2L72 & (CB2_readout_cnt[24] # CB2L67 & CB2L971Q) # !CB2L72 & CB2L67 & CB2L971Q;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2L72 & (CB2_readout_cnt[25] # CB2L87 & CB2L971Q) # !CB2L72 & CB2L87 & CB2L971Q;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2L72 & (CB2_readout_cnt[26] # CB2L08 & CB2L971Q) # !CB2L72 & CB2L08 & CB2L971Q;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2L72 & (CB2_readout_cnt[27] # CB2L28 & CB2L971Q) # !CB2L72 & CB2L28 & CB2L971Q;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L631 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3190
--operation mode is normal

CB2L631 = (!CB2_readout_cnt[24] & !CB2_readout_cnt[25] & !CB2_readout_cnt[26] & !CB2_readout_cnt[27]) & CASCADE(CB2L231);


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2L72 & (CB2_readout_cnt[20] # CB2L86 & CB2L971Q) # !CB2L72 & CB2L86 & CB2L971Q;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2L72 & (CB2_readout_cnt[21] # CB2L07 & CB2L971Q) # !CB2L72 & CB2L07 & CB2L971Q;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2L72 & (CB2_readout_cnt[22] # CB2L27 & CB2L971Q) # !CB2L72 & CB2L27 & CB2L971Q;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2L72 & (CB2_readout_cnt[23] # CB2L47 & CB2L971Q) # !CB2L72 & CB2L47 & CB2L971Q;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L331 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3183
--operation mode is normal

CB2L331 = !CB2_readout_cnt[20] & !CB2_readout_cnt[21] & !CB2_readout_cnt[22] & !CB2_readout_cnt[23];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2L72 & (CB2_readout_cnt[16] # CB2L06 & CB2L971Q) # !CB2L72 & CB2L06 & CB2L971Q;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2L72 & (CB2_readout_cnt[17] # CB2L26 & CB2L971Q) # !CB2L72 & CB2L26 & CB2L971Q;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2L72 & (CB2_readout_cnt[18] # CB2L46 & CB2L971Q) # !CB2L72 & CB2L46 & CB2L971Q;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2L72 & (CB2_readout_cnt[19] # CB2L66 & CB2L971Q) # !CB2L72 & CB2L66 & CB2L971Q;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L731 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3191
--operation mode is normal

CB2L731 = (!CB2_readout_cnt[16] & !CB2_readout_cnt[17] & !CB2_readout_cnt[18] & !CB2_readout_cnt[19]) & CASCADE(CB2L331);


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2L72 & (CB2_readout_cnt[12] # CB2L25 & CB2L971Q) # !CB2L72 & CB2L25 & CB2L971Q;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2L72 & (CB2_readout_cnt[13] # CB2L45 & CB2L971Q) # !CB2L72 & CB2L45 & CB2L971Q;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2L72 & (CB2_readout_cnt[14] # CB2L65 & CB2L971Q) # !CB2L72 & CB2L65 & CB2L971Q;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2L72 & (CB2_readout_cnt[15] # CB2L85 & CB2L971Q) # !CB2L72 & CB2L85 & CB2L971Q;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L431 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3185
--operation mode is normal

CB2L431 = !CB2_readout_cnt[12] & !CB2_readout_cnt[13] & !CB2_readout_cnt[14] & !CB2_readout_cnt[15];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2L72 & (CB2_readout_cnt[8] # CB2L44 & CB2L971Q) # !CB2L72 & CB2L44 & CB2L971Q;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2L72 & (CB2_readout_cnt[9] # CB2L64 & CB2L971Q) # !CB2L72 & CB2L64 & CB2L971Q;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2L72 & (CB2_readout_cnt[10] # CB2L84 & CB2L971Q) # !CB2L72 & CB2L84 & CB2L971Q;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2L72 & (CB2_readout_cnt[11] # CB2L05 & CB2L971Q) # !CB2L72 & CB2L05 & CB2L971Q;
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3192
--operation mode is normal

CB2L831 = (!CB2_readout_cnt[8] & !CB2_readout_cnt[9] & !CB2_readout_cnt[10] & !CB2_readout_cnt[11]) & CASCADE(CB2L431);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2L72 & (CB2_readout_cnt[7] # CB2L24 & CB2L971Q) # !CB2L72 & CB2L24 & CB2L971Q;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2L72 & (CB2_readout_cnt[4] # CB2L63 & CB2L971Q) # !CB2L72 & CB2L63 & CB2L971Q;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2L72 & (CB2_readout_cnt[5] # CB2L83 & CB2L971Q) # !CB2L72 & CB2L83 & CB2L971Q;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2L72 & (CB2_readout_cnt[6] # CB2L04 & CB2L971Q) # !CB2L72 & CB2L04 & CB2L971Q;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L531 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3187
--operation mode is normal

CB2L531 = CB2_readout_cnt[7] & !CB2_readout_cnt[4] & !CB2_readout_cnt[5] & !CB2_readout_cnt[6];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L901 # CB2_readout_cnt[0] & (CB2L411 # CB2L181Q);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L801 # CB2_readout_cnt[1] & (CB2L411 # CB2L181Q);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2L72 & (CB2_readout_cnt[2] # CB2L23 & CB2L971Q) # !CB2L72 & CB2L23 & CB2L971Q;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L72 & (CB2_readout_cnt[3] # CB2L43 & CB2L971Q) # !CB2L72 & CB2L43 & CB2L971Q;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3193
--operation mode is normal

CB2L931 = (!CB2_readout_cnt[0] & !CB2_readout_cnt[1] & !CB2_readout_cnt[2] & !CB2_readout_cnt[3]) & CASCADE(CB2L531);


--W1_tick is single_led:inst_single_led|tick
--operation mode is normal

W1_tick_lut_out = W1_cnt_old[15] $ JB13_sload_path[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15]
--operation mode is normal

W1_cnt_old[15]_lut_out = JB13_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--F1_tick is flasher_board:flasher_board_inst|tick
--operation mode is normal

F1_tick_lut_out = F1_cnt_old[15] $ JB32_sload_path[15];
F1_tick = DFFE(F1_tick_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--F1_cnt_old[15] is flasher_board:flasher_board_inst|cnt_old[15]
--operation mode is normal

F1_cnt_old[15]_lut_out = JB32_sload_path[15];
F1_cnt_old[15] = DFFE(F1_cnt_old[15]_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--RC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30
--operation mode is normal

RC1L32Q_lut_out = RC1L51 & (RC1_SV3 # RC1L32Q & DC1L9Q) # !RC1L51 & RC1L32Q & DC1L9Q;
RC1L32Q = DFFE(RC1L32Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~627
--operation mode is normal

RC1L6 = JB4_sload_path[1] & !JB4_sload_path[2] & !JB4_sload_path[3];


--UB1_lrg_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev
--operation mode is normal

UB1_lrg_lev_lut_out = UB1L802 & !UB1L981;
UB1_lrg_lev = DFFE(UB1_lrg_lev_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~628
--operation mode is normal

RC1L7 = RC1L6 & UB1_lrg_lev & !DC1L9Q & !JB4_sload_path[0];


--RC1_SV4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4
--operation mode is normal

RC1_SV4_lut_out = RC1L32Q & DC1L9Q # !RC1L32Q & (RC1L7 # RC1_SV4);
RC1_SV4 = DFFE(RC1_SV4_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1_SV3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3
--operation mode is normal

RC1_SV3_lut_out = RC1_SV3 & (RC1L7 & !RC1_SV4 # !RC1L51) # !RC1_SV3 & RC1L7 & !RC1_SV4;
RC1_SV3 = DFFE(RC1_SV3_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~629
--operation mode is normal

RC1L8 = RC1L32Q & DC1L9Q;


--RC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~630
--operation mode is normal

RC1L9 = RC1L6 & RC1L02Q & JB4_sload_path[0];


--RC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~631
--operation mode is normal

RC1L01 = JB4_sload_path[0] & JB4_sload_path[2];


--RC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~632
--operation mode is normal

RC1L11 = RC1L01 & !RC1L91Q & !JB4_sload_path[1] & !JB4_sload_path[3];


--RC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~633
--operation mode is normal

RC1L21 = JB4_sload_path[0] & JB4_sload_path[1] & JB4_sload_path[2] & JB4_sload_path[3];


--RC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36
--operation mode is normal

RC1L92Q_lut_out = RC1L21 & RC1L51 & RC1L82Q # !RC1L21 & (RC1L92Q # RC1L51 & RC1L82Q);
RC1L92Q = DFFE(RC1L92Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|HL_WT~55
--operation mode is normal

RC1L81 = RC1L2 & (!RC1L92Q # !RC1L21) # !RC1L2 & RC1L42Q & (!RC1L92Q # !RC1L21);


--UB1_low_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev
--operation mode is normal

UB1_low_lev_lut_out = UB1L861 & !UB1L941;
UB1_low_lev = DFFE(UB1_low_lev_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24
--operation mode is normal

RC1L1 = RC1L9 & (RC1L11 & !UB1_low_lev # !UB1_lrg_lev) # !RC1L9 & RC1L11 & !UB1_low_lev;


--CC1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6]
--operation mode is normal

CC1_inst10[6]_lut_out = COM_AD_D[6];
CC1_inst10[6] = DFFE(CC1_inst10[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--NC3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

NC3_aeb_out = JB2_sload_path[0] & JB2_sload_path[1] & !JB2_sload_path[2] & !JB2_sload_path[3];


--RC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~634
--operation mode is normal

RC1L31 = RC1L4 & UB1_low_lev & !RC1L91Q;


--YB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45
--operation mode is normal

YB1L4 = YB1L24Q & !DC1L01Q # !YB1L14Q;


--YB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717
--operation mode is normal

YB1L91 = YB1_loopcnt[0] & YB1_loopcnt[1];


--YB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47
--operation mode is normal

YB1L5 = YB1_loopcnt[0] & YB1_loopcnt[1] & YB1_loopcnt[2];


--YB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5]
--operation mode is normal

YB1_srg[5]_lut_out = YB1L12 # YB1L24Q & HC1_dffs[5];
YB1_srg[5] = DFFE(YB1_srg[5]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718
--operation mode is normal

YB1L02 = YB1_srg[5] & (YB1L34Q # YB1_srg[6] & !YB1L14Q) # !YB1_srg[5] & YB1_srg[6] & !YB1L14Q;


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

Q1_MultiSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, MultiSPE, Q1_MultiSPErst, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

Q1_OneSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, OneSPE, Q1_OneSPErst, , );


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|i~216
--operation mode is normal

H1L81 = H1L5Q & Y1_command_0_local[2] & !H1_atwd0_read_done_dly;


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|i~217
--operation mode is normal

H1L91 = H1L9Q & !DB2_TriggerComplete_in_sync;


--RB1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9]
--operation mode is normal

RB1_dpr_wadr[9]_lut_out = JB8_q[9];
RB1_dpr_wadr[9] = DFFE(RB1_dpr_wadr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9]
--operation mode is normal

RB1_dpr_radr[9]_lut_out = Y1_rx_dpr_radr_local[9];
RB1_dpr_radr[9] = DFFE(RB1_dpr_radr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10]
--operation mode is normal

RB1_dpr_wadr[10]_lut_out = JB8_q[10];
RB1_dpr_wadr[10] = DFFE(RB1_dpr_wadr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10]
--operation mode is normal

RB1_dpr_radr[10]_lut_out = Y1_rx_dpr_radr_local[10];
RB1_dpr_radr[10] = DFFE(RB1_dpr_radr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11]
--operation mode is normal

RB1_dpr_wadr[11]_lut_out = JB8_q[11];
RB1_dpr_wadr[11] = DFFE(RB1_dpr_wadr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11]
--operation mode is normal

RB1_dpr_radr[11]_lut_out = Y1_rx_dpr_radr_local[11];
RB1_dpr_radr[11] = DFFE(RB1_dpr_radr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359
--operation mode is normal

RB1L021 = !RB1L39 & !RB1L59 & !RB1L79 & !RB1L99;


--RB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~367
--operation mode is normal

RB1L621 = (!RB1L101 & !RB1L301 & !RB1L501 & !RB1L701) & CASCADE(RB1L021);


--RB1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7]
--operation mode is normal

RB1_dpr_wadr[7]_lut_out = JB8_q[7];
RB1_dpr_wadr[7] = DFFE(RB1_dpr_wadr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7]
--operation mode is normal

RB1_dpr_radr[7]_lut_out = Y1_rx_dpr_radr_local[7];
RB1_dpr_radr[7] = DFFE(RB1_dpr_radr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361
--operation mode is normal

RB1L121 = !RB1L66 & !RB1L86 & !RB1L07 & !RB1L27;


--RB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~368
--operation mode is normal

RB1L721 = (!RB1L47 & !RB1L67 & !RB1L87 & !RB1L08) & CASCADE(RB1L121);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|i~219
--operation mode is normal

H1L02 = H1L01Q & Y1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L3Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|i~220
--operation mode is normal

H1L12 = H1L4Q & !DB1_TriggerComplete_in_sync;


--HD1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39
--operation mode is normal

HD1L31Q_lut_out = HD1L6Q & (JB9L41 # HD1L31Q & !YD1L26Q) # !HD1L6Q & HD1L31Q & !YD1L26Q;
HD1L31Q = DFFE(HD1L31Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--HD1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14
--operation mode is normal

HD1L2 = HD1L7Q & !YD1L011Q;


--HD1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31
--operation mode is normal

HD1L6Q_lut_out = HD1L21Q;
HD1L6Q = DFFE(HD1L6Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--SD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93
--operation mode is normal

SD1L7 = SD1L85Q & (!SD1_loopcnt[3] # !SD1_loopcnt[4] # !SD1L91);


--SD1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21
--operation mode is normal

SD1L65Q_lut_out = !YD1_STF & (SD1L4 # SD1L5 # !SD1L55Q);
SD1L65Q = DFFE(SD1L65Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte
--operation mode is normal

SD1_last_byte_lut_out = !YD1_STF & (SD1_last_byte # YD1L73Q);
SD1_last_byte = DFFE(SD1_last_byte_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22
--operation mode is normal

SD1L75Q_lut_out = !YD1_STF & (SD1L6 # SD1L8 & SD1L75Q);
SD1L75Q = DFFE(SD1L75Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42
--operation mode is normal

SD1L01 = !SD1L75Q & !SD1L85Q;


--HD1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25
--operation mode is normal

HD1L51 = JB9L41 & (HD1L01Q # HD1L7Q & YD1L011Q) # !JB9L41 & HD1L7Q & YD1L011Q;


--HD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258
--operation mode is normal

HD1L4 = NC01_agb_out & HD1L9Q;


--PD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0
--operation mode is normal

PD1L1 = HD1L61Q & QD1_b_non_empty & !PD1_rd_ptr_lsb;


--Y1L712 is slaveregister:slaveregister_inst|dom_id[0]~114
--operation mode is normal

Y1L712 = Y1L141 & Y1L753 & !B1L53Q & !B1L83Q;


--Y1L912Q is slaveregister:slaveregister_inst|dom_id[1]~reg0
--operation mode is normal

Y1L912Q_lut_out = RE1_MASTERHWDATA[1];
Y1L912Q = DFFE(Y1L912Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

HC3_dffs[2]_lut_out = Y1L022Q & (HC3_dffs[3] # YD1_ID_LOAD) # !Y1L022Q & HC3_dffs[3] & !YD1_ID_LOAD;
HC3_dffs[2] = DFFE(HC3_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8]
--operation mode is normal

TC2_SRG[8]_lut_out = YD1_STF # SD1_crc32_en & TC2_i10 # !SD1_crc32_en & TC2_SRG[8];
TC2_SRG[8] = DFFE(TC2_SRG[8]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0]
--operation mode is normal

TC2_SRG[0]_lut_out = YD1_STF # SD1_crc32_en & TC2_i4 # !SD1_crc32_en & TC2_SRG[0];
TC2_SRG[0] = DFFE(TC2_SRG[0]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD32L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD32L1 = YD1L87Q # YD1L27Q & TC2_SRG[8] # !YD1L27Q & TC2_SRG[0];


--TC2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24]
--operation mode is normal

TC2_SRG[24]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[23] # !SD1_crc32_en & TC2_SRG[24];
TC2_SRG[24] = DFFE(TC2_SRG[24]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16]
--operation mode is normal

TC2_SRG[16]_lut_out = YD1_STF # SD1_crc32_en & TC2_i14 # !SD1_crc32_en & TC2_SRG[16];
TC2_SRG[16] = DFFE(TC2_SRG[16]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD32L2 = (YD1L27Q & TC2_SRG[24] # !YD1L27Q & TC2_SRG[16] # !YD1L87Q) & CASCADE(BD32L1);


--BD22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD22L1 = YD1L87Q # YD1L27Q & SE1_portadataout[8] # !YD1L27Q & SE1_portadataout[0];


--BD22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD22L2 = (YD1L27Q & SE1_portadataout[24] # !YD1L27Q & SE1_portadataout[16] # !YD1L87Q) & CASCADE(BD22L1);


--HC2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

HC2_dffs[0]_lut_out = JB23_sload_path[0] & (HC2_dffs[1] # NB1L91Q) # !JB23_sload_path[0] & HC2_dffs[1] & !NB1L91Q;
HC2_dffs[0] = DFFE(HC2_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

HC5_dffs[0]_lut_out = JB23_sload_path[0] & (HC5_dffs[1] # HD1L9Q) # !JB23_sload_path[0] & HC5_dffs[1] & !HD1L9Q;
HC5_dffs[0] = DFFE(HC5_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

BD52L1 = YD1L27Q & HC2_dffs[0] # !YD1L27Q & HC5_dffs[0] # !YD1L87Q;


--HB3_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
HB3_q[2]_data_in = COM_AD_D[2];
HB3_q[2]_write_enable = PD1_valid_wreq;
HB3_q[2]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[2]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[2]_clear_0 = !HD1L41Q;
HB3_q[2]_clock_enable_1 = PD1_valid_rreq;
HB3_q[2]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[2]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[2] = MEMORY_SEGMENT(HB3_q[2]_data_in, HB3_q[2]_write_enable, HB3_q[2]_clock_0, HB3_q[2]_clock_1, HB3_q[2]_clear_0, , , HB3_q[2]_clock_enable_1, VCC, HB3_q[2]_write_address, HB3_q[2]_read_address);


--BD54L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD54L1 = YD1L87Q # HB3_q[2] & !YD1L27Q;


--BD54L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD54L2 = (HC3_dffs[2] & !YD1L27Q # !YD1L87Q) & CASCADE(BD54L1);


--BD44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD44L1 = YD1L29Q # YD1L68Q & BD14L2 # !YD1L68Q & BD04L2;


--HC2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

HC2_dffs[2]_lut_out = JB23_sload_path[2] & (HC2_dffs[3] # NB1L91Q) # !JB23_sload_path[2] & HC2_dffs[3] & !NB1L91Q;
HC2_dffs[2] = DFFE(HC2_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

HC5_dffs[2]_lut_out = JB23_sload_path[2] & (HC5_dffs[3] # HD1L9Q) # !JB23_sload_path[2] & HC5_dffs[3] & !HD1L9Q;
HC5_dffs[2] = DFFE(HC5_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD34_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node
--operation mode is normal

BD34_result_node = YD1L87Q & (YD1L27Q & HC2_dffs[2] # !YD1L27Q & HC5_dffs[2]);


--BD44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

BD44L2 = (YD1L68Q & BD34_result_node # !YD1L68Q & BD24L2 # !YD1L29Q) & CASCADE(BD44L1);


--SD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831
--operation mode is normal

SD1L12 = BD36L2 & (BD26L2 # YD1L59Q) # !BD36L2 & BD26L2 & !YD1L59Q;


--HC4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

HC4_dffs[6]_lut_out = SD1L22 & (HC4_dffs[7] # DE1L9Q) # !SD1L22 & HC4_dffs[7] & !DE1L9Q;
HC4_dffs[6] = DFFE(HC4_dffs[6]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~55
--operation mode is normal

CB1L72 = CB1L181Q # CB1L871Q # CB1L081Q # !CB1L011;


--CB1L901 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~402
--operation mode is normal

CB1L901 = CB1L82 & CB1L971Q;


--CB1L801 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~401
--operation mode is normal

CB1L801 = CB1L03 & CB1L971Q;


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~55
--operation mode is normal

CB2L72 = CB2L181Q # CB2L871Q # CB2L081Q # !CB2L011;


--CB2L901 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~402
--operation mode is normal

CB2L901 = CB2L82 & CB2L971Q;


--CB2L801 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~401
--operation mode is normal

CB2L801 = CB2L03 & CB2L971Q;


--RC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9
--operation mode is normal

RC1L51 = JB4_sload_path[2] & JB4_sload_path[3] & !JB4_sload_path[0] & !JB4_sload_path[1];


--UB1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9]
--operation mode is normal

UB1_inb[9]_lut_out = UB1_ina[9];
UB1_inb[9] = DFFE(UB1_inb[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--RC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35
--operation mode is normal

RC1L82Q_lut_out = RC1L22Q # RC1L82Q & (!JB4_sload_path[2] # !RC1L3);
RC1L82Q = DFFE(RC1L82Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L23 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29
--operation mode is normal

RC1L23 = RC1L21 & (!RC1L82Q # !RC1L51) # !RC1L21 & !RC1L92Q & (!RC1L82Q # !RC1L51);


--CC1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5]
--operation mode is normal

CC1_inst10[5]_lut_out = COM_AD_D[5];
CC1_inst10[5] = DFFE(CC1_inst10[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4]
--operation mode is normal

YB1_srg[4]_lut_out = YB1L22 # YB1L24Q & HC1_dffs[4];
YB1_srg[4] = DFFE(YB1_srg[4]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719
--operation mode is normal

YB1L12 = YB1_srg[4] & (YB1L34Q # YB1_srg[5] & !YB1L14Q) # !YB1_srg[4] & YB1_srg[5] & !YB1L14Q;


--DC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
--operation mode is normal

DC1L42Q_lut_out = DC1L42Q & (RC1L22Q & !DC1L9Q # !DC1_rxcteq9) # !DC1L42Q & RC1L22Q & !DC1L9Q;
DC1L42Q = DFFE(DC1L42Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195
--operation mode is normal

DC1L71 = (DC1L42Q # DC1L82Q & !JB3_sload_path[3]) & CASCADE(DC1L61);


--Q1_FE_pulse_local is hit_counter_ff:inst_hit_counter_ff|FE_pulse_local
--operation mode is normal

Q1_FE_pulse_local_lut_out = M1L3Q;
Q1_FE_pulse_local = DFFE(Q1_FE_pulse_local_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_MultiSPErst is hit_counter_ff:inst_hit_counter_ff|MultiSPErst
--operation mode is normal

Q1_MultiSPErst_lut_out = !Q1_MultiSPE_latch # !Q1L67;
Q1_MultiSPErst = DFFE(Q1_MultiSPErst_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--Q1_OneSPErst is hit_counter_ff:inst_hit_counter_ff|OneSPErst
--operation mode is normal

Q1_OneSPErst_lut_out = !Q1_OneSPE_latch # !Q1L07;
Q1_OneSPErst = DFFE(Q1_OneSPErst_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , );


--RB1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0]
--operation mode is normal

RB1_dpr_wadr[0]_lut_out = JB8_q[0];
RB1_dpr_wadr[0] = DFFE(RB1_dpr_wadr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0]
--operation mode is normal

RB1_dpr_radr[0]_lut_out = Y1_rx_dpr_radr_local[0];
RB1_dpr_radr[0] = DFFE(RB1_dpr_radr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1]
--operation mode is normal

RB1_dpr_wadr[1]_lut_out = JB8_q[1];
RB1_dpr_wadr[1] = DFFE(RB1_dpr_wadr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1]
--operation mode is normal

RB1_dpr_radr[1]_lut_out = Y1_rx_dpr_radr_local[1];
RB1_dpr_radr[1] = DFFE(RB1_dpr_radr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2]
--operation mode is normal

RB1_dpr_wadr[2]_lut_out = JB8_q[2];
RB1_dpr_wadr[2] = DFFE(RB1_dpr_wadr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2]
--operation mode is normal

RB1_dpr_radr[2]_lut_out = Y1_rx_dpr_radr_local[2];
RB1_dpr_radr[2] = DFFE(RB1_dpr_radr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3]
--operation mode is normal

RB1_dpr_wadr[3]_lut_out = JB8_q[3];
RB1_dpr_wadr[3] = DFFE(RB1_dpr_wadr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3]
--operation mode is normal

RB1_dpr_radr[3]_lut_out = Y1_rx_dpr_radr_local[3];
RB1_dpr_radr[3] = DFFE(RB1_dpr_radr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4]
--operation mode is normal

RB1_dpr_wadr[4]_lut_out = JB8_q[4];
RB1_dpr_wadr[4] = DFFE(RB1_dpr_wadr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4]
--operation mode is normal

RB1_dpr_radr[4]_lut_out = Y1_rx_dpr_radr_local[4];
RB1_dpr_radr[4] = DFFE(RB1_dpr_radr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5]
--operation mode is normal

RB1_dpr_wadr[5]_lut_out = JB8_q[5];
RB1_dpr_wadr[5] = DFFE(RB1_dpr_wadr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5]
--operation mode is normal

RB1_dpr_radr[5]_lut_out = Y1_rx_dpr_radr_local[5];
RB1_dpr_radr[5] = DFFE(RB1_dpr_radr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--RB1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6]
--operation mode is normal

RB1_dpr_wadr[6]_lut_out = JB8_q[6];
RB1_dpr_wadr[6] = DFFE(RB1_dpr_wadr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6]
--operation mode is normal

RB1_dpr_radr[6]_lut_out = Y1_rx_dpr_radr_local[6];
RB1_dpr_radr[6] = DFFE(RB1_dpr_radr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L789Q);


--HD1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37
--operation mode is normal

HD1L21Q_lut_out = HD1L7Q & YD1L011Q;
HD1L21Q = DFFE(HD1L21Q_lut_out, GLOBAL(LE1_outclock0), !TB1L32Q, , );


--SD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89
--operation mode is normal

SD1L4 = SD1L91 & SD1L75Q & !SD1_loopcnt[4] & !SD1_loopcnt[3];


--SD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90
--operation mode is normal

SD1L5 = SD1L65Q & !SD1_last_byte & (!DE1L9Q # !YD1L94Q);


--SD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20
--operation mode is normal

SD1L55Q_lut_out = !YD1_STF;
SD1L55Q = DFFE(SD1L55Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96
--operation mode is normal

SD1L6 = SD1L65Q & YD1L94Q & DE1L9Q & !SD1_last_byte;


--SD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1
--operation mode is normal

SD1L8 = SD1_loopcnt[4] # SD1_loopcnt[3] # !SD1L91;


--YD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~305
--operation mode is normal

YD1L19 = (!YD1_TC_RX_TIME & (JB81L8 # JB91L9 # !YD1_RXSHR8)) & CASCADE(YD1L17);


--QD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14
--operation mode is normal

QD1L1 = HD1L61Q & (QD1_b_non_empty $ (QD1_b_full # !HD1L71Q)) # !HD1L61Q & (QD1_b_full # !HD1L71Q);


--Y1L022Q is slaveregister:slaveregister_inst|dom_id[2]~reg0
--operation mode is normal

Y1L022Q_lut_out = RE1_MASTERHWDATA[2];
Y1L022Q = DFFE(Y1L022Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

HC3_dffs[3]_lut_out = Y1L122Q & (HC3_dffs[4] # YD1_ID_LOAD) # !Y1L122Q & HC3_dffs[4] & !YD1_ID_LOAD;
HC3_dffs[3] = DFFE(HC3_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7]
--operation mode is normal

TC2_SRG[7]_lut_out = YD1_STF # SD1_crc32_en & TC2_i9 # !SD1_crc32_en & TC2_SRG[7];
TC2_SRG[7] = DFFE(TC2_SRG[7]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31]
--operation mode is normal

TC2_SRG[31]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[30] # !SD1_crc32_en & TC2_SRG[31];
TC2_SRG[31] = DFFE(TC2_SRG[31]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10
--operation mode is normal

TC2_i10 = TC2_SRG[7] $ TC2_SRG[31];


--SD1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en
--operation mode is normal

SD1_crc32_en_lut_out = !YD1_STF & (SD1L75Q # SD1L85Q);
SD1_crc32_en = DFFE(SD1_crc32_en_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data
--operation mode is normal

SD1_crc32_data_lut_out = SD1_srg[7] & (YD1_STF # !SD1L85Q);
SD1_crc32_data = DFFE(SD1_crc32_data_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4
--operation mode is normal

TC2_i4 = SD1_crc32_data $ TC2_SRG[31];


--TC2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23]
--operation mode is normal

TC2_SRG[23]_lut_out = YD1_STF # SD1_crc32_en & TC2_i16 # !SD1_crc32_en & TC2_SRG[23];
TC2_SRG[23] = DFFE(TC2_SRG[23]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15]
--operation mode is normal

TC2_SRG[15]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[14] # !SD1_crc32_en & TC2_SRG[15];
TC2_SRG[15] = DFFE(TC2_SRG[15]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14
--operation mode is normal

TC2_i14 = TC2_SRG[15] $ TC2_SRG[31];


--HC2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

HC2_dffs[1]_lut_out = JB23_sload_path[1] & (HC2_dffs[2] # NB1L91Q) # !JB23_sload_path[1] & HC2_dffs[2] & !NB1L91Q;
HC2_dffs[1] = DFFE(HC2_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--NB1L91Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg
--operation mode is normal

NB1L91Q_lut_out = NB1L6;
NB1L91Q = DFFE(NB1L91Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--MB1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36
--operation mode is normal

MB1_inst36 = NB1L91Q # YD1_TXSHR8;


--HC5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

HC5_dffs[1]_lut_out = JB23_sload_path[1] & (HC5_dffs[2] # HD1L9Q) # !JB23_sload_path[1] & HC5_dffs[2] & !HD1L9Q;
HC5_dffs[1] = DFFE(HC5_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38
--operation mode is normal

MB1_inst38 = YD1_RXSHR8 # HD1L9Q;


--TC2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9]
--operation mode is normal

TC2_SRG[9]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[8] # !SD1_crc32_en & TC2_SRG[9];
TC2_SRG[9] = DFFE(TC2_SRG[9]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1]
--operation mode is normal

TC2_SRG[1]_lut_out = YD1_STF # SD1_crc32_en & TC2_i5 # !SD1_crc32_en & TC2_SRG[1];
TC2_SRG[1] = DFFE(TC2_SRG[1]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD23L1 = YD1L87Q # YD1L27Q & TC2_SRG[9] # !YD1L27Q & TC2_SRG[1];


--TC2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25]
--operation mode is normal

TC2_SRG[25]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[24] # !SD1_crc32_en & TC2_SRG[25];
TC2_SRG[25] = DFFE(TC2_SRG[25]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17]
--operation mode is normal

TC2_SRG[17]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[16] # !SD1_crc32_en & TC2_SRG[17];
TC2_SRG[17] = DFFE(TC2_SRG[17]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD23L2 = (YD1L27Q & TC2_SRG[25] # !YD1L27Q & TC2_SRG[17] # !YD1L87Q) & CASCADE(BD23L1);


--BD13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD13L1 = YD1L87Q # YD1L27Q & SE1_portadataout[9] # !YD1L27Q & SE1_portadataout[1];


--BD13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD13L2 = (YD1L27Q & SE1_portadataout[25] # !YD1L27Q & SE1_portadataout[17] # !YD1L87Q) & CASCADE(BD13L1);


--BD43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

BD43L1 = YD1L87Q # !YD1L27Q;


--BD43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

BD43L2 = (YD1L27Q & HC2_dffs[1] # !YD1L27Q & HC5_dffs[1] # !YD1L87Q) & CASCADE(BD43L1);


--HC2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

HC2_dffs[3]_lut_out = JB23_sload_path[3] & (HC2_dffs[4] # NB1L91Q) # !JB23_sload_path[3] & HC2_dffs[4] & !NB1L91Q;
HC2_dffs[3] = DFFE(HC2_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

HC5_dffs[3]_lut_out = JB23_sload_path[3] & (HC5_dffs[4] # HD1L9Q) # !JB23_sload_path[3] & HC5_dffs[4] & !HD1L9Q;
HC5_dffs[3] = DFFE(HC5_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--HB3_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
HB3_q[3]_data_in = COM_AD_D[3];
HB3_q[3]_write_enable = PD1_valid_wreq;
HB3_q[3]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[3]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[3]_clear_0 = !HD1L41Q;
HB3_q[3]_clock_enable_1 = PD1_valid_rreq;
HB3_q[3]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[3]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[3] = MEMORY_SEGMENT(HB3_q[3]_data_in, HB3_q[3]_write_enable, HB3_q[3]_clock_0, HB3_q[3]_clock_1, HB3_q[3]_clear_0, , , HB3_q[3]_clock_enable_1, VCC, HB3_q[3]_write_address, HB3_q[3]_read_address);


--BD45L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD45L1 = YD1L87Q # HB3_q[3] & !YD1L27Q;


--BD45L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD45L2 = (HC3_dffs[3] & !YD1L27Q # !YD1L87Q) & CASCADE(BD45L1);


--BD35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD35L1 = YD1L29Q # YD1L68Q & BD05L2 # !YD1L68Q & BD94L2;


--BD35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29
--operation mode is normal

BD35L2 = (YD1L68Q & BD25L2 # !YD1L68Q & BD15L2 # !YD1L29Q) & CASCADE(BD35L1);


--SD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832
--operation mode is normal

SD1L22 = BD27L2 & (BD17L2 # YD1L59Q) # !BD27L2 & BD17L2 & !YD1L59Q;


--HC4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

HC4_dffs[7]_lut_out = SD1L32 & (HC4_dffs[8] # DE1L9Q) # !SD1L32 & HC4_dffs[8] & !DE1L9Q;
HC4_dffs[7] = DFFE(HC4_dffs[7]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--UB1_max_val[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9]
--operation mode is normal

UB1_max_val[9]_lut_out = UB1_ina[9];
UB1_max_val[9] = DFFE(UB1_max_val[9]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--UB1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9]
--operation mode is normal

UB1_ina[9]_lut_out = LC21_points[0][9];
UB1_ina[9] = DFFE(UB1_ina[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8]
--operation mode is normal

UB1_inb[8]_lut_out = UB1_ina[8];
UB1_inb[8] = DFFE(UB1_inb[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--CC1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4]
--operation mode is normal

CC1_inst10[4]_lut_out = COM_AD_D[4];
CC1_inst10[4] = DFFE(CC1_inst10[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3]
--operation mode is normal

YB1_srg[3]_lut_out = YB1L32 # YB1L24Q & HC1_dffs[3];
YB1_srg[3] = DFFE(YB1_srg[3]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720
--operation mode is normal

YB1L22 = YB1_srg[3] & (YB1L34Q # YB1_srg[4] & !YB1L14Q) # !YB1_srg[3] & YB1_srg[4] & !YB1L14Q;


--Q1L97 is hit_counter_ff:inst_hit_counter_ff|i~50
--operation mode is normal

Q1L97 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_MultiSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[5];


--Q1L08 is hit_counter_ff:inst_hit_counter_ff|i~51
--operation mode is normal

Q1L08 = Q1L97 & (Q1_MultiSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L97 & Q1_MultiSPEreset_cnt[6] & Y1_command_4_local[12];


--Q1L19 is hit_counter_ff:inst_hit_counter_ff|i~571
--operation mode is normal

Q1L19 = Q1_MultiSPEreset_cnt[11] & (Q1_MultiSPEreset_cnt[9] # Y1_command_4_local[13]) # !Q1_MultiSPEreset_cnt[11] & Q1_MultiSPEreset_cnt[9] & !Y1_command_4_local[13];


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|i~572
--operation mode is normal

Q1L29 = Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & Q1L19;


--Q1L77 is hit_counter_ff:inst_hit_counter_ff|i~48
--operation mode is normal

Q1L77 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_MultiSPEreset_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[1];


--Q1L87 is hit_counter_ff:inst_hit_counter_ff|i~49
--operation mode is normal

Q1L87 = Q1L77 & (Q1_MultiSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L77 & Q1_MultiSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L57 is hit_counter_ff:inst_hit_counter_ff|i~46
--operation mode is normal

Q1L57 = Y1_command_4_local[15] & (Y1_command_4_local[14] # Q1L29) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & Q1L87;


--Q1L39 is hit_counter_ff:inst_hit_counter_ff|i~573
--operation mode is normal

Q1L39 = Y1_command_4_local[13] & Y1_command_4_local[12] & !Q1_MultiSPEreset_cnt[0];


--Q1L67 is hit_counter_ff:inst_hit_counter_ff|i~47
--operation mode is normal

Q1L67 = Q1L57 & (Q1L39 # !Y1_command_4_local[14]) # !Q1L57 & Q1L08 & Y1_command_4_local[14];


--Q1L49 is hit_counter_ff:inst_hit_counter_ff|i~574
--operation mode is normal

Q1L49 = Q1_OneSPEreset_cnt[11] & (Q1_OneSPEreset_cnt[9] # Y1_command_4_local[13]) # !Q1_OneSPEreset_cnt[11] & Q1_OneSPEreset_cnt[9] & !Y1_command_4_local[13];


--Q1L59 is hit_counter_ff:inst_hit_counter_ff|i~575
--operation mode is normal

Q1L59 = Y1_command_4_local[12] & Q1_OneSPEreset_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & Q1L49;


--Q1L37 is hit_counter_ff:inst_hit_counter_ff|i~44
--operation mode is normal

Q1L37 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_OneSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[5];


--Q1L47 is hit_counter_ff:inst_hit_counter_ff|i~45
--operation mode is normal

Q1L47 = Q1L37 & (Q1_OneSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L37 & Q1_OneSPEreset_cnt[6] & Y1_command_4_local[12];


--Q1L17 is hit_counter_ff:inst_hit_counter_ff|i~42
--operation mode is normal

Q1L17 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_OneSPEreset_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[1];


--Q1L27 is hit_counter_ff:inst_hit_counter_ff|i~43
--operation mode is normal

Q1L27 = Q1L17 & (Q1_OneSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L17 & Q1_OneSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L96 is hit_counter_ff:inst_hit_counter_ff|i~40
--operation mode is normal

Q1L96 = Y1_command_4_local[14] & (Y1_command_4_local[15] # Q1L47) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & Q1L27;


--Q1L69 is hit_counter_ff:inst_hit_counter_ff|i~576
--operation mode is normal

Q1L69 = Y1_command_4_local[13] & Y1_command_4_local[12] & !Q1_OneSPEreset_cnt[0];


--Q1L07 is hit_counter_ff:inst_hit_counter_ff|i~41
--operation mode is normal

Q1L07 = Q1L96 & (Q1L69 # !Y1_command_4_local[15]) # !Q1L96 & Q1L59 & Y1_command_4_local[15];


--Y1L122Q is slaveregister:slaveregister_inst|dom_id[3]~reg0
--operation mode is normal

Y1L122Q_lut_out = RE1_MASTERHWDATA[3];
Y1L122Q = DFFE(Y1L122Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

HC3_dffs[4]_lut_out = Y1L222Q & (HC3_dffs[5] # YD1_ID_LOAD) # !Y1L222Q & HC3_dffs[5] & !YD1_ID_LOAD;
HC3_dffs[4] = DFFE(HC3_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6]
--operation mode is normal

TC2_SRG[6]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[5] # !SD1_crc32_en & TC2_SRG[6];
TC2_SRG[6] = DFFE(TC2_SRG[6]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9
--operation mode is normal

TC2_i9 = TC2_SRG[6] $ TC2_SRG[31];


--TC2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30]
--operation mode is normal

TC2_SRG[30]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[29] # !SD1_crc32_en & TC2_SRG[30];
TC2_SRG[30] = DFFE(TC2_SRG[30]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]
--operation mode is normal

SD1_srg[7]_lut_out = SD1L42 # SD1L11 # SD1_srg[6] & SD1L75Q;
SD1_srg[7] = DFFE(SD1_srg[7]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--TC2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22]
--operation mode is normal

TC2_SRG[22]_lut_out = YD1_STF # SD1_crc32_en & TC2_i15 # !SD1_crc32_en & TC2_SRG[22];
TC2_SRG[22] = DFFE(TC2_SRG[22]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16
--operation mode is normal

TC2_i16 = TC2_SRG[22] $ TC2_SRG[31];


--TC2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14]
--operation mode is normal

TC2_SRG[14]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[13] # !SD1_crc32_en & TC2_SRG[14];
TC2_SRG[14] = DFFE(TC2_SRG[14]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5
--operation mode is normal

TC2_i5 = TC2_SRG[31] $ TC2_SRG[0];


--TC2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10]
--operation mode is normal

TC2_SRG[10]_lut_out = YD1_STF # SD1_crc32_en & TC2_i11 # !SD1_crc32_en & TC2_SRG[10];
TC2_SRG[10] = DFFE(TC2_SRG[10]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2]
--operation mode is normal

TC2_SRG[2]_lut_out = YD1_STF # SD1_crc32_en & TC2_i6 # !SD1_crc32_en & TC2_SRG[2];
TC2_SRG[2] = DFFE(TC2_SRG[2]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD14L1 = YD1L87Q # YD1L27Q & TC2_SRG[10] # !YD1L27Q & TC2_SRG[2];


--TC2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26]
--operation mode is normal

TC2_SRG[26]_lut_out = YD1_STF # SD1_crc32_en & TC2_i17 # !SD1_crc32_en & TC2_SRG[26];
TC2_SRG[26] = DFFE(TC2_SRG[26]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18]
--operation mode is normal

TC2_SRG[18]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[17] # !SD1_crc32_en & TC2_SRG[18];
TC2_SRG[18] = DFFE(TC2_SRG[18]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD14L2 = (YD1L27Q & TC2_SRG[26] # !YD1L27Q & TC2_SRG[18] # !YD1L87Q) & CASCADE(BD14L1);


--BD04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD04L1 = YD1L87Q # YD1L27Q & SE1_portadataout[10] # !YD1L27Q & SE1_portadataout[2];


--BD04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD04L2 = (YD1L27Q & SE1_portadataout[26] # !YD1L27Q & SE1_portadataout[18] # !YD1L87Q) & CASCADE(BD04L1);


--HC2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

HC2_dffs[4]_lut_out = JB23_sload_path[4] & (HC2_dffs[5] # NB1L91Q) # !JB23_sload_path[4] & HC2_dffs[5] & !NB1L91Q;
HC2_dffs[4] = DFFE(HC2_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

HC5_dffs[4]_lut_out = JB23_sload_path[4] & (HC5_dffs[5] # HD1L9Q) # !JB23_sload_path[4] & HC5_dffs[5] & !HD1L9Q;
HC5_dffs[4] = DFFE(HC5_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69
--operation mode is normal

BD24L2 = (YD1L27Q & BD33L2 # !YD1L27Q & !JB31_pre_out[2] # !YD1L87Q) & CASCADE(BD24L1);


--HB3_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
HB3_q[4]_data_in = COM_AD_D[4];
HB3_q[4]_write_enable = PD1_valid_wreq;
HB3_q[4]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[4]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[4]_clear_0 = !HD1L41Q;
HB3_q[4]_clock_enable_1 = PD1_valid_rreq;
HB3_q[4]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[4]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[4] = MEMORY_SEGMENT(HB3_q[4]_data_in, HB3_q[4]_write_enable, HB3_q[4]_clock_0, HB3_q[4]_clock_1, HB3_q[4]_clear_0, , , HB3_q[4]_clock_enable_1, VCC, HB3_q[4]_write_address, HB3_q[4]_read_address);


--BD36L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD36L1 = YD1L87Q # HB3_q[4] & !YD1L27Q;


--BD36L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD36L2 = (HC3_dffs[4] & !YD1L27Q # !YD1L87Q) & CASCADE(BD36L1);


--BD26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD26L1 = YD1L29Q # YD1L68Q & BD95L2 # !YD1L68Q & BD85L2;


--BD26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

BD26L2 = (YD1L68Q & BD16L2 # !YD1L68Q & BD06L2 # !YD1L29Q) & CASCADE(BD26L1);


--SD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833
--operation mode is normal

SD1L32 = BD18L2 & (BD08L2 # YD1L59Q) # !BD18L2 & BD08L2 & !YD1L59Q;


--HC4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

HC4_dffs[8]_lut_out = SD1L52 & (HC4_dffs[9] # DE1L9Q) # !SD1L52 & HC4_dffs[9] & !DE1L9Q;
HC4_dffs[8] = DFFE(HC4_dffs[8]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--RC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg
--operation mode is normal

RC1L12Q_lut_out = RC1L81 & RC1L23 & (!RC1L52Q # !RC1L1);
RC1L12Q = DFFE(RC1L12Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_max_val[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8]
--operation mode is normal

UB1_max_val[8]_lut_out = UB1_ina[8];
UB1_max_val[8] = DFFE(UB1_max_val[8]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--LC21_points[0][9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9]
--operation mode is normal

LC21_points[0][9]_lut_out = (JB6_sload_path[0] & FD33L7 # !JB6_sload_path[0] & FD42L7 # !JB6_sload_path[1]) & CASCADE(BD01L1);
LC21_points[0][9] = DFFE(LC21_points[0][9]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8]
--operation mode is normal

UB1_ina[8]_lut_out = LC21_points[0][8];
UB1_ina[8] = DFFE(UB1_ina[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7]
--operation mode is normal

UB1_inb[7]_lut_out = UB1_ina[7];
UB1_inb[7] = DFFE(UB1_inb[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--CC1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3]
--operation mode is normal

CC1_inst10[3]_lut_out = COM_AD_D[3];
CC1_inst10[3] = DFFE(CC1_inst10[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2]
--operation mode is normal

YB1_srg[2]_lut_out = YB1L42 # YB1L24Q & HC1_dffs[2];
YB1_srg[2] = DFFE(YB1_srg[2]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721
--operation mode is normal

YB1L32 = YB1_srg[2] & (YB1L34Q # YB1_srg[3] & !YB1L14Q) # !YB1_srg[2] & YB1_srg[3] & !YB1L14Q;


--Y1L222Q is slaveregister:slaveregister_inst|dom_id[4]~reg0
--operation mode is normal

Y1L222Q_lut_out = RE1_MASTERHWDATA[4];
Y1L222Q = DFFE(Y1L222Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

HC3_dffs[5]_lut_out = Y1L322Q & (HC3_dffs[6] # YD1_ID_LOAD) # !Y1L322Q & HC3_dffs[6] & !YD1_ID_LOAD;
HC3_dffs[5] = DFFE(HC3_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5]
--operation mode is normal

TC2_SRG[5]_lut_out = YD1_STF # SD1_crc32_en & TC2_i8 # !SD1_crc32_en & TC2_SRG[5];
TC2_SRG[5] = DFFE(TC2_SRG[5]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29]
--operation mode is normal

TC2_SRG[29]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[28] # !SD1_crc32_en & TC2_SRG[29];
TC2_SRG[29] = DFFE(TC2_SRG[29]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834
--operation mode is normal

SD1L42 = SD1L65Q & (YD1L59Q & BD09L2 # !YD1L59Q & BD98L2);


--SD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87
--operation mode is normal

SD1L11 = SD1_srg[7] & !SD1L55Q;


--SD1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6]
--operation mode is normal

SD1_srg[6]_lut_out = SD1L62 # SD1L32 & SD1L65Q;
SD1_srg[6] = DFFE(SD1_srg[6]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--SD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]~7
--operation mode is normal

SD1L74 = !YD1_STF & !KB1_CLR_BUF;


--TC2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21]
--operation mode is normal

TC2_SRG[21]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[20] # !SD1_crc32_en & TC2_SRG[21];
TC2_SRG[21] = DFFE(TC2_SRG[21]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15
--operation mode is normal

TC2_i15 = TC2_SRG[21] $ TC2_SRG[31];


--TC2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13]
--operation mode is normal

TC2_SRG[13]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[12] # !SD1_crc32_en & TC2_SRG[13];
TC2_SRG[13] = DFFE(TC2_SRG[13]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11
--operation mode is normal

TC2_i11 = TC2_SRG[31] $ TC2_SRG[9];


--TC2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6
--operation mode is normal

TC2_i6 = TC2_SRG[31] $ TC2_SRG[1];


--TC2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17
--operation mode is normal

TC2_i17 = TC2_SRG[31] $ TC2_SRG[25];


--HC2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

HC2_dffs[5]_lut_out = JB23_sload_path[5] & (HC2_dffs[6] # NB1L91Q) # !JB23_sload_path[5] & HC2_dffs[6] & !NB1L91Q;
HC2_dffs[5] = DFFE(HC2_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

HC5_dffs[5]_lut_out = JB23_sload_path[5] & (HC5_dffs[6] # HD1L9Q) # !JB23_sload_path[5] & HC5_dffs[6] & !HD1L9Q;
HC5_dffs[5] = DFFE(HC5_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--TC2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11]
--operation mode is normal

TC2_SRG[11]_lut_out = YD1_STF # SD1_crc32_en & TC2_i12 # !SD1_crc32_en & TC2_SRG[11];
TC2_SRG[11] = DFFE(TC2_SRG[11]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3]
--operation mode is normal

TC2_SRG[3]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[2] # !SD1_crc32_en & TC2_SRG[3];
TC2_SRG[3] = DFFE(TC2_SRG[3]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD05L1 = YD1L87Q # YD1L27Q & TC2_SRG[11] # !YD1L27Q & TC2_SRG[3];


--TC2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27]
--operation mode is normal

TC2_SRG[27]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[26] # !SD1_crc32_en & TC2_SRG[27];
TC2_SRG[27] = DFFE(TC2_SRG[27]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19]
--operation mode is normal

TC2_SRG[19]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[18] # !SD1_crc32_en & TC2_SRG[19];
TC2_SRG[19] = DFFE(TC2_SRG[19]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD05L2 = (YD1L27Q & TC2_SRG[27] # !YD1L27Q & TC2_SRG[19] # !YD1L87Q) & CASCADE(BD05L1);


--BD94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD94L1 = YD1L87Q # YD1L27Q & SE1_portadataout[11] # !YD1L27Q & SE1_portadataout[3];


--BD94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD94L2 = (YD1L27Q & SE1_portadataout[27] # !YD1L27Q & SE1_portadataout[19] # !YD1L87Q) & CASCADE(BD94L1);


--BD25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

BD25L1 = YD1L27Q # YD1L87Q;


--BD25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

BD25L2 = (YD1L27Q & HC2_dffs[3] # !YD1L27Q & HC5_dffs[3] # !YD1L87Q) & CASCADE(BD25L1);


--BD15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

BD15L1 = YD1L87Q # KB1_SND_ID & !YD1L27Q;


--BD15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99
--operation mode is normal

BD15L2 = (YD1L27Q & !KB1L63 # !YD1L27Q & !JB31_pre_out[3] # !YD1L87Q) & CASCADE(BD15L1);


--HB3_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
HB3_q[5]_data_in = COM_AD_D[5];
HB3_q[5]_write_enable = PD1_valid_wreq;
HB3_q[5]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[5]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[5]_clear_0 = !HD1L41Q;
HB3_q[5]_clock_enable_1 = PD1_valid_rreq;
HB3_q[5]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[5]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[5] = MEMORY_SEGMENT(HB3_q[5]_data_in, HB3_q[5]_write_enable, HB3_q[5]_clock_0, HB3_q[5]_clock_1, HB3_q[5]_clear_0, , , HB3_q[5]_clock_enable_1, VCC, HB3_q[5]_write_address, HB3_q[5]_read_address);


--BD27L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD27L1 = YD1L87Q # HB3_q[5] & !YD1L27Q;


--BD27L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD27L2 = (HC3_dffs[5] & !YD1L27Q # !YD1L87Q) & CASCADE(BD27L1);


--BD17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD17L1 = YD1L29Q # YD1L68Q & BD86L2 # !YD1L68Q & BD76L2;


--BD17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

BD17L2 = (YD1L68Q & BD07L2 # !YD1L68Q & BD96L2 # !YD1L29Q) & CASCADE(BD17L1);


--SD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~836
--operation mode is normal

SD1L52 = BD09L2 & (BD98L2 # YD1L59Q) # !BD09L2 & BD98L2 & !YD1L59Q;


--HC4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

HC4_dffs[9]_lut_out = !DE1L9Q # !YD1L93Q;
HC4_dffs[9] = DFFE(HC4_dffs[9]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--UB1_max_val[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7]
--operation mode is normal

UB1_max_val[7]_lut_out = UB1_ina[7];
UB1_max_val[7] = DFFE(UB1_max_val[7]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--ZB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst5
--operation mode is normal

ZB1_inst5_lut_out = VCC;
ZB1_inst5 = DFFE(ZB1_inst5_lut_out, JB6L6, !KB1L72, , );


--LC21_points[0][8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8]
--operation mode is normal

LC21_points[0][8]_lut_out = (BD9L3 # !JB6_sload_path[0] & (FD42L5 $ FD72_sout_node[3])) & CASCADE(BD9L1);
LC21_points[0][8] = DFFE(LC21_points[0][8]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7]
--operation mode is normal

UB1_ina[7]_lut_out = LC21_points[0][7];
UB1_ina[7] = DFFE(UB1_ina[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6]
--operation mode is normal

UB1_inb[6]_lut_out = UB1_ina[6];
UB1_inb[6] = DFFE(UB1_inb[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--CC1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2]
--operation mode is normal

CC1_inst10[2]_lut_out = COM_AD_D[2];
CC1_inst10[2] = DFFE(CC1_inst10[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1]
--operation mode is normal

YB1_srg[1]_lut_out = YB1L52 # YB1L24Q & HC1_dffs[1];
YB1_srg[1] = DFFE(YB1_srg[1]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722
--operation mode is normal

YB1L42 = YB1_srg[1] & (YB1L34Q # YB1_srg[2] & !YB1L14Q) # !YB1_srg[1] & YB1_srg[2] & !YB1L14Q;


--Y1L322Q is slaveregister:slaveregister_inst|dom_id[5]~reg0
--operation mode is normal

Y1L322Q_lut_out = RE1_MASTERHWDATA[5];
Y1L322Q = DFFE(Y1L322Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

HC3_dffs[6]_lut_out = Y1L422Q & (HC3_dffs[7] # YD1_ID_LOAD) # !Y1L422Q & HC3_dffs[7] & !YD1_ID_LOAD;
HC3_dffs[6] = DFFE(HC3_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4]
--operation mode is normal

TC2_SRG[4]_lut_out = YD1_STF # SD1_crc32_en & TC2_i7 # !SD1_crc32_en & TC2_SRG[4];
TC2_SRG[4] = DFFE(TC2_SRG[4]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8
--operation mode is normal

TC2_i8 = TC2_SRG[4] $ TC2_SRG[31];


--TC2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28]
--operation mode is normal

TC2_SRG[28]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[27] # !SD1_crc32_en & TC2_SRG[28];
TC2_SRG[28] = DFFE(TC2_SRG[28]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5]
--operation mode is normal

SD1_srg[5]_lut_out = SD1L72 # SD1L21 # SD1_srg[4] & SD1L75Q;
SD1_srg[5] = DFFE(SD1_srg[5]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--SD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837
--operation mode is normal

SD1L62 = SD1_srg[5] & (SD1L75Q # SD1_srg[6] & !SD1L55Q) # !SD1_srg[5] & SD1_srg[6] & !SD1L55Q;


--TC2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20]
--operation mode is normal

TC2_SRG[20]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[19] # !SD1_crc32_en & TC2_SRG[20];
TC2_SRG[20] = DFFE(TC2_SRG[20]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12]
--operation mode is normal

TC2_SRG[12]_lut_out = YD1_STF # SD1_crc32_en & TC2_i13 # !SD1_crc32_en & TC2_SRG[12];
TC2_SRG[12] = DFFE(TC2_SRG[12]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--HC2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

HC2_dffs[6]_lut_out = JB23_sload_path[6] & (HC2_dffs[7] # NB1L91Q) # !JB23_sload_path[6] & HC2_dffs[7] & !NB1L91Q;
HC2_dffs[6] = DFFE(HC2_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

HC5_dffs[6]_lut_out = JB23_sload_path[6] & (HC5_dffs[7] # HD1L9Q) # !JB23_sload_path[6] & HC5_dffs[7] & !HD1L9Q;
HC5_dffs[6] = DFFE(HC5_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--TC2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12
--operation mode is normal

TC2_i12 = TC2_SRG[10] $ TC2_SRG[31];


--BD95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD95L1 = YD1L87Q # YD1L27Q & TC2_SRG[12] # !YD1L27Q & TC2_SRG[4];


--BD95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD95L2 = (YD1L27Q & TC2_SRG[28] # !YD1L27Q & TC2_SRG[20] # !YD1L87Q) & CASCADE(BD95L1);


--BD85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD85L1 = YD1L87Q # YD1L27Q & SE1_portadataout[12] # !YD1L27Q & SE1_portadataout[4];


--BD85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD85L2 = (YD1L27Q & SE1_portadataout[28] # !YD1L27Q & SE1_portadataout[20] # !YD1L87Q) & CASCADE(BD85L1);


--BD16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

BD16L1 = YD1L27Q # YD1L87Q;


--BD16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

BD16L2 = (YD1L27Q & HC2_dffs[4] # !YD1L27Q & HC5_dffs[4] # !YD1L87Q) & CASCADE(BD16L1);


--BD06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

BD06L1 = YD1L87Q # KB1_SND_TC_DAT & !YD1L27Q;


--BD06L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

BD06L2 = (!YD1L27Q & !JB31_pre_out[4] # !YD1L87Q) & CASCADE(BD06L1);


--HB3_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
HB3_q[6]_data_in = COM_AD_D[6];
HB3_q[6]_write_enable = PD1_valid_wreq;
HB3_q[6]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[6]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[6]_clear_0 = !HD1L41Q;
HB3_q[6]_clock_enable_1 = PD1_valid_rreq;
HB3_q[6]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[6]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[6] = MEMORY_SEGMENT(HB3_q[6]_data_in, HB3_q[6]_write_enable, HB3_q[6]_clock_0, HB3_q[6]_clock_1, HB3_q[6]_clear_0, , , HB3_q[6]_clock_enable_1, VCC, HB3_q[6]_write_address, HB3_q[6]_read_address);


--BD18L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD18L1 = YD1L87Q # HB3_q[6] & !YD1L27Q;


--BD18L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD18L2 = (HC3_dffs[6] & !YD1L27Q # !YD1L87Q) & CASCADE(BD18L1);


--BD08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD08L1 = YD1L29Q # YD1L68Q & BD77L2 # !YD1L68Q & BD67L2;


--BD08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

BD08L2 = (YD1L68Q & BD97L2 # !YD1L68Q & BD87L2 # !YD1L29Q) & CASCADE(BD08L1);


--UB1_max_val[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6]
--operation mode is normal

UB1_max_val[6]_lut_out = UB1_ina[6];
UB1_max_val[6] = DFFE(UB1_max_val[6]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--FD51L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

FD51L5 = FD21_sout_node[5] & FD81_sout_node[2] & FD81_sout_node[1] & FD81_sout_node[0];


--FD51L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

FD51L7 = FD81_sout_node[4] $ (FD51L5 & FD81_sout_node[3]);


--FD6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

FD6L5 = FD3_sout_node[5] & FD9_sout_node[2] & FD9_sout_node[1] & FD9_sout_node[0];


--FD6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

FD6L7 = FD9_sout_node[4] $ (FD6L5 & FD9_sout_node[3]);


--BD01L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0
--operation mode is normal

BD01L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L7 # !JB6_sload_path[0] & FD6L7;


--FD33L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

FD33L5 = FD03_sout_node[5] & FD63_sout_node[2] & FD63_sout_node[1] & FD63_sout_node[0];


--FD33L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

FD33L7 = FD63_sout_node[4] $ (FD33L5 & FD63_sout_node[3]);


--FD42L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

FD42L5 = FD12_sout_node[5] & FD72_sout_node[2] & FD72_sout_node[1] & FD72_sout_node[0];


--FD42L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

FD42L7 = FD72_sout_node[4] $ (FD42L5 & FD72_sout_node[3]);


--LC21_points[0][7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

LC21_points[0][7]_lut_out = (JB6_sload_path[0] & FD33L4 # !JB6_sload_path[0] & FD42L4 # !JB6_sload_path[1]) & CASCADE(BD8L1);
LC21_points[0][7] = DFFE(LC21_points[0][7]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6]
--operation mode is normal

UB1_ina[6]_lut_out = LC21_points[0][6];
UB1_ina[6] = DFFE(UB1_ina[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5]
--operation mode is normal

UB1_inb[5]_lut_out = UB1_ina[5];
UB1_inb[5] = DFFE(UB1_inb[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--CC1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1]
--operation mode is normal

CC1_inst10[1]_lut_out = COM_AD_D[1];
CC1_inst10[1] = DFFE(CC1_inst10[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0]
--operation mode is normal

YB1_srg[0]_lut_out = YB1L24Q & (HC1_dffs[0] # YB1_srg[0] & !YB1L14Q) # !YB1L24Q & YB1_srg[0] & !YB1L14Q;
YB1_srg[0] = DFFE(YB1_srg[0]_lut_out, GLOBAL(LE1_outclock0), , , YB1L82);


--YB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723
--operation mode is normal

YB1L52 = YB1_srg[0] & (YB1L34Q # YB1_srg[1] & !YB1L14Q) # !YB1_srg[0] & YB1_srg[1] & !YB1L14Q;


--Y1L422Q is slaveregister:slaveregister_inst|dom_id[6]~reg0
--operation mode is normal

Y1L422Q_lut_out = RE1_MASTERHWDATA[6];
Y1L422Q = DFFE(Y1L422Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

HC3_dffs[7]_lut_out = Y1L522Q & (HC3_dffs[8] # YD1_ID_LOAD) # !Y1L522Q & HC3_dffs[8] & !YD1_ID_LOAD;
HC3_dffs[7] = DFFE(HC3_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7
--operation mode is normal

TC2_i7 = TC2_SRG[3] $ TC2_SRG[31];


--HB3_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
HB3_q[7]_data_in = COM_AD_D[7];
HB3_q[7]_write_enable = PD1_valid_wreq;
HB3_q[7]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[7]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[7]_clear_0 = !HD1L41Q;
HB3_q[7]_clock_enable_1 = PD1_valid_rreq;
HB3_q[7]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5]);
HB3_q[7]_read_address = RD_ADDR(HB3L21, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4]);
HB3_q[7] = MEMORY_SEGMENT(HB3_q[7]_data_in, HB3_q[7]_write_enable, HB3_q[7]_clock_0, HB3_q[7]_clock_1, HB3_q[7]_clear_0, , , HB3_q[7]_clock_enable_1, VCC, HB3_q[7]_write_address, HB3_q[7]_read_address);


--BD09L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

BD09L1 = YD1L87Q # HB3_q[7] & !YD1L27Q;


--BD09L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

BD09L2 = (HC3_dffs[7] & !YD1L27Q # !YD1L87Q) & CASCADE(BD09L1);


--BD98L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

BD98L1 = YD1L29Q # YD1L68Q & BD68L2 # !YD1L68Q & BD58L3;


--BD98L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

BD98L2 = (YD1L68Q & BD88L1 # !YD1L68Q & BD78L2 # !YD1L29Q) & CASCADE(BD98L1);


--SD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839
--operation mode is normal

SD1L72 = SD1L65Q & (YD1L59Q & BD27L2 # !YD1L59Q & BD17L2);


--SD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95
--operation mode is normal

SD1L21 = SD1_srg[5] & !SD1L55Q;


--SD1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]
--operation mode is normal

SD1_srg[4]_lut_out = SD1L82 # SD1L31 # SD1_srg[3] & SD1L75Q;
SD1_srg[4] = DFFE(SD1_srg[4]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--TC2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13
--operation mode is normal

TC2_i13 = TC2_SRG[11] $ TC2_SRG[31];


--HC2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

HC2_dffs[7]_lut_out = JB23_sload_path[7] & (HC2_dffs[8] # NB1L91Q) # !JB23_sload_path[7] & HC2_dffs[8] & !NB1L91Q;
HC2_dffs[7] = DFFE(HC2_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

HC5_dffs[7]_lut_out = JB23_sload_path[7] & (HC5_dffs[8] # HD1L9Q) # !JB23_sload_path[7] & HC5_dffs[8] & !HD1L9Q;
HC5_dffs[7] = DFFE(HC5_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD86L1 = YD1L87Q # YD1L27Q & TC2_SRG[13] # !YD1L27Q & TC2_SRG[5];


--BD86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD86L2 = (YD1L27Q & TC2_SRG[29] # !YD1L27Q & TC2_SRG[21] # !YD1L87Q) & CASCADE(BD86L1);


--BD76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD76L1 = YD1L87Q # YD1L27Q & SE1_portadataout[13] # !YD1L27Q & SE1_portadataout[5];


--BD76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD76L2 = (YD1L27Q & SE1_portadataout[29] # !YD1L27Q & SE1_portadataout[21] # !YD1L87Q) & CASCADE(BD76L1);


--BD07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

BD07L1 = YD1L87Q # !YD1L27Q;


--BD07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

BD07L2 = (YD1L27Q & HC2_dffs[5] # !YD1L27Q & HC5_dffs[5] # !YD1L87Q) & CASCADE(BD07L1);


--BD96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

BD96L1 = YD1L87Q # YD1L27Q & KB1L43 # !YD1L27Q & KB1_SND_TC_DAT;


--BD96L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

BD96L2 = (!YD1L27Q & !JB31_pre_out[5] # !YD1L87Q) & CASCADE(BD96L1);


--UB1_max_val[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5]
--operation mode is normal

UB1_max_val[5]_lut_out = UB1_ina[5];
UB1_max_val[5] = DFFE(UB1_max_val[5]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--FD51L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

FD51L2 = FD21_sout_node[5] & FD81_sout_node[0];


--FD51L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

FD51L6 = FD51L2 & FD81_sout_node[3] & FD81_sout_node[2] & FD81_sout_node[1];


--ZB1_inst is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst
--operation mode is normal

ZB1_inst_lut_out = NC7_aeb_out;
ZB1_inst = DFFE(ZB1_inst_lut_out, !GLOBAL(LE1_outclock0), !PC3L1, , );


--ZB1_inst8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst8
--operation mode is normal

ZB1_inst8 = ZB1_inst # KB1L92 & !KB1_DRREQ_WT;


--FD6L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

FD6L2 = FD3_sout_node[5] & FD9_sout_node[0];


--FD6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

FD6L6 = FD6L2 & FD9_sout_node[3] & FD9_sout_node[2] & FD9_sout_node[1];


--ZB1_inst4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst4
--operation mode is normal

ZB1_inst4_lut_out = NC6_aeb_out;
ZB1_inst4 = DFFE(ZB1_inst4_lut_out, !GLOBAL(LE1_outclock0), !PC2L1, , );


--ZB1_inst7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst7
--operation mode is normal

ZB1_inst7 = ZB1_inst4 # KB1L92 & !KB1_DRREQ_WT;


--FD33L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

FD33L2 = FD03_sout_node[5] & FD63_sout_node[0];


--FD33L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

FD33L6 = FD33L2 & FD63_sout_node[3] & FD63_sout_node[2] & FD63_sout_node[1];


--ZB1_inst2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst2
--operation mode is normal

ZB1_inst2_lut_out = NC9_aeb_out;
ZB1_inst2 = DFFE(ZB1_inst2_lut_out, !GLOBAL(LE1_outclock0), !PC5L1, , );


--ZB1_inst9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst9
--operation mode is normal

ZB1_inst9 = ZB1_inst2 # KB1L92 & !KB1_DRREQ_WT;


--FD42L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

FD42L2 = FD12_sout_node[5] & FD72_sout_node[0];


--FD42L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

FD42L6 = FD42L2 & FD72_sout_node[3] & FD72_sout_node[2] & FD72_sout_node[1];


--ZB1_inst3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst3
--operation mode is normal

ZB1_inst3_lut_out = NC8_aeb_out;
ZB1_inst3 = DFFE(ZB1_inst3_lut_out, !GLOBAL(LE1_outclock0), !PC4L1, , );


--ZB1_inst6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst6
--operation mode is normal

ZB1_inst6 = ZB1_inst3 # KB1L92 & !KB1_DRREQ_WT;


--BD9L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4
--operation mode is normal

BD9L2 = JB6_sload_path[1] # JB6_sload_path[0] & (FD51L5 $ FD81_sout_node[3]);


--BD9L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0
--operation mode is normal

BD9L1 = BD9L2 # !JB6_sload_path[0] & (FD6L5 $ FD9_sout_node[3]);


--BD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72
--operation mode is normal

BD9L3 = JB6_sload_path[0] & (FD33L5 $ FD63_sout_node[3]) # !JB6_sload_path[1];


--LC21_points[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6]
--operation mode is normal

LC21_points[0][6]_lut_out = (JB6_sload_path[0] & FD33L3 # !JB6_sload_path[0] & FD42L3 # !JB6_sload_path[1]) & CASCADE(BD7L1);
LC21_points[0][6] = DFFE(LC21_points[0][6]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5]
--operation mode is normal

UB1_ina[5]_lut_out = LC21_points[0][5];
UB1_ina[5] = DFFE(UB1_ina[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4]
--operation mode is normal

UB1_inb[4]_lut_out = UB1_ina[4];
UB1_inb[4] = DFFE(UB1_inb[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--CC1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0]
--operation mode is normal

CC1_inst10[0]_lut_out = COM_AD_D[0];
CC1_inst10[0] = DFFE(CC1_inst10[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L522Q is slaveregister:slaveregister_inst|dom_id[7]~reg0
--operation mode is normal

Y1L522Q_lut_out = RE1_MASTERHWDATA[7];
Y1L522Q = DFFE(Y1L522Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

HC3_dffs[8]_lut_out = Y1L622Q & (HC3_dffs[9] # YD1_ID_LOAD) # !Y1L622Q & HC3_dffs[9] & !YD1_ID_LOAD;
HC3_dffs[8] = DFFE(HC3_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--SD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841
--operation mode is normal

SD1L82 = SD1L65Q & (YD1L59Q & BD36L2 # !YD1L59Q & BD26L2);


--SD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~99
--operation mode is normal

SD1L31 = SD1_srg[4] & !SD1L55Q;


--SD1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]
--operation mode is normal

SD1_srg[3]_lut_out = SD1L92 # SD1L02 & SD1L65Q;
SD1_srg[3] = DFFE(SD1_srg[3]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--HC2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

HC2_dffs[8]_lut_out = JB23_sload_path[8] & (HC2_dffs[9] # NB1L91Q) # !JB23_sload_path[8] & HC2_dffs[9] & !NB1L91Q;
HC2_dffs[8] = DFFE(HC2_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

HC5_dffs[8]_lut_out = JB23_sload_path[8] & (HC5_dffs[9] # HD1L9Q) # !JB23_sload_path[8] & HC5_dffs[9] & !HD1L9Q;
HC5_dffs[8] = DFFE(HC5_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD77L1 = YD1L87Q # YD1L27Q & TC2_SRG[14] # !YD1L27Q & TC2_SRG[6];


--BD77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD77L2 = (YD1L27Q & TC2_SRG[30] # !YD1L27Q & TC2_SRG[22] # !YD1L87Q) & CASCADE(BD77L1);


--BD67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD67L1 = YD1L87Q # YD1L27Q & SE1_portadataout[14] # !YD1L27Q & SE1_portadataout[6];


--BD67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD67L2 = (YD1L27Q & SE1_portadataout[30] # !YD1L27Q & SE1_portadataout[22] # !YD1L87Q) & CASCADE(BD67L1);


--BD97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

BD97L1 = YD1L87Q # !YD1L27Q;


--BD97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

BD97L2 = (YD1L27Q & HC2_dffs[6] # !YD1L27Q & HC5_dffs[6] # !YD1L87Q) & CASCADE(BD97L1);


--BD87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

BD87L1 = YD1L87Q # YD1L27Q & KB1L43 # !YD1L27Q & KB1_SND_TC_DAT;


--UB1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg
--operation mode is normal

UB1L31Q_lut_out = UB1L822 & (UB1_adcmax[4] # UB1_adcmax[5] # UB1L922);
UB1L31Q = DFFE(UB1L31Q_lut_out, GLOBAL(LE1_outclock0), , , UB1L21);


--BD87L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32
--operation mode is normal

BD87L2 = (YD1L27Q & UB1L31Q # !YD1L27Q & !JB31_pre_out[6] # !YD1L87Q) & CASCADE(BD87L1);


--UB1_max_val[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4]
--operation mode is normal

UB1_max_val[4]_lut_out = UB1_ina[4];
UB1_max_val[4] = DFFE(UB1_max_val[4]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--PC3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

PC3L1 = PC3_or_node[0][3] & (FD51L5 & FD81_sout_node[4] & FD81_sout_node[3] # !FD51L5 & !FD81_sout_node[4] & !FD81_sout_node[3]);


--FD51L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

FD51L4 = FD81_sout_node[2] $ (FD21_sout_node[5] & FD81_sout_node[1] & FD81_sout_node[0]);


--FD51L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

FD51L3 = FD81_sout_node[1] $ (FD21_sout_node[5] & FD81_sout_node[0]);


--FD51L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

FD51L1 = FD21_sout_node[5] $ FD81_sout_node[0];


--PC2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

PC2L1 = PC2_or_node[0][3] & (FD6L5 & FD9_sout_node[4] & FD9_sout_node[3] # !FD6L5 & !FD9_sout_node[4] & !FD9_sout_node[3]);


--FD6L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

FD6L4 = FD9_sout_node[2] $ (FD3_sout_node[5] & FD9_sout_node[1] & FD9_sout_node[0]);


--FD6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

FD6L3 = FD9_sout_node[1] $ (FD3_sout_node[5] & FD9_sout_node[0]);


--FD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

FD6L1 = FD3_sout_node[5] $ FD9_sout_node[0];


--PC5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

PC5L1 = PC5_or_node[0][3] & (FD33L5 & FD63_sout_node[4] & FD63_sout_node[3] # !FD33L5 & !FD63_sout_node[4] & !FD63_sout_node[3]);


--FD33L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

FD33L4 = FD63_sout_node[2] $ (FD03_sout_node[5] & FD63_sout_node[1] & FD63_sout_node[0]);


--FD33L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

FD33L3 = FD63_sout_node[1] $ (FD03_sout_node[5] & FD63_sout_node[0]);


--FD33L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

FD33L1 = FD03_sout_node[5] $ FD63_sout_node[0];


--PC4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

PC4L1 = PC4_or_node[0][3] & (FD42L5 & FD72_sout_node[4] & FD72_sout_node[3] # !FD42L5 & !FD72_sout_node[4] & !FD72_sout_node[3]);


--FD42L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

FD42L4 = FD72_sout_node[2] $ (FD12_sout_node[5] & FD72_sout_node[1] & FD72_sout_node[0]);


--FD42L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

FD42L3 = FD72_sout_node[1] $ (FD12_sout_node[5] & FD72_sout_node[0]);


--FD42L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

FD42L1 = FD12_sout_node[5] $ FD72_sout_node[0];


--BD8L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0
--operation mode is normal

BD8L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L4 # !JB6_sload_path[0] & FD6L4;


--LC21_points[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5]
--operation mode is normal

LC21_points[0][5]_lut_out = (JB6_sload_path[0] & FD33L1 # !JB6_sload_path[0] & FD42L1 # !JB6_sload_path[1]) & CASCADE(BD6L1);
LC21_points[0][5] = DFFE(LC21_points[0][5]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4]
--operation mode is normal

UB1_ina[4]_lut_out = LC21_points[0][4];
UB1_ina[4] = DFFE(UB1_ina[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3]
--operation mode is normal

UB1_inb[3]_lut_out = UB1_ina[3];
UB1_inb[3] = DFFE(UB1_inb[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L622Q is slaveregister:slaveregister_inst|dom_id[8]~reg0
--operation mode is normal

Y1L622Q_lut_out = RE1_MASTERHWDATA[8];
Y1L622Q = DFFE(Y1L622Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

HC3_dffs[9]_lut_out = Y1L722Q & (HC3_dffs[10] # YD1_ID_LOAD) # !Y1L722Q & HC3_dffs[10] & !YD1_ID_LOAD;
HC3_dffs[9] = DFFE(HC3_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--BD68L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

BD68L1 = YD1L87Q # YD1L27Q & TC2_SRG[15] # !YD1L27Q & TC2_SRG[7];


--BD68L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

BD68L2 = (YD1L27Q & TC2_SRG[31] # !YD1L27Q & TC2_SRG[23] # !YD1L87Q) & CASCADE(BD68L1);


--YD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg
--operation mode is normal

YD1L35Q_lut_out = YD1_DATA_BODY & !YD1L26Q & (YD1L35Q # YD1_BYT2) # !YD1_DATA_BODY & (YD1L35Q # YD1_BYT2);
YD1L35Q = DFFE(YD1L35Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD58L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133
--operation mode is normal

BD58L2 = SE1_portadataout[15] & (A_nB # YD1L35Q) # !SE1_portadataout[15] & A_nB & !YD1L35Q;


--BD58L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

BD58L1 = YD1L87Q # YD1L27Q & BD58L2 # !YD1L27Q & SE1_portadataout[7];


--BD58L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

BD58L3 = (YD1L27Q & SE1_portadataout[31] # !YD1L27Q & SE1_portadataout[23] # !YD1L87Q) & CASCADE(BD58L1);


--BD88L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

BD88L1 = YD1L27Q & HC2_dffs[7] # !YD1L27Q & HC5_dffs[7] # !YD1L87Q;


--BD78L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4
--operation mode is normal

BD78L1 = YD1L87Q # A_nB & YD1L27Q;


--UB1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg
--operation mode is normal

UB1L41Q_lut_out = !UB1_adcmax[9] # !UB1_adcmax[8] # !UB1_adcmax[7] # !UB1_adcmax[6];
UB1L41Q = DFFE(UB1L41Q_lut_out, GLOBAL(LE1_outclock0), , , UB1L21);


--BD78L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32
--operation mode is normal

BD78L2 = (YD1L27Q & UB1L41Q # !YD1L27Q & !JB31_pre_out[7] # !YD1L87Q) & CASCADE(BD78L1);


--SD1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2]
--operation mode is normal

SD1_srg[2]_lut_out = SD1L03 # SD1L41 # SD1_srg[1] & SD1L75Q;
SD1_srg[2] = DFFE(SD1_srg[2]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--SD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843
--operation mode is normal

SD1L92 = SD1_srg[2] & (SD1L75Q # SD1_srg[3] & !SD1L55Q) # !SD1_srg[2] & SD1_srg[3] & !SD1L55Q;


--HC2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

HC2_dffs[9]_lut_out = JB23_sload_path[9] & (HC2_dffs[10] # NB1L91Q) # !JB23_sload_path[9] & HC2_dffs[10] & !NB1L91Q;
HC2_dffs[9] = DFFE(HC2_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

HC5_dffs[9]_lut_out = JB23_sload_path[9] & (HC5_dffs[10] # HD1L9Q) # !JB23_sload_path[9] & HC5_dffs[10] & !HD1L9Q;
HC5_dffs[9] = DFFE(HC5_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--UB1_adcmax[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6]
--operation mode is normal

UB1_adcmax[6]_lut_out = UB1_ina[6];
UB1_adcmax[6] = DFFE(UB1_adcmax[6]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7]
--operation mode is normal

UB1_adcmax[7]_lut_out = UB1_ina[7];
UB1_adcmax[7] = DFFE(UB1_adcmax[7]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8]
--operation mode is normal

UB1_adcmax[8]_lut_out = UB1_ina[8];
UB1_adcmax[8] = DFFE(UB1_adcmax[8]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9]
--operation mode is normal

UB1_adcmax[9]_lut_out = UB1_ina[9];
UB1_adcmax[9] = DFFE(UB1_adcmax[9]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1L822 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92
--operation mode is normal

UB1L822 = UB1_adcmax[6] & UB1_adcmax[7] & UB1_adcmax[8] & UB1_adcmax[9];


--UB1_adcmax[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4]
--operation mode is normal

UB1_adcmax[4]_lut_out = UB1_ina[4];
UB1_adcmax[4] = DFFE(UB1_adcmax[4]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5]
--operation mode is normal

UB1_adcmax[5]_lut_out = UB1_ina[5];
UB1_adcmax[5] = DFFE(UB1_adcmax[5]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3]
--operation mode is normal

UB1_adcmax[3]_lut_out = UB1_ina[3];
UB1_adcmax[3] = DFFE(UB1_adcmax[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2]
--operation mode is normal

UB1_adcmax[2]_lut_out = UB1_ina[2];
UB1_adcmax[2] = DFFE(UB1_adcmax[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0]
--operation mode is normal

UB1_adcmax[0]_lut_out = UB1_ina[0];
UB1_adcmax[0] = DFFE(UB1_adcmax[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1]
--operation mode is normal

UB1_adcmax[1]_lut_out = UB1_ina[1];
UB1_adcmax[1] = DFFE(UB1_adcmax[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1L922 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93
--operation mode is normal

UB1L922 = UB1_adcmax[3] & (UB1_adcmax[2] # UB1_adcmax[0] & UB1_adcmax[1]);


--TB1_dom_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd
--operation mode is normal

TB1_dom_rcvd_lut_out = HC1_dffs[7];
TB1_dom_rcvd = DFFE(TB1_dom_rcvd_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L9);


--UB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1
--operation mode is normal

UB1L21 = WB1_PTYPE_SEQ0 & DC1L01Q & (A_nB $ !TB1_dom_rcvd);


--UB1_max_val[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3]
--operation mode is normal

UB1_max_val[3]_lut_out = UB1_ina[3];
UB1_max_val[3] = DFFE(UB1_max_val[3]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--NC7_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC7_aeb_out = JB6_sload_path[0] & !JB6_sload_path[1];


--NC6_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC6_aeb_out = !JB6_sload_path[0] & !JB6_sload_path[1];


--NC9_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC9_aeb_out = JB6_sload_path[0] & JB6_sload_path[1];


--NC8_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC8_aeb_out = JB6_sload_path[1] & !JB6_sload_path[0];


--BD7L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0
--operation mode is normal

BD7L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L3 # !JB6_sload_path[0] & FD6L3;


--LC21_points[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4]
--operation mode is normal

LC21_points[0][4]_lut_out = (JB6_sload_path[0] & FD03_sout_node[4] # !JB6_sload_path[0] & FD12_sout_node[4] # !JB6_sload_path[1]) & CASCADE(BD5L1);
LC21_points[0][4] = DFFE(LC21_points[0][4]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3]
--operation mode is normal

UB1_ina[3]_lut_out = LC21_points[0][3];
UB1_ina[3] = DFFE(UB1_ina[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2]
--operation mode is normal

UB1_inb[2]_lut_out = UB1_ina[2];
UB1_inb[2] = DFFE(UB1_inb[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L722Q is slaveregister:slaveregister_inst|dom_id[9]~reg0
--operation mode is normal

Y1L722Q_lut_out = RE1_MASTERHWDATA[9];
Y1L722Q = DFFE(Y1L722Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

HC3_dffs[10]_lut_out = Y1L822Q & (HC3_dffs[11] # YD1_ID_LOAD) # !Y1L822Q & HC3_dffs[11] & !YD1_ID_LOAD;
HC3_dffs[10] = DFFE(HC3_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--YD1_DATA_BODY is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY
--operation mode is normal

YD1_DATA_BODY_lut_out = YD1_DATA_BODY & (YD1_BYT2 & !YD1L35Q # !YD1L26Q) # !YD1_DATA_BODY & YD1_BYT2 & !YD1L35Q;
YD1_DATA_BODY = DFFE(YD1_DATA_BODY_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845
--operation mode is normal

SD1L03 = SD1L65Q & (YD1L59Q & BD54L2 # !YD1L59Q & BD44L2);


--SD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~107
--operation mode is normal

SD1L41 = SD1_srg[2] & !SD1L55Q;


--SD1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1]
--operation mode is normal

SD1_srg[1]_lut_out = SD1L13 # SD1L51 # SD1_srg[0] & SD1L75Q;
SD1_srg[1] = DFFE(SD1_srg[1]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--HC2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

HC2_dffs[10]_lut_out = JB23_sload_path[10] & (HC2_dffs[11] # NB1L91Q) # !JB23_sload_path[10] & HC2_dffs[11] & !NB1L91Q;
HC2_dffs[10] = DFFE(HC2_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

HC5_dffs[10]_lut_out = JB23_sload_path[10] & (HC5_dffs[11] # HD1L9Q) # !JB23_sload_path[10] & HC5_dffs[11] & !HD1L9Q;
HC5_dffs[10] = DFFE(HC5_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--UB1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2]
--operation mode is normal

UB1_ina[2]_lut_out = LC21_points[0][2];
UB1_ina[2] = DFFE(UB1_ina[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0]
--operation mode is normal

UB1_ina[0]_lut_out = LC21_points[0][0];
UB1_ina[0] = DFFE(UB1_ina[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1]
--operation mode is normal

UB1_ina[1]_lut_out = LC21_points[0][1];
UB1_ina[1] = DFFE(UB1_ina[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2]
--operation mode is normal

UB1_max_val[2]_lut_out = UB1_ina[2];
UB1_max_val[2] = DFFE(UB1_max_val[2]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--BD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0
--operation mode is normal

BD6L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L1 # !JB6_sload_path[0] & FD6L1;


--LC21_points[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

LC21_points[0][3]_lut_out = (JB6_sload_path[0] & FD03_sout_node[3] # !JB6_sload_path[0] & FD12_sout_node[3] # !JB6_sload_path[1]) & CASCADE(BD4L1);
LC21_points[0][3] = DFFE(LC21_points[0][3]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1]
--operation mode is normal

UB1_inb[1]_lut_out = UB1_ina[1];
UB1_inb[1] = DFFE(UB1_inb[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L822Q is slaveregister:slaveregister_inst|dom_id[10]~reg0
--operation mode is normal

Y1L822Q_lut_out = RE1_MASTERHWDATA[10];
Y1L822Q = DFFE(Y1L822Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

HC3_dffs[11]_lut_out = Y1L922Q & (HC3_dffs[12] # YD1_ID_LOAD) # !Y1L922Q & HC3_dffs[12] & !YD1_ID_LOAD;
HC3_dffs[11] = DFFE(HC3_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--SD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847
--operation mode is normal

SD1L13 = SD1L65Q & (YD1L59Q & BD63L2 # !YD1L59Q & BD53L2);


--SD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111
--operation mode is normal

SD1L51 = SD1_srg[1] & !SD1L55Q;


--SD1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]
--operation mode is normal

SD1_srg[0]_lut_out = SD1L61 & (SD1L65Q # SD1_srg[0] & !SD1L55Q) # !SD1L61 & SD1_srg[0] & !SD1L55Q;
SD1_srg[0] = DFFE(SD1_srg[0]_lut_out, GLOBAL(LE1_outclock0), , , SD1L74);


--HC2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

HC2_dffs[11]_lut_out = JB23_sload_path[11] & (HC2_dffs[12] # NB1L91Q) # !JB23_sload_path[11] & HC2_dffs[12] & !NB1L91Q;
HC2_dffs[11] = DFFE(HC2_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

HC5_dffs[11]_lut_out = JB23_sload_path[11] & (HC5_dffs[12] # HD1L9Q) # !JB23_sload_path[11] & HC5_dffs[12] & !HD1L9Q;
HC5_dffs[11] = DFFE(HC5_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--LC21_points[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

LC21_points[0][2]_lut_out = (JB6_sload_path[0] & FD03_sout_node[2] # !JB6_sload_path[0] & FD12_sout_node[2] # !JB6_sload_path[1]) & CASCADE(BD3L1);
LC21_points[0][2] = DFFE(LC21_points[0][2]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--LC21_points[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

LC21_points[0][0]_lut_out = (JB6_sload_path[0] & FD03_sout_node[0] # !JB6_sload_path[0] & FD12_sout_node[0] # !JB6_sload_path[1]) & CASCADE(BD1L1);
LC21_points[0][0] = DFFE(LC21_points[0][0]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--LC21_points[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

LC21_points[0][1]_lut_out = (JB6_sload_path[0] & FD03_sout_node[1] # !JB6_sload_path[0] & FD12_sout_node[1] # !JB6_sload_path[1]) & CASCADE(BD2L1);
LC21_points[0][1] = DFFE(LC21_points[0][1]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_max_val[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1]
--operation mode is normal

UB1_max_val[1]_lut_out = UB1_ina[1];
UB1_max_val[1] = DFFE(UB1_max_val[1]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--BD5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0
--operation mode is normal

BD5L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[4] # !JB6_sload_path[0] & FD3_sout_node[4];


--UB1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0]
--operation mode is normal

UB1_inb[0]_lut_out = UB1_ina[0];
UB1_inb[0] = DFFE(UB1_inb[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L922Q is slaveregister:slaveregister_inst|dom_id[11]~reg0
--operation mode is normal

Y1L922Q_lut_out = RE1_MASTERHWDATA[11];
Y1L922Q = DFFE(Y1L922Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

HC3_dffs[12]_lut_out = Y1L032Q & (HC3_dffs[13] # YD1_ID_LOAD) # !Y1L032Q & HC3_dffs[13] & !YD1_ID_LOAD;
HC3_dffs[12] = DFFE(HC3_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

HC2_dffs[12]_lut_out = JB23_sload_path[12] & (HC2_dffs[13] # NB1L91Q) # !JB23_sload_path[12] & HC2_dffs[13] & !NB1L91Q;
HC2_dffs[12] = DFFE(HC2_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

HC5_dffs[12]_lut_out = JB23_sload_path[12] & (HC5_dffs[13] # HD1L9Q) # !JB23_sload_path[12] & HC5_dffs[13] & !HD1L9Q;
HC5_dffs[12] = DFFE(HC5_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--UB1_max_val[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0]
--operation mode is normal

UB1_max_val[0]_lut_out = UB1_ina[0];
UB1_max_val[0] = DFFE(UB1_max_val[0]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L12Q);


--BD4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0
--operation mode is normal

BD4L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[3] # !JB6_sload_path[0] & FD3_sout_node[3];


--Y1L032Q is slaveregister:slaveregister_inst|dom_id[12]~reg0
--operation mode is normal

Y1L032Q_lut_out = RE1_MASTERHWDATA[12];
Y1L032Q = DFFE(Y1L032Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

HC3_dffs[13]_lut_out = Y1L132Q & (HC3_dffs[14] # YD1_ID_LOAD) # !Y1L132Q & HC3_dffs[14] & !YD1_ID_LOAD;
HC3_dffs[13] = DFFE(HC3_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

HC2_dffs[13]_lut_out = JB23_sload_path[13] & (HC2_dffs[14] # NB1L91Q) # !JB23_sload_path[13] & HC2_dffs[14] & !NB1L91Q;
HC2_dffs[13] = DFFE(HC2_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

HC5_dffs[13]_lut_out = JB23_sload_path[13] & (HC5_dffs[14] # HD1L9Q) # !JB23_sload_path[13] & HC5_dffs[14] & !HD1L9Q;
HC5_dffs[13] = DFFE(HC5_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0
--operation mode is normal

BD3L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[2] # !JB6_sload_path[0] & FD3_sout_node[2];


--BD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0
--operation mode is normal

BD1L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[0] # !JB6_sload_path[0] & FD3_sout_node[0];


--BD2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0
--operation mode is normal

BD2L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[1] # !JB6_sload_path[0] & FD3_sout_node[1];


--Y1L132Q is slaveregister:slaveregister_inst|dom_id[13]~reg0
--operation mode is normal

Y1L132Q_lut_out = RE1_MASTERHWDATA[13];
Y1L132Q = DFFE(Y1L132Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

HC3_dffs[14]_lut_out = Y1L232Q & (HC3_dffs[15] # YD1_ID_LOAD) # !Y1L232Q & HC3_dffs[15] & !YD1_ID_LOAD;
HC3_dffs[14] = DFFE(HC3_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

HC2_dffs[14]_lut_out = JB23_sload_path[14] & (HC2_dffs[15] # NB1L91Q) # !JB23_sload_path[14] & HC2_dffs[15] & !NB1L91Q;
HC2_dffs[14] = DFFE(HC2_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

HC5_dffs[14]_lut_out = JB23_sload_path[14] & (HC5_dffs[15] # HD1L9Q) # !JB23_sload_path[14] & HC5_dffs[15] & !HD1L9Q;
HC5_dffs[14] = DFFE(HC5_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L232Q is slaveregister:slaveregister_inst|dom_id[14]~reg0
--operation mode is normal

Y1L232Q_lut_out = RE1_MASTERHWDATA[14];
Y1L232Q = DFFE(Y1L232Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

HC3_dffs[15]_lut_out = Y1L332Q & (HC3_dffs[16] # YD1_ID_LOAD) # !Y1L332Q & HC3_dffs[16] & !YD1_ID_LOAD;
HC3_dffs[15] = DFFE(HC3_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

HC2_dffs[15]_lut_out = JB23_sload_path[15] & (HC2_dffs[16] # NB1L91Q) # !JB23_sload_path[15] & HC2_dffs[16] & !NB1L91Q;
HC2_dffs[15] = DFFE(HC2_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

HC5_dffs[15]_lut_out = JB23_sload_path[15] & (HC5_dffs[16] # HD1L9Q) # !JB23_sload_path[15] & HC5_dffs[16] & !HD1L9Q;
HC5_dffs[15] = DFFE(HC5_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L332Q is slaveregister:slaveregister_inst|dom_id[15]~reg0
--operation mode is normal

Y1L332Q_lut_out = RE1_MASTERHWDATA[15];
Y1L332Q = DFFE(Y1L332Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

HC3_dffs[16]_lut_out = Y1L432Q & (HC3_dffs[17] # YD1_ID_LOAD) # !Y1L432Q & HC3_dffs[17] & !YD1_ID_LOAD;
HC3_dffs[16] = DFFE(HC3_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

HC2_dffs[16]_lut_out = JB23_sload_path[16] & (HC2_dffs[17] # NB1L91Q) # !JB23_sload_path[16] & HC2_dffs[17] & !NB1L91Q;
HC2_dffs[16] = DFFE(HC2_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

HC5_dffs[16]_lut_out = JB23_sload_path[16] & (HC5_dffs[17] # HD1L9Q) # !JB23_sload_path[16] & HC5_dffs[17] & !HD1L9Q;
HC5_dffs[16] = DFFE(HC5_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L432Q is slaveregister:slaveregister_inst|dom_id[16]~reg0
--operation mode is normal

Y1L432Q_lut_out = RE1_MASTERHWDATA[16];
Y1L432Q = DFFE(Y1L432Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

HC3_dffs[17]_lut_out = Y1L532Q & (HC3_dffs[18] # YD1_ID_LOAD) # !Y1L532Q & HC3_dffs[18] & !YD1_ID_LOAD;
HC3_dffs[17] = DFFE(HC3_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

HC2_dffs[17]_lut_out = JB23_sload_path[17] & (HC2_dffs[18] # NB1L91Q) # !JB23_sload_path[17] & HC2_dffs[18] & !NB1L91Q;
HC2_dffs[17] = DFFE(HC2_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

HC5_dffs[17]_lut_out = JB23_sload_path[17] & (HC5_dffs[18] # HD1L9Q) # !JB23_sload_path[17] & HC5_dffs[18] & !HD1L9Q;
HC5_dffs[17] = DFFE(HC5_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L532Q is slaveregister:slaveregister_inst|dom_id[17]~reg0
--operation mode is normal

Y1L532Q_lut_out = RE1_MASTERHWDATA[17];
Y1L532Q = DFFE(Y1L532Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

HC3_dffs[18]_lut_out = Y1L632Q & (HC3_dffs[19] # YD1_ID_LOAD) # !Y1L632Q & HC3_dffs[19] & !YD1_ID_LOAD;
HC3_dffs[18] = DFFE(HC3_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

HC2_dffs[18]_lut_out = JB23_sload_path[18] & (HC2_dffs[19] # NB1L91Q) # !JB23_sload_path[18] & HC2_dffs[19] & !NB1L91Q;
HC2_dffs[18] = DFFE(HC2_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

HC5_dffs[18]_lut_out = JB23_sload_path[18] & (HC5_dffs[19] # HD1L9Q) # !JB23_sload_path[18] & HC5_dffs[19] & !HD1L9Q;
HC5_dffs[18] = DFFE(HC5_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L632Q is slaveregister:slaveregister_inst|dom_id[18]~reg0
--operation mode is normal

Y1L632Q_lut_out = RE1_MASTERHWDATA[18];
Y1L632Q = DFFE(Y1L632Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

HC3_dffs[19]_lut_out = Y1L732Q & (HC3_dffs[20] # YD1_ID_LOAD) # !Y1L732Q & HC3_dffs[20] & !YD1_ID_LOAD;
HC3_dffs[19] = DFFE(HC3_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

HC2_dffs[19]_lut_out = JB23_sload_path[19] & (HC2_dffs[20] # NB1L91Q) # !JB23_sload_path[19] & HC2_dffs[20] & !NB1L91Q;
HC2_dffs[19] = DFFE(HC2_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

HC5_dffs[19]_lut_out = JB23_sload_path[19] & (HC5_dffs[20] # HD1L9Q) # !JB23_sload_path[19] & HC5_dffs[20] & !HD1L9Q;
HC5_dffs[19] = DFFE(HC5_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L732Q is slaveregister:slaveregister_inst|dom_id[19]~reg0
--operation mode is normal

Y1L732Q_lut_out = RE1_MASTERHWDATA[19];
Y1L732Q = DFFE(Y1L732Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

HC3_dffs[20]_lut_out = Y1L832Q & (HC3_dffs[21] # YD1_ID_LOAD) # !Y1L832Q & HC3_dffs[21] & !YD1_ID_LOAD;
HC3_dffs[20] = DFFE(HC3_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

HC2_dffs[20]_lut_out = JB23_sload_path[20] & (HC2_dffs[21] # NB1L91Q) # !JB23_sload_path[20] & HC2_dffs[21] & !NB1L91Q;
HC2_dffs[20] = DFFE(HC2_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

HC5_dffs[20]_lut_out = JB23_sload_path[20] & (HC5_dffs[21] # HD1L9Q) # !JB23_sload_path[20] & HC5_dffs[21] & !HD1L9Q;
HC5_dffs[20] = DFFE(HC5_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L832Q is slaveregister:slaveregister_inst|dom_id[20]~reg0
--operation mode is normal

Y1L832Q_lut_out = RE1_MASTERHWDATA[20];
Y1L832Q = DFFE(Y1L832Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

HC3_dffs[21]_lut_out = Y1L932Q & (HC3_dffs[22] # YD1_ID_LOAD) # !Y1L932Q & HC3_dffs[22] & !YD1_ID_LOAD;
HC3_dffs[21] = DFFE(HC3_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

HC2_dffs[21]_lut_out = JB23_sload_path[21] & (HC2_dffs[22] # NB1L91Q) # !JB23_sload_path[21] & HC2_dffs[22] & !NB1L91Q;
HC2_dffs[21] = DFFE(HC2_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

HC5_dffs[21]_lut_out = JB23_sload_path[21] & (HC5_dffs[22] # HD1L9Q) # !JB23_sload_path[21] & HC5_dffs[22] & !HD1L9Q;
HC5_dffs[21] = DFFE(HC5_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L932Q is slaveregister:slaveregister_inst|dom_id[21]~reg0
--operation mode is normal

Y1L932Q_lut_out = RE1_MASTERHWDATA[21];
Y1L932Q = DFFE(Y1L932Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

HC3_dffs[22]_lut_out = Y1L042Q & (HC3_dffs[23] # YD1_ID_LOAD) # !Y1L042Q & HC3_dffs[23] & !YD1_ID_LOAD;
HC3_dffs[22] = DFFE(HC3_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

HC2_dffs[22]_lut_out = JB23_sload_path[22] & (HC2_dffs[23] # NB1L91Q) # !JB23_sload_path[22] & HC2_dffs[23] & !NB1L91Q;
HC2_dffs[22] = DFFE(HC2_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

HC5_dffs[22]_lut_out = JB23_sload_path[22] & (HC5_dffs[23] # HD1L9Q) # !JB23_sload_path[22] & HC5_dffs[23] & !HD1L9Q;
HC5_dffs[22] = DFFE(HC5_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L042Q is slaveregister:slaveregister_inst|dom_id[22]~reg0
--operation mode is normal

Y1L042Q_lut_out = RE1_MASTERHWDATA[22];
Y1L042Q = DFFE(Y1L042Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

HC3_dffs[23]_lut_out = Y1L142Q & (HC3_dffs[24] # YD1_ID_LOAD) # !Y1L142Q & HC3_dffs[24] & !YD1_ID_LOAD;
HC3_dffs[23] = DFFE(HC3_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

HC2_dffs[23]_lut_out = JB23_sload_path[23] & (HC2_dffs[24] # NB1L91Q) # !JB23_sload_path[23] & HC2_dffs[24] & !NB1L91Q;
HC2_dffs[23] = DFFE(HC2_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

HC5_dffs[23]_lut_out = JB23_sload_path[23] & (HC5_dffs[24] # HD1L9Q) # !JB23_sload_path[23] & HC5_dffs[24] & !HD1L9Q;
HC5_dffs[23] = DFFE(HC5_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L142Q is slaveregister:slaveregister_inst|dom_id[23]~reg0
--operation mode is normal

Y1L142Q_lut_out = RE1_MASTERHWDATA[23];
Y1L142Q = DFFE(Y1L142Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

HC3_dffs[24]_lut_out = Y1L242Q & (HC3_dffs[25] # YD1_ID_LOAD) # !Y1L242Q & HC3_dffs[25] & !YD1_ID_LOAD;
HC3_dffs[24] = DFFE(HC3_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

HC2_dffs[24]_lut_out = JB23_sload_path[24] & (HC2_dffs[25] # NB1L91Q) # !JB23_sload_path[24] & HC2_dffs[25] & !NB1L91Q;
HC2_dffs[24] = DFFE(HC2_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

HC5_dffs[24]_lut_out = JB23_sload_path[24] & (HC5_dffs[25] # HD1L9Q) # !JB23_sload_path[24] & HC5_dffs[25] & !HD1L9Q;
HC5_dffs[24] = DFFE(HC5_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L242Q is slaveregister:slaveregister_inst|dom_id[24]~reg0
--operation mode is normal

Y1L242Q_lut_out = RE1_MASTERHWDATA[24];
Y1L242Q = DFFE(Y1L242Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

HC3_dffs[25]_lut_out = Y1L342Q & (HC3_dffs[26] # YD1_ID_LOAD) # !Y1L342Q & HC3_dffs[26] & !YD1_ID_LOAD;
HC3_dffs[25] = DFFE(HC3_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

HC2_dffs[25]_lut_out = JB23_sload_path[25] & (HC2_dffs[26] # NB1L91Q) # !JB23_sload_path[25] & HC2_dffs[26] & !NB1L91Q;
HC2_dffs[25] = DFFE(HC2_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

HC5_dffs[25]_lut_out = JB23_sload_path[25] & (HC5_dffs[26] # HD1L9Q) # !JB23_sload_path[25] & HC5_dffs[26] & !HD1L9Q;
HC5_dffs[25] = DFFE(HC5_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L342Q is slaveregister:slaveregister_inst|dom_id[25]~reg0
--operation mode is normal

Y1L342Q_lut_out = RE1_MASTERHWDATA[25];
Y1L342Q = DFFE(Y1L342Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

HC3_dffs[26]_lut_out = Y1L442Q & (HC3_dffs[27] # YD1_ID_LOAD) # !Y1L442Q & HC3_dffs[27] & !YD1_ID_LOAD;
HC3_dffs[26] = DFFE(HC3_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

HC2_dffs[26]_lut_out = JB23_sload_path[26] & (HC2_dffs[27] # NB1L91Q) # !JB23_sload_path[26] & HC2_dffs[27] & !NB1L91Q;
HC2_dffs[26] = DFFE(HC2_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

HC5_dffs[26]_lut_out = JB23_sload_path[26] & (HC5_dffs[27] # HD1L9Q) # !JB23_sload_path[26] & HC5_dffs[27] & !HD1L9Q;
HC5_dffs[26] = DFFE(HC5_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L442Q is slaveregister:slaveregister_inst|dom_id[26]~reg0
--operation mode is normal

Y1L442Q_lut_out = RE1_MASTERHWDATA[26];
Y1L442Q = DFFE(Y1L442Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

HC3_dffs[27]_lut_out = Y1L542Q & (HC3_dffs[28] # YD1_ID_LOAD) # !Y1L542Q & HC3_dffs[28] & !YD1_ID_LOAD;
HC3_dffs[27] = DFFE(HC3_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

HC2_dffs[27]_lut_out = JB23_sload_path[27] & (HC2_dffs[28] # NB1L91Q) # !JB23_sload_path[27] & HC2_dffs[28] & !NB1L91Q;
HC2_dffs[27] = DFFE(HC2_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

HC5_dffs[27]_lut_out = JB23_sload_path[27] & (HC5_dffs[28] # HD1L9Q) # !JB23_sload_path[27] & HC5_dffs[28] & !HD1L9Q;
HC5_dffs[27] = DFFE(HC5_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L542Q is slaveregister:slaveregister_inst|dom_id[27]~reg0
--operation mode is normal

Y1L542Q_lut_out = RE1_MASTERHWDATA[27];
Y1L542Q = DFFE(Y1L542Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

HC3_dffs[28]_lut_out = Y1L642Q & (HC3_dffs[29] # YD1_ID_LOAD) # !Y1L642Q & HC3_dffs[29] & !YD1_ID_LOAD;
HC3_dffs[28] = DFFE(HC3_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

HC2_dffs[28]_lut_out = JB23_sload_path[28] & (HC2_dffs[29] # NB1L91Q) # !JB23_sload_path[28] & HC2_dffs[29] & !NB1L91Q;
HC2_dffs[28] = DFFE(HC2_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

HC5_dffs[28]_lut_out = JB23_sload_path[28] & (HC5_dffs[29] # HD1L9Q) # !JB23_sload_path[28] & HC5_dffs[29] & !HD1L9Q;
HC5_dffs[28] = DFFE(HC5_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L642Q is slaveregister:slaveregister_inst|dom_id[28]~reg0
--operation mode is normal

Y1L642Q_lut_out = RE1_MASTERHWDATA[28];
Y1L642Q = DFFE(Y1L642Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

HC3_dffs[29]_lut_out = Y1L742Q & (HC3_dffs[30] # YD1_ID_LOAD) # !Y1L742Q & HC3_dffs[30] & !YD1_ID_LOAD;
HC3_dffs[29] = DFFE(HC3_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

HC2_dffs[29]_lut_out = JB23_sload_path[29] & (HC2_dffs[30] # NB1L91Q) # !JB23_sload_path[29] & HC2_dffs[30] & !NB1L91Q;
HC2_dffs[29] = DFFE(HC2_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

HC5_dffs[29]_lut_out = JB23_sload_path[29] & (HC5_dffs[30] # HD1L9Q) # !JB23_sload_path[29] & HC5_dffs[30] & !HD1L9Q;
HC5_dffs[29] = DFFE(HC5_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L742Q is slaveregister:slaveregister_inst|dom_id[29]~reg0
--operation mode is normal

Y1L742Q_lut_out = RE1_MASTERHWDATA[29];
Y1L742Q = DFFE(Y1L742Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

HC3_dffs[30]_lut_out = Y1L842Q & (HC3_dffs[31] # YD1_ID_LOAD) # !Y1L842Q & HC3_dffs[31] & !YD1_ID_LOAD;
HC3_dffs[30] = DFFE(HC3_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

HC2_dffs[30]_lut_out = JB23_sload_path[30] & (HC2_dffs[31] # NB1L91Q) # !JB23_sload_path[30] & HC2_dffs[31] & !NB1L91Q;
HC2_dffs[30] = DFFE(HC2_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

HC5_dffs[30]_lut_out = JB23_sload_path[30] & (HC5_dffs[31] # HD1L9Q) # !JB23_sload_path[30] & HC5_dffs[31] & !HD1L9Q;
HC5_dffs[30] = DFFE(HC5_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[30]~reg0
--operation mode is normal

Y1L842Q_lut_out = RE1_MASTERHWDATA[30];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

HC3_dffs[31]_lut_out = Y1L942Q & (HC3_dffs[32] # YD1_ID_LOAD) # !Y1L942Q & HC3_dffs[32] & !YD1_ID_LOAD;
HC3_dffs[31] = DFFE(HC3_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

HC2_dffs[31]_lut_out = JB23_sload_path[31] & (HC2_dffs[32] # NB1L91Q) # !JB23_sload_path[31] & HC2_dffs[32] & !NB1L91Q;
HC2_dffs[31] = DFFE(HC2_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

HC5_dffs[31]_lut_out = JB23_sload_path[31] & (HC5_dffs[32] # HD1L9Q) # !JB23_sload_path[31] & HC5_dffs[32] & !HD1L9Q;
HC5_dffs[31] = DFFE(HC5_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[31]~reg0
--operation mode is normal

Y1L942Q_lut_out = RE1_MASTERHWDATA[31];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L712);


--HC3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

HC3_dffs[32]_lut_out = Y1L052Q & (HC3_dffs[33] # YD1_ID_LOAD) # !Y1L052Q & HC3_dffs[33] & !YD1_ID_LOAD;
HC3_dffs[32] = DFFE(HC3_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

HC2_dffs[32]_lut_out = JB23_sload_path[32] & (HC2_dffs[33] # NB1L91Q) # !JB23_sload_path[32] & HC2_dffs[33] & !NB1L91Q;
HC2_dffs[32] = DFFE(HC2_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

HC5_dffs[32]_lut_out = JB23_sload_path[32] & (HC5_dffs[33] # HD1L9Q) # !JB23_sload_path[32] & HC5_dffs[33] & !HD1L9Q;
HC5_dffs[32] = DFFE(HC5_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[32]~reg0
--operation mode is normal

Y1L052Q_lut_out = RE1_MASTERHWDATA[0];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

HC3_dffs[33]_lut_out = Y1L152Q & (HC3_dffs[34] # YD1_ID_LOAD) # !Y1L152Q & HC3_dffs[34] & !YD1_ID_LOAD;
HC3_dffs[33] = DFFE(HC3_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

HC2_dffs[33]_lut_out = JB23_sload_path[33] & (HC2_dffs[34] # NB1L91Q) # !JB23_sload_path[33] & HC2_dffs[34] & !NB1L91Q;
HC2_dffs[33] = DFFE(HC2_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

HC5_dffs[33]_lut_out = JB23_sload_path[33] & (HC5_dffs[34] # HD1L9Q) # !JB23_sload_path[33] & HC5_dffs[34] & !HD1L9Q;
HC5_dffs[33] = DFFE(HC5_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L152Q is slaveregister:slaveregister_inst|dom_id[33]~reg0
--operation mode is normal

Y1L152Q_lut_out = RE1_MASTERHWDATA[1];
Y1L152Q = DFFE(Y1L152Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

HC3_dffs[34]_lut_out = Y1L252Q & (HC3_dffs[35] # YD1_ID_LOAD) # !Y1L252Q & HC3_dffs[35] & !YD1_ID_LOAD;
HC3_dffs[34] = DFFE(HC3_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

HC2_dffs[34]_lut_out = JB23_sload_path[34] & (HC2_dffs[35] # NB1L91Q) # !JB23_sload_path[34] & HC2_dffs[35] & !NB1L91Q;
HC2_dffs[34] = DFFE(HC2_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

HC5_dffs[34]_lut_out = JB23_sload_path[34] & (HC5_dffs[35] # HD1L9Q) # !JB23_sload_path[34] & HC5_dffs[35] & !HD1L9Q;
HC5_dffs[34] = DFFE(HC5_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[34]~reg0
--operation mode is normal

Y1L252Q_lut_out = RE1_MASTERHWDATA[2];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

HC3_dffs[35]_lut_out = Y1L352Q & (HC3_dffs[36] # YD1_ID_LOAD) # !Y1L352Q & HC3_dffs[36] & !YD1_ID_LOAD;
HC3_dffs[35] = DFFE(HC3_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

HC2_dffs[35]_lut_out = JB23_sload_path[35] & (HC2_dffs[36] # NB1L91Q) # !JB23_sload_path[35] & HC2_dffs[36] & !NB1L91Q;
HC2_dffs[35] = DFFE(HC2_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

HC5_dffs[35]_lut_out = JB23_sload_path[35] & (HC5_dffs[36] # HD1L9Q) # !JB23_sload_path[35] & HC5_dffs[36] & !HD1L9Q;
HC5_dffs[35] = DFFE(HC5_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[35]~reg0
--operation mode is normal

Y1L352Q_lut_out = RE1_MASTERHWDATA[3];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

HC3_dffs[36]_lut_out = Y1L452Q & (HC3_dffs[37] # YD1_ID_LOAD) # !Y1L452Q & HC3_dffs[37] & !YD1_ID_LOAD;
HC3_dffs[36] = DFFE(HC3_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

HC2_dffs[36]_lut_out = JB23_sload_path[36] & (HC2_dffs[37] # NB1L91Q) # !JB23_sload_path[36] & HC2_dffs[37] & !NB1L91Q;
HC2_dffs[36] = DFFE(HC2_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

HC5_dffs[36]_lut_out = JB23_sload_path[36] & (HC5_dffs[37] # HD1L9Q) # !JB23_sload_path[36] & HC5_dffs[37] & !HD1L9Q;
HC5_dffs[36] = DFFE(HC5_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[36]~reg0
--operation mode is normal

Y1L452Q_lut_out = RE1_MASTERHWDATA[4];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

HC3_dffs[37]_lut_out = Y1L552Q & (HC3_dffs[38] # YD1_ID_LOAD) # !Y1L552Q & HC3_dffs[38] & !YD1_ID_LOAD;
HC3_dffs[37] = DFFE(HC3_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

HC2_dffs[37]_lut_out = JB23_sload_path[37] & (HC2_dffs[38] # NB1L91Q) # !JB23_sload_path[37] & HC2_dffs[38] & !NB1L91Q;
HC2_dffs[37] = DFFE(HC2_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

HC5_dffs[37]_lut_out = JB23_sload_path[37] & (HC5_dffs[38] # HD1L9Q) # !JB23_sload_path[37] & HC5_dffs[38] & !HD1L9Q;
HC5_dffs[37] = DFFE(HC5_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L552Q is slaveregister:slaveregister_inst|dom_id[37]~reg0
--operation mode is normal

Y1L552Q_lut_out = RE1_MASTERHWDATA[5];
Y1L552Q = DFFE(Y1L552Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

HC3_dffs[38]_lut_out = Y1L652Q & (HC3_dffs[39] # YD1_ID_LOAD) # !Y1L652Q & HC3_dffs[39] & !YD1_ID_LOAD;
HC3_dffs[38] = DFFE(HC3_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

HC2_dffs[38]_lut_out = JB23_sload_path[38] & (HC2_dffs[39] # NB1L91Q) # !JB23_sload_path[38] & HC2_dffs[39] & !NB1L91Q;
HC2_dffs[38] = DFFE(HC2_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

HC5_dffs[38]_lut_out = JB23_sload_path[38] & (HC5_dffs[39] # HD1L9Q) # !JB23_sload_path[38] & HC5_dffs[39] & !HD1L9Q;
HC5_dffs[38] = DFFE(HC5_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[38]~reg0
--operation mode is normal

Y1L652Q_lut_out = RE1_MASTERHWDATA[6];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

HC3_dffs[39]_lut_out = Y1L752Q & (HC3_dffs[40] # YD1_ID_LOAD) # !Y1L752Q & HC3_dffs[40] & !YD1_ID_LOAD;
HC3_dffs[39] = DFFE(HC3_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

HC2_dffs[39]_lut_out = JB23_sload_path[39] & (HC2_dffs[40] # NB1L91Q) # !JB23_sload_path[39] & HC2_dffs[40] & !NB1L91Q;
HC2_dffs[39] = DFFE(HC2_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

HC5_dffs[39]_lut_out = JB23_sload_path[39] & (HC5_dffs[40] # HD1L9Q) # !JB23_sload_path[39] & HC5_dffs[40] & !HD1L9Q;
HC5_dffs[39] = DFFE(HC5_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[39]~reg0
--operation mode is normal

Y1L752Q_lut_out = RE1_MASTERHWDATA[7];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

HC3_dffs[40]_lut_out = Y1L852Q & (HC3_dffs[41] # YD1_ID_LOAD) # !Y1L852Q & HC3_dffs[41] & !YD1_ID_LOAD;
HC3_dffs[40] = DFFE(HC3_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

HC2_dffs[40]_lut_out = JB23_sload_path[40] & (HC2_dffs[41] # NB1L91Q) # !JB23_sload_path[40] & HC2_dffs[41] & !NB1L91Q;
HC2_dffs[40] = DFFE(HC2_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

HC5_dffs[40]_lut_out = JB23_sload_path[40] & (HC5_dffs[41] # HD1L9Q) # !JB23_sload_path[40] & HC5_dffs[41] & !HD1L9Q;
HC5_dffs[40] = DFFE(HC5_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[40]~reg0
--operation mode is normal

Y1L852Q_lut_out = RE1_MASTERHWDATA[8];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

HC3_dffs[41]_lut_out = Y1L952Q & (HC3_dffs[42] # YD1_ID_LOAD) # !Y1L952Q & HC3_dffs[42] & !YD1_ID_LOAD;
HC3_dffs[41] = DFFE(HC3_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

HC2_dffs[41]_lut_out = JB23_sload_path[41] & (HC2_dffs[42] # NB1L91Q) # !JB23_sload_path[41] & HC2_dffs[42] & !NB1L91Q;
HC2_dffs[41] = DFFE(HC2_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

HC5_dffs[41]_lut_out = JB23_sload_path[41] & (HC5_dffs[42] # HD1L9Q) # !JB23_sload_path[41] & HC5_dffs[42] & !HD1L9Q;
HC5_dffs[41] = DFFE(HC5_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[41]~reg0
--operation mode is normal

Y1L952Q_lut_out = RE1_MASTERHWDATA[9];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

HC3_dffs[42]_lut_out = Y1L062Q & (HC3_dffs[43] # YD1_ID_LOAD) # !Y1L062Q & HC3_dffs[43] & !YD1_ID_LOAD;
HC3_dffs[42] = DFFE(HC3_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

HC2_dffs[42]_lut_out = JB23_sload_path[42] & (HC2_dffs[43] # NB1L91Q) # !JB23_sload_path[42] & HC2_dffs[43] & !NB1L91Q;
HC2_dffs[42] = DFFE(HC2_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

HC5_dffs[42]_lut_out = JB23_sload_path[42] & (HC5_dffs[43] # HD1L9Q) # !JB23_sload_path[42] & HC5_dffs[43] & !HD1L9Q;
HC5_dffs[42] = DFFE(HC5_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L062Q is slaveregister:slaveregister_inst|dom_id[42]~reg0
--operation mode is normal

Y1L062Q_lut_out = RE1_MASTERHWDATA[10];
Y1L062Q = DFFE(Y1L062Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

HC3_dffs[43]_lut_out = Y1L162Q & (HC3_dffs[44] # YD1_ID_LOAD) # !Y1L162Q & HC3_dffs[44] & !YD1_ID_LOAD;
HC3_dffs[43] = DFFE(HC3_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

HC2_dffs[43]_lut_out = JB23_sload_path[43] & (HC2_dffs[44] # NB1L91Q) # !JB23_sload_path[43] & HC2_dffs[44] & !NB1L91Q;
HC2_dffs[43] = DFFE(HC2_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

HC5_dffs[43]_lut_out = JB23_sload_path[43] & (HC5_dffs[44] # HD1L9Q) # !JB23_sload_path[43] & HC5_dffs[44] & !HD1L9Q;
HC5_dffs[43] = DFFE(HC5_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L162Q is slaveregister:slaveregister_inst|dom_id[43]~reg0
--operation mode is normal

Y1L162Q_lut_out = RE1_MASTERHWDATA[11];
Y1L162Q = DFFE(Y1L162Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

HC3_dffs[44]_lut_out = Y1L262Q & (HC3_dffs[45] # YD1_ID_LOAD) # !Y1L262Q & HC3_dffs[45] & !YD1_ID_LOAD;
HC3_dffs[44] = DFFE(HC3_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

HC2_dffs[44]_lut_out = JB23_sload_path[44] & (HC2_dffs[45] # NB1L91Q) # !JB23_sload_path[44] & HC2_dffs[45] & !NB1L91Q;
HC2_dffs[44] = DFFE(HC2_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

HC5_dffs[44]_lut_out = JB23_sload_path[44] & (HC5_dffs[45] # HD1L9Q) # !JB23_sload_path[44] & HC5_dffs[45] & !HD1L9Q;
HC5_dffs[44] = DFFE(HC5_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[44]~reg0
--operation mode is normal

Y1L262Q_lut_out = RE1_MASTERHWDATA[12];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

HC3_dffs[45]_lut_out = Y1L362Q & (HC3_dffs[46] # YD1_ID_LOAD) # !Y1L362Q & HC3_dffs[46] & !YD1_ID_LOAD;
HC3_dffs[45] = DFFE(HC3_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

HC2_dffs[45]_lut_out = JB23_sload_path[45] & (HC2_dffs[46] # NB1L91Q) # !JB23_sload_path[45] & HC2_dffs[46] & !NB1L91Q;
HC2_dffs[45] = DFFE(HC2_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

HC5_dffs[45]_lut_out = JB23_sload_path[45] & (HC5_dffs[46] # HD1L9Q) # !JB23_sload_path[45] & HC5_dffs[46] & !HD1L9Q;
HC5_dffs[45] = DFFE(HC5_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L362Q is slaveregister:slaveregister_inst|dom_id[45]~reg0
--operation mode is normal

Y1L362Q_lut_out = RE1_MASTERHWDATA[13];
Y1L362Q = DFFE(Y1L362Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

HC3_dffs[46]_lut_out = Y1L462Q & (HC3_dffs[47] # YD1_ID_LOAD) # !Y1L462Q & HC3_dffs[47] & !YD1_ID_LOAD;
HC3_dffs[46] = DFFE(HC3_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

HC2_dffs[46]_lut_out = JB23_sload_path[46] & (HC2_dffs[47] # NB1L91Q) # !JB23_sload_path[46] & HC2_dffs[47] & !NB1L91Q;
HC2_dffs[46] = DFFE(HC2_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

HC5_dffs[46]_lut_out = JB23_sload_path[46] & (HC5_dffs[47] # HD1L9Q) # !JB23_sload_path[46] & HC5_dffs[47] & !HD1L9Q;
HC5_dffs[46] = DFFE(HC5_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L462Q is slaveregister:slaveregister_inst|dom_id[46]~reg0
--operation mode is normal

Y1L462Q_lut_out = RE1_MASTERHWDATA[14];
Y1L462Q = DFFE(Y1L462Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--HC3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

HC3_dffs[47]_lut_out = Y1L562Q & YD1_ID_LOAD;
HC3_dffs[47] = DFFE(HC3_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

HC2_dffs[47]_lut_out = NB1L91Q & JB23_sload_path[47];
HC2_dffs[47] = DFFE(HC2_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

HC5_dffs[47]_lut_out = HD1L9Q & JB23_sload_path[47];
HC5_dffs[47] = DFFE(HC5_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L562Q is slaveregister:slaveregister_inst|dom_id[47]~reg0
--operation mode is normal

Y1L562Q_lut_out = RE1_MASTERHWDATA[15];
Y1L562Q = DFFE(Y1L562Q_lut_out, GLOBAL(LE1_outclock0), !V1L4Q, , Y1L662);


--RC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~216
--operation mode is normal

RC1L41 = !RC1L11 & (!JB4_sload_path[0] # !RC1L02Q # !RC1L6);


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|i~5847
--operation mode is normal

BB1L971 = BB1L081 # BB1L062Q # BB1L952Q # BB1L162Q;


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|i~5851
--operation mode is normal

BB1L081 = BB1L652Q # BB1L752Q # BB1L552Q # BB1L562Q;


--QD1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92
--operation mode is normal

QD1L6 = QD1L7 # JB01_pre_out[5] # JB01_pre_out[1] # JB01_pre_out[2];


--QD1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96
--operation mode is normal

QD1L7 = JB01_pre_out[3] # JB01_pre_out[4] # !HD1L61Q # !JB01_sload_path[0];


--QD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92
--operation mode is normal

QD1L3 = QD1L4 & JB01_pre_out[5] & JB01_sload_path[0] & JB01_pre_out[1];


--QD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96
--operation mode is normal

QD1L4 = QD1_b_non_empty & JB01_pre_out[2] & JB01_pre_out[3] & JB01_pre_out[4];


--XD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~354
--operation mode is normal

XD1L59 = (XD1L48 # XD1L18 # XD1L97 # XD1L77) & CASCADE(XD1L4);


--XD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~337
--operation mode is normal

XD1L48 = XD1L38 # XD1L57 & (XD1L58 # XD1L16);


--XD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341
--operation mode is normal

XD1L58 = XD1L68 # XD1L76 # XD1L56 # XD1L36;


--XD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343
--operation mode is normal

XD1L68 = XD1L37 # XD1L17 # XD1L96;


--NC41_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC41_aeb_out = JB41_sload_path[4];


--NC4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

NC4_aeb_out = JB2_sload_path[4];


--BD24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

BD24L1 = YD1L87Q;


--PC6L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162
--operation mode is normal

PC6L81 = PC6_or_node[0][6];


--HB3L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

HB3L21 = !PD1_rd_ptr_lsb;


--JB1L3 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

JB1L3 = JB1L3 & JB1L4;


--JB12L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB12L81 = !JB12_cout;


--JB5L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB5L43 = !JB5_cout;


--JB9L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB9L41 = !JB9_cout;


--JB6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB6L6 = !JB6_cout;


--JB2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB2L31 = !JB2_cout;


--JB81L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB81L8 = JB81_cout;


--JB91L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB91L9 = !JB91_cout;


--JB61L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0
--operation mode is normal

JB61L43 = !JB61_the_carries[10];


--JB41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB41L31 = !JB41_cout;


--JB51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

JB51L11 = JB51_cout;


--JB91L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

JB91L3 = CARRY(JB81L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(LE1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!KB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(UD1L31);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(UD1L11);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(UD1L01);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(UD1L7);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(UD1L6);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(UD1L5);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(UD1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(UD1L3);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L712Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(BB1L9Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L671Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(BB1L812Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L912Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L1Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L01Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L11Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L812Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(BB2L9Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L671Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(BB2L912Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L022Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L1Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L01Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L11Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L18Q);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!P1L101Q);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE = OUTPUT(M1L3Q);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L81Q, !L1_i113);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L71Q, !L1_i113);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L61Q, !L1_i113);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L51Q, !L1_i113);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L41Q, !L1_i113);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L31Q, !L1_i113);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L21Q, !L1_i113);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L11Q, !L1_i113);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(U1L35Q);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(U1L25Q);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(U1L15Q);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(U1L05Q);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(U1L94Q);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(U1L84Q);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(U1L74Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L24Q, K1_i563);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L34Q, K1_i565);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(F1L3Q);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!F1L3Q);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1_SYS_RESET);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(JB1_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(NB1L61Q);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(HD1L5Q);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(TB1L32Q);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(KB1_CLR_BUF);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(WB1_CTR_ERR);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(TB1L91Q);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(TB1L81Q);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(Y1_com_ctrl_local[0]);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--VE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

VE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(RE1L911, RE1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--VE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

VE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(RE1L021, RE1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--VE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

VE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(RE1L121, RE1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--VE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

VE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(RE1L221, RE1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--VE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

VE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(RE1L68, RE1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--VE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

VE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(RE1L78, RE1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--VE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

VE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(RE1L88, RE1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--VE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

VE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(RE1L98, RE1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--VE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

VE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(RE1L09, RE1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--VE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

VE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(RE1L19, RE1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--VE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

VE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(RE1L29, RE1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--VE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

VE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(RE1L39, RE1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--VE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

VE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(RE1L49, RE1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--VE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

VE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(RE1L59, RE1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--VE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

VE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(RE1L69, RE1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--VE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

VE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(RE1L79, RE1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--VE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

VE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(RE1L89, RE1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--VE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

VE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(RE1L99, RE1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--VE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

VE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(RE1L001, RE1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--VE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

VE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(RE1L101, RE1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--VE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

VE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(RE1L201, RE1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--VE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

VE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(RE1L301, RE1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--VE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

VE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(RE1L401, RE1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--VE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

VE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(RE1L501, RE1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--VE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

VE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(RE1L601, RE1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--VE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

VE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(RE1L701, RE1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--VE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

VE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(RE1L801, RE1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--VE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

VE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(RE1L901, RE1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--VE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

VE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(RE1L011, RE1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--VE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

VE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(RE1L111, RE1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--VE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

VE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(RE1L211, RE1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--VE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

VE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(RE1L311, RE1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--VE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

VE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(RE1L411, RE1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--VE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

VE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(RE1L511, RE1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--VE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

VE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(RE1L611, RE1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--VE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

VE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(RE1L711, RE1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--VE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

VE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(RE1L53, RE1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--VE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

VE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(RE1L63, RE1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--VE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

VE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(RE1L73, RE1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--VE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

VE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(RE1L83, RE1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--VE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

VE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(RE1L93, RE1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--VE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

VE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(RE1L04, RE1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--VE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

VE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(RE1L14, RE1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--VE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

VE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(RE1L24, RE1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--VE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

VE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(RE1L34, RE1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--VE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

VE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(RE1L44, RE1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--VE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

VE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(RE1L54, RE1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--VE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

VE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(RE1L64, RE1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--VE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

VE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(RE1L74, RE1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--VE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

VE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(RE1L84, RE1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--VE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

VE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(RE1L94, RE1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--VE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

VE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(RE1L05, RE1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--VE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

VE75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(RE1L941, RE1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--VE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

VE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(RE1L641, RE1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(RE1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(RE1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(RE1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(RE1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(RE1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(RE1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(RE1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(RE1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(RE1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(RE1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(RE1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(RE1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(RE1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(RE1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(RE1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(RE1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(RE1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(RE1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(RE1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(RE1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(RE1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(RE1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(RE1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(RE1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(RE1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(RE1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(RE1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(RE1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(RE1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(RE1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(RE1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(RE1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(RE1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(RE1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(RE1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(RE1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(RE1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(RE1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(RE1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(RE1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(RE1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(RE1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(RE1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(RE1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(RE1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(RE1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(RE1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(RE1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(RE1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(RE1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(RE1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(RE1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(RE1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(RE1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(RE1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(RE1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(RE1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(RE1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(RE1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(RE1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(RE1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(RE1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(RE1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(RE1L37);


--WE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

WE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(RE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


