// Seed: 555590785
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri id_10,
    input tri id_11
);
  assign id_4 = 1'b0;
  supply1 id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_20 = "" ? 1'b0 : 1'b0;
  id_22(
      .id_0(id_4), .id_1(1'b0), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_0, id_1, id_2, id_1, id_1, id_1, id_1, id_0, id_1, id_1
  );
endmodule
