Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 05/20/2002 16:34:24

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


P3X3


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

p3x3      EPF10K70RC240-4  38     19     0    0         0  %    203      5  %

User Pins:                 38     19     0  



Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 28: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square2.vhd: Found multiple assignments to the same signal or signal bit "clr1" in a Process Statement -- only the last assignment will take effect
Warning: Line 27: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square2.vhd: Found multiple assignments to the same signal or signal bit "clr0" in a Process Statement -- only the last assignment will take effect
Warning: Line 31: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square3.vhd: Found multiple assignments to the same signal or signal bit "clr2" in a Process Statement -- only the last assignment will take effect
Warning: Line 30: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square3.vhd: Found multiple assignments to the same signal or signal bit "clr1" in a Process Statement -- only the last assignment will take effect
Warning: Line 29: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square3.vhd: Found multiple assignments to the same signal or signal bit "clr0" in a Process Statement -- only the last assignment will take effect
Warning: Line 34: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square4.vhd: Found multiple assignments to the same signal or signal bit "clr3" in a Process Statement -- only the last assignment will take effect
Warning: Line 33: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square4.vhd: Found multiple assignments to the same signal or signal bit "clr2" in a Process Statement -- only the last assignment will take effect
Warning: Line 32: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square4.vhd: Found multiple assignments to the same signal or signal bit "clr1" in a Process Statement -- only the last assignment will take effect
Warning: Line 31: File e:\vhdldesigns\research\8puzzlevhdl-rev03\square4.vhd: Found multiple assignments to the same signal or signal bit "clr0" in a Process Statement -- only the last assignment will take effect


Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt

** FILE HIERARCHY **



|lpm_add_sub:900|
|lpm_add_sub:900|addcore:adder|
|lpm_add_sub:900|altshift:result_ext_latency_ffs|
|lpm_add_sub:900|altshift:carry_ext_latency_ffs|
|lpm_add_sub:900|altshift:oflow_ext_latency_ffs|
|square2:s0|
|square3:s1|
|square2:s2|
|square3:s3|
|square4:s4|
|square3:s5|
|square2:s6|
|square3:s7|
|square2:s8|


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

***** Logic for device 'p3x3' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                    f                                                                           f                          
                                    i                                                                           i                          
                                    r                                               m                           r         m     m          
                                    e                                               a                           e         a     a          
                  R R     R R R R   c R R R R R R   R R R R R R R   R   R       R R t           R           R R c R       t   R t     R    
                  E E     E E E E   l E E E E E E   E E E E E E E   E   E       E E c           E           E E l E       c   E c     E    
                  S S i i S S S S G r S S S S S S V S S S S S S S G S i S i i i S S h i V     i S   i i G i S S r S i i V h i S h i i S    
                  E E n n E E E E N _ E E E E E E C E E E E E E E N E n E n n n E E _ n C i i n E i n n N n E E _ E n n C _ n E _ n n E i  
                  R R i i R R R R D o R R R R R R C R R R R R R R D R i R i i i R R o i C n n i R n i i D i R R o R i i C o i R o i i R n  
                  V V t t V V V V I u V V V V V V I V V V V V V V I V t V t t t V V u t I i i t V i t t I t V V u V t t I u t V u t t V i  
                  E E 2 2 E E E E N t E E E E E E N E E E E E E E N E 2 E 3 3 3 E E t 1 N t t 1 E t 1 2 N 1 E E t E 3 1 N t 1 E t 1 2 E t  
                  D D 2 1 D D D D T 5 D D D D D D T D D D D D D D T D 3 D 3 2 5 D D 1 1 T 3 1 4 D 2 5 7 T 6 D D 4 D 0 2 T 8 7 D 2 3 5 D 7  
                --------------------------------------------------------------------------------------------------------------------------_ 
               / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
              /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
        #TCK |  1                                                                                                                         180 | ^DATA0 
  ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
       ^nCEO |  3                                                                                                                         178 | ^nCE 
        #TDO |  4                                                                                                                         177 | #TDI 
      VCCINT |  5                                                                                                                         176 | GNDINT 
fireclr_out3 |  6                                                                                                                         175 | fireclr_out2 
  match_out0 |  7                                                                                                                         174 | fireclr_out0 
fireclr_out8 |  8                                                                                                                         173 | fireclr_out6 
  match_out3 |  9                                                                                                                         172 | match_out5 
      GNDINT | 10                                                                                                                         171 | match_out6 
  match_out4 | 11                                                                                                                         170 | VCCINT 
    RESERVED | 12                                                                                                                         169 | RESERVED 
    RESERVED | 13                                                                                                                         168 | RESERVED 
    RESERVED | 14                                                                                                                         167 | RESERVED 
    RESERVED | 15                                                                                                                         166 | RESERVED 
      VCCINT | 16                                                                                                                         165 | GNDINT 
    RESERVED | 17                                                                                                                         164 | RESERVED 
    RESERVED | 18                                                                                                                         163 | RESERVED 
    RESERVED | 19                                                                                                                         162 | RESERVED 
    RESERVED | 20                                                                                                                         161 | RESERVED 
    RESERVED | 21                                                                                                                         160 | VCCINT 
      GNDINT | 22                                                                                                                         159 | RESERVED 
    RESERVED | 23                                                                                                                         158 | RESERVED 
    RESERVED | 24                                                                                                                         157 | RESERVED 
    RESERVED | 25                                                                                                                         156 | RESERVED 
    RESERVED | 26                                                                                                                         155 | GNDINT 
      VCCINT | 27                                                                                                                         154 | RESERVED 
    RESERVED | 28                                                                                                                         153 | RESERVED 
    RESERVED | 29                                                                                                                         152 | RESERVED 
    RESERVED | 30                                                                                                                         151 | RESERVED 
    RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
      GNDINT | 32                                                                                                                         149 | RESERVED 
    RESERVED | 33                                                                                                                         148 | RESERVED 
    RESERVED | 34                                                                                                                         147 | fireclr_out1 
    RESERVED | 35                                                                                                                         146 | RESERVED 
    RESERVED | 36                                                                                                                         145 | GNDINT 
      VCCINT | 37                                                                                                                         144 | RESERVED 
    RESERVED | 38                                                                                                                         143 | RESERVED 
    RESERVED | 39                                                                                                                         142 | RESERVED 
    RESERVED | 40                                                                                                                         141 | RESERVED 
    RESERVED | 41                                                                                                                         140 | VCCINT 
      GNDINT | 42                                                                                                                         139 | RESERVED 
    RESERVED | 43                                                                                                                         138 | RESERVED 
    RESERVED | 44                                                                                                                         137 | RESERVED 
    RESERVED | 45                                                                                                                         136 | RESERVED 
    RESERVED | 46                                                                                                                         135 | GNDINT 
      VCCINT | 47                                                                                                                         134 | RESERVED 
    RESERVED | 48                                                                                                                         133 | RESERVED 
    RESERVED | 49                                                                                                                         132 | RESERVED 
    RESERVED | 50                                                                                                                         131 | RESERVED 
    RESERVED | 51                                                                                                                         130 | VCCINT 
      GNDINT | 52                                                                                                                         129 | RESERVED 
    RESERVED | 53                                                                                                                         128 | RESERVED 
    RESERVED | 54                                                                                                                         127 | RESERVED 
    RESERVED | 55                                                                                                                         126 | RESERVED 
    RESERVED | 56                                                                                                                         125 | GNDINT 
      VCCINT | 57                                                                                                                         124 | ^MSEL0 
        #TMS | 58                                                                                                                         123 | ^MSEL1 
       #TRST | 59                                                                                                                         122 | VCCINT 
    ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
             |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
              \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
               \--------------------------------------------------------------------------------------------------------------------------- 
                  R R R i R R R R G f R R R R i R V R R R R R R R G R R R V r c i G s i V R i R R i i m G R R R i i R i V i i i i i i R R  
                  E E E n E E E E N i E E E E n E C E E E E E E E N E E E C e l n N o n C E n E E n n a N E E E n n E n C n n n n n n E E  
                  S S S i S S S S D r S S S S i S C S S S S S S S D S S S C i k i D l i C S i S S i i t D S S S i i S i C i i i i i i S S  
                  E E E t E E E E I e E E E E t E I E E E E E E E I E E E I n   t I v t I E t E E t t c I E E E t t E t I t t t t t t E E  
                  R R R 5 R R R R N c R R R R 2 R N R R R R R R R N R R R N i   3 N e 6 N R 1 R R 2 8 h N R R R 2 1 R 9 N 2 2 4 1 3 0 R R  
                  V V V   V V V V T l V V V V 0 V T V V V V V V V T V V V T t   4 T d   T V 0 V V 9   _ T V V V 8 8 V   T 6 4   9 1   V V  
                  E E E   E E E E   r E E E E   E   E E E E E E E   E E E                 E   E E     o   E E E     E                 E E  
                  D D D   D D D D   _ D D D D   D   D D D D D D D   D D D                 D   D D     u   D D D     D                 D D  
                                    o                                                                 t                                    
                                    u                                                                 7                                    
                                    t                                                                                                      
                                    7                                                                                                      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A3       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
A4       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A5       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      12/26( 46%)   
A6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
A7       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
A8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A9       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
A10      7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
A11      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
A12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
A13      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
A14      8/ 8(100%)   1/ 8( 12%)   7/ 8( 87%)    1/2    0/2       9/26( 34%)   
A15      2/ 8( 25%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       4/26( 15%)   
A16      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
A17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
A18      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
A19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/26(  7%)   
A20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
A23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A24      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
A25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A26      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      18/26( 69%)   
A33      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A44      8/ 8(100%)   2/ 8( 25%)   6/ 8( 75%)    1/2    0/2       5/26( 19%)   
A52      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    0/2      14/26( 53%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            51/183    ( 27%)
Total logic cells used:                        203/3744   (  5%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.35/4    ( 83%)
Total fan-in:                                 682/14976   (  4%)

Total input pins required:                      38
Total input I/O cell registers required:         0
Total output pins required:                     19
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    203
Total flipflops required:                       38
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         6/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      8   8   8   8   8   8   8   8   8   7   8   1   8   8   2   8   8   8   1   8   0   8   8   8   8   8   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   8    203/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   8   8   8   8   8   8   8   8   7   8   1   8   8   2   8   8   8   1   8   0   8   8   8   8   8   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   8    203/0  



Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
 118      -     -    -    02      INPUT                0    0    0    1  init0
 203      -     -    -    22      INPUT                0    0    0    1  init1
 200      -     -    -    20      INPUT                0    0    0    1  init2
 204      -     -    -    24      INPUT                0    0    0    1  init3
 115      -     -    -    06      INPUT                0    0    0    1  init4
  64      -     -    -    49      INPUT                0    0    0    1  init5
  95      -     -    -    25      INPUT                0    0    0    1  init6
 181      -     -    -    02      INPUT                0    0    0    1  init7
 102      -     -    -    17      INPUT                0    0    0    1  init8
 111      -     -    -    09      INPUT                0    0    0    1  init9
  98      -     -    -    21      INPUT                0    0    0    1  init10
 206      -     -    -    24      INPUT                0    0    0    1  init11
 190      -     -    -    11      INPUT                0    0    0    1  init12
 184      -     -    -    06      INPUT                0    0    0    1  init13
 202      -     -    -    22      INPUT                0    0    0    1  init14
 199      -     -    -    20      INPUT                0    0    0    1  init15
 196      -     -    -    16      INPUT                0    0    0    1  init16
 187      -     -    -    09      INPUT                0    0    0    1  init17
 109      -     -    -    11      INPUT                0    0    0    1  init18
 116      -     -    -    05      INPUT                0    0    0    1  init19
  75      -     -    -    37      INPUT                0    0    0    1  init20
 237      -     -    -    48      INPUT                0    0    0    1  init21
 238      -     -    -    49      INPUT                0    0    0    1  init22
 214      -     -    -    28      INPUT                0    0    0    1  init23
 114      -     -    -    07      INPUT                0    0    0    1  init24
 183      -     -    -    05      INPUT                0    0    0    1  init25
 113      -     -    -    08      INPUT                0    0    0    1  init26
 198      -     -    -    18      INPUT                0    0    0    1  init27
 108      -     -    -    12      INPUT                0    0    0    1  init28
 101      -     -    -    17      INPUT                0    0    0    1  init29
 191      -     -    -    12      INPUT                0    0    0    1  init30
 117      -     -    -    03      INPUT                0    0    0    1  init31
 211      -     -    -    --      INPUT                0    0    0    1  init32
 212      -     -    -    --      INPUT                0    0    0    1  init33
  92      -     -    -    --      INPUT                0    0    0    1  init34
 210      -     -    -    --      INPUT                0    0    0    1  init35
  90      -     -    -    --      INPUT                0    0    0   36  reinit


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 174      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out0
 147      -     -    F    --     OUTPUT                0    1    0    0  fireclr_out1
 175      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out2
   6      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out3
 193      -     -    -    14     OUTPUT                0    1    0    0  fireclr_out4
 231      -     -    -    44     OUTPUT                0    1    0    0  fireclr_out5
 173      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out6
  70      -     -    -    44     OUTPUT                0    1    0    0  fireclr_out7
   8      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out8
   7      -     -    A    --     OUTPUT                0    1    0    0  match_out0
 207      -     -    -    25     OUTPUT                0    1    0    0  match_out1
 185      -     -    -    07     OUTPUT                0    1    0    0  match_out2
   9      -     -    A    --     OUTPUT                0    1    0    0  match_out3
  11      -     -    A    --     OUTPUT                0    1    0    0  match_out4
 172      -     -    A    --     OUTPUT                0    1    0    0  match_out5
 171      -     -    A    --     OUTPUT                0    1    0    0  match_out6
 103      -     -    -    16     OUTPUT                0    1    0    0  match_out7
 188      -     -    -    10     OUTPUT                0    1    0    0  match_out8
  94      -     -    -    26     OUTPUT                0    1    0    0  solved


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    A    09       DFFE   +            2    2    0    4  |square2:s0|:24
   -      4     -    A    09       DFFE   +            2    2    0    4  |square2:s0|:26
   -      6     -    A    18       DFFE   +            2    2    0    4  |square2:s0|:28
   -      3     -    A    18       DFFE   +            2    2    0    4  |square2:s0|:30
   -      2     -    A    09       AND2                0    4    0   10  |square2:s0|:60
   -      2     -    A    24        OR2                0    3    0    1  |square2:s0|:124
   -      2     -    A    17        OR2                0    3    0    1  |square2:s0|:130
   -      2     -    A    06        OR2                0    3    0    1  |square2:s0|:136
   -      3     -    A    22        OR2                0    3    0    1  |square2:s0|:142
   -      4     -    A    24        OR2                0    2    0    1  |square2:s0|:172
   -      4     -    A    17        OR2                0    2    0    1  |square2:s0|:178
   -      5     -    A    06        OR2                0    2    0    1  |square2:s0|:184
   -      2     -    A    22        OR2                0    2    0    1  |square2:s0|:190
   -      5     -    A    09        OR2                0    3    0    1  |square2:s0|:292
   -      1     -    A    09        OR2                0    3    0    1  |square2:s0|:298
   -      5     -    A    18        OR2                0    3    0    1  |square2:s0|:304
   -      7     -    A    18        OR2                0    3    0    1  |square2:s0|:310
   -      3     -    A    09       AND2                0    4    1    1  |square2:s0|:371
   -      8     -    A    07       DFFE   +            2    2    0    5  |square2:s2|:24
   -      6     -    A    07       DFFE   +            2    2    0    5  |square2:s2|:26
   -      2     -    A    18       DFFE   +            2    2    0    5  |square2:s2|:28
   -      6     -    A    16       DFFE   +            2    2    0    5  |square2:s2|:30
   -      1     -    A    07       AND2                0    4    0   10  |square2:s2|:60
   -      3     -    A    05        OR2                0    3    0    1  |square2:s2|:124
   -      8     -    A    05        OR2                0    3    0    1  |square2:s2|:130
   -      5     -    A    26        OR2                0    3    0    1  |square2:s2|:136
   -      1     -    A    16        OR2                0    3    0    1  |square2:s2|:142
   -      4     -    A    07        OR2                0    2    0    1  |square2:s2|:172
   -      3     -    A    07        OR2                0    2    0    1  |square2:s2|:178
   -      1     -    A    18        OR2                0    2    0    1  |square2:s2|:184
   -      4     -    A    16        OR2                0    2    0    1  |square2:s2|:190
   -      7     -    A    07        OR2                0    3    0    1  |square2:s2|:292
   -      5     -    A    07        OR2                0    3    0    1  |square2:s2|:298
   -      8     -    A    18        OR2                0    3    0    1  |square2:s2|:304
   -      7     -    A    16        OR2                0    3    0    1  |square2:s2|:310
   -      2     -    A    07       AND2                0    4    1    1  |square2:s2|:371
   -      5     -    A    03       DFFE   +            2    2    0    5  |square2:s6|:24
   -      5     -    A    14       DFFE   +            2    2    0    5  |square2:s6|:26
   -      3     -    A    13       DFFE   +            2    2    0    5  |square2:s6|:28
   -      5     -    A    13       DFFE   +            2    2    0    5  |square2:s6|:30
   -      3     -    A    03       AND2                0    4    0   10  |square2:s6|:60
   -      8     -    A    10        OR2                0    3    0    1  |square2:s6|:124
   -      1     -    A    03        OR2                0    3    0    1  |square2:s6|:130
   -      1     -    A    13        OR2                0    3    0    1  |square2:s6|:136
   -      4     -    A    13        OR2                0    3    0    1  |square2:s6|:142
   -      6     -    A    03        OR2                0    2    0    1  |square2:s6|:172
   -      4     -    A    03        OR2                0    2    0    1  |square2:s6|:178
   -      2     -    A    13        OR2                0    2    0    1  |square2:s6|:184
   -      6     -    A    13        OR2                0    2    0    1  |square2:s6|:190
   -      7     -    A    03        OR2                0    3    0    1  |square2:s6|:292
   -      2     -    A    03        OR2                0    3    0    1  |square2:s6|:298
   -      7     -    A    13        OR2                0    3    0    1  |square2:s6|:304
   -      8     -    A    13        OR2                0    3    0    1  |square2:s6|:310
   -      8     -    A    03       AND2                0    4    1    1  |square2:s6|:371
   -      6     -    A    10       DFFE   +            2    2    0    5  |square2:s8|:24
   -      1     -    A    11       DFFE   +            2    2    0    5  |square2:s8|:26
   -      4     -    A    05       DFFE   +            2    2    0    5  |square2:s8|:28
   -      2     -    A    11       DFFE   +            2    2    0    5  |square2:s8|:30
   -      5     -    A    10       AND2                0    4    0   10  |square2:s8|:60
   -      1     -    A    10        OR2                0    3    0    1  |square2:s8|:124
   -      3     -    A    11        OR2                0    3    0    1  |square2:s8|:130
   -      1     -    A    05        OR2                0    3    0    1  |square2:s8|:136
   -      5     -    A    11        OR2                0    3    0    1  |square2:s8|:142
   -      2     -    A    10        OR2                0    2    0    1  |square2:s8|:172
   -      4     -    A    11        OR2                0    2    0    1  |square2:s8|:178
   -      5     -    A    05        OR2                0    2    0    1  |square2:s8|:184
   -      6     -    A    11        OR2                0    2    0    1  |square2:s8|:190
   -      3     -    A    10        OR2                0    3    0    1  |square2:s8|:292
   -      7     -    A    11        OR2                0    3    0    1  |square2:s8|:298
   -      7     -    A    05        OR2                0    3    0    1  |square2:s8|:304
   -      8     -    A    11        OR2                0    3    0    1  |square2:s8|:310
   -      7     -    A    10       AND2                0    4    1    1  |square2:s8|:371
   -      6     -    A    26       DFFE   +            2    2    0    6  |square3:s1|:29
   -      2     -    A    26       DFFE   +            2    2    0    6  |square3:s1|:31
   -      8     -    A    16       DFFE   +            2    2    0    6  |square3:s1|:33
   -      3     -    A    16       DFFE   +            2    2    0    6  |square3:s1|:35
   -      4     -    A    26       AND2                0    4    0   11  |square3:s1|:72
   -      1     -    A    02        OR2                0    4    0    1  |square3:s1|:182
   -      1     -    A    08        OR2                0    4    0    1  |square3:s1|:191
   -      2     -    A    01        OR2                0    4    0    1  |square3:s1|:200
   -      1     -    A    25        OR2                0    4    0    1  |square3:s1|:209
   -      7     -    A    14        OR2    s           0    2    0    3  |square3:s1|~236~1
   -      3     -    A    02        OR2                0    3    0    1  |square3:s1|:247
   -      2     -    A    08        OR2                0    3    0    1  |square3:s1|:253
   -      3     -    A    01        OR2                0    3    0    1  |square3:s1|:259
   -      2     -    A    25        OR2                0    3    0    1  |square3:s1|:265
   -      8     -    A    02        OR2                0    3    0    1  |square3:s1|:369
   -      4     -    A    08        OR2                0    3    0    1  |square3:s1|:375
   -      1     -    A    01        OR2                0    3    0    1  |square3:s1|:381
   -      4     -    A    25        OR2                0    3    0    1  |square3:s1|:387
   -      7     -    A    26       AND2                0    4    1    1  |square3:s1|:448
   -      2     -    A    52       DFFE   +            2    2    0    6  |square3:s3|:29
   -      3     -    A    52       DFFE   +            2    2    0    6  |square3:s3|:31
   -      7     -    A    52       DFFE   +            2    2    0    6  |square3:s3|:33
   -      4     -    A    52       DFFE   +            2    2    0    6  |square3:s3|:35
   -      8     -    A    52       AND2                0    4    0   11  |square3:s3|:72
   -      8     -    A    09       AND2                0    2    0    2  |square3:s3|:181
   -      1     -    A    04        OR2                0    4    0    1  |square3:s3|:182
   -      6     -    A    09       AND2                0    2    0    2  |square3:s3|:190
   -      2     -    A    20        OR2                0    4    0    1  |square3:s3|:191
   -      4     -    A    18       AND2                0    2    0    2  |square3:s3|:199
   -      1     -    A    33        OR2                0    4    0    1  |square3:s3|:200
   -      8     -    A    19       AND2                0    2    0    2  |square3:s3|:208
   -      1     -    A    23        OR2                0    4    0    1  |square3:s3|:209
   -      2     -    A    04        OR2                0    3    0    1  |square3:s3|:247
   -      3     -    A    20        OR2                0    3    0    1  |square3:s3|:253
   -      2     -    A    33        OR2                0    3    0    1  |square3:s3|:259
   -      3     -    A    23        OR2                0    3    0    1  |square3:s3|:265
   -      8     -    A    04        OR2                0    3    0    1  |square3:s3|:369
   -      1     -    A    20        OR2                0    3    0    1  |square3:s3|:375
   -      8     -    A    33        OR2                0    3    0    1  |square3:s3|:381
   -      2     -    A    23        OR2                0    3    0    1  |square3:s3|:387
   -      6     -    A    52       AND2                0    4    1    1  |square3:s3|:448
   -      2     -    A    02       DFFE   +            2    2    0    6  |square3:s5|:29
   -      8     -    A    08       DFFE   +            2    2    0    6  |square3:s5|:31
   -      4     -    A    01       DFFE   +            2    2    0    6  |square3:s5|:33
   -      5     -    A    25       DFFE   +            2    2    0    6  |square3:s5|:35
   -      2     -    A    05       AND2                0    4    0   11  |square3:s5|:72
   -      4     -    A    02        OR2                0    3    0    1  |square3:s5|:177
   -      5     -    A    02        OR2                0    3    0    1  |square3:s5|:180
   -      3     -    A    08        OR2                0    3    0    1  |square3:s5|:186
   -      5     -    A    08        OR2                0    3    0    1  |square3:s5|:189
   -      5     -    A    01        OR2                0    3    0    1  |square3:s5|:195
   -      6     -    A    01        OR2                0    3    0    1  |square3:s5|:198
   -      3     -    A    25        OR2                0    3    0    1  |square3:s5|:204
   -      6     -    A    25        OR2                0    3    0    1  |square3:s5|:207
   -      6     -    A    02        OR2                0    2    0    1  |square3:s5|:247
   -      6     -    A    08        OR2                0    2    0    1  |square3:s5|:253
   -      7     -    A    01        OR2                0    2    0    1  |square3:s5|:259
   -      7     -    A    25        OR2                0    2    0    1  |square3:s5|:265
   -      7     -    A    02        OR2                0    3    0    1  |square3:s5|:369
   -      7     -    A    08        OR2                0    3    0    1  |square3:s5|:375
   -      8     -    A    01        OR2                0    3    0    1  |square3:s5|:381
   -      8     -    A    25        OR2                0    3    0    1  |square3:s5|:387
   -      6     -    A    05       AND2                0    4    1    1  |square3:s5|:448
   -      5     -    A    04       DFFE   +            2    2    0    6  |square3:s7|:29
   -      8     -    A    20       DFFE   +            2    2    0    6  |square3:s7|:31
   -      4     -    A    33       DFFE   +            2    2    0    6  |square3:s7|:33
   -      5     -    A    23       DFFE   +            2    2    0    6  |square3:s7|:35
   -      2     -    A    15       AND2                0    4    0   11  |square3:s7|:72
   -      6     -    A    44        OR2        !       0    2    0   30  |square3:s7|:85
   -      5     -    A    44        OR2        !       0    2    0   26  |square3:s7|:90
   -      3     -    A    04        OR2                0    3    0    1  |square3:s7|:177
   -      4     -    A    04        OR2                0    3    0    1  |square3:s7|:180
   -      4     -    A    20        OR2                0    3    0    1  |square3:s7|:186
   -      5     -    A    20        OR2                0    3    0    1  |square3:s7|:189
   -      3     -    A    33        OR2                0    3    0    1  |square3:s7|:195
   -      5     -    A    33        OR2                0    3    0    1  |square3:s7|:198
   -      4     -    A    23        OR2                0    3    0    1  |square3:s7|:204
   -      6     -    A    23        OR2                0    3    0    1  |square3:s7|:207
   -      6     -    A    04        OR2                0    2    0    1  |square3:s7|:247
   -      6     -    A    20        OR2                0    2    0    1  |square3:s7|:253
   -      6     -    A    33        OR2                0    2    0    1  |square3:s7|:259
   -      7     -    A    23        OR2                0    2    0    1  |square3:s7|:265
   -      7     -    A    04        OR2                0    3    0    1  |square3:s7|:369
   -      7     -    A    20        OR2                0    3    0    1  |square3:s7|:375
   -      7     -    A    33        OR2                0    3    0    1  |square3:s7|:381
   -      8     -    A    23        OR2                0    3    0    1  |square3:s7|:387
   -      4     -    A    15       AND2                0    4    1    1  |square3:s7|:448
   -      1     -    A    24       DFFE   +            2    2    0    6  |square4:s4|:34
   -      1     -    A    17       DFFE   +            2    2    0    6  |square4:s4|:36
   -      1     -    A    06       DFFE   +            2    2    0    6  |square4:s4|:38
   -      1     -    A    22       DFFE   +            2    2    0    6  |square4:s4|:40
   -      8     -    A    12       AND2                0    4    1   13  |square4:s4|:84
   -      3     -    A    24        OR2                0    4    0    1  |square4:s4|:236
   -      5     -    A    24        OR2                0    3    0    1  |square4:s4|:239
   -      6     -    A    24        OR2                0    3    0    1  |square4:s4|:242
   -      3     -    A    17        OR2                0    4    0    1  |square4:s4|:248
   -      5     -    A    17        OR2                0    3    0    1  |square4:s4|:251
   -      6     -    A    17        OR2                0    3    0    1  |square4:s4|:254
   -      3     -    A    06        OR2                0    4    0    1  |square4:s4|:260
   -      4     -    A    06        OR2                0    3    0    1  |square4:s4|:263
   -      6     -    A    06        OR2                0    3    0    1  |square4:s4|:266
   -      4     -    A    22        OR2                0    4    0    1  |square4:s4|:272
   -      5     -    A    22        OR2                0    3    0    1  |square4:s4|:275
   -      6     -    A    22        OR2                0    3    0    1  |square4:s4|:278
   -      8     -    A    44        OR2        !       0    4    0    1  |square4:s4|:311
   -      1     -    A    44        OR2        !       0    3    0    1  |square4:s4|:317
   -      7     -    A    24        OR2                0    2    0    1  |square4:s4|:328
   -      7     -    A    17        OR2                0    2    0    1  |square4:s4|:334
   -      7     -    A    06        OR2                0    2    0    1  |square4:s4|:340
   -      7     -    A    22        OR2                0    2    0    1  |square4:s4|:346
   -      8     -    A    24        OR2                0    3    0    1  |square4:s4|:452
   -      8     -    A    17        OR2                0    3    0    1  |square4:s4|:458
   -      8     -    A    06        OR2                0    3    0    1  |square4:s4|:464
   -      8     -    A    22        OR2                0    3    0    1  |square4:s4|:470
   -      2     -    A    44       DFFE   +            0    1    0   28  rand1 (:58)
   -      3     -    A    44       DFFE   +            0    0    0    9  rand0 (:59)
   -      2     -    A    14        OR2        !       0    3    1    4  :2473
   -      5     -    A    16        OR2    s           0    3    0    1  ~2493~1
   -      2     -    A    16        OR2        !       0    3    1    4  :2493
   -      1     -    A    14        OR2        !       0    4    1    4  :2512
   -      5     -    A    52        OR2    s           0    3    0    1  ~2532~1
   -      1     -    A    52        OR2        !       0    3    1    4  :2532
   -      6     -    A    14        OR2    s           0    4    0    1  ~2553~1
   -      3     -    A    14        OR2        !       0    4    1    4  :2553
   -      7     -    A    44        OR2        !       0    4    1    4  :2573
   -      4     -    A    14        OR2        !       0    4    1    4  :2592
   -      4     -    A    44        OR2        !       0    4    1    4  :2612
   -      8     -    A    14        OR2        !       0    4    1    4  :2631
   -      1     -    A    26       AND2    s           0    3    0    1  ~2660~1
   -      3     -    A    26       AND2    s           0    4    0    1  ~2660~2
   -      8     -    A    26       AND2                0    4    1    0  :2660


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      41/208( 19%)    73/104( 70%)     8/104(  7%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
08:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
17:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
26:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
49:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       38         clk


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt
p3x3

** EQUATIONS **

clk      : INPUT;
init0    : INPUT;
init1    : INPUT;
init2    : INPUT;
init3    : INPUT;
init4    : INPUT;
init5    : INPUT;
init6    : INPUT;
init7    : INPUT;
init8    : INPUT;
init9    : INPUT;
init10   : INPUT;
init11   : INPUT;
init12   : INPUT;
init13   : INPUT;
init14   : INPUT;
init15   : INPUT;
init16   : INPUT;
init17   : INPUT;
init18   : INPUT;
init19   : INPUT;
init20   : INPUT;
init21   : INPUT;
init22   : INPUT;
init23   : INPUT;
init24   : INPUT;
init25   : INPUT;
init26   : INPUT;
init27   : INPUT;
init28   : INPUT;
init29   : INPUT;
init30   : INPUT;
init31   : INPUT;
init32   : INPUT;
init33   : INPUT;
init34   : INPUT;
init35   : INPUT;
reinit   : INPUT;

-- Node name is 'fireclr_out0' 
-- Equation name is 'fireclr_out0', type is output 
fireclr_out0 =  _LC2_A14;

-- Node name is 'fireclr_out1' 
-- Equation name is 'fireclr_out1', type is output 
fireclr_out1 =  _LC2_A16;

-- Node name is 'fireclr_out2' 
-- Equation name is 'fireclr_out2', type is output 
fireclr_out2 =  _LC1_A14;

-- Node name is 'fireclr_out3' 
-- Equation name is 'fireclr_out3', type is output 
fireclr_out3 =  _LC1_A52;

-- Node name is 'fireclr_out4' 
-- Equation name is 'fireclr_out4', type is output 
fireclr_out4 =  _LC3_A14;

-- Node name is 'fireclr_out5' 
-- Equation name is 'fireclr_out5', type is output 
fireclr_out5 =  _LC7_A44;

-- Node name is 'fireclr_out6' 
-- Equation name is 'fireclr_out6', type is output 
fireclr_out6 =  _LC4_A14;

-- Node name is 'fireclr_out7' 
-- Equation name is 'fireclr_out7', type is output 
fireclr_out7 =  _LC4_A44;

-- Node name is 'fireclr_out8' 
-- Equation name is 'fireclr_out8', type is output 
fireclr_out8 =  _LC8_A14;

-- Node name is 'match_out0' 
-- Equation name is 'match_out0', type is output 
match_out0 =  _LC3_A9;

-- Node name is 'match_out1' 
-- Equation name is 'match_out1', type is output 
match_out1 =  _LC7_A26;

-- Node name is 'match_out2' 
-- Equation name is 'match_out2', type is output 
match_out2 =  _LC2_A7;

-- Node name is 'match_out3' 
-- Equation name is 'match_out3', type is output 
match_out3 =  _LC6_A52;

-- Node name is 'match_out4' 
-- Equation name is 'match_out4', type is output 
match_out4 =  _LC8_A12;

-- Node name is 'match_out5' 
-- Equation name is 'match_out5', type is output 
match_out5 =  _LC6_A5;

-- Node name is 'match_out6' 
-- Equation name is 'match_out6', type is output 
match_out6 =  _LC8_A3;

-- Node name is 'match_out7' 
-- Equation name is 'match_out7', type is output 
match_out7 =  _LC4_A15;

-- Node name is 'match_out8' 
-- Equation name is 'match_out8', type is output 
match_out8 =  _LC7_A10;

-- Node name is ':59' = 'rand0' 
-- Equation name is 'rand0', location is LC3_A44, type is buried.
rand0    = DFFE(!rand0, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is ':58' = 'rand1' 
-- Equation name is 'rand1', location is LC2_A44, type is buried.
rand1    = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 = !rand0 &  rand1
         #  rand0 & !rand1;

-- Node name is 'solved' 
-- Equation name is 'solved', type is output 
solved   =  _LC8_A26;

-- Node name is '|square2:s0|:24' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 = !_LC2_A14 &  _LC5_A9 & !reinit
         #  init35 &  reinit;

-- Node name is '|square2:s0|:26' 
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC1_A9 & !_LC2_A14 & !reinit
         #  init34 &  reinit;

-- Node name is '|square2:s0|:28' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 = !_LC2_A14 &  _LC5_A18 & !reinit
         #  init33 &  reinit;

-- Node name is '|square2:s0|:30' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 = !_LC2_A14 &  _LC7_A18 & !reinit
         #  init32 &  reinit;

-- Node name is '|square2:s0|:60' 
-- Equation name is '_LC2_A9', type is buried 
_LC2_A9  = LCELL( _EQ006);
  _EQ006 = !_LC3_A18 & !_LC4_A9 & !_LC6_A18 & !_LC7_A9;

-- Node name is '|square2:s0|:124' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = LCELL( _EQ007);
  _EQ007 =  _LC6_A26 & !rand1
         #  _LC2_A52 &  rand1;

-- Node name is '|square2:s0|:130' 
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ008);
  _EQ008 =  _LC2_A26 & !rand1
         #  _LC3_A52 &  rand1;

-- Node name is '|square2:s0|:136' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ009);
  _EQ009 =  _LC8_A16 & !rand1
         #  _LC7_A52 &  rand1;

-- Node name is '|square2:s0|:142' 
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = LCELL( _EQ010);
  _EQ010 =  _LC3_A16 & !rand1
         #  _LC4_A52 &  rand1;

-- Node name is '|square2:s0|:172' 
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = LCELL( _EQ011);
  _EQ011 = !_LC2_A9 &  _LC4_A24
         #  _LC2_A9 &  _LC2_A24;

-- Node name is '|square2:s0|:178' 
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ012);
  _EQ012 = !_LC2_A9 &  _LC4_A17
         #  _LC2_A9 &  _LC2_A17;

-- Node name is '|square2:s0|:184' 
-- Equation name is '_LC5_A6', type is buried 
_LC5_A6  = LCELL( _EQ013);
  _EQ013 = !_LC2_A9 &  _LC5_A6
         #  _LC2_A6 &  _LC2_A9;

-- Node name is '|square2:s0|:190' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = LCELL( _EQ014);
  _EQ014 = !_LC2_A9 &  _LC2_A22
         #  _LC2_A9 &  _LC3_A22;

-- Node name is '|square2:s0|:292' 
-- Equation name is '_LC5_A9', type is buried 
_LC5_A9  = LCELL( _EQ015);
  _EQ015 =  _LC7_A9
         #  _LC2_A9 &  _LC4_A24;

-- Node name is '|square2:s0|:298' 
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = LCELL( _EQ016);
  _EQ016 =  _LC4_A9
         #  _LC2_A9 &  _LC4_A17;

-- Node name is '|square2:s0|:304' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ017);
  _EQ017 =  _LC6_A18
         #  _LC2_A9 &  _LC5_A6;

-- Node name is '|square2:s0|:310' 
-- Equation name is '_LC7_A18', type is buried 
_LC7_A18 = LCELL( _EQ018);
  _EQ018 =  _LC3_A18
         #  _LC2_A9 &  _LC2_A22;

-- Node name is '|square2:s0|:371' 
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = LCELL( _EQ019);
  _EQ019 =  _LC3_A18 & !_LC4_A9 & !_LC6_A18 & !_LC7_A9;

-- Node name is '|square2:s2|:24' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = DFFE( _EQ020, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 = !_LC1_A14 &  _LC7_A7 & !reinit
         #  init27 &  reinit;

-- Node name is '|square2:s2|:26' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = DFFE( _EQ021, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 = !_LC1_A14 &  _LC5_A7 & !reinit
         #  init26 &  reinit;

-- Node name is '|square2:s2|:28' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFFE( _EQ022, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 = !_LC1_A14 &  _LC8_A18 & !reinit
         #  init25 &  reinit;

-- Node name is '|square2:s2|:30' 
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = DFFE( _EQ023, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 = !_LC1_A14 &  _LC7_A16 & !reinit
         #  init24 &  reinit;

-- Node name is '|square2:s2|:60' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ024);
  _EQ024 = !_LC2_A18 & !_LC6_A7 & !_LC6_A16 & !_LC8_A7;

-- Node name is '|square2:s2|:124' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ025);
  _EQ025 =  _LC6_A26 & !rand1
         #  _LC2_A2 &  rand1;

-- Node name is '|square2:s2|:130' 
-- Equation name is '_LC8_A5', type is buried 
_LC8_A5  = LCELL( _EQ026);
  _EQ026 =  _LC2_A26 & !rand1
         #  _LC8_A8 &  rand1;

-- Node name is '|square2:s2|:136' 
-- Equation name is '_LC5_A26', type is buried 
_LC5_A26 = LCELL( _EQ027);
  _EQ027 =  _LC4_A1 &  rand1
         #  _LC8_A16 & !rand1;

-- Node name is '|square2:s2|:142' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ028);
  _EQ028 =  _LC3_A16 & !rand1
         #  _LC5_A25 &  rand1;

-- Node name is '|square2:s2|:172' 
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ029);
  _EQ029 = !_LC1_A7 &  _LC4_A7
         #  _LC1_A7 &  _LC3_A5;

-- Node name is '|square2:s2|:178' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ030);
  _EQ030 = !_LC1_A7 &  _LC3_A7
         #  _LC1_A7 &  _LC8_A5;

-- Node name is '|square2:s2|:184' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = LCELL( _EQ031);
  _EQ031 = !_LC1_A7 &  _LC1_A18
         #  _LC1_A7 &  _LC5_A26;

-- Node name is '|square2:s2|:190' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = LCELL( _EQ032);
  _EQ032 = !_LC1_A7 &  _LC4_A16
         #  _LC1_A7 &  _LC1_A16;

-- Node name is '|square2:s2|:292' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = LCELL( _EQ033);
  _EQ033 =  _LC8_A7
         #  _LC1_A7 &  _LC4_A7;

-- Node name is '|square2:s2|:298' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ034);
  _EQ034 =  _LC6_A7
         #  _LC1_A7 &  _LC3_A7;

-- Node name is '|square2:s2|:304' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = LCELL( _EQ035);
  _EQ035 =  _LC2_A18
         #  _LC1_A7 &  _LC1_A18;

-- Node name is '|square2:s2|:310' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ036);
  _EQ036 =  _LC6_A16
         #  _LC1_A7 &  _LC4_A16;

-- Node name is '|square2:s2|:371' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ037);
  _EQ037 =  _LC2_A18 & !_LC6_A7 &  _LC6_A16 & !_LC8_A7;

-- Node name is '|square2:s6|:24' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 = !_LC4_A14 &  _LC7_A3 & !reinit
         #  init11 &  reinit;

-- Node name is '|square2:s6|:26' 
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 =  _LC2_A3 & !_LC4_A14 & !reinit
         #  init10 &  reinit;

-- Node name is '|square2:s6|:28' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = DFFE( _EQ040, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 = !_LC4_A14 &  _LC7_A13 & !reinit
         #  init9 &  reinit;

-- Node name is '|square2:s6|:30' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = DFFE( _EQ041, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ041 = !_LC4_A14 &  _LC8_A13 & !reinit
         #  init8 &  reinit;

-- Node name is '|square2:s6|:60' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ042);
  _EQ042 = !_LC3_A13 & !_LC5_A3 & !_LC5_A13 & !_LC5_A14;

-- Node name is '|square2:s6|:124' 
-- Equation name is '_LC8_A10', type is buried 
_LC8_A10 = LCELL( _EQ043);
  _EQ043 =  _LC5_A4 &  rand1
         #  _LC2_A52 & !rand1;

-- Node name is '|square2:s6|:130' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ044);
  _EQ044 =  _LC8_A20 &  rand1
         #  _LC3_A52 & !rand1;

-- Node name is '|square2:s6|:136' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = LCELL( _EQ045);
  _EQ045 =  _LC4_A33 &  rand1
         #  _LC7_A52 & !rand1;

-- Node name is '|square2:s6|:142' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ046);
  _EQ046 =  _LC5_A23 &  rand1
         #  _LC4_A52 & !rand1;

-- Node name is '|square2:s6|:172' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ047);
  _EQ047 = !_LC3_A3 &  _LC6_A3
         #  _LC3_A3 &  _LC8_A10;

-- Node name is '|square2:s6|:178' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ048);
  _EQ048 = !_LC3_A3 &  _LC4_A3
         #  _LC1_A3 &  _LC3_A3;

-- Node name is '|square2:s6|:184' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ049);
  _EQ049 =  _LC2_A13 & !_LC3_A3
         #  _LC1_A13 &  _LC3_A3;

-- Node name is '|square2:s6|:190' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _EQ050);
  _EQ050 = !_LC3_A3 &  _LC6_A13
         #  _LC3_A3 &  _LC4_A13;

-- Node name is '|square2:s6|:292' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ051);
  _EQ051 =  _LC5_A3
         #  _LC3_A3 &  _LC6_A3;

-- Node name is '|square2:s6|:298' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ052);
  _EQ052 =  _LC5_A14
         #  _LC3_A3 &  _LC4_A3;

-- Node name is '|square2:s6|:304' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _EQ053);
  _EQ053 =  _LC3_A13
         #  _LC2_A13 &  _LC3_A3;

-- Node name is '|square2:s6|:310' 
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = LCELL( _EQ054);
  _EQ054 =  _LC5_A13
         #  _LC3_A3 &  _LC6_A13;

-- Node name is '|square2:s6|:371' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ055);
  _EQ055 =  _LC3_A13 & !_LC5_A3 &  _LC5_A13 &  _LC5_A14;

-- Node name is '|square2:s8|:24' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFFE( _EQ056, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ056 =  _LC3_A10 & !_LC8_A14 & !reinit
         #  init3 &  reinit;

-- Node name is '|square2:s8|:26' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = DFFE( _EQ057, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ057 =  _LC7_A11 & !_LC8_A14 & !reinit
         #  init2 &  reinit;

-- Node name is '|square2:s8|:28' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = DFFE( _EQ058, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ058 =  _LC7_A5 & !_LC8_A14 & !reinit
         #  init1 &  reinit;

-- Node name is '|square2:s8|:30' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = DFFE( _EQ059, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ059 =  _LC8_A11 & !_LC8_A14 & !reinit
         #  init0 &  reinit;

-- Node name is '|square2:s8|:60' 
-- Equation name is '_LC5_A10', type is buried 
_LC5_A10 = LCELL( _EQ060);
  _EQ060 = !_LC1_A11 & !_LC2_A11 & !_LC4_A5 & !_LC6_A10;

-- Node name is '|square2:s8|:124' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = LCELL( _EQ061);
  _EQ061 =  _LC5_A4 &  rand1
         #  _LC2_A2 & !rand1;

-- Node name is '|square2:s8|:130' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _EQ062);
  _EQ062 =  _LC8_A20 &  rand1
         #  _LC8_A8 & !rand1;

-- Node name is '|square2:s8|:136' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ063);
  _EQ063 =  _LC4_A1 & !rand1
         #  _LC4_A33 &  rand1;

-- Node name is '|square2:s8|:142' 
-- Equation name is '_LC5_A11', type is buried 
_LC5_A11 = LCELL( _EQ064);
  _EQ064 =  _LC5_A23 &  rand1
         #  _LC5_A25 & !rand1;

-- Node name is '|square2:s8|:172' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = LCELL( _EQ065);
  _EQ065 =  _LC2_A10 & !_LC5_A10
         #  _LC1_A10 &  _LC5_A10;

-- Node name is '|square2:s8|:178' 
-- Equation name is '_LC4_A11', type is buried 
_LC4_A11 = LCELL( _EQ066);
  _EQ066 =  _LC4_A11 & !_LC5_A10
         #  _LC3_A11 &  _LC5_A10;

-- Node name is '|square2:s8|:184' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = LCELL( _EQ067);
  _EQ067 =  _LC5_A5 & !_LC5_A10
         #  _LC1_A5 &  _LC5_A10;

-- Node name is '|square2:s8|:190' 
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = LCELL( _EQ068);
  _EQ068 = !_LC5_A10 &  _LC6_A11
         #  _LC5_A10 &  _LC5_A11;

-- Node name is '|square2:s8|:292' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = LCELL( _EQ069);
  _EQ069 =  _LC6_A10
         #  _LC2_A10 &  _LC5_A10;

-- Node name is '|square2:s8|:298' 
-- Equation name is '_LC7_A11', type is buried 
_LC7_A11 = LCELL( _EQ070);
  _EQ070 =  _LC1_A11
         #  _LC4_A11 &  _LC5_A10;

-- Node name is '|square2:s8|:304' 
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = LCELL( _EQ071);
  _EQ071 =  _LC4_A5
         #  _LC5_A5 &  _LC5_A10;

-- Node name is '|square2:s8|:310' 
-- Equation name is '_LC8_A11', type is buried 
_LC8_A11 = LCELL( _EQ072);
  _EQ072 =  _LC2_A11
         #  _LC5_A10 &  _LC6_A11;

-- Node name is '|square2:s8|:371' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = LCELL( _EQ073);
  _EQ073 =  _LC1_A11 &  _LC2_A11 & !_LC4_A5 & !_LC6_A10;

-- Node name is '|square3:s1|:29' 
-- Equation name is '_LC6_A26', type is buried 
_LC6_A26 = DFFE( _EQ074, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ074 = !_LC2_A16 &  _LC8_A2 & !reinit
         #  init31 &  reinit;

-- Node name is '|square3:s1|:31' 
-- Equation name is '_LC2_A26', type is buried 
_LC2_A26 = DFFE( _EQ075, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ075 = !_LC2_A16 &  _LC4_A8 & !reinit
         #  init30 &  reinit;

-- Node name is '|square3:s1|:33' 
-- Equation name is '_LC8_A16', type is buried 
_LC8_A16 = DFFE( _EQ076, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ076 =  _LC1_A1 & !_LC2_A16 & !reinit
         #  init29 &  reinit;

-- Node name is '|square3:s1|:35' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = DFFE( _EQ077, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ077 = !_LC2_A16 &  _LC4_A25 & !reinit
         #  init28 &  reinit;

-- Node name is '|square3:s1|:72' 
-- Equation name is '_LC4_A26', type is buried 
_LC4_A26 = LCELL( _EQ078);
  _EQ078 = !_LC2_A26 & !_LC3_A16 & !_LC6_A26 & !_LC8_A16;

-- Node name is '|square3:s1|:182' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = LCELL( _EQ079);
  _EQ079 =  _LC5_A44 & !_LC6_A44 &  _LC8_A7
         #  _LC1_A24 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s1|:191' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ080);
  _EQ080 =  _LC5_A44 &  _LC6_A7 & !_LC6_A44
         #  _LC1_A17 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s1|:200' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ081);
  _EQ081 =  _LC2_A18 &  _LC5_A44 & !_LC6_A44
         #  _LC1_A6 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s1|:209' 
-- Equation name is '_LC1_A25', type is buried 
_LC1_A25 = LCELL( _EQ082);
  _EQ082 =  _LC5_A44 &  _LC6_A16 & !_LC6_A44
         #  _LC1_A22 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s1|~236~1' 
-- Equation name is '_LC7_A14', type is buried 
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ083);
  _EQ083 =  _LC6_A44
         #  _LC5_A44;

-- Node name is '|square3:s1|:247' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ084);
  _EQ084 =  _LC3_A2 & !_LC4_A26
         #  _LC1_A2 &  _LC4_A26
         #  _LC4_A26 &  _LC8_A9;

-- Node name is '|square3:s1|:253' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ085);
  _EQ085 =  _LC2_A8 & !_LC4_A26
         #  _LC4_A26 &  _LC6_A9
         #  _LC1_A8 &  _LC4_A26;

-- Node name is '|square3:s1|:259' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ086);
  _EQ086 =  _LC3_A1 & !_LC4_A26
         #  _LC2_A1 &  _LC4_A26
         #  _LC4_A18 &  _LC4_A26;

-- Node name is '|square3:s1|:265' 
-- Equation name is '_LC2_A25', type is buried 
_LC2_A25 = LCELL( _EQ087);
  _EQ087 =  _LC2_A25 & !_LC4_A26
         #  _LC4_A26 &  _LC8_A19
         #  _LC1_A25 &  _LC4_A26;

-- Node name is '|square3:s1|:369' 
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = LCELL( _EQ088);
  _EQ088 =  _LC6_A26
         #  _LC3_A2 &  _LC4_A26;

-- Node name is '|square3:s1|:375' 
-- Equation name is '_LC4_A8', type is buried 
_LC4_A8  = LCELL( _EQ089);
  _EQ089 =  _LC2_A26
         #  _LC2_A8 &  _LC4_A26;

-- Node name is '|square3:s1|:381' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ090);
  _EQ090 =  _LC8_A16
         #  _LC3_A1 &  _LC4_A26;

-- Node name is '|square3:s1|:387' 
-- Equation name is '_LC4_A25', type is buried 
_LC4_A25 = LCELL( _EQ091);
  _EQ091 =  _LC3_A16
         #  _LC2_A25 &  _LC4_A26;

-- Node name is '|square3:s1|:448' 
-- Equation name is '_LC7_A26', type is buried 
_LC7_A26 = LCELL( _EQ092);
  _EQ092 = !_LC2_A26 & !_LC3_A16 & !_LC6_A26 &  _LC8_A16;

-- Node name is '|square3:s3|:29' 
-- Equation name is '_LC2_A52', type is buried 
_LC2_A52 = DFFE( _EQ093, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ093 = !_LC1_A52 &  _LC8_A4 & !reinit
         #  init23 &  reinit;

-- Node name is '|square3:s3|:31' 
-- Equation name is '_LC3_A52', type is buried 
_LC3_A52 = DFFE( _EQ094, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ094 =  _LC1_A20 & !_LC1_A52 & !reinit
         #  init22 &  reinit;

-- Node name is '|square3:s3|:33' 
-- Equation name is '_LC7_A52', type is buried 
_LC7_A52 = DFFE( _EQ095, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ095 = !_LC1_A52 &  _LC8_A33 & !reinit
         #  init21 &  reinit;

-- Node name is '|square3:s3|:35' 
-- Equation name is '_LC4_A52', type is buried 
_LC4_A52 = DFFE( _EQ096, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ096 = !_LC1_A52 &  _LC2_A23 & !reinit
         #  init20 &  reinit;

-- Node name is '|square3:s3|:72' 
-- Equation name is '_LC8_A52', type is buried 
_LC8_A52 = LCELL( _EQ097);
  _EQ097 = !_LC2_A52 & !_LC3_A52 & !_LC4_A52 & !_LC7_A52;

-- Node name is '|square3:s3|:181' 
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = LCELL( _EQ098);
  _EQ098 =  _LC6_A44 &  _LC7_A9;

-- Node name is '|square3:s3|:182' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ099);
  _EQ099 =  _LC1_A24 &  _LC5_A44 & !_LC6_A44
         #  _LC5_A3 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s3|:190' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = LCELL( _EQ100);
  _EQ100 =  _LC4_A9 &  _LC6_A44;

-- Node name is '|square3:s3|:191' 
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = LCELL( _EQ101);
  _EQ101 =  _LC1_A17 &  _LC5_A44 & !_LC6_A44
         #  _LC5_A14 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s3|:199' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _EQ102);
  _EQ102 =  _LC6_A18 &  _LC6_A44;

-- Node name is '|square3:s3|:200' 
-- Equation name is '_LC1_A33', type is buried 
_LC1_A33 = LCELL( _EQ103);
  _EQ103 =  _LC1_A6 &  _LC5_A44 & !_LC6_A44
         #  _LC3_A13 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s3|:208' 
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = LCELL( _EQ104);
  _EQ104 =  _LC3_A18 &  _LC6_A44;

-- Node name is '|square3:s3|:209' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ105);
  _EQ105 =  _LC1_A22 &  _LC5_A44 & !_LC6_A44
         #  _LC5_A13 & !_LC5_A44 & !_LC6_A44;

-- Node name is '|square3:s3|:247' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = LCELL( _EQ106);
  _EQ106 =  _LC2_A4 & !_LC8_A52
         #  _LC1_A4 &  _LC8_A52
         #  _LC8_A9 &  _LC8_A52;

-- Node name is '|square3:s3|:253' 
-- Equation name is '_LC3_A20', type is buried 
_LC3_A20 = LCELL( _EQ107);
  _EQ107 =  _LC3_A20 & !_LC8_A52
         #  _LC2_A20 &  _LC8_A52
         #  _LC6_A9 &  _LC8_A52;

-- Node name is '|square3:s3|:259' 
-- Equation name is '_LC2_A33', type is buried 
_LC2_A33 = LCELL( _EQ108);
  _EQ108 =  _LC2_A33 & !_LC8_A52
         #  _LC1_A33 &  _LC8_A52
         #  _LC4_A18 &  _LC8_A52;

-- Node name is '|square3:s3|:265' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ109);
  _EQ109 =  _LC3_A23 & !_LC8_A52
         #  _LC1_A23 &  _LC8_A52
         #  _LC8_A19 &  _LC8_A52;

-- Node name is '|square3:s3|:369' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = LCELL( _EQ110);
  _EQ110 =  _LC2_A52
         #  _LC2_A4 &  _LC8_A52;

-- Node name is '|square3:s3|:375' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = LCELL( _EQ111);
  _EQ111 =  _LC3_A52
         #  _LC3_A20 &  _LC8_A52;

-- Node name is '|square3:s3|:381' 
-- Equation name is '_LC8_A33', type is buried 
_LC8_A33 = LCELL( _EQ112);
  _EQ112 =  _LC7_A52
         #  _LC2_A33 &  _LC8_A52;

-- Node name is '|square3:s3|:387' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ113);
  _EQ113 =  _LC4_A52
         #  _LC3_A23 &  _LC8_A52;

-- Node name is '|square3:s3|:448' 
-- Equation name is '_LC6_A52', type is buried 
_LC6_A52 = LCELL( _EQ114);
  _EQ114 =  _LC2_A52 & !_LC3_A52 & !_LC4_A52 & !_LC7_A52;

-- Node name is '|square3:s5|:29' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFFE( _EQ115, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ115 =  _LC7_A2 & !_LC7_A44 & !reinit
         #  init15 &  reinit;

-- Node name is '|square3:s5|:31' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = DFFE( _EQ116, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ116 =  _LC7_A8 & !_LC7_A44 & !reinit
         #  init14 &  reinit;

-- Node name is '|square3:s5|:33' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFFE( _EQ117, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ117 = !_LC7_A44 &  _LC8_A1 & !reinit
         #  init13 &  reinit;

-- Node name is '|square3:s5|:35' 
-- Equation name is '_LC5_A25', type is buried 
_LC5_A25 = DFFE( _EQ118, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ118 = !_LC7_A44 &  _LC8_A25 & !reinit
         #  init12 &  reinit;

-- Node name is '|square3:s5|:72' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ119);
  _EQ119 = !_LC2_A2 & !_LC4_A1 & !_LC5_A25 & !_LC8_A8;

-- Node name is '|square3:s5|:177' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ120);
  _EQ120 = !_LC5_A44 &  _LC6_A10
         #  _LC1_A24 &  _LC5_A44;

-- Node name is '|square3:s5|:180' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = LCELL( _EQ121);
  _EQ121 =  _LC4_A2 & !_LC6_A44
         #  _LC6_A44 &  _LC8_A7;

-- Node name is '|square3:s5|:186' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = LCELL( _EQ122);
  _EQ122 =  _LC1_A17 &  _LC5_A44
         #  _LC1_A11 & !_LC5_A44;

-- Node name is '|square3:s5|:189' 
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = LCELL( _EQ123);
  _EQ123 =  _LC3_A8 & !_LC6_A44
         #  _LC6_A7 &  _LC6_A44;

-- Node name is '|square3:s5|:195' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ124);
  _EQ124 =  _LC4_A5 & !_LC5_A44
         #  _LC1_A6 &  _LC5_A44;

-- Node name is '|square3:s5|:198' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ125);
  _EQ125 =  _LC5_A1 & !_LC6_A44
         #  _LC2_A18 &  _LC6_A44;

-- Node name is '|square3:s5|:204' 
-- Equation name is '_LC3_A25', type is buried 
_LC3_A25 = LCELL( _EQ126);
  _EQ126 =  _LC2_A11 & !_LC5_A44
         #  _LC1_A22 &  _LC5_A44;

-- Node name is '|square3:s5|:207' 
-- Equation name is '_LC6_A25', type is buried 
_LC6_A25 = LCELL( _EQ127);
  _EQ127 =  _LC3_A25 & !_LC6_A44
         #  _LC6_A16 &  _LC6_A44;

-- Node name is '|square3:s5|:247' 
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = LCELL( _EQ128);
  _EQ128 = !_LC2_A5 &  _LC6_A2
         #  _LC2_A5 &  _LC5_A2;

-- Node name is '|square3:s5|:253' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ129);
  _EQ129 = !_LC2_A5 &  _LC6_A8
         #  _LC2_A5 &  _LC5_A8;

-- Node name is '|square3:s5|:259' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ130);
  _EQ130 = !_LC2_A5 &  _LC7_A1
         #  _LC2_A5 &  _LC6_A1;

-- Node name is '|square3:s5|:265' 
-- Equation name is '_LC7_A25', type is buried 
_LC7_A25 = LCELL( _EQ131);
  _EQ131 = !_LC2_A5 &  _LC7_A25
         #  _LC2_A5 &  _LC6_A25;

-- Node name is '|square3:s5|:369' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ132);
  _EQ132 =  _LC2_A2
         #  _LC2_A5 &  _LC6_A2;

-- Node name is '|square3:s5|:375' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ133);
  _EQ133 =  _LC8_A8
         #  _LC2_A5 &  _LC6_A8;

-- Node name is '|square3:s5|:381' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ134);
  _EQ134 =  _LC4_A1
         #  _LC2_A5 &  _LC7_A1;

-- Node name is '|square3:s5|:387' 
-- Equation name is '_LC8_A25', type is buried 
_LC8_A25 = LCELL( _EQ135);
  _EQ135 =  _LC5_A25
         #  _LC2_A5 &  _LC7_A25;

-- Node name is '|square3:s5|:448' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = LCELL( _EQ136);
  _EQ136 = !_LC2_A2 & !_LC4_A1 & !_LC5_A25 &  _LC8_A8;

-- Node name is '|square3:s7|:29' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = DFFE( _EQ137, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ137 = !_LC4_A44 &  _LC7_A4 & !reinit
         #  init7 &  reinit;

-- Node name is '|square3:s7|:31' 
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = DFFE( _EQ138, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ138 = !_LC4_A44 &  _LC7_A20 & !reinit
         #  init6 &  reinit;

-- Node name is '|square3:s7|:33' 
-- Equation name is '_LC4_A33', type is buried 
_LC4_A33 = DFFE( _EQ139, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ139 = !_LC4_A44 &  _LC7_A33 & !reinit
         #  init5 &  reinit;

-- Node name is '|square3:s7|:35' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = DFFE( _EQ140, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ140 = !_LC4_A44 &  _LC8_A23 & !reinit
         #  init4 &  reinit;

-- Node name is '|square3:s7|:72' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ141);
  _EQ141 = !_LC4_A33 & !_LC5_A4 & !_LC5_A23 & !_LC8_A20;

-- Node name is '|square3:s7|:85' 
-- Equation name is '_LC6_A44', type is buried 
!_LC6_A44 = _LC6_A44~NOT;
_LC6_A44~NOT = LCELL( _EQ142);
  _EQ142 =  rand1
         #  rand0;

-- Node name is '|square3:s7|:90' 
-- Equation name is '_LC5_A44', type is buried 
!_LC5_A44 = _LC5_A44~NOT;
_LC5_A44~NOT = LCELL( _EQ143);
  _EQ143 =  rand1
         # !rand0;

-- Node name is '|square3:s7|:177' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ144);
  _EQ144 = !_LC5_A44 &  _LC6_A10
         #  _LC5_A3 &  _LC5_A44;

-- Node name is '|square3:s7|:180' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = LCELL( _EQ145);
  _EQ145 =  _LC3_A4 & !_LC6_A44
         #  _LC1_A24 &  _LC6_A44;

-- Node name is '|square3:s7|:186' 
-- Equation name is '_LC4_A20', type is buried 
_LC4_A20 = LCELL( _EQ146);
  _EQ146 =  _LC1_A11 & !_LC5_A44
         #  _LC5_A14 &  _LC5_A44;

-- Node name is '|square3:s7|:189' 
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = LCELL( _EQ147);
  _EQ147 =  _LC4_A20 & !_LC6_A44
         #  _LC1_A17 &  _LC6_A44;

-- Node name is '|square3:s7|:195' 
-- Equation name is '_LC3_A33', type is buried 
_LC3_A33 = LCELL( _EQ148);
  _EQ148 =  _LC4_A5 & !_LC5_A44
         #  _LC3_A13 &  _LC5_A44;

-- Node name is '|square3:s7|:198' 
-- Equation name is '_LC5_A33', type is buried 
_LC5_A33 = LCELL( _EQ149);
  _EQ149 =  _LC3_A33 & !_LC6_A44
         #  _LC1_A6 &  _LC6_A44;

-- Node name is '|square3:s7|:204' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ150);
  _EQ150 =  _LC5_A13 &  _LC5_A44
         #  _LC2_A11 & !_LC5_A44;

-- Node name is '|square3:s7|:207' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = LCELL( _EQ151);
  _EQ151 =  _LC4_A23 & !_LC6_A44
         #  _LC1_A22 &  _LC6_A44;

-- Node name is '|square3:s7|:247' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = LCELL( _EQ152);
  _EQ152 = !_LC2_A15 &  _LC6_A4
         #  _LC2_A15 &  _LC4_A4;

-- Node name is '|square3:s7|:253' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = LCELL( _EQ153);
  _EQ153 = !_LC2_A15 &  _LC6_A20
         #  _LC2_A15 &  _LC5_A20;

-- Node name is '|square3:s7|:259' 
-- Equation name is '_LC6_A33', type is buried 
_LC6_A33 = LCELL( _EQ154);
  _EQ154 = !_LC2_A15 &  _LC6_A33
         #  _LC2_A15 &  _LC5_A33;

-- Node name is '|square3:s7|:265' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _EQ155);
  _EQ155 = !_LC2_A15 &  _LC7_A23
         #  _LC2_A15 &  _LC6_A23;

-- Node name is '|square3:s7|:369' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = LCELL( _EQ156);
  _EQ156 =  _LC5_A4
         #  _LC2_A15 &  _LC6_A4;

-- Node name is '|square3:s7|:375' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _EQ157);
  _EQ157 =  _LC8_A20
         #  _LC2_A15 &  _LC6_A20;

-- Node name is '|square3:s7|:381' 
-- Equation name is '_LC7_A33', type is buried 
_LC7_A33 = LCELL( _EQ158);
  _EQ158 =  _LC4_A33
         #  _LC2_A15 &  _LC6_A33;

-- Node name is '|square3:s7|:387' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = LCELL( _EQ159);
  _EQ159 =  _LC5_A23
         #  _LC2_A15 &  _LC7_A23;

-- Node name is '|square3:s7|:448' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ160);
  _EQ160 =  _LC4_A33 & !_LC5_A4 & !_LC5_A23 &  _LC8_A20;

-- Node name is '|square4:s4|:34' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = DFFE( _EQ161, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ161 = !_LC3_A14 &  _LC8_A24 & !reinit
         #  init19 &  reinit;

-- Node name is '|square4:s4|:36' 
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = DFFE( _EQ162, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ162 = !_LC3_A14 &  _LC8_A17 & !reinit
         #  init18 &  reinit;

-- Node name is '|square4:s4|:38' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFFE( _EQ163, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ163 = !_LC3_A14 &  _LC8_A6 & !reinit
         #  init17 &  reinit;

-- Node name is '|square4:s4|:40' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFFE( _EQ164, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ164 = !_LC3_A14 &  _LC8_A22 & !reinit
         #  init16 &  reinit;

-- Node name is '|square4:s4|:84' 
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = LCELL( _EQ165);
  _EQ165 = !_LC1_A6 & !_LC1_A17 & !_LC1_A22 & !_LC1_A24;

-- Node name is '|square4:s4|:236' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = LCELL( _EQ166);
  _EQ166 =  _LC2_A2 & !rand0 &  rand1
         #  _LC5_A4 & !rand1
         #  _LC5_A4 &  rand0;

-- Node name is '|square4:s4|:239' 
-- Equation name is '_LC5_A24', type is buried 
_LC5_A24 = LCELL( _EQ167);
  _EQ167 =  _LC3_A24 & !_LC5_A44
         #  _LC2_A52 &  _LC5_A44;

-- Node name is '|square4:s4|:242' 
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = LCELL( _EQ168);
  _EQ168 =  _LC5_A24 & !_LC6_A44
         #  _LC6_A26 &  _LC6_A44;

-- Node name is '|square4:s4|:248' 
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = LCELL( _EQ169);
  _EQ169 =  _LC8_A8 & !rand0 &  rand1
         #  _LC8_A20 & !rand1
         #  _LC8_A20 &  rand0;

-- Node name is '|square4:s4|:251' 
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ170);
  _EQ170 =  _LC3_A17 & !_LC5_A44
         #  _LC3_A52 &  _LC5_A44;

-- Node name is '|square4:s4|:254' 
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ171);
  _EQ171 =  _LC5_A17 & !_LC6_A44
         #  _LC2_A26 &  _LC6_A44;

-- Node name is '|square4:s4|:260' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = LCELL( _EQ172);
  _EQ172 =  _LC4_A1 & !rand0 &  rand1
         #  _LC4_A33 & !rand1
         #  _LC4_A33 &  rand0;

-- Node name is '|square4:s4|:263' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ173);
  _EQ173 =  _LC3_A6 & !_LC5_A44
         #  _LC5_A44 &  _LC7_A52;

-- Node name is '|square4:s4|:266' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = LCELL( _EQ174);
  _EQ174 =  _LC4_A6 & !_LC6_A44
         #  _LC6_A44 &  _LC8_A16;

-- Node name is '|square4:s4|:272' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = LCELL( _EQ175);
  _EQ175 =  _LC5_A25 & !rand0 &  rand1
         #  _LC5_A23 & !rand1
         #  _LC5_A23 &  rand0;

-- Node name is '|square4:s4|:275' 
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = LCELL( _EQ176);
  _EQ176 =  _LC4_A22 & !_LC5_A44
         #  _LC4_A52 &  _LC5_A44;

-- Node name is '|square4:s4|:278' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = LCELL( _EQ177);
  _EQ177 =  _LC5_A22 & !_LC6_A44
         #  _LC3_A16 &  _LC6_A44;

-- Node name is '|square4:s4|:311' 
-- Equation name is '_LC8_A44', type is buried 
!_LC8_A44 = _LC8_A44~NOT;
_LC8_A44~NOT = LCELL( _EQ178);
  _EQ178 = !rand0 &  rand1
         #  _LC7_A14
         # !_LC8_A12;

-- Node name is '|square4:s4|:317' 
-- Equation name is '_LC1_A44', type is buried 
!_LC1_A44 = _LC1_A44~NOT;
_LC1_A44~NOT = LCELL( _EQ179);
  _EQ179 = !rand1
         #  rand0
         # !_LC8_A12;

-- Node name is '|square4:s4|:328' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = LCELL( _EQ180);
  _EQ180 =  _LC7_A24 & !_LC8_A12
         #  _LC6_A24 &  _LC8_A12;

-- Node name is '|square4:s4|:334' 
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = LCELL( _EQ181);
  _EQ181 =  _LC7_A17 & !_LC8_A12
         #  _LC6_A17 &  _LC8_A12;

-- Node name is '|square4:s4|:340' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = LCELL( _EQ182);
  _EQ182 =  _LC7_A6 & !_LC8_A12
         #  _LC6_A6 &  _LC8_A12;

-- Node name is '|square4:s4|:346' 
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = LCELL( _EQ183);
  _EQ183 =  _LC7_A22 & !_LC8_A12
         #  _LC6_A22 &  _LC8_A12;

-- Node name is '|square4:s4|:452' 
-- Equation name is '_LC8_A24', type is buried 
_LC8_A24 = LCELL( _EQ184);
  _EQ184 =  _LC1_A24
         #  _LC7_A24 &  _LC8_A12;

-- Node name is '|square4:s4|:458' 
-- Equation name is '_LC8_A17', type is buried 
_LC8_A17 = LCELL( _EQ185);
  _EQ185 =  _LC1_A17
         #  _LC7_A17 &  _LC8_A12;

-- Node name is '|square4:s4|:464' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = LCELL( _EQ186);
  _EQ186 =  _LC1_A6
         #  _LC7_A6 &  _LC8_A12;

-- Node name is '|square4:s4|:470' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = LCELL( _EQ187);
  _EQ187 =  _LC1_A22
         #  _LC7_A22 &  _LC8_A12;

-- Node name is ':2473' 
-- Equation name is '_LC2_A14', type is buried 
!_LC2_A14 = _LC2_A14~NOT;
_LC2_A14~NOT = LCELL( _EQ188);
  _EQ188 = !_LC4_A26 & !_LC8_A52
         # !_LC6_A44;

-- Node name is '~2493~1' 
-- Equation name is '~2493~1', location is LC5_A16, type is buried.
-- synthesized logic cell 
_LC5_A16 = LCELL( _EQ189);
  _EQ189 =  rand1
         # !_LC1_A7 & !_LC2_A9;

-- Node name is ':2493' 
-- Equation name is '_LC2_A16', type is buried 
!_LC2_A16 = _LC2_A16~NOT;
_LC2_A16~NOT = LCELL( _EQ190);
  _EQ190 =  _LC5_A16 & !_LC8_A12
         #  _LC5_A16 & !_LC6_A44;

-- Node name is ':2512' 
-- Equation name is '_LC1_A14', type is buried 
!_LC1_A14 = _LC1_A14~NOT;
_LC1_A14~NOT = LCELL( _EQ191);
  _EQ191 = !_LC2_A5 & !_LC4_A26
         # !_LC4_A26 & !_LC6_A44
         # !_LC2_A5 & !_LC5_A44
         # !_LC5_A44 & !_LC6_A44;

-- Node name is '~2532~1' 
-- Equation name is '~2532~1', location is LC5_A52, type is buried.
-- synthesized logic cell 
_LC5_A52 = LCELL( _EQ192);
  _EQ192 = !_LC3_A3 & !rand1
         # !_LC2_A9 &  rand1
         # !_LC2_A9 & !_LC3_A3;

-- Node name is ':2532' 
-- Equation name is '_LC1_A52', type is buried 
!_LC1_A52 = _LC1_A52~NOT;
_LC1_A52~NOT = LCELL( _EQ193);
  _EQ193 =  _LC5_A52 & !_LC8_A12
         # !_LC5_A44 &  _LC5_A52;

-- Node name is '~2553~1' 
-- Equation name is '~2553~1', location is LC6_A14, type is buried.
-- synthesized logic cell 
_LC6_A14 = LCELL( _EQ194);
  _EQ194 = !_LC2_A15 &  _LC7_A14
         # !_LC2_A15 & !_LC4_A26
         # !_LC6_A44 &  _LC7_A14
         # !_LC4_A26 & !_LC6_A44;

-- Node name is ':2553' 
-- Equation name is '_LC3_A14', type is buried 
!_LC3_A14 = _LC3_A14~NOT;
_LC3_A14~NOT = LCELL( _EQ195);
  _EQ195 = !_LC2_A5 &  _LC6_A14 & !_LC8_A52
         # !_LC5_A44 &  _LC6_A14;

-- Node name is ':2573' 
-- Equation name is '_LC7_A44', type is buried 
!_LC7_A44 = _LC7_A44~NOT;
_LC7_A44~NOT = LCELL( _EQ196);
  _EQ196 = !_LC1_A7 & !_LC1_A44 &  rand1
         # !_LC1_A44 & !_LC5_A10 & !rand1
         # !_LC1_A7 & !_LC1_A44 & !_LC5_A10;

-- Node name is ':2592' 
-- Equation name is '_LC4_A14', type is buried 
!_LC4_A14 = _LC4_A14~NOT;
_LC4_A14~NOT = LCELL( _EQ197);
  _EQ197 = !_LC2_A15 &  _LC7_A14
         # !_LC2_A15 & !_LC8_A52
         # !_LC5_A44 &  _LC7_A14
         # !_LC5_A44 & !_LC8_A52;

-- Node name is ':2612' 
-- Equation name is '_LC4_A44', type is buried 
!_LC4_A44 = _LC4_A44~NOT;
_LC4_A44~NOT = LCELL( _EQ198);
  _EQ198 = !_LC8_A44 & !rand1
         # !_LC3_A3 & !_LC5_A10 & !_LC8_A44;

-- Node name is ':2631' 
-- Equation name is '_LC8_A14', type is buried 
!_LC8_A14 = _LC8_A14~NOT;
_LC8_A14~NOT = LCELL( _EQ199);
  _EQ199 =  _LC6_A44
         #  _LC5_A44
         # !_LC2_A5 & !_LC2_A15;

-- Node name is '~2660~1' 
-- Equation name is '~2660~1', location is LC1_A26, type is buried.
-- synthesized logic cell 
_LC1_A26 = LCELL( _EQ200);
  _EQ200 =  _LC3_A9 &  _LC7_A26 &  _LC8_A3;

-- Node name is '~2660~2' 
-- Equation name is '~2660~2', location is LC3_A26, type is buried.
-- synthesized logic cell 
_LC3_A26 = LCELL( _EQ201);
  _EQ201 =  _LC1_A26 &  _LC6_A5 &  _LC6_A52 &  _LC8_A12;

-- Node name is ':2660' 
-- Equation name is '_LC8_A26', type is buried 
_LC8_A26 = LCELL( _EQ202);
  _EQ202 =  _LC2_A7 &  _LC3_A26 &  _LC4_A15 &  _LC7_A10;



Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev03\p3x3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:00
   Fitter                                 00:00:13
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:20


Memory Allocated
-----------------

Peak memory allocated during compilation  = 40,224K
