
*** Running vivado
    with args -log isa_handle_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source isa_handle_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source isa_handle_0.tcl -notrace
Command: synth_design -top isa_handle_0 -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 387.230 ; gain = 85.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'isa_handle_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/synth/isa_handle_0.v:57]
INFO: [Synth 8-638] synthesizing module 'isa_handle' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_handle.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_inout' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_inout.v:23]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'isa_inout' (2#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_inout.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_param' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_param.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_select' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_select.v:21]
INFO: [Synth 8-256] done synthesizing module 'isa_send_select' (3#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_select.v:21]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized0' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized1' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized1' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized2' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized2' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized3' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized3' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_rom' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_rom.v:23]
	Parameter TARGET_ADDR bound to: 9 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'isa_send_rom_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_rom_generator/synth/isa_send_rom_generator.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 640 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: isa_send_rom_generator.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_rom_generator/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_rom_generator/synth/isa_send_rom_generator.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'isa_send_rom_generator' (8#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_rom_generator/synth/isa_send_rom_generator.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element cs_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_rom.v:45]
INFO: [Synth 8-256] done synthesizing module 'isa_send_rom' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized4' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized4' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized5' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized5' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized6' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized6' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized7' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized7' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized8' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized8' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized9' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized9' (9#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_smallram' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_smallram.v:23]
	Parameter TARGET_ADDR bound to: 19 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'isa_send_smallram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_smallram_generator/synth/isa_send_smallram_generator.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: isa_send_smallram_generator.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.68455 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_6' declared at 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195260' bound to instance 'U0' of component 'blk_mem_gen_v8_3_6' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_smallram_generator/synth/isa_send_smallram_generator.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'isa_send_smallram_generator' (18#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_smallram_generator/synth/isa_send_smallram_generator.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element cs_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_smallram.v:48]
INFO: [Synth 8-256] done synthesizing module 'isa_send_smallram' (19#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_smallram.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized10' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized10' (19#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_bigram' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:23]
	Parameter TARGET_ADDR bound to: 23 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'isa_send_bigram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_bigram_generator/synth/isa_send_bigram_generator.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: isa_send_bigram_generator.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.44385 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_6' declared at 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195260' bound to instance 'U0' of component 'blk_mem_gen_v8_3_6' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_bigram_generator/synth/isa_send_bigram_generator.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'isa_send_bigram_generator' (20#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_send_bigram_generator/synth/isa_send_bigram_generator.vhd:71]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (10) of module 'isa_send_bigram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (12) of module 'isa_send_bigram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:88]
WARNING: [Synth 8-6014] Unused sequential element cs_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:50]
INFO: [Synth 8-256] done synthesizing module 'isa_send_bigram' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized11' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 67 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:56]
WARNING: [Synth 8-6014] Unused sequential element wr_up_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element tx_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:70]
WARNING: [Synth 8-6014] Unused sequential element sendreg_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:72]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:73]
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized11' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized12' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 68 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized12' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized13' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 69 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized13' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized14' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 70 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized14' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_bigram__parameterized0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:23]
	Parameter TARGET_ADDR bound to: 71 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (10) of module 'isa_send_bigram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (12) of module 'isa_send_bigram_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:88]
WARNING: [Synth 8-6014] Unused sequential element cs_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:50]
INFO: [Synth 8-256] done synthesizing module 'isa_send_bigram__parameterized0' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_bigram.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized15' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized15' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_send_reg__parameterized16' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
	Parameter TARGET_ADDR bound to: 73 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_send_reg__parameterized16' (21#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'isa_send_param' (22#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_send_param.v:23]
INFO: [Synth 8-638] synthesizing module 'get_param_sysytem' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_sysytem.v:21]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized0' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized1' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized1' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized2' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized2' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized3' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized3' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized4' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized4' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized5' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized5' (23#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_param_sysytem' (24#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_sysytem.v:21]
INFO: [Synth 8-638] synthesizing module 'get_param_ddr' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_ddr.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized6' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 47 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized6' (24#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized7' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized7' (24#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized8' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 49 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized8' (24#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_param_ddr' (25#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_ddr.v:23]
INFO: [Synth 8-638] synthesizing module 'get_param_out' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_out.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized9' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized9' (25#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized10' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
WARNING: [Synth 8-6014] Unused sequential element result_data_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:68]
WARNING: [Synth 8-6014] Unused sequential element rv_len_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:69]
WARNING: [Synth 8-6014] Unused sequential element check_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:72]
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized10' (25#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_fifo' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
	Parameter TARGET_ADDR bound to: 25 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'isa_get_fifo_generator' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/synth/isa_get_fifo_generator.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/synth/isa_get_fifo_generator.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'isa_get_fifo_generator' (45#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/synth/isa_get_fifo_generator.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'isa_get_fifo' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized11' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rd_t_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:57]
WARNING: [Synth 8-6014] Unused sequential element rd_down_reg was removed.  [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:58]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized11' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized12' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 27 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized12' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized13' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized13' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized14' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 29 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized14' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized15' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 30 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized15' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized16' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized16' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized17' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized17' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized18' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 33 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized18' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized19' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized19' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized20' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized20' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized21' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized21' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized22' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 37 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized22' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized23' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 38 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized23' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized24' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 39 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized24' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized25' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 40 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized25' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized26' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 41 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized26' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized27' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 42 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized27' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized28' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 43 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized28' (46#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_param_out' (47#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_out.v:23]
INFO: [Synth 8-638] synthesizing module 'get_param_mem' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_mem.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized29' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized29' (47#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized30' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized30' (47#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized31' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized31' (47#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_fifo__parameterized0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
	Parameter TARGET_ADDR bound to: 17 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_fifo__parameterized0' (47#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_param_mem' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_mem.v:23]
INFO: [Synth 8-638] synthesizing module 'get_param_ch' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_ch.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized32' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 55 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized32' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized33' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 56 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized33' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized34' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 57 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized34' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized35' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 58 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized35' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized36' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 59 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized36' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized37' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 60 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized37' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized38' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 61 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized38' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized39' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 63 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized39' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized40' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized40' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized41' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 65 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized41' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized42' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 66 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized42' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized43' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 67 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized43' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized44' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 68 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized44' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized45' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 69 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized45' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized46' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 70 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized46' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized47' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 71 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized47' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized48' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized48' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized49' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 73 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized49' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized50' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 74 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized50' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized51' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 75 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized51' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized52' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 76 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized52' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized53' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 77 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized53' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized54' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 78 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized54' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized55' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 79 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized55' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized56' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized56' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_fifo__parameterized1' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
	Parameter TARGET_ADDR bound to: 62 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_fifo__parameterized1' (48#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_fifo.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'rd_len' does not match port width (5) of module 'isa_get_fifo__parameterized1' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_ch.v:507]
INFO: [Synth 8-256] done synthesizing module 'get_param_ch' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_ch.v:23]
INFO: [Synth 8-638] synthesizing module 'get_param_series' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_series.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized57' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 100 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized57' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized58' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 101 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized58' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized59' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 102 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized59' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized60' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 103 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized60' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized61' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 104 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized61' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized62' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 105 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized62' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized63' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 106 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized63' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized64' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 107 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized64' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized65' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 108 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized65' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized66' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 109 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized66' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized67' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 110 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized67' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized68' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 111 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized68' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized69' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 112 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized69' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized70' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 113 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized70' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized71' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 114 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized71' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized72' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 115 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized72' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized73' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 116 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized73' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized74' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 117 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized74' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized75' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 118 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized75' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized76' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 119 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized76' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_get_reg__parameterized77' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
	Parameter TARGET_ADDR bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLR_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'isa_get_reg__parameterized77' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_param_series' (50#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/get_param_series.v:23]
INFO: [Synth 8-256] done synthesizing module 'isa_handle' (51#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_handle.v:23]
INFO: [Synth 8-256] done synthesizing module 'isa_handle_0' (52#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/synth/isa_handle_0.v:57]
WARNING: [Synth 8-3331] design isa_get_reg__parameterized77 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized76 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized75 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized74 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized73 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized72 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized71 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized70 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized69 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized68 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized67 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized66 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized65 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized64 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized63 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized62 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized61 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized60 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized59 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized58 has unconnected port isa_rd
WARNING: [Synth 8-3331] design isa_get_reg__parameterized57 has unconnected port isa_rd
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design updn_cntr has unconnected port RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design dmem has unconnected port RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SFT_RST
WARNING: [Synth 8-3331] design memory has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SLEEP
WARNING: [Synth 8-3331] design memory has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design memory has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 620.227 ; gain = 318.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 620.227 ; gain = 318.590
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0'
Finished Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0'
Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo/U0'
Finished Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo/U0'
Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0'
Finished Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/ip/isa_get_fifo_generator/isa_get_fifo_generator.xdc] for cell 'inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/isa_handle_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/isa_handle_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 808.141 ; gain = 1.945
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 808.141 ; gain = 506.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 808.141 ; gain = 506.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo/U0. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/send_param_all/rreg_ddr_data_d23/send_bigram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/send_param_all/rreg_mem_data_d19/send_samllram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/send_param_all/rreg_series_data_d71/send_bigram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/send_param_all/rreg_system_coe_d09/send_rom_data. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 808.141 ; gain = 506.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 808.141 ; gain = 506.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |isa_inout__GC0   |           1|         5|
|2     |isa_handle__GCB0 |           1|     35422|
|3     |isa_handle__GCB1 |           1|     15481|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 62    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      8 Bit         XORs := 58    
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 18    
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               16 Bit    Registers := 40    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 369   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 574   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 26    
	   3 Input     64 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 106   
	   3 Input     32 Bit        Muxes := 52    
	   2 Input     16 Bit        Muxes := 78    
	   3 Input     16 Bit        Muxes := 38    
	   2 Input      8 Bit        Muxes := 91    
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 298   
	   3 Input      1 Bit        Muxes := 150   
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module isa_inout 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module isa_send_select 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module isa_send_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module isa_send_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module isa_send_reg__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_smallram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module isa_send_reg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_bigram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module isa_send_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
Module isa_send_reg__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_bigram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module isa_send_reg__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_send_reg__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module dmem__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module dc_ss_fwft__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module isa_get_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module isa_get_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module isa_get_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module isa_get_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module dc_ss_fwft__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module isa_get_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module isa_get_reg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module isa_get_reg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module isa_get_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wreg_series_data_type_d101_w8/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_data_type_d101_w8/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_data_type_d101_w8/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_sample_cycle_d102_w8/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_sample_cycle_d102_w8/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_sample_cycle_d102_w8/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_ratio_d103_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_ratio_d103_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_ratio_d103_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_num_d104_w16/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_num_d104_w16/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_num_d104_w16/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_validmode_data_d105_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_validmode_data_d105_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_validmode_data_d105_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_start_ddraddr_d106_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_start_ddraddr_d106_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_start_ddraddr_d106_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_ddraddr_d107_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_ddraddr_d107_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_ddraddr_d107_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_startmode_d108_w8/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_startmode_d108_w8/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_startmode_d108_w8/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d109_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d109_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d109_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode2_d110_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode2_d110_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode2_d110_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d111_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d111_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d111_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d112_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d112_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d112_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stopmode_d113_w8/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stopmode_d113_w8/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stopmode_d113_w8/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode1_d114_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode1_d114_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode1_d114_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode2_d115_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode2_d115_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode2_d115_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode3_d116_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode3_d116_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode3_d116_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode4_d117_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode4_d117_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode4_d117_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_startime_d118_w64/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_startime_d118_w64/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_startime_d118_w64/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_zoom_d119_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_zoom_d119_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_zoom_d119_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_datalen_d120_w32/adv_t_reg' into 'wreg_series_ctrl_d100_w8/adv_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:59]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_datalen_d120_w32/getdata_reg[7:0]' into 'wreg_series_ctrl_d100_w8/getdata_reg[7:0]' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:54]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_datalen_d120_w32/wr_t_reg' into 'wreg_series_ctrl_d100_w8/wr_t_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:55]
INFO: [Synth 8-4471] merging register 'wreg_series_data_type_d101_w8/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_data_type_d101_w8/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_sample_cycle_d102_w8/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_sample_cycle_d102_w8/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_ratio_d103_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_ratio_d103_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_num_d104_w16/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_comp_num_d104_w16/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_validmode_data_d105_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_validmode_data_d105_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_start_ddraddr_d106_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_start_ddraddr_d106_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_ddraddr_d107_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_ddraddr_d107_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_startmode_d108_w8/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_startmode_d108_w8/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d109_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d109_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode2_d110_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode2_d110_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d111_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d111_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d112_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_star_trigmode1_d112_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stopmode_d113_w8/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stopmode_d113_w8/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode1_d114_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode1_d114_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode2_d115_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode2_d115_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode3_d116_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode3_d116_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode4_d117_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_stop_trigmode4_d117_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_startime_d118_w64/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_startime_d118_w64/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_zoom_d119_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_zoom_d119_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_datalen_d120_w32/adv_up_reg' into 'wreg_series_ctrl_d100_w8/adv_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:60]
INFO: [Synth 8-4471] merging register 'wreg_series_seek_datalen_d120_w32/wr_up_reg' into 'wreg_series_ctrl_d100_w8/wr_up_reg' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/isa_handle_0/sources_1/new/isa_get_reg.v:56]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "wreg_series_comp_ratio_d103_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_validmode_data_d105_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_start_ddraddr_d106_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_stop_ddraddr_d107_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_star_trigmode1_d109_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_star_trigmode2_d110_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_star_trigmode1_d111_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_star_trigmode1_d112_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_stop_trigmode1_d114_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_stop_trigmode2_d115_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_stop_trigmode3_d116_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_stop_trigmode4_d117_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_seek_startime_d118_w64/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_seek_zoom_d119_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_series_seek_datalen_d120_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ch_start_targettime_d66_w64/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ch_start_sustime_d67_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ch_start_susnum_d68_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ch_stop_sustime_d70_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ch_stop_susnum_d71_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_targettime_d28_w64/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_subtime_d29_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_subnum_d30_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_trigmode1_d32_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_trigmode2_d33_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_trigmode3_d34_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_out_start_trigmode4_d35_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ddr_addr_d48_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_ddr_len_d49_w32/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wreg_system_set_rtctime_d05_w64/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_data_d23/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_data_d23/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_mem_data_d19/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_mem_data_d19/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_coe_d09/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_coe_d09/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_starttime_d68_w64/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_starttime_d68_w64/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_status_d67_w8/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_starttime_d68_w64/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_mem_data_d19/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_starttime_d68_w64/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_status_d67_w8/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_status_d67_w8/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_ddr_status_d22_w8/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_data_d23/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_mem_data_d19/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_status_d22_w8/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_syncfrq_d15_w32/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_mem_data_d19/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_syncfrq_d15_w32/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_syncfrq_d15_w32/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_syncstatus_d14_w8/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_rtctime_d11_w64/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_rtctime_d11_w64/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_version_d10_w48/wr_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_coe_d09/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_version_d10_w48/adv_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_debug1_d01_w08/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_stoptime_d69_w64/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_status_d67_w8/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_starttime_d68_w64/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_series_status_d67_w8/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_status_d67_w8/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_ddr_status_d22_w8/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_status_d22_w8/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_syncfrq_d15_w32/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_syncfrq_d15_w32/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_syncstatus_d14_w8/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_batteryvalue_d13_w16/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_rtctime_d11_w64/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_version_d10_w48/rd_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_version_d10_w48/rd_t_reg' (FD) to 'insti_1/send_param_all/rreg_system_debug1_d01_w08/rd_t_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_1/\send_param_all/rreg_system_coe_d09/send_rom_data /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\send_param_all/rreg_system_coe_d09/send_rom_data /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7] )
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg) is unused and will be removed from module dist_mem_gen_v8_0_11.
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]) is unused and will be removed from module dist_mem_gen_v8_0_11.
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/adv_t_reg' (FD) to 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/adv_t_reg' (FD) to 'insti_2/get_mem_param/wreg_mem_data_d17/adv_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/wr_t_reg' (FD) to 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/wr_t_reg' (FD) to 'insti_2/get_mem_param/wreg_mem_data_d17/wr_t_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[0]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[1]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[2]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[3]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[4]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[5]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[6]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_set_rtctime_d05_w64/getdata_reg[7]' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[0]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[1]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[2]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[3]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[4]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[5]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[6]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/getdata_reg[7]' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/getdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/adv_up_reg' (FD) to 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/adv_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_ctrl_d47_w8/adv_up_reg' (FD) to 'insti_2/get_mem_param/wreg_mem_ctrl_d14_w8/adv_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[7]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[6]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[5]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[3]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[4]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[0]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/wr_up_reg' (FD) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/wr_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[1]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_system_param/wreg_system_ctrl_d01_w8/addr_reg[2]' (FDE) to 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[7]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[6]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[3]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[5]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[4]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[1]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[2]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/addr_reg[0]' (FDE) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'insti_2/get_ddr_param/wreg_ddr_addr_d48_w32/wr_up_reg' (FD) to 'insti_2/get_mem_param/wreg_mem_addr_d15_w16/wr_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/rd_down_reg' (FD) to 'insti_1/send_param_all/rreg_ddr_data_d23/rd_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_ddr_data_d23/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_data_d23/rd_down_reg' (FD) to 'insti_1/send_param_all/rreg_mem_data_d19/rd_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_ddr_data_d23/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_mem_data_d19/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_mem_data_d19/rd_down_reg' (FD) to 'insti_1/send_param_all/rreg_system_coe_d09/rd_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_mem_data_d19/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_system_coe_d09/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_coe_d09/rd_down_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/rd_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_system_coe_d09/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/wr_up_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/wr_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_stoptime_d73_w64/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/wr_up_reg' (FD) to 'insti_1/send_param_all/rreg_series_data_d71/wr_up_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/adv_down_reg' (FD) to 'insti_1/send_param_all/rreg_series_maxdata_d70_w79/adv_down_reg'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/addr_reg[6]' (FDE) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/addr_reg[7]' (FDE) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/addr_reg[5]' (FDE) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_1/send_param_all/rreg_series_data_d71/addr_reg[4]' (FDE) to 'insti_1/send_param_all/rreg_series_trigger_starttime_d72_w64/addr_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[7]) is unused and will be removed from module isa_get_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[6]) is unused and will be removed from module isa_get_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[5]) is unused and will be removed from module isa_get_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[4]) is unused and will be removed from module isa_get_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[3]) is unused and will be removed from module isa_get_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[7]) is unused and will be removed from module isa_get_fifo.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[6]) is unused and will be removed from module isa_get_fifo.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[5]) is unused and will be removed from module isa_get_fifo.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[4]) is unused and will be removed from module isa_get_fifo.
WARNING: [Synth 8-3332] Sequential element (fifo_clr_len_reg[3]) is unused and will be removed from module isa_get_fifo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 808.141 ; gain = 506.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                            | Depth x Width | Implemented As | 
+---------------------+-------------------------------------------------------+---------------+----------------+
|rom                  | rom[639]                                              | 1024x7        | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[639] | 1024x7        | LUT            | 
+---------------------+-------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+
|insti_1/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
|insti_2/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
|insti_2/\get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo /U0    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |isa_inout__GC0   |           1|         5|
|2     |isa_handle__GCB0 |           1|      9393|
|3     |isa_handle__GCB1 |           1|      4316|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 825.746 ; gain = 524.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 826.750 ; gain = 525.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |isa_inout__GC0   |           1|         5|
|2     |isa_handle__GCB0 |           1|      9393|
|3     |isa_handle__GCB1 |           1|      4316|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     9|
|2     |LUT1     |    75|
|3     |LUT2     |  1668|
|4     |LUT3     |  1188|
|5     |LUT4     |   486|
|6     |LUT5     |   416|
|7     |LUT6     |   630|
|8     |MUXF7    |    17|
|9     |MUXF8    |     6|
|10    |RAM32M   |     6|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     2|
|13    |FDCE     |  4757|
|14    |FDRE     |   755|
|15    |FDSE     |    27|
|16    |IOBUF    |     8|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+-------------------------------------------+------+
|      |Instance                                             |Module                                     |Cells |
+------+-----------------------------------------------------+-------------------------------------------+------+
|1     |top                                                  |                                           | 10051|
|2     |  inst                                               |isa_handle                                 | 10051|
|3     |    get_ch_param                                     |get_param_ch                               |  1731|
|4     |      wreg_ch_filter_data_d62                        |isa_get_fifo__parameterized1               |    95|
|5     |        generator_isa_get_fifo                       |isa_get_fifo_generator__xdcDup__1          |    85|
|6     |          U0                                         |fifo_generator_v13_1_4__3                  |    85|
|7     |            inst_fifo_gen                            |fifo_generator_v13_1_4_synth_19            |    85|
|8     |              \gconvfifo.rf                          |fifo_generator_top_20                      |    85|
|9     |                \grf.rf                              |fifo_generator_ramfifo_21                  |    85|
|10    |                  \gntv_or_sync_fifo.gl0.rd          |rd_logic_22                                |    42|
|11    |                    \gr1.gdcf.dc                     |dc_ss_fwft_28                              |    10|
|12    |                      dc                             |updn_cntr_32                               |    10|
|13    |                    \gr1.gr1_int.rfwft               |rd_fwft_29                                 |    18|
|14    |                    \grss.rsts                       |rd_status_flags_ss_30                      |     2|
|15    |                    rpntr                            |rd_bin_cntr_31                             |    12|
|16    |                  \gntv_or_sync_fifo.gl0.wr          |wr_logic_23                                |    25|
|17    |                    \gwss.wsts                       |wr_status_flags_ss_26                      |     5|
|18    |                    wpntr                            |wr_bin_cntr_27                             |    20|
|19    |                  \gntv_or_sync_fifo.mem             |memory_24                                  |    18|
|20    |                    \gdm.dm_gen.dm                   |dmem_25                                    |    10|
|21    |      wreg_ch_i_amp_d61_w8                           |isa_get_reg__parameterized38               |     9|
|22    |      wreg_ch_main_amp_d58_w8                        |isa_get_reg__parameterized35               |     9|
|23    |      wreg_ch_noise_amp_cof_d64_w16                  |isa_get_reg__parameterized40               |    86|
|24    |      wreg_ch_noise_comp_d63_w8                      |isa_get_reg__parameterized39               |     9|
|25    |      wreg_ch_noise_delay_d65_w8                     |isa_get_reg__parameterized41               |     9|
|26    |      wreg_ch_pre_amp_d59_w8                         |isa_get_reg__parameterized36               |     9|
|27    |      wreg_ch_sample_rate_d56_w16                    |isa_get_reg__parameterized33               |    85|
|28    |      wreg_ch_sign_handle_d57_w8                     |isa_get_reg__parameterized34               |     9|
|29    |      wreg_ch_start_suscycle_d69_w8                  |isa_get_reg__parameterized45               |     9|
|30    |      wreg_ch_start_susnum_d68_w32                   |isa_get_reg__parameterized44               |   133|
|31    |      wreg_ch_start_sustime_d67_w32                  |isa_get_reg__parameterized43               |   133|
|32    |      wreg_ch_start_targettime_d66_w64               |isa_get_reg__parameterized42               |   229|
|33    |      wreg_ch_stop_suscycle_d72_w8                   |isa_get_reg__parameterized48               |     9|
|34    |      wreg_ch_stop_susnum_d71_w32                    |isa_get_reg__parameterized47               |   136|
|35    |      wreg_ch_stop_sustime_d70_w32                   |isa_get_reg__parameterized46               |   133|
|36    |      wreg_ch_trig_dropratio_d79_w8                  |isa_get_reg__parameterized55               |    10|
|37    |      wreg_ch_trig_droptime_d76_w16                  |isa_get_reg__parameterized52               |    88|
|38    |      wreg_ch_trig_pulsewidth_d77_w16                |isa_get_reg__parameterized53               |    86|
|39    |      wreg_ch_trig_riseratio_d78_w8                  |isa_get_reg__parameterized54               |     9|
|40    |      wreg_ch_trig_risetime_d75_w16                  |isa_get_reg__parameterized51               |    85|
|41    |      wreg_ch_trig_rmsvalue_d80_w16                  |isa_get_reg__parameterized56               |    85|
|42    |      wreg_ch_trig_threshold_n_d74_w16               |isa_get_reg__parameterized50               |    87|
|43    |      wreg_ch_trig_threshold_p_d73_w16               |isa_get_reg__parameterized49               |    85|
|44    |      wreg_ch_v_amp_d60_w8                           |isa_get_reg__parameterized37               |     9|
|45    |      wreg_ch_zero_cal_d55_w16                       |isa_get_reg__parameterized32               |    85|
|46    |    get_ddr_param                                    |get_param_ddr                              |   291|
|47    |      wreg_ddr_addr_d48_w32                          |isa_get_reg__parameterized7                |   141|
|48    |      wreg_ddr_ctrl_d47_w8                           |isa_get_reg__parameterized6                |     9|
|49    |      wreg_ddr_len_d49_w32                           |isa_get_reg__parameterized8                |   141|
|50    |    get_mem_param                                    |get_param_mem                              |  1059|
|51    |      wreg_mem_addr_d15_w16                          |isa_get_reg__parameterized30               |   925|
|52    |      wreg_mem_ctrl_d14_w8                           |isa_get_reg__parameterized29               |    10|
|53    |      wreg_mem_data_d17                              |isa_get_fifo__parameterized0               |   115|
|54    |        generator_isa_get_fifo                       |isa_get_fifo_generator__xdcDup__2          |    85|
|55    |          U0                                         |fifo_generator_v13_1_4__4                  |    85|
|56    |            inst_fifo_gen                            |fifo_generator_v13_1_4_synth_5             |    85|
|57    |              \gconvfifo.rf                          |fifo_generator_top_6                       |    85|
|58    |                \grf.rf                              |fifo_generator_ramfifo_7                   |    85|
|59    |                  \gntv_or_sync_fifo.gl0.rd          |rd_logic_8                                 |    42|
|60    |                    \gr1.gdcf.dc                     |dc_ss_fwft_14                              |    10|
|61    |                      dc                             |updn_cntr_18                               |    10|
|62    |                    \gr1.gr1_int.rfwft               |rd_fwft_15                                 |    18|
|63    |                    \grss.rsts                       |rd_status_flags_ss_16                      |     2|
|64    |                    rpntr                            |rd_bin_cntr_17                             |    12|
|65    |                  \gntv_or_sync_fifo.gl0.wr          |wr_logic_9                                 |    25|
|66    |                    \gwss.wsts                       |wr_status_flags_ss_12                      |     5|
|67    |                    wpntr                            |wr_bin_cntr_13                             |    20|
|68    |                  \gntv_or_sync_fifo.mem             |memory_10                                  |    18|
|69    |                    \gdm.dm_gen.dm                   |dmem_11                                    |    10|
|70    |      wreg_mem_len_d16_w8                            |isa_get_reg__parameterized31               |     9|
|71    |    get_out_param                                    |get_param_out                              |  1701|
|72    |      wreg_out_ctrl_d23_w8                           |isa_get_reg__parameterized9                |     9|
|73    |      wreg_out_level_d26_w8                          |isa_get_reg__parameterized11               |     9|
|74    |      wreg_out_sel_d24_w8                            |isa_get_reg__parameterized10               |     9|
|75    |      wreg_out_start_subcycle_d31_w8                 |isa_get_reg__parameterized16               |     9|
|76    |      wreg_out_start_subnum_d30_w32                  |isa_get_reg__parameterized15               |   136|
|77    |      wreg_out_start_subtime_d29_w32                 |isa_get_reg__parameterized14               |   133|
|78    |      wreg_out_start_targettime_d28_w64              |isa_get_reg__parameterized13               |   229|
|79    |      wreg_out_start_trigmode1_d32_w32               |isa_get_reg__parameterized17               |   133|
|80    |      wreg_out_start_trigmode2_d33_w32               |isa_get_reg__parameterized18               |   133|
|81    |      wreg_out_start_trigmode3_d34_w32               |isa_get_reg__parameterized19               |   133|
|82    |      wreg_out_start_trigmode4_d35_w32               |isa_get_reg__parameterized20               |   133|
|83    |      wreg_out_startmode_d27_w8                      |isa_get_reg__parameterized12               |     9|
|84    |      wreg_out_time_d25                              |isa_get_fifo                               |    95|
|85    |        generator_isa_get_fifo                       |isa_get_fifo_generator                     |    85|
|86    |          U0                                         |fifo_generator_v13_1_4                     |    85|
|87    |            inst_fifo_gen                            |fifo_generator_v13_1_4_synth               |    85|
|88    |              \gconvfifo.rf                          |fifo_generator_top                         |    85|
|89    |                \grf.rf                              |fifo_generator_ramfifo                     |    85|
|90    |                  \gntv_or_sync_fifo.gl0.rd          |rd_logic                                   |    42|
|91    |                    \gr1.gdcf.dc                     |dc_ss_fwft                                 |    10|
|92    |                      dc                             |updn_cntr                                  |    10|
|93    |                    \gr1.gr1_int.rfwft               |rd_fwft                                    |    18|
|94    |                    \grss.rsts                       |rd_status_flags_ss                         |     2|
|95    |                    rpntr                            |rd_bin_cntr                                |    12|
|96    |                  \gntv_or_sync_fifo.gl0.wr          |wr_logic                                   |    25|
|97    |                    \gwss.wsts                       |wr_status_flags_ss                         |     5|
|98    |                    wpntr                            |wr_bin_cntr                                |    20|
|99    |                  \gntv_or_sync_fifo.mem             |memory                                     |    18|
|100   |                    \gdm.dm_gen.dm                   |dmem                                       |    10|
|101   |      wreg_out_trig_dropratio_d42_w8                 |isa_get_reg__parameterized27               |     9|
|102   |      wreg_out_trig_droptime_d39_w16                 |isa_get_reg__parameterized24               |    86|
|103   |      wreg_out_trig_pulsewidth_d40_w16               |isa_get_reg__parameterized25               |    86|
|104   |      wreg_out_trig_riseratio_d41_w8                 |isa_get_reg__parameterized26               |     9|
|105   |      wreg_out_trig_risetime_d38_w16                 |isa_get_reg__parameterized23               |    86|
|106   |      wreg_out_trig_rmsvalue_d43_w16                 |isa_get_reg__parameterized28               |    85|
|107   |      wreg_out_trig_threshold_n_d37_w16              |isa_get_reg__parameterized22               |    85|
|108   |      wreg_out_trig_threshold_p_d36_w16              |isa_get_reg__parameterized21               |    85|
|109   |    get_series_param                                 |get_param_series                           |  2259|
|110   |      wreg_series_comp_num_d104_w16                  |isa_get_reg__parameterized61               |    85|
|111   |      wreg_series_comp_ratio_d103_w32                |isa_get_reg__parameterized60               |   136|
|112   |      wreg_series_ctrl_d100_w8                       |isa_get_reg__parameterized57               |     9|
|113   |      wreg_series_data_type_d101_w8                  |isa_get_reg__parameterized58               |     9|
|114   |      wreg_series_sample_cycle_d102_w8               |isa_get_reg__parameterized59               |     9|
|115   |      wreg_series_seek_datalen_d120_w32              |isa_get_reg__parameterized77               |   136|
|116   |      wreg_series_seek_startime_d118_w64             |isa_get_reg__parameterized75               |   232|
|117   |      wreg_series_seek_zoom_d119_w32                 |isa_get_reg__parameterized76               |   136|
|118   |      wreg_series_star_trigmode1_d109_w32            |isa_get_reg__parameterized66               |   136|
|119   |      wreg_series_star_trigmode1_d111_w32            |isa_get_reg__parameterized68               |   136|
|120   |      wreg_series_star_trigmode1_d112_w32            |isa_get_reg__parameterized69               |   133|
|121   |      wreg_series_star_trigmode2_d110_w32            |isa_get_reg__parameterized67               |   136|
|122   |      wreg_series_start_ddraddr_d106_w32             |isa_get_reg__parameterized63               |   136|
|123   |      wreg_series_startmode_d108_w8                  |isa_get_reg__parameterized65               |     9|
|124   |      wreg_series_stop_ddraddr_d107_w32              |isa_get_reg__parameterized64               |   135|
|125   |      wreg_series_stop_trigmode1_d114_w32            |isa_get_reg__parameterized71               |   136|
|126   |      wreg_series_stop_trigmode2_d115_w32            |isa_get_reg__parameterized72               |   133|
|127   |      wreg_series_stop_trigmode3_d116_w32            |isa_get_reg__parameterized73               |   136|
|128   |      wreg_series_stop_trigmode4_d117_w32            |isa_get_reg__parameterized74               |   136|
|129   |      wreg_series_stopmode_d113_w8                   |isa_get_reg__parameterized70               |     9|
|130   |      wreg_series_validmode_data_d105_w32            |isa_get_reg__parameterized62               |   136|
|131   |    get_system_param                                 |get_param_sysytem                          |   392|
|132   |      wreg_system_ch_sel_d09_w8                      |isa_get_reg__parameterized5                |     9|
|133   |      wreg_system_ctrl_d01_w8                        |isa_get_reg                                |     9|
|134   |      wreg_system_sel_rtc_d04_w8                     |isa_get_reg__parameterized0                |     9|
|135   |      wreg_system_set_rtctime_d05_w64                |isa_get_reg__parameterized1                |   173|
|136   |      wreg_system_sync_max_d07_w16                   |isa_get_reg__parameterized3                |    92|
|137   |      wreg_system_sync_minfrq_d06_w16                |isa_get_reg__parameterized2                |    91|
|138   |      wreg_system_sync_sel_d08_w8                    |isa_get_reg__parameterized4                |     9|
|139   |    inout_isa                                        |isa_inout                                  |    57|
|140   |    send_param_all                                   |isa_send_param                             |  2561|
|141   |      rreg_mem_status_d18_w8                         |isa_send_reg__parameterized9               |    16|
|142   |      rreg_ddr_data_d23                              |isa_send_bigram                            |    33|
|143   |        send_bigram                                  |isa_send_bigram_generator                  |     1|
|144   |          U0                                         |blk_mem_gen_v8_3_6__parameterized1         |     1|
|145   |            inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth__parameterized0_0 |     1|
|146   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_1          |     1|
|147   |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_2 |     1|
|148   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_3   |     1|
|149   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_4 |     1|
|150   |      rreg_ddr_status_d22_w8                         |isa_send_reg__parameterized10              |    16|
|151   |      rreg_mem_data_d19                              |isa_send_smallram                          |    23|
|152   |        send_samllram                                |isa_send_smallram_generator                |     1|
|153   |          U0                                         |blk_mem_gen_v8_3_6                         |     1|
|154   |            inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth                   |     1|
|155   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                            |     1|
|156   |                \valid.cstr                          |blk_mem_gen_generic_cstr                   |     1|
|157   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width                     |     1|
|158   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                   |     1|
|159   |      rreg_series_data_d71                           |isa_send_bigram__parameterized0            |    34|
|160   |        send_bigram                                  |isa_send_bigram_generator__1               |     1|
|161   |          U0                                         |blk_mem_gen_v8_3_6__parameterized1__1      |     1|
|162   |            inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth__parameterized0   |     1|
|163   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0            |     1|
|164   |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0   |     1|
|165   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0     |     1|
|166   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0   |     1|
|167   |      rreg_series_maxdata_d70_w79                    |isa_send_reg__parameterized14              |   293|
|168   |      rreg_series_starttime_d68_w64                  |isa_send_reg__parameterized12              |   247|
|169   |      rreg_series_status_d67_w8                      |isa_send_reg__parameterized11              |    16|
|170   |      rreg_series_stoptime_d69_w64                   |isa_send_reg__parameterized13              |   247|
|171   |      rreg_series_trigger_starttime_d72_w64          |isa_send_reg__parameterized15              |   247|
|172   |      rreg_series_trigger_stoptime_d73_w64           |isa_send_reg__parameterized16              |   245|
|173   |      rreg_system_batteryvalue_d13_w16               |isa_send_reg__parameterized6               |   100|
|174   |      rreg_system_coe_d09                            |isa_send_rom                               |   145|
|175   |        send_rom_data                                |isa_send_rom_generator                     |   117|
|176   |          U0                                         |dist_mem_gen_v8_0_11                       |   117|
|177   |            \synth_options.dist_mem_inst             |dist_mem_gen_v8_0_11_synth                 |   117|
|178   |              \gen_rom.rom_inst                      |rom                                        |   117|
|179   |      rreg_system_debug1_d01_w08                     |isa_send_reg                               |   112|
|180   |      rreg_system_debug2_d02_w08                     |isa_send_reg__parameterized0               |    16|
|181   |      rreg_system_debug3_d03_w08                     |isa_send_reg__parameterized1               |    16|
|182   |      rreg_system_debug4_d04_w08                     |isa_send_reg__parameterized2               |    16|
|183   |      rreg_system_rtctime_d11_w64                    |isa_send_reg__parameterized5               |   245|
|184   |      rreg_system_status_d08_w08                     |isa_send_reg__parameterized3               |    16|
|185   |      rreg_system_syncfrq_d15_w32                    |isa_send_reg__parameterized8               |   149|
|186   |      rreg_system_syncstatus_d14_w8                  |isa_send_reg__parameterized7               |    16|
|187   |      rreg_system_version_d10_w48                    |isa_send_reg__parameterized4               |   198|
|188   |      select_send                                    |isa_send_select                            |   115|
+------+-----------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 635 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:02:05 . Memory (MB): peak = 832.762 ; gain = 343.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 832.762 ; gain = 531.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

494 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 832.762 ; gain = 538.324
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/XD58_test/XD58_Artix_100T_project/Project.runs/isa_handle_0_synth_1/isa_handle_0.dcp' has been generated.
