{
  "module_name": "sun4i-emac.h",
  "hash_id": "ccdaba8424cfdc2c7a283fe63ac072c53da4b93275ab6bde17b2cf28b89878e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/allwinner/sun4i-emac.h",
  "human_readable_source": " \n\n#ifndef _SUN4I_EMAC_H_\n#define _SUN4I_EMAC_H_\n\n#define EMAC_CTL_REG\t\t(0x00)\n#define EMAC_CTL_RESET\t\t\t(1 << 0)\n#define EMAC_CTL_TX_EN\t\t\t(1 << 1)\n#define EMAC_CTL_RX_EN\t\t\t(1 << 2)\n#define EMAC_TX_MODE_REG\t(0x04)\n#define EMAC_TX_MODE_ABORTED_FRAME_EN\t(1 << 0)\n#define EMAC_TX_MODE_DMA_EN\t\t(1 << 1)\n#define EMAC_TX_FLOW_REG\t(0x08)\n#define EMAC_TX_CTL0_REG\t(0x0c)\n#define EMAC_TX_CTL1_REG\t(0x10)\n#define EMAC_TX_INS_REG\t\t(0x14)\n#define EMAC_TX_PL0_REG\t\t(0x18)\n#define EMAC_TX_PL1_REG\t\t(0x1c)\n#define EMAC_TX_STA_REG\t\t(0x20)\n#define EMAC_TX_IO_DATA_REG\t(0x24)\n#define EMAC_TX_IO_DATA1_REG\t(0x28)\n#define EMAC_TX_TSVL0_REG\t(0x2c)\n#define EMAC_TX_TSVH0_REG\t(0x30)\n#define EMAC_TX_TSVL1_REG\t(0x34)\n#define EMAC_TX_TSVH1_REG\t(0x38)\n#define EMAC_RX_CTL_REG\t\t(0x3c)\n#define EMAC_RX_CTL_AUTO_DRQ_EN\t\t(1 << 1)\n#define EMAC_RX_CTL_DMA_EN\t\t(1 << 2)\n#define EMAC_RX_CTL_FLUSH_FIFO\t\t(1 << 3)\n#define EMAC_RX_CTL_PASS_ALL_EN\t\t(1 << 4)\n#define EMAC_RX_CTL_PASS_CTL_EN\t\t(1 << 5)\n#define EMAC_RX_CTL_PASS_CRC_ERR_EN\t(1 << 6)\n#define EMAC_RX_CTL_PASS_LEN_ERR_EN\t(1 << 7)\n#define EMAC_RX_CTL_PASS_LEN_OOR_EN\t(1 << 8)\n#define EMAC_RX_CTL_ACCEPT_UNICAST_EN\t(1 << 16)\n#define EMAC_RX_CTL_DA_FILTER_EN\t(1 << 17)\n#define EMAC_RX_CTL_ACCEPT_MULTICAST_EN\t(1 << 20)\n#define EMAC_RX_CTL_HASH_FILTER_EN\t(1 << 21)\n#define EMAC_RX_CTL_ACCEPT_BROADCAST_EN\t(1 << 22)\n#define EMAC_RX_CTL_SA_FILTER_EN\t(1 << 24)\n#define EMAC_RX_CTL_SA_FILTER_INVERT_EN\t(1 << 25)\n#define EMAC_RX_HASH0_REG\t(0x40)\n#define EMAC_RX_HASH1_REG\t(0x44)\n#define EMAC_RX_STA_REG\t\t(0x48)\n#define EMAC_RX_IO_DATA_REG\t(0x4c)\n#define EMAC_RX_IO_DATA_LEN(x)\t\t(x & 0xffff)\n#define EMAC_RX_IO_DATA_STATUS(x)\t((x >> 16) & 0xffff)\n#define EMAC_RX_IO_DATA_STATUS_CRC_ERR\t(1 << 4)\n#define EMAC_RX_IO_DATA_STATUS_LEN_ERR\t(3 << 5)\n#define EMAC_RX_IO_DATA_STATUS_OK\t(1 << 7)\n#define EMAC_RX_FBC_REG\t\t(0x50)\n#define EMAC_INT_CTL_REG\t(0x54)\n#define EMAC_INT_CTL_RX_EN\t(1 << 8)\n#define EMAC_INT_CTL_TX0_EN\t(1)\n#define EMAC_INT_CTL_TX1_EN\t(1 << 1)\n#define EMAC_INT_CTL_TX_EN\t(EMAC_INT_CTL_TX0_EN | EMAC_INT_CTL_TX1_EN)\n#define EMAC_INT_CTL_TX0_ABRT_EN\t(0x1 << 2)\n#define EMAC_INT_CTL_TX1_ABRT_EN\t(0x1 << 3)\n#define EMAC_INT_CTL_TX_ABRT_EN\t(EMAC_INT_CTL_TX0_ABRT_EN | EMAC_INT_CTL_TX1_ABRT_EN)\n#define EMAC_INT_STA_REG\t(0x58)\n#define EMAC_INT_STA_TX0_COMPLETE\t(0x1)\n#define EMAC_INT_STA_TX1_COMPLETE\t(0x1 << 1)\n#define EMAC_INT_STA_TX_COMPLETE\t(EMAC_INT_STA_TX0_COMPLETE | EMAC_INT_STA_TX1_COMPLETE)\n#define EMAC_INT_STA_TX0_ABRT\t(0x1 << 2)\n#define EMAC_INT_STA_TX1_ABRT\t(0x1 << 3)\n#define EMAC_INT_STA_TX_ABRT\t(EMAC_INT_STA_TX0_ABRT | EMAC_INT_STA_TX1_ABRT)\n#define EMAC_INT_STA_RX_COMPLETE\t(0x1 << 8)\n#define EMAC_MAC_CTL0_REG\t(0x5c)\n#define EMAC_MAC_CTL0_RX_FLOW_CTL_EN\t(1 << 2)\n#define EMAC_MAC_CTL0_TX_FLOW_CTL_EN\t(1 << 3)\n#define EMAC_MAC_CTL0_SOFT_RESET\t(1 << 15)\n#define EMAC_MAC_CTL1_REG\t(0x60)\n#define EMAC_MAC_CTL1_DUPLEX_EN\t\t(1 << 0)\n#define EMAC_MAC_CTL1_LEN_CHECK_EN\t(1 << 1)\n#define EMAC_MAC_CTL1_HUGE_FRAME_EN\t(1 << 2)\n#define EMAC_MAC_CTL1_DELAYED_CRC_EN\t(1 << 3)\n#define EMAC_MAC_CTL1_CRC_EN\t\t(1 << 4)\n#define EMAC_MAC_CTL1_PAD_EN\t\t(1 << 5)\n#define EMAC_MAC_CTL1_PAD_CRC_EN\t(1 << 6)\n#define EMAC_MAC_CTL1_AD_SHORT_FRAME_EN\t(1 << 7)\n#define EMAC_MAC_CTL1_BACKOFF_DIS\t(1 << 12)\n#define EMAC_MAC_IPGT_REG\t(0x64)\n#define EMAC_MAC_IPGT_HALF_DUPLEX\t(0x12)\n#define EMAC_MAC_IPGT_FULL_DUPLEX\t(0x15)\n#define EMAC_MAC_IPGR_REG\t(0x68)\n#define EMAC_MAC_IPGR_IPG1\t\t(0x0c)\n#define EMAC_MAC_IPGR_IPG2\t\t(0x12)\n#define EMAC_MAC_CLRT_REG\t(0x6c)\n#define EMAC_MAC_CLRT_COLLISION_WINDOW\t(0x37)\n#define EMAC_MAC_CLRT_RM\t\t(0x0f)\n#define EMAC_MAC_MAXF_REG\t(0x70)\n#define EMAC_MAC_SUPP_REG\t(0x74)\n#define EMAC_MAC_SUPP_100M\t(0x1 << 8)\n#define EMAC_MAC_TEST_REG\t(0x78)\n#define EMAC_MAC_MCFG_REG\t(0x7c)\n#define EMAC_MAC_MCFG_MII_CLKD_MASK\t(0xff << 2)\n#define EMAC_MAC_MCFG_MII_CLKD_72\t(0x0d << 2)\n#define EMAC_MAC_A0_REG\t\t(0x98)\n#define EMAC_MAC_A1_REG\t\t(0x9c)\n#define EMAC_MAC_A2_REG\t\t(0xa0)\n#define EMAC_SAFX_L_REG0\t(0xa4)\n#define EMAC_SAFX_H_REG0\t(0xa8)\n#define EMAC_SAFX_L_REG1\t(0xac)\n#define EMAC_SAFX_H_REG1\t(0xb0)\n#define EMAC_SAFX_L_REG2\t(0xb4)\n#define EMAC_SAFX_H_REG2\t(0xb8)\n#define EMAC_SAFX_L_REG3\t(0xbc)\n#define EMAC_SAFX_H_REG3\t(0xc0)\n\n#define EMAC_PHY_DUPLEX\t\t(1 << 8)\n\n#define EMAC_EEPROM_MAGIC\t(0x444d394b)\n#define EMAC_UNDOCUMENTED_MAGIC\t(0x0143414d)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}