<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1883" height="1052" x="0" y="28" />
 <generation simulation="VHDL" path="_PROJECT_NAME_/Generate" synthesis="VHDL" />
</preferences>
