/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     digi_pgmrclk block
 *****************************************************************************/
#ifndef _DIGI_PGMRCLK_REGS_H
#define _DIGI_PGMRCLK_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG       0x00015000
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG       0x00015004
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG       0x00015008
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG       0x0001500c
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG       0x00015010
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG       0x00015014
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG       0x00015018
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG       0x0001501c
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET       0x00015020
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0 0x00015024
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1 0x00015028
#define PMC_DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_ENS      0x0001502c
#define PMC_DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE          0x00015030
#define PMC_DIGI_PGMRCLK_REG_LCLK_ENS                   0x00015034
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_BYPASS      0x00015038
#define PMC_DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG          0x00015044
#define PMC_DIGI_PGMRCLK_REG_TIP_COMPLETE_STAT          0x00015048
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_0                 0x0001504c
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_1                 0x00015050
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_2                 0x00015054
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_3                 0x00015058
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_4                 0x0001505c
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_5                 0x00015060
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_6                 0x00015064
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_7                 0x00015068
#define PMC_DIGI_PGMRCLK_REG_INT_REG_0                  0x0001506c
#define PMC_DIGI_PGMRCLK_REG_INT_REG_1                  0x00015070
#define PMC_DIGI_PGMRCLK_REG_INT_EN_REG_0               0x00015074
#define PMC_DIGI_PGMRCLK_REG_INT_EN_REG_1               0x00015078
#define PMC_DIGI_PGMRCLK_REG_INT_STAT_REG_0             0x0001507c
#define PMC_DIGI_PGMRCLK_REG_INT_STAT_REG_1             0x00015080
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_CLK_SELECT          0x00015084
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_CLK_SELECT          0x00015088
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_CLK_SELECT          0x0001508c
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_CLK_SELECT          0x00015090
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_INTEGER             0x00015094
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_INTEGER             0x00015098
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_INTEGER             0x0001509c
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_INTEGER             0x000150a0
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_NUMERATOR           0x000150a4
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_NUMERATOR           0x000150a8
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_NUMERATOR           0x000150ac
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_NUMERATOR           0x000150b0
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_DENOMINATOR         0x000150b4
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_DENOMINATOR         0x000150b8
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_DENOMINATOR         0x000150bc
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_DENOMINATOR         0x000150c0
#define PMC_DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET          0x000150c8
#define PMC_DIGI_PGMRCLK_REG_FDIV_OUTPUT_EN             0x000150cc
#define PMC_DIGI_PGMRCLK_REG_IDIV_EN                    0x000150d0

/*------------------------------------------.
 | Register 0x00015000 LCLK_GENERATOR_0_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_0              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_0        |
 | bit  22    R/W  LCLK_PULS_GEN_0          |
 | bit  21:8  R/W  SYNC_INTERVAL_0          |
 | bit  7     R/W  SYNC_DISABLE_0           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_0        |
 | bit  4     R/W  CNTR_ENABLE_0            |
 | bit  3:0   R/W  MASK_WINDOW_0            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_MISC_LCLK_0_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_MISC_LCLK_0_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_AUTO_LCLKOUT_EN_0_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_AUTO_LCLKOUT_EN_0_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_LCLK_PULS_GEN_0_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_LCLK_PULS_GEN_0_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_SYNC_INTERVAL_0_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_SYNC_INTERVAL_0_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_SYNC_DISABLE_0_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_SYNC_DISABLE_0_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_PMON_SYNC_I_SEL_0_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_PMON_SYNC_I_SEL_0_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_CNTR_ENABLE_0_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_CNTR_ENABLE_0_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_MASK_WINDOW_0_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_0_CFG_BIT_MASK_WINDOW_0_OFF     0

/*------------------------------------------.
 | Register 0x00015004 LCLK_GENERATOR_1_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_1              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_1        |
 | bit  22    R/W  LCLK_PULS_GEN_1          |
 | bit  21:8  R/W  SYNC_INTERVAL_1          |
 | bit  7     R/W  SYNC_DISABLE_1           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_1        |
 | bit  4     R/W  CNTR_ENABLE_1            |
 | bit  3:0   R/W  MASK_WINDOW_1            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_MISC_LCLK_1_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_MISC_LCLK_1_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_AUTO_LCLKOUT_EN_1_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_AUTO_LCLKOUT_EN_1_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_LCLK_PULS_GEN_1_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_LCLK_PULS_GEN_1_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_SYNC_INTERVAL_1_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_SYNC_INTERVAL_1_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_SYNC_DISABLE_1_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_SYNC_DISABLE_1_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_PMON_SYNC_I_SEL_1_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_PMON_SYNC_I_SEL_1_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_CNTR_ENABLE_1_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_CNTR_ENABLE_1_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_MASK_WINDOW_1_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_1_CFG_BIT_MASK_WINDOW_1_OFF     0

/*------------------------------------------.
 | Register 0x00015008 LCLK_GENERATOR_2_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_2              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_2        |
 | bit  22    R/W  LCLK_PULS_GEN_2          |
 | bit  21:8  R/W  SYNC_INTERVAL_2          |
 | bit  7     R/W  SYNC_DISABLE_2           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_2        |
 | bit  4     R/W  CNTR_ENABLE_2            |
 | bit  3:0   R/W  MASK_WINDOW_2            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_MISC_LCLK_2_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_MISC_LCLK_2_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_AUTO_LCLKOUT_EN_2_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_AUTO_LCLKOUT_EN_2_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_LCLK_PULS_GEN_2_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_LCLK_PULS_GEN_2_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_SYNC_INTERVAL_2_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_SYNC_INTERVAL_2_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_SYNC_DISABLE_2_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_SYNC_DISABLE_2_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_PMON_SYNC_I_SEL_2_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_PMON_SYNC_I_SEL_2_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_CNTR_ENABLE_2_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_CNTR_ENABLE_2_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_MASK_WINDOW_2_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_2_CFG_BIT_MASK_WINDOW_2_OFF     0

/*------------------------------------------.
 | Register 0x0001500c LCLK_GENERATOR_3_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_3              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_3        |
 | bit  22    R/W  LCLK_PULS_GEN_3          |
 | bit  21:8  R/W  SYNC_INTERVAL_3          |
 | bit  7     R/W  SYNC_DISABLE_3           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_3        |
 | bit  4     R/W  CNTR_ENABLE_3            |
 | bit  3:0   R/W  MASK_WINDOW_3            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_MISC_LCLK_3_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_MISC_LCLK_3_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_AUTO_LCLKOUT_EN_3_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_AUTO_LCLKOUT_EN_3_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_LCLK_PULS_GEN_3_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_LCLK_PULS_GEN_3_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_SYNC_INTERVAL_3_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_SYNC_INTERVAL_3_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_SYNC_DISABLE_3_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_SYNC_DISABLE_3_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_PMON_SYNC_I_SEL_3_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_PMON_SYNC_I_SEL_3_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_CNTR_ENABLE_3_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_CNTR_ENABLE_3_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_MASK_WINDOW_3_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_3_CFG_BIT_MASK_WINDOW_3_OFF     0

/*------------------------------------------.
 | Register 0x00015010 LCLK_GENERATOR_4_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_4              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_4        |
 | bit  22    R/W  LCLK_PULS_GEN_4          |
 | bit  21:8  R/W  SYNC_INTERVAL_4          |
 | bit  7     R/W  SYNC_DISABLE_4           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_4        |
 | bit  4     R/W  CNTR_ENABLE_4            |
 | bit  3:0   R/W  MASK_WINDOW_4            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_MISC_LCLK_4_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_MISC_LCLK_4_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_AUTO_LCLKOUT_EN_4_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_AUTO_LCLKOUT_EN_4_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_LCLK_PULS_GEN_4_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_LCLK_PULS_GEN_4_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_SYNC_INTERVAL_4_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_SYNC_INTERVAL_4_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_SYNC_DISABLE_4_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_SYNC_DISABLE_4_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_PMON_SYNC_I_SEL_4_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_PMON_SYNC_I_SEL_4_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_CNTR_ENABLE_4_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_CNTR_ENABLE_4_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_MASK_WINDOW_4_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_4_CFG_BIT_MASK_WINDOW_4_OFF     0

/*------------------------------------------.
 | Register 0x00015014 LCLK_GENERATOR_5_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_5              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_5        |
 | bit  22    R/W  LCLK_PULS_GEN_5          |
 | bit  21:8  R/W  SYNC_INTERVAL_5          |
 | bit  7     R/W  SYNC_DISABLE_5           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_5        |
 | bit  4     R/W  CNTR_ENABLE_5            |
 | bit  3:0   R/W  MASK_WINDOW_5            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_MISC_LCLK_5_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_MISC_LCLK_5_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_AUTO_LCLKOUT_EN_5_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_AUTO_LCLKOUT_EN_5_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_LCLK_PULS_GEN_5_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_LCLK_PULS_GEN_5_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_SYNC_INTERVAL_5_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_SYNC_INTERVAL_5_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_SYNC_DISABLE_5_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_SYNC_DISABLE_5_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_PMON_SYNC_I_SEL_5_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_PMON_SYNC_I_SEL_5_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_CNTR_ENABLE_5_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_CNTR_ENABLE_5_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_MASK_WINDOW_5_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_5_CFG_BIT_MASK_WINDOW_5_OFF     0

/*------------------------------------------.
 | Register 0x00015018 LCLK_GENERATOR_6_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_6              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_6        |
 | bit  22    R/W  LCLK_PULS_GEN_6          |
 | bit  21:8  R/W  SYNC_INTERVAL_6          |
 | bit  7     R/W  SYNC_DISABLE_6           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_6        |
 | bit  4     R/W  CNTR_ENABLE_6            |
 | bit  3:0   R/W  MASK_WINDOW_6            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_MISC_LCLK_6_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_MISC_LCLK_6_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_AUTO_LCLKOUT_EN_6_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_AUTO_LCLKOUT_EN_6_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_LCLK_PULS_GEN_6_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_LCLK_PULS_GEN_6_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_SYNC_INTERVAL_6_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_SYNC_INTERVAL_6_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_SYNC_DISABLE_6_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_SYNC_DISABLE_6_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_PMON_SYNC_I_SEL_6_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_PMON_SYNC_I_SEL_6_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_CNTR_ENABLE_6_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_CNTR_ENABLE_6_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_MASK_WINDOW_6_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_6_CFG_BIT_MASK_WINDOW_6_OFF     0

/*------------------------------------------.
 | Register 0x0001501c LCLK_GENERATOR_7_CFG |
 +------------------------------------------+
 | bit  26:24 R/W  MISC_LCLK_7              |
 | bit  23    R/W  AUTO_LCLKOUT_EN_7        |
 | bit  22    R/W  LCLK_PULS_GEN_7          |
 | bit  21:8  R/W  SYNC_INTERVAL_7          |
 | bit  7     R/W  SYNC_DISABLE_7           |
 | bit  6:5   R/W  PMON_SYNC_I_SEL_7        |
 | bit  4     R/W  CNTR_ENABLE_7            |
 | bit  3:0   R/W  MASK_WINDOW_7            |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_UNUSED_MASK           0xf8000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_MISC_LCLK_7_MSK       0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_MISC_LCLK_7_OFF       24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_AUTO_LCLKOUT_EN_7_MSK 0x00800000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_AUTO_LCLKOUT_EN_7_OFF 23
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_LCLK_PULS_GEN_7_MSK   0x00400000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_LCLK_PULS_GEN_7_OFF   22
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_SYNC_INTERVAL_7_MSK   0x003fff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_SYNC_INTERVAL_7_OFF   8
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_SYNC_DISABLE_7_MSK    0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_SYNC_DISABLE_7_OFF    7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_PMON_SYNC_I_SEL_7_MSK 0x00000060
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_PMON_SYNC_I_SEL_7_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_CNTR_ENABLE_7_MSK     0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_CNTR_ENABLE_7_OFF     4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_MASK_WINDOW_7_MSK     0x0000000f
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_7_CFG_BIT_MASK_WINDOW_7_OFF     0

/*------------------------------------------.
 | Register 0x00015020 LCLK_GENERATOR_RESET |
 +------------------------------------------+
 | bit  7 R/W  INTERVAL_RST_0               |
 | bit  6 R/W  INTERVAL_RST_1               |
 | bit  5 R/W  INTERVAL_RST_2               |
 | bit  4 R/W  INTERVAL_RST_3               |
 | bit  3 R/W  INTERVAL_RST_4               |
 | bit  2 R/W  INTERVAL_RST_5               |
 | bit  1 R/W  INTERVAL_RST_6               |
 | bit  0 R/W  INTERVAL_RST_7               |
 +-----------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_UNUSED_MASK        0xffffff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_0_MSK 0x00000080
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_0_OFF 7
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_1_MSK 0x00000040
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_1_OFF 6
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_2_MSK 0x00000020
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_2_OFF 5
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_3_MSK 0x00000010
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_3_OFF 4
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_4_MSK 0x00000008
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_4_OFF 3
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_5_MSK 0x00000004
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_5_OFF 2
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_6_MSK 0x00000002
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_6_OFF 1
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_7_MSK 0x00000001
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_RESET_BIT_INTERVAL_RST_7_OFF 0

/*------------------------------------------------.
 | Register 0x00015024 LCLK_GENERATOR_SELECTION_0 |
 +------------------------------------------------+
 | bit  23:21 R/W  LCLK_OUT_SEL_17                |
 | bit  20:18 R/W  LCLK_OUT_SEL_16                |
 | bit  17:15 R/W  LCLK_OUT_SEL_15                |
 | bit  14:12 R/W  LCLK_OUT_SEL_14                |
 | bit  11:9  R/W  LCLK_OUT_SEL_13                |
 | bit  8:6   R/W  LCLK_OUT_SEL_12                |
 | bit  5:3   R/W  LCLK_OUT_SEL_11                |
 | bit  2:0   R/W  LCLK_OUT_SEL_10                |
 +-----------------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_UNUSED_MASK         0xff000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_17_MSK 0x00e00000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_17_OFF 21
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_16_MSK 0x001c0000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_16_OFF 18
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_15_MSK 0x00038000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_15_OFF 15
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_14_MSK 0x00007000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_14_OFF 12
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_13_MSK 0x00000e00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_13_OFF 9
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_12_MSK 0x000001c0
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_12_OFF 6
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_11_MSK 0x00000038
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_11_OFF 3
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_10_MSK 0x00000007
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_0_BIT_LCLK_OUT_SEL_10_OFF 0

/*------------------------------------------------.
 | Register 0x00015028 LCLK_GENERATOR_SELECTION_1 |
 +------------------------------------------------+
 | bit  29:27 R/W  LCLK_OUT_SEL_9                 |
 | bit  26:24 R/W  LCLK_OUT_SEL_8                 |
 | bit  23:21 R/W  LCLK_OUT_SEL_7                 |
 | bit  20:18 R/W  LCLK_OUT_SEL_6                 |
 | bit  17:15 R/W  LCLK_OUT_SEL_5                 |
 | bit  14:12 R/W  LCLK_OUT_SEL_4                 |
 | bit  11:9  R/W  LCLK_OUT_SEL_3                 |
 | bit  8:6   R/W  LCLK_OUT_SEL_2                 |
 | bit  5:3   R/W  LCLK_OUT_SEL_1                 |
 | bit  2:0   R/W  LCLK_OUT_SEL_0                 |
 +-----------------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_UNUSED_MASK        0xc0000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_9_MSK 0x38000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_9_OFF 27
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_8_MSK 0x07000000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_8_OFF 24
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_7_MSK 0x00e00000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_7_OFF 21
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_6_MSK 0x001c0000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_6_OFF 18
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_5_MSK 0x00038000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_5_OFF 15
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_4_MSK 0x00007000
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_4_OFF 12
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_3_MSK 0x00000e00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_3_OFF 9
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_2_MSK 0x000001c0
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_2_OFF 6
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_1_MSK 0x00000038
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_1_OFF 3
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_0_MSK 0x00000007
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_SELECTION_1_BIT_LCLK_OUT_SEL_0_OFF 0

/*-------------------------------------------.
 | Register 0x0001502c LCLK_MANUAL_PULSE_ENS |
 +-------------------------------------------+
 | bit  19:0 R/W  LCLK_OUT_MAN_PULS_EN       |
 +------------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_ENS_UNUSED_MASK              0xfff00000
#define DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_ENS_BIT_LCLK_OUT_MAN_PULS_EN_MSK 0x000fffff
#define DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_ENS_BIT_LCLK_OUT_MAN_PULS_EN_OFF 0

/*---------------------------------------.
 | Register 0x00015030 LCLK_MANUAL_PULSE |
 +---------------------------------------+
 | bit  19:0 R/W  LCLK_OUT_MAN_PULS      |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_UNUSED_MASK           0xfff00000
#define DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_BIT_LCLK_OUT_MAN_PULS_MSK 0x000fffff
#define DIGI_PGMRCLK_REG_LCLK_MANUAL_PULSE_BIT_LCLK_OUT_MAN_PULS_OFF 0

/*------------------------------.
 | Register 0x00015034 LCLK_ENS |
 +------------------------------+
 | bit  19:0 R/W  LCLK_OUT_EN   |
 +-----------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_ENS_UNUSED_MASK     0xfff00000
#define DIGI_PGMRCLK_REG_LCLK_ENS_BIT_LCLK_OUT_EN_MSK 0x000fffff
#define DIGI_PGMRCLK_REG_LCLK_ENS_BIT_LCLK_OUT_EN_OFF 0

/*-------------------------------------------.
 | Register 0x00015038 LCLK_GENERATOR_BYPASS |
 +-------------------------------------------+
 | bit  7:0 R/W  LCLK_GEN_BYPASS             |
 +------------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_LCLK_GENERATOR_BYPASS_UNUSED_MASK         0xffffff00
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_BYPASS_BIT_LCLK_GEN_BYPASS_MSK 0x000000ff
#define DIGI_PGMRCLK_REG_LCLK_GENERATOR_BYPASS_BIT_LCLK_GEN_BYPASS_OFF 0

/*---------------------------------------.
 | Register 0x00015044 FPI_GENERATOR_CFG |
 +---------------------------------------+
 | bit  29:27 R/W  MISC_FPI_8            |
 | bit  26    R/W  AUTO_LCLKOUT_EN_8     |
 | bit  25    R/W  FPI_PULS_GEN_8        |
 | bit  24    R/W  INTERVAL_RST_8        |
 | bit  23:10 R/W  SYNC_INTERVAL_8       |
 | bit  9     R/W  SYNC_DISABLE_8        |
 | bit  8     R/W  CNTR_ENABLE_8         |
 | bit  7:4   R/W  MASK_WINDOW_8         |
 | bit  3     R/W  FPI_GEN_BYPASS        |
 | bit  2     R/W  FPI_OUT_MAN_PULS_EN   |
 | bit  1     R/W  FPI_OUT_MAN_PULS      |
 | bit  0     R/W  FPI_OUT_EN            |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_UNUSED_MASK             0xc0000000
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_MISC_FPI_8_MSK          0x38000000
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_MISC_FPI_8_OFF          27
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_AUTO_LCLKOUT_EN_8_MSK   0x04000000
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_AUTO_LCLKOUT_EN_8_OFF   26
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_PULS_GEN_8_MSK      0x02000000
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_PULS_GEN_8_OFF      25
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_INTERVAL_RST_8_MSK      0x01000000
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_INTERVAL_RST_8_OFF      24
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_SYNC_INTERVAL_8_MSK     0x00fffc00
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_SYNC_INTERVAL_8_OFF     10
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_SYNC_DISABLE_8_MSK      0x00000200
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_SYNC_DISABLE_8_OFF      9
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_CNTR_ENABLE_8_MSK       0x00000100
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_CNTR_ENABLE_8_OFF       8
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_MASK_WINDOW_8_MSK       0x000000f0
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_MASK_WINDOW_8_OFF       4
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_GEN_BYPASS_MSK      0x00000008
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_GEN_BYPASS_OFF      3
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_MAN_PULS_EN_MSK 0x00000004
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_MAN_PULS_EN_OFF 2
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_MAN_PULS_MSK    0x00000002
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_MAN_PULS_OFF    1
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_EN_MSK          0x00000001
#define DIGI_PGMRCLK_REG_FPI_GENERATOR_CFG_BIT_FPI_OUT_EN_OFF          0

/*---------------------------------------.
 | Register 0x00015048 TIP_COMPLETE_STAT |
 +---------------------------------------+
 | bit  7:0 R  SS_TIP_COMPLETE           |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_COMPLETE_STAT_UNUSED_MASK         0xffffff00
#define DIGI_PGMRCLK_REG_TIP_COMPLETE_STAT_BIT_SS_TIP_COMPLETE_MSK 0x000000ff
#define DIGI_PGMRCLK_REG_TIP_COMPLETE_STAT_BIT_SS_TIP_COMPLETE_OFF 0

/*--------------------------------.
 | Register 0x0001504c TIP_MASK_0 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_0      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_0_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_0_BIT_TIP_MASK_0_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_0_BIT_TIP_MASK_0_OFF 0

/*--------------------------------.
 | Register 0x00015050 TIP_MASK_1 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_1      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_1_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_1_BIT_TIP_MASK_1_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_1_BIT_TIP_MASK_1_OFF 0

/*--------------------------------.
 | Register 0x00015054 TIP_MASK_2 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_2      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_2_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_2_BIT_TIP_MASK_2_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_2_BIT_TIP_MASK_2_OFF 0

/*--------------------------------.
 | Register 0x00015058 TIP_MASK_3 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_3      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_3_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_3_BIT_TIP_MASK_3_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_3_BIT_TIP_MASK_3_OFF 0

/*--------------------------------.
 | Register 0x0001505c TIP_MASK_4 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_4      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_4_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_4_BIT_TIP_MASK_4_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_4_BIT_TIP_MASK_4_OFF 0

/*--------------------------------.
 | Register 0x00015060 TIP_MASK_5 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_5      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_5_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_5_BIT_TIP_MASK_5_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_5_BIT_TIP_MASK_5_OFF 0

/*--------------------------------.
 | Register 0x00015064 TIP_MASK_6 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_6      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_6_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_6_BIT_TIP_MASK_6_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_6_BIT_TIP_MASK_6_OFF 0

/*--------------------------------.
 | Register 0x00015068 TIP_MASK_7 |
 +--------------------------------+
 | bit  17:0 R/W  TIP_MASK_7      |
 +-------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_TIP_MASK_7_UNUSED_MASK    0xfffc0000
#define DIGI_PGMRCLK_REG_TIP_MASK_7_BIT_TIP_MASK_7_MSK 0x0003ffff
#define DIGI_PGMRCLK_REG_TIP_MASK_7_BIT_TIP_MASK_7_OFF 0

/*-------------------------------.
 | Register 0x0001506c INT_REG_0 |
 +-------------------------------+
 | bit  27 R/W  TIP_FALLING_7_I  |
 | bit  26 R/W  TIP_FALLING_6_I  |
 | bit  25 R/W  TIP_FALLING_5_I  |
 | bit  24 R/W  TIP_FALLING_4_I  |
 | bit  23 R/W  TIP_FALLING_3_I  |
 | bit  22 R/W  TIP_FALLING_2_I  |
 | bit  21 R/W  TIP_FALLING_1_I  |
 | bit  20 R/W  TIP_FALLING_0_I  |
 | bit  19 R/W  TIP_RISING_7_I   |
 | bit  18 R/W  TIP_RISING_6_I   |
 | bit  17 R/W  TIP_RISING_5_I   |
 | bit  16 R/W  TIP_RISING_4_I   |
 | bit  15 R/W  TIP_RISING_3_I   |
 | bit  14 R/W  TIP_RISING_2_I   |
 | bit  13 R/W  TIP_RISING_1_I   |
 | bit  12 R/W  TIP_RISING_0_I   |
 | bit  11 R/W  FPI_OUT_I        |
 | bit  10 R/W  FPI_IN_I         |
 |                               |
 | bit  9  R/W  ALU_BKP_SYNC_I   |
 |                               |
 | bit  8  R/W  PMON_SYNC_I      |
 | bit  7  R/W  LCLK_GEN_7_I     |
 | bit  6  R/W  LCLK_GEN_6_I     |
 | bit  5  R/W  LCLK_GEN_5_I     |
 | bit  4  R/W  LCLK_GEN_4_I     |
 | bit  3  R/W  LCLK_GEN_3_I     |
 | bit  2  R/W  LCLK_GEN_2_I     |
 | bit  1  R/W  LCLK_GEN_1_I     |
 | bit  0  R/W  LCLK_GEN_0_I     |
 +------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_REG_0_UNUSED_MASK         0xf0000000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_7_I_MSK 0x08000000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_7_I_OFF 27
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_6_I_MSK 0x04000000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_6_I_OFF 26
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_5_I_MSK 0x02000000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_5_I_OFF 25
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_4_I_MSK 0x01000000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_4_I_OFF 24
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_3_I_MSK 0x00800000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_3_I_OFF 23
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_2_I_MSK 0x00400000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_2_I_OFF 22
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_1_I_MSK 0x00200000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_1_I_OFF 21
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_0_I_MSK 0x00100000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_FALLING_0_I_OFF 20
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_7_I_MSK  0x00080000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_7_I_OFF  19
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_6_I_MSK  0x00040000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_6_I_OFF  18
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_5_I_MSK  0x00020000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_5_I_OFF  17
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_4_I_MSK  0x00010000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_4_I_OFF  16
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_3_I_MSK  0x00008000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_3_I_OFF  15
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_2_I_MSK  0x00004000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_2_I_OFF  14
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_1_I_MSK  0x00002000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_1_I_OFF  13
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_0_I_MSK  0x00001000
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_TIP_RISING_0_I_OFF  12
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_FPI_OUT_I_MSK       0x00000800
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_FPI_OUT_I_OFF       11
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_FPI_IN_I_MSK        0x00000400
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_FPI_IN_I_OFF        10
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_ALU_BKP_SYNC_I_MSK  0x00000200
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_ALU_BKP_SYNC_I_OFF  9
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_PMON_SYNC_I_MSK     0x00000100
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_PMON_SYNC_I_OFF     8
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_7_I_MSK    0x00000080
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_7_I_OFF    7
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_6_I_MSK    0x00000040
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_6_I_OFF    6
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_5_I_MSK    0x00000020
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_5_I_OFF    5
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_4_I_MSK    0x00000010
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_4_I_OFF    4
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_3_I_MSK    0x00000008
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_3_I_OFF    3
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_2_I_MSK    0x00000004
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_2_I_OFF    2
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_1_I_MSK    0x00000002
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_1_I_OFF    1
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_0_I_MSK    0x00000001
#define DIGI_PGMRCLK_REG_INT_REG_0_BIT_LCLK_GEN_0_I_OFF    0

/*-------------------------------.
 | Register 0x00015070 INT_REG_1 |
 +-------------------------------+
 | bit  8 R/W  FPI_SYNC_I        |
 | bit  7 R/W  LCLK_GEN_SYNC_7_I |
 | bit  6 R/W  LCLK_GEN_SYNC_6_I |
 | bit  5 R/W  LCLK_GEN_SYNC_5_I |
 | bit  4 R/W  LCLK_GEN_SYNC_4_I |
 | bit  3 R/W  LCLK_GEN_SYNC_3_I |
 | bit  2 R/W  LCLK_GEN_SYNC_2_I |
 | bit  1 R/W  LCLK_GEN_SYNC_1_I |
 | bit  0 R/W  LCLK_GEN_SYNC_0_I |
 +------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_REG_1_UNUSED_MASK           0xfffffe00
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_FPI_SYNC_I_MSK        0x00000100
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_FPI_SYNC_I_OFF        8
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_7_I_MSK 0x00000080
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_7_I_OFF 7
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_6_I_MSK 0x00000040
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_6_I_OFF 6
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_5_I_MSK 0x00000020
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_5_I_OFF 5
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_4_I_MSK 0x00000010
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_4_I_OFF 4
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_3_I_MSK 0x00000008
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_3_I_OFF 3
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_2_I_MSK 0x00000004
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_2_I_OFF 2
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_1_I_MSK 0x00000002
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_1_I_OFF 1
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_0_I_MSK 0x00000001
#define DIGI_PGMRCLK_REG_INT_REG_1_BIT_LCLK_GEN_SYNC_0_I_OFF 0

/*----------------------------------.
 | Register 0x00015074 INT_EN_REG_0 |
 +----------------------------------+
 | bit  27 R/W  TIP_FALLING_7_E     |
 | bit  26 R/W  TIP_FALLING_6_E     |
 | bit  25 R/W  TIP_FALLING_5_E     |
 | bit  24 R/W  TIP_FALLING_4_E     |
 | bit  23 R/W  TIP_FALLING_3_E     |
 | bit  22 R/W  TIP_FALLING_2_E     |
 | bit  21 R/W  TIP_FALLING_1_E     |
 | bit  20 R/W  TIP_FALLING_0_E     |
 | bit  19 R/W  TIP_RISING_7_E      |
 | bit  18 R/W  TIP_RISING_6_E      |
 | bit  17 R/W  TIP_RISING_5_E      |
 | bit  16 R/W  TIP_RISING_4_E      |
 | bit  15 R/W  TIP_RISING_3_E      |
 | bit  14 R/W  TIP_RISING_2_E      |
 | bit  13 R/W  TIP_RISING_1_E      |
 | bit  12 R/W  TIP_RISING_0_E      |
 | bit  11 R/W  FPI_OUT_E           |
 | bit  10 R/W  FPI_IN_E            |
 |                                  |
 | bit  9  R/W  ALU_BKP_SYNC_E      |
 |                                  |
 | bit  8  R/W  PMON_SYNC_E         |
 | bit  7  R/W  LCLK_GEN_7_E        |
 | bit  6  R/W  LCLK_GEN_6_E        |
 | bit  5  R/W  LCLK_GEN_5_E        |
 | bit  4  R/W  LCLK_GEN_4_E        |
 | bit  3  R/W  LCLK_GEN_3_E        |
 | bit  2  R/W  LCLK_GEN_2_E        |
 | bit  1  R/W  LCLK_GEN_1_E        |
 | bit  0  R/W  LCLK_GEN_0_E        |
 +---------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_EN_REG_0_UNUSED_MASK         0xf0000000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_7_E_MSK 0x08000000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_7_E_OFF 27
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_6_E_MSK 0x04000000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_6_E_OFF 26
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_5_E_MSK 0x02000000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_5_E_OFF 25
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_4_E_MSK 0x01000000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_4_E_OFF 24
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_3_E_MSK 0x00800000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_3_E_OFF 23
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_2_E_MSK 0x00400000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_2_E_OFF 22
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_1_E_MSK 0x00200000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_1_E_OFF 21
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_0_E_MSK 0x00100000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_FALLING_0_E_OFF 20
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_7_E_MSK  0x00080000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_7_E_OFF  19
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_6_E_MSK  0x00040000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_6_E_OFF  18
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_5_E_MSK  0x00020000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_5_E_OFF  17
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_4_E_MSK  0x00010000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_4_E_OFF  16
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_3_E_MSK  0x00008000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_3_E_OFF  15
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_2_E_MSK  0x00004000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_2_E_OFF  14
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_1_E_MSK  0x00002000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_1_E_OFF  13
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_0_E_MSK  0x00001000
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_TIP_RISING_0_E_OFF  12
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_FPI_OUT_E_MSK       0x00000800
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_FPI_OUT_E_OFF       11
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_FPI_IN_E_MSK        0x00000400
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_FPI_IN_E_OFF        10
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_ALU_BKP_SYNC_E_MSK  0x00000200
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_ALU_BKP_SYNC_E_OFF  9
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_PMON_SYNC_E_MSK     0x00000100
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_PMON_SYNC_E_OFF     8
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_7_E_MSK    0x00000080
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_7_E_OFF    7
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_6_E_MSK    0x00000040
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_6_E_OFF    6
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_5_E_MSK    0x00000020
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_5_E_OFF    5
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_4_E_MSK    0x00000010
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_4_E_OFF    4
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_3_E_MSK    0x00000008
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_3_E_OFF    3
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_2_E_MSK    0x00000004
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_2_E_OFF    2
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_1_E_MSK    0x00000002
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_1_E_OFF    1
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_0_E_MSK    0x00000001
#define DIGI_PGMRCLK_REG_INT_EN_REG_0_BIT_LCLK_GEN_0_E_OFF    0

/*----------------------------------.
 | Register 0x00015078 INT_EN_REG_1 |
 +----------------------------------+
 | bit  8 R/W  FPI_SYNC_E           |
 | bit  7 R/W  LCLK_GEN_SYNC_7_E    |
 | bit  6 R/W  LCLK_GEN_SYNC_6_E    |
 | bit  5 R/W  LCLK_GEN_SYNC_5_E    |
 | bit  4 R/W  LCLK_GEN_SYNC_4_E    |
 | bit  3 R/W  LCLK_GEN_SYNC_3_E    |
 | bit  2 R/W  LCLK_GEN_SYNC_2_E    |
 | bit  1 R/W  LCLK_GEN_SYNC_1_E    |
 | bit  0 R/W  LCLK_GEN_SYNC_0_E    |
 +---------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_EN_REG_1_UNUSED_MASK           0xfffffe00
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_FPI_SYNC_E_MSK        0x00000100
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_FPI_SYNC_E_OFF        8
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_7_E_MSK 0x00000080
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_7_E_OFF 7
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_6_E_MSK 0x00000040
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_6_E_OFF 6
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_5_E_MSK 0x00000020
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_5_E_OFF 5
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_4_E_MSK 0x00000010
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_4_E_OFF 4
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_3_E_MSK 0x00000008
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_3_E_OFF 3
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_2_E_MSK 0x00000004
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_2_E_OFF 2
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_1_E_MSK 0x00000002
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_1_E_OFF 1
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_0_E_MSK 0x00000001
#define DIGI_PGMRCLK_REG_INT_EN_REG_1_BIT_LCLK_GEN_SYNC_0_E_OFF 0

/*------------------------------------.
 | Register 0x0001507c INT_STAT_REG_0 |
 +------------------------------------+
 | bit  27 R  TIP_FALLING_7_V         |
 | bit  26 R  TIP_FALLING_6_V         |
 | bit  25 R  TIP_FALLING_5_V         |
 | bit  24 R  TIP_FALLING_4_V         |
 | bit  23 R  TIP_FALLING_3_V         |
 | bit  22 R  TIP_FALLING_2_V         |
 | bit  21 R  TIP_FALLING_1_V         |
 | bit  20 R  TIP_FALLING_0_V         |
 | bit  19 R  TIP_RISING_7_V          |
 | bit  18 R  TIP_RISING_6_V          |
 | bit  17 R  TIP_RISING_5_V          |
 | bit  16 R  TIP_RISING_4_V          |
 | bit  15 R  TIP_RISING_3_V          |
 | bit  14 R  TIP_RISING_2_V          |
 | bit  13 R  TIP_RISING_1_V          |
 | bit  12 R  TIP_RISING_0_V          |
 | bit  11 R  FPI_OUT_V               |
 | bit  10 R  FPI_IN_V                |
 |                                    |
 | bit  9  R  ALU_BKP_SYNC_V          |
 |                                    |
 | bit  8  R  PMON_SYNC_V             |
 | bit  7  R  LCLK_GEN_7_V            |
 | bit  6  R  LCLK_GEN_6_V            |
 | bit  5  R  LCLK_GEN_5_V            |
 | bit  4  R  LCLK_GEN_4_V            |
 | bit  3  R  LCLK_GEN_3_V            |
 | bit  2  R  LCLK_GEN_2_V            |
 | bit  1  R  LCLK_GEN_1_V            |
 | bit  0  R  LCLK_GEN_0_V            |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_STAT_REG_0_UNUSED_MASK         0xf0000000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_7_V_MSK 0x08000000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_7_V_OFF 27
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_6_V_MSK 0x04000000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_6_V_OFF 26
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_5_V_MSK 0x02000000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_5_V_OFF 25
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_4_V_MSK 0x01000000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_4_V_OFF 24
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_3_V_MSK 0x00800000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_3_V_OFF 23
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_2_V_MSK 0x00400000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_2_V_OFF 22
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_1_V_MSK 0x00200000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_1_V_OFF 21
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_0_V_MSK 0x00100000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_FALLING_0_V_OFF 20
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_7_V_MSK  0x00080000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_7_V_OFF  19
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_6_V_MSK  0x00040000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_6_V_OFF  18
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_5_V_MSK  0x00020000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_5_V_OFF  17
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_4_V_MSK  0x00010000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_4_V_OFF  16
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_3_V_MSK  0x00008000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_3_V_OFF  15
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_2_V_MSK  0x00004000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_2_V_OFF  14
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_1_V_MSK  0x00002000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_1_V_OFF  13
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_0_V_MSK  0x00001000
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_TIP_RISING_0_V_OFF  12
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_FPI_OUT_V_MSK       0x00000800
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_FPI_OUT_V_OFF       11
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_FPI_IN_V_MSK        0x00000400
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_FPI_IN_V_OFF        10
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_ALU_BKP_SYNC_V_MSK  0x00000200
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_ALU_BKP_SYNC_V_OFF  9
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_PMON_SYNC_V_MSK     0x00000100
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_PMON_SYNC_V_OFF     8
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_7_V_MSK    0x00000080
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_7_V_OFF    7
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_6_V_MSK    0x00000040
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_6_V_OFF    6
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_5_V_MSK    0x00000020
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_5_V_OFF    5
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_4_V_MSK    0x00000010
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_4_V_OFF    4
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_3_V_MSK    0x00000008
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_3_V_OFF    3
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_2_V_MSK    0x00000004
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_2_V_OFF    2
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_1_V_MSK    0x00000002
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_1_V_OFF    1
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_0_V_MSK    0x00000001
#define DIGI_PGMRCLK_REG_INT_STAT_REG_0_BIT_LCLK_GEN_0_V_OFF    0

/*------------------------------------.
 | Register 0x00015080 INT_STAT_REG_1 |
 +------------------------------------+
 | bit  8 R  FPI_SYNC_V               |
 | bit  7 R  LCLK_GEN_SYNC_7_V        |
 | bit  6 R  LCLK_GEN_SYNC_6_V        |
 | bit  5 R  LCLK_GEN_SYNC_5_V        |
 | bit  4 R  LCLK_GEN_SYNC_4_V        |
 | bit  3 R  LCLK_GEN_SYNC_3_V        |
 | bit  2 R  LCLK_GEN_SYNC_2_V        |
 | bit  1 R  LCLK_GEN_SYNC_1_V        |
 | bit  0 R  LCLK_GEN_SYNC_0_V        |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_INT_STAT_REG_1_UNUSED_MASK           0xfffffe00
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_FPI_SYNC_V_MSK        0x00000100
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_FPI_SYNC_V_OFF        8
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_7_V_MSK 0x00000080
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_7_V_OFF 7
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_6_V_MSK 0x00000040
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_6_V_OFF 6
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_5_V_MSK 0x00000020
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_5_V_OFF 5
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_4_V_MSK 0x00000010
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_4_V_OFF 4
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_3_V_MSK 0x00000008
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_3_V_OFF 3
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_2_V_MSK 0x00000004
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_2_V_OFF 2
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_1_V_MSK 0x00000002
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_1_V_OFF 1
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_0_V_MSK 0x00000001
#define DIGI_PGMRCLK_REG_INT_STAT_REG_1_BIT_LCLK_GEN_SYNC_0_V_OFF 0

/*---------------------------------------.
 | Register 0x00015084 FDIV_0_CLK_SELECT |
 +---------------------------------------+
 | bit  8:0 R/W  FDIV_CLK_MUX_SEL_0      |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_CLK_SELECT_UNUSED_MASK            0xfffffe00
#define DIGI_PGMRCLK_REG_FDIV_0_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_0_MSK 0x000001ff
#define DIGI_PGMRCLK_REG_FDIV_0_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_0_OFF 0

/*---------------------------------------.
 | Register 0x00015088 FDIV_1_CLK_SELECT |
 +---------------------------------------+
 | bit  8:0 R/W  FDIV_CLK_MUX_SEL_1      |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_CLK_SELECT_UNUSED_MASK            0xfffffe00
#define DIGI_PGMRCLK_REG_FDIV_1_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_1_MSK 0x000001ff
#define DIGI_PGMRCLK_REG_FDIV_1_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_1_OFF 0

/*---------------------------------------.
 | Register 0x0001508c FDIV_2_CLK_SELECT |
 +---------------------------------------+
 | bit  8:0 R/W  FDIV_CLK_MUX_SEL_2      |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_CLK_SELECT_UNUSED_MASK            0xfffffe00
#define DIGI_PGMRCLK_REG_FDIV_2_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_2_MSK 0x000001ff
#define DIGI_PGMRCLK_REG_FDIV_2_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_2_OFF 0

/*---------------------------------------.
 | Register 0x00015090 FDIV_3_CLK_SELECT |
 +---------------------------------------+
 | bit  8:0 R/W  FDIV_CLK_MUX_SEL_3      |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_CLK_SELECT_UNUSED_MASK            0xfffffe00
#define DIGI_PGMRCLK_REG_FDIV_3_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_3_MSK 0x000001ff
#define DIGI_PGMRCLK_REG_FDIV_3_CLK_SELECT_BIT_FDIV_CLK_MUX_SEL_3_OFF 0

/*------------------------------------.
 | Register 0x00015094 FDIV_0_INTEGER |
 +------------------------------------+
 | bit  31:0 R/W  FDIV_INTEGER_0      |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_INTEGER_UNUSED_MASK        0x00000000
#define DIGI_PGMRCLK_REG_FDIV_0_INTEGER_BIT_FDIV_INTEGER_0_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_0_INTEGER_BIT_FDIV_INTEGER_0_OFF 0

/*------------------------------------.
 | Register 0x00015098 FDIV_1_INTEGER |
 +------------------------------------+
 | bit  31:0 R/W  FDIV_INTEGER_1      |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_INTEGER_UNUSED_MASK        0x00000000
#define DIGI_PGMRCLK_REG_FDIV_1_INTEGER_BIT_FDIV_INTEGER_1_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_1_INTEGER_BIT_FDIV_INTEGER_1_OFF 0

/*------------------------------------.
 | Register 0x0001509c FDIV_2_INTEGER |
 +------------------------------------+
 | bit  31:0 R/W  FDIV_INTEGER_2      |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_INTEGER_UNUSED_MASK        0x00000000
#define DIGI_PGMRCLK_REG_FDIV_2_INTEGER_BIT_FDIV_INTEGER_2_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_2_INTEGER_BIT_FDIV_INTEGER_2_OFF 0

/*------------------------------------.
 | Register 0x000150a0 FDIV_3_INTEGER |
 +------------------------------------+
 | bit  31:0 R/W  FDIV_INTEGER_3      |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_INTEGER_UNUSED_MASK        0x00000000
#define DIGI_PGMRCLK_REG_FDIV_3_INTEGER_BIT_FDIV_INTEGER_3_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_3_INTEGER_BIT_FDIV_INTEGER_3_OFF 0

/*--------------------------------------.
 | Register 0x000150a4 FDIV_0_NUMERATOR |
 +--------------------------------------+
 | bit  31:0 R/W  FDIV_NUMERATOR_0      |
 +-------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_NUMERATOR_UNUSED_MASK          0x00000000
#define DIGI_PGMRCLK_REG_FDIV_0_NUMERATOR_BIT_FDIV_NUMERATOR_0_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_0_NUMERATOR_BIT_FDIV_NUMERATOR_0_OFF 0

/*--------------------------------------.
 | Register 0x000150a8 FDIV_1_NUMERATOR |
 +--------------------------------------+
 | bit  31:0 R/W  FDIV_NUMERATOR_1      |
 +-------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_NUMERATOR_UNUSED_MASK          0x00000000
#define DIGI_PGMRCLK_REG_FDIV_1_NUMERATOR_BIT_FDIV_NUMERATOR_1_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_1_NUMERATOR_BIT_FDIV_NUMERATOR_1_OFF 0

/*--------------------------------------.
 | Register 0x000150ac FDIV_2_NUMERATOR |
 +--------------------------------------+
 | bit  31:0 R/W  FDIV_NUMERATOR_2      |
 +-------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_NUMERATOR_UNUSED_MASK          0x00000000
#define DIGI_PGMRCLK_REG_FDIV_2_NUMERATOR_BIT_FDIV_NUMERATOR_2_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_2_NUMERATOR_BIT_FDIV_NUMERATOR_2_OFF 0

/*--------------------------------------.
 | Register 0x000150b0 FDIV_3_NUMERATOR |
 +--------------------------------------+
 | bit  31:0 R/W  FDIV_NUMERATOR_3      |
 +-------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_NUMERATOR_UNUSED_MASK          0x00000000
#define DIGI_PGMRCLK_REG_FDIV_3_NUMERATOR_BIT_FDIV_NUMERATOR_3_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_3_NUMERATOR_BIT_FDIV_NUMERATOR_3_OFF 0

/*----------------------------------------.
 | Register 0x000150b4 FDIV_0_DENOMINATOR |
 +----------------------------------------+
 | bit  31:0 R/W  FDIV_DENOMINATOR_0      |
 +---------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_0_DENOMINATOR_UNUSED_MASK            0x00000000
#define DIGI_PGMRCLK_REG_FDIV_0_DENOMINATOR_BIT_FDIV_DENOMINATOR_0_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_0_DENOMINATOR_BIT_FDIV_DENOMINATOR_0_OFF 0

/*----------------------------------------.
 | Register 0x000150b8 FDIV_1_DENOMINATOR |
 +----------------------------------------+
 | bit  31:0 R/W  FDIV_DENOMINATOR_1      |
 +---------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_1_DENOMINATOR_UNUSED_MASK            0x00000000
#define DIGI_PGMRCLK_REG_FDIV_1_DENOMINATOR_BIT_FDIV_DENOMINATOR_1_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_1_DENOMINATOR_BIT_FDIV_DENOMINATOR_1_OFF 0

/*----------------------------------------.
 | Register 0x000150bc FDIV_2_DENOMINATOR |
 +----------------------------------------+
 | bit  31:0 R/W  FDIV_DENOMINATOR_2      |
 +---------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_2_DENOMINATOR_UNUSED_MASK            0x00000000
#define DIGI_PGMRCLK_REG_FDIV_2_DENOMINATOR_BIT_FDIV_DENOMINATOR_2_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_2_DENOMINATOR_BIT_FDIV_DENOMINATOR_2_OFF 0

/*----------------------------------------.
 | Register 0x000150c0 FDIV_3_DENOMINATOR |
 +----------------------------------------+
 | bit  31:0 R/W  FDIV_DENOMINATOR_3      |
 +---------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_3_DENOMINATOR_UNUSED_MASK            0x00000000
#define DIGI_PGMRCLK_REG_FDIV_3_DENOMINATOR_BIT_FDIV_DENOMINATOR_3_MSK 0xffffffff
#define DIGI_PGMRCLK_REG_FDIV_3_DENOMINATOR_BIT_FDIV_DENOMINATOR_3_OFF 0

/*---------------------------------------.
 | Register 0x000150c8 FDIV_EN_AND_RESET |
 +---------------------------------------+
 | bit  7:4 R/W  FDIV_ENABLE             |
 | bit  3:0 R/W  FDIV_SW_RST             |
 +--------------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET_UNUSED_MASK     0xffffff00
#define DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET_BIT_FDIV_ENABLE_MSK 0x000000f0
#define DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET_BIT_FDIV_ENABLE_OFF 4
#define DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET_BIT_FDIV_SW_RST_MSK 0x0000000f
#define DIGI_PGMRCLK_REG_FDIV_EN_AND_RESET_BIT_FDIV_SW_RST_OFF 0

/*------------------------------------.
 | Register 0x000150cc FDIV_OUTPUT_EN |
 +------------------------------------+
 | bit  3:0 R/W  FDIV_OUT_ENABLE      |
 +-----------------------------------*/
#define PMC_DIGI_PGMRCLK_REG_FDIV_OUTPUT_EN_UNUSED_MASK         0xfffffff0
#define DIGI_PGMRCLK_REG_FDIV_OUTPUT_EN_BIT_FDIV_OUT_ENABLE_MSK 0x0000000f
#define DIGI_PGMRCLK_REG_FDIV_OUTPUT_EN_BIT_FDIV_OUT_ENABLE_OFF 0

/*-----------------------------.
 | Register 0x000150d0 IDIV_EN |
 +-----------------------------+
 | bit  1:0 R/W  IDIV_ENABLE   |
 +----------------------------*/
#define PMC_DIGI_PGMRCLK_REG_IDIV_EN_UNUSED_MASK     0xfffffffc
#define DIGI_PGMRCLK_REG_IDIV_EN_BIT_IDIV_ENABLE_MSK 0x00000003
#define DIGI_PGMRCLK_REG_IDIV_EN_BIT_IDIV_ENABLE_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _DIGI_PGMRCLK_REGS_H */
