Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Serializer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Serializer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Serializer"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Serializer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\lions.tcnj.edu\public\homest\formanw2\Senior Project\current 1-11-16\i2c_Top_Blcok_11-11-2015\i2c_Top_Blcok_1-13-2016\Serializer.v" into library work
Parsing module <Serializer>.
Analyzing Verilog file "\\lions.tcnj.edu\public\homest\formanw2\Senior Project\current 1-11-16\i2c_Top_Blcok_11-11-2015\i2c_Top_Blcok_1-13-2016\i2c_Top_Block.vf" into library work
Parsing module <i2c_Top_Block>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Serializer>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Serializer>.
    Related source file is "\\lions.tcnj.edu\public\homest\formanw2\Senior Project\current 1-11-16\i2c_Top_Blcok_11-11-2015\i2c_Top_Blcok_1-13-2016\Serializer.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <Q_scl>.
    Found 8-bit register for signal <data_read>.
    Found 1-bit register for signal <serialize_data_ready>.
    Found 1-bit register for signal <i2c_sda_out>.
    Found 1-bit register for signal <serialize_done>.
    Found 4-bit register for signal <serialize_bit_counter>.
    Found 1-bit register for signal <first_data_bit_ready>.
    Found 1-bit register for signal <serialize_ack_done>.
    Found 1-bit register for signal <Q_sda>.
    Found 1-bit register for signal <scl_state>.
    Found finite state machine <FSM_0> for signal <serialize_bit_counter>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 40                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <_n0121> created at line 158.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 9
 8-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <serialize_bit_counter[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------

Optimizing unit <Serializer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Serializer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Serializer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 27
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 11
# FlipFlops/Latches                : 20
#      FD                          : 3
#      FDPE                        : 2
#      FDR                         : 7
#      FDRE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 14
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  126800     0%  
 Number of Slice LUTs:                   26  out of  63400     0%  
    Number used as Logic:                26  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     35
   Number with an unused Flip Flop:      15  out of     35    42%  
   Number with an unused LUT:             9  out of     35    25%  
   Number of fully used LUT-FF pairs:    11  out of     35    31%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
Clock                                  | BUFGP                  | 19    |
i2c_scl_neg_pulse(i2c_scl_neg_pulse1:O)| NONE(*)(scl_state)     | 1     |
---------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.813ns (Maximum Frequency: 551.694MHz)
   Minimum input arrival time before clock: 1.641ns
   Maximum output required time after clock: 0.650ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 1.813ns (frequency: 551.694MHz)
  Total number of paths / destination ports: 80 / 25
-------------------------------------------------------------------------
Delay:               1.813ns (Levels of Logic = 2)
  Source:            data_read_3 (FF)
  Destination:       i2c_sda_out (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: data_read_3 to i2c_sda_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.693  data_read_3 (data_read_3)
     LUT6:I0->O            1   0.097   0.556  Mmux__n0121_3 (Mmux__n0121_3)
     LUT6:I2->O            1   0.097   0.000  i2c_sda_out_rstpot (i2c_sda_out_rstpot)
     FDR:D                     0.008          i2c_sda_out
    ----------------------------------------
    Total                      1.813ns (0.563ns logic, 1.250ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 39 / 29
-------------------------------------------------------------------------
Offset:              1.641ns (Levels of Logic = 3)
  Source:            stop_in (PAD)
  Destination:       stop (FF)
  Destination Clock: Clock rising

  Data Path: stop_in to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.515  stop_in_IBUF (stop_in_IBUF)
     LUT3:I0->O            1   0.097   0.556  stop_PWR_1_o_MUX_4_o1_SW0 (N15)
     LUT6:I2->O            1   0.097   0.279  _n0150_inv1 (_n0150_inv)
     FDPE:CE                   0.095          stop
    ----------------------------------------
    Total                      1.641ns (0.290ns logic, 1.351ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i2c_scl_neg_pulse'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.040ns (Levels of Logic = 2)
  Source:            i2c_scl (PAD)
  Destination:       scl_state (FF)
  Destination Clock: i2c_scl_neg_pulse rising

  Data Path: i2c_scl to scl_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.314  i2c_scl_IBUF (i2c_scl_IBUF)
     LUT2:I1->O            1   0.097   0.279  i2c_scl_pos_pulse1 (i2c_scl_pos_pulse)
     FDPE:PRE                  0.349          scl_state
    ----------------------------------------
    Total                      1.040ns (0.447ns logic, 0.594ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.650ns (Levels of Logic = 1)
  Source:            i2c_sda_out (FF)
  Destination:       i2c_sda_out (PAD)
  Source Clock:      Clock rising

  Data Path: i2c_sda_out to i2c_sda_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.289  i2c_sda_out (i2c_sda_out_OBUF)
     OBUF:I->O                 0.000          i2c_sda_out_OBUF (i2c_sda_out)
    ----------------------------------------
    Total                      0.650ns (0.361ns logic, 0.289ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
Clock            |    1.813|         |         |         |
i2c_scl_neg_pulse|    1.520|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock i2c_scl_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    1.480|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.59 secs
 
--> 

Total memory usage is 446076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

