void\r\nF_1 ( struct V_1 * V_2 , int V_3 , bool V_4 , T_1 V_5 ,\r\nT_1 V_6 , T_1 * V_7 , T_1 V_8 , T_1 * V_9 , T_1 V_10 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 -> V_14 . V_15 . V_12 ;\r\nconst T_2 V_16 = 0x40000000 * V_4 |\r\nV_5 << 16 |\r\nV_6 ;\r\nconst T_2 V_17 = V_3 * 0x800 ;\r\nconst T_2 V_18 = V_3 * 0x400 ;\r\nstruct V_19 V_20 ;\r\nstruct V_19 V_21 ;\r\nF_2 ( & V_20 , V_7 , V_8 ) ;\r\nF_2 ( & V_21 , V_9 , V_10 ) ;\r\nif ( ! ( V_16 & 0x40000000 ) ) {\r\nF_3 ( V_12 , 0x616798 + V_17 , 0x40000000 , 0x00000000 ) ;\r\nF_3 ( V_12 , 0x690100 + V_18 , 0x00000001 , 0x00000000 ) ;\r\nF_3 ( V_12 , 0x6900c0 + V_18 , 0x00000001 , 0x00000000 ) ;\r\nF_3 ( V_12 , 0x690000 + V_18 , 0x00000001 , 0x00000000 ) ;\r\nreturn;\r\n}\r\nF_3 ( V_12 , 0x690000 + V_18 , 0x00000001 , 0x00000000 ) ;\r\nif ( V_8 ) {\r\nF_4 ( V_12 , 0x690008 + V_18 , V_20 . V_22 ) ;\r\nF_4 ( V_12 , 0x69000c + V_18 , V_20 . V_23 ) ;\r\nF_4 ( V_12 , 0x690010 + V_18 , V_20 . V_24 ) ;\r\nF_4 ( V_12 , 0x690014 + V_18 , V_20 . V_25 ) ;\r\nF_4 ( V_12 , 0x690018 + V_18 , V_20 . V_26 ) ;\r\nF_3 ( V_12 , 0x690000 + V_18 , 0x00000001 , 0x00000001 ) ;\r\n}\r\nF_3 ( V_12 , 0x690100 + V_18 , 0x00010001 , 0x00000000 ) ;\r\nif ( V_10 ) {\r\nF_4 ( V_12 , 0x690108 + V_18 , V_21 . V_22 ) ;\r\nF_4 ( V_12 , 0x69010c + V_18 , V_21 . V_23 ) ;\r\nF_4 ( V_12 , 0x690110 + V_18 , V_21 . V_24 ) ;\r\nF_3 ( V_12 , 0x690100 + V_18 , 0x00000001 , 0x00000001 ) ;\r\n}\r\nF_3 ( V_12 , 0x6900c0 + V_18 , 0x00000001 , 0x00000000 ) ;\r\nF_4 ( V_12 , 0x6900cc + V_18 , 0x00000010 ) ;\r\nF_3 ( V_12 , 0x6900c0 + V_18 , 0x00000001 , 0x00000001 ) ;\r\nF_4 ( V_12 , 0x690080 + V_18 , 0x82000000 ) ;\r\nF_3 ( V_12 , 0x616798 + V_17 , 0x401f007f , V_16 ) ;\r\n}
