#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 16 11:43:42 2024
# Process ID: 11144
# Current directory: D:/228491/PUL/MGR/project_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10816 D:\228491\PUL\MGR\project_12\project_12.xpr
# Log file: D:/228491/PUL/MGR/project_12/vivado.log
# Journal file: D:/228491/PUL/MGR/project_12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/228491/PUL/MGR/project_12/project_12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC_TEST'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc_test
Built simulation snapshot UC_TEST_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim/xsim.dir/UC_TEST_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 11:44:20 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UC_TEST_behav -key {Behavioral:sim_1:Functional:UC_TEST} -tclbatch {UC_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UC_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UC_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1007.492 ; gain = 0.000
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 586
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.492 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc_test
Built simulation snapshot UC_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 345 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 586
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1007.492 ; gain = 0.000
step
Stopped at time : 345 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 588
step
Stopped at time : 345 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 628
step
Stopped at time : 350 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 350 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
step
Stopped at time : 350 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 350 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 32
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 33
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 258
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 260
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 261
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 263
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 268
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 271
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 272
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 32
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 33
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 258
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 279
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 284
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 296
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 297
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 300
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 303
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 306
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 309
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 312
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 315
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 318
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 321
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 324
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 345
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 364
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 383
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 402
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 420
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 438
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 453
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 469
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 484
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 499
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 514
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 529
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 537
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 545
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 561
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 579
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 582
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 590
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 595
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 604
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 613
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 619
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 621
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 623
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 625
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 628
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 32
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 33
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 246
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 257
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 258
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 260
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 261
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 263
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 268
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 271
remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 586
step
Stopped at time : 375 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 274
step
Stopped at time : 380 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 380 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.492 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc_test
Built simulation snapshot UC_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1007.492 ; gain = 0.000
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 591
remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 591
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 265
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 266
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 267
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhdD:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhdD:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd' in the design.

remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 265
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 266
remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 266
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 267
remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 267
add_bp {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} 265
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 265
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.977 ; gain = 0.000
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 266
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 267
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 272
step
Stopped at time : 355 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 275
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 247
step
Stopped at time : 360 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 258
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 32
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 33
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 247
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 258
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 259
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 280
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 281
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 282
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 285
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 296
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 297
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 300
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 303
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 306
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 309
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 312
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 315
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 318
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 321
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 324
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 345
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 364
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 383
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 402
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 420
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 438
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 453
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 469
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 484
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 499
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 514
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 529
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 537
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 545
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 561
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 579
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 582
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 590
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 595
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 604
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 613
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 619
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 621
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 623
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 625
step
Stopped at time : 365 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 628
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 30
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sim_1/new/UC_TEST.vhd" Line 31
step
Stopped at time : 370 ns : File "D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd" Line 247
remove_bps -file {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/new/UC.vhd} -line 265
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UC_TEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UC_TEST_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/228491/PUL/MGR/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e01418d340cc4a3681dfc5de2c49e7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UC_TEST_behav xil_defaultlib.UC_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.977 ; gain = 0.000
open_bd_design {D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/bd/design_main/design_main.bd}
Reading block design file <D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/bd/design_main/design_main.bd>...
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:UC:1.0 - UC_0
Successfully read diagram <design_main> from block design file <D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/bd/design_main/design_main.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.977 ; gain = 0.000
set_property location {2 250 -449} [get_bd_cells xlconstant_1]
set_property location {-304 -268} [get_bd_ports btnC]
set_property location {2 195 -214} [get_bd_cells xlconstant_0]
set_property location {2 200 -187} [get_bd_cells xlconstant_0]
set_property location {2 201 -316} [get_bd_cells xlslice_0]
set_property location {2 200 -341} [get_bd_cells xlslice_0]
set_property location {1 -10 -330} [get_bd_cells c_counter_binary_0]
set_property location {1 -9 -335} [get_bd_cells c_counter_binary_0]
set_property location {1 -9 -340} [get_bd_cells c_counter_binary_0]
set_property location {598 -254} [get_bd_ports led]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/228491/PUL/MGR/project_12/project_12.runs/synth_1

update_module_reference design_main_UC_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/bd/design_main/design_main.bd'
INFO: [IP_Flow 19-1972] Upgraded design_main_UC_0_0 from UC_v1_0 1.0 to UC_v1_0 1.0
Wrote  : <D:\228491\PUL\MGR\project_12\project_12.srcs\sources_1\bd\design_main\design_main.bd> 
Wrote  : <D:/228491/PUL/MGR/project_12/project_12.srcs/sources_1/bd/design_main/ui/bd_d845459a.ui> 
launch_runs synth_1 -jobs 2
[Tue Jan 16 12:26:02 2024] Launched synth_1...
Run output will be captured here: D:/228491/PUL/MGR/project_12/project_12.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 13:34:27 2024...
