// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version"

// DATE "03/25/2015 19:24:22"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6part3 (
	LEDR,
	LEDG,
	BusWires,
	R0,
	R1,
	RA,
	RG,
	R7,
	IR,
	Addr,
	KEY,
	SW);
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[15:0] BusWires;
output 	[15:0] R0;
output 	[15:0] R1;
output 	[15:0] RA;
output 	[15:0] RG;
output 	[15:0] R7;
output 	[15:0] IR;
output 	[15:0] Addr;
input 	[3:0] KEY;
input 	[17:0] SW;

// Design Ports Information
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[0]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[1]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[2]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[4]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[6]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[7]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[8]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[9]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[10]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[11]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[12]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[13]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[14]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[0]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[1]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[2]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[3]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[4]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[5]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[7]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[8]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[9]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[10]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[12]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[13]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[14]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[15]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[8]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[9]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[11]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[12]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[13]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[14]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[15]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[7]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[8]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[9]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[10]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[13]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[14]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[15]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[0]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[3]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[5]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[8]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[9]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[10]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[11]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[12]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[13]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[14]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[15]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[0]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[1]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[2]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[3]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[4]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[6]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[7]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[8]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[9]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[10]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[11]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[12]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[13]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[14]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[15]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[0]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[2]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[3]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[4]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[7]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[8]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[9]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[10]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[11]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[12]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[14]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[15]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[0]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[1]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[2]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[3]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[5]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[6]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[8]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[10]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[13]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[14]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \comb_14|BusWires[13]~45_combout ;
wire \comb_14|BusWires[13]~46_combout ;
wire \comb_14|reg_w|W~regout ;
wire \comb_14|Mux44~3_combout ;
wire \wren~combout ;
wire \comb_14|Equal0~2_combout ;
wire \comb_14|Mux29~1_combout ;
wire \comb_14|decX|Decoder0~0_combout ;
wire \comb_14|Mux47~2_combout ;
wire \comb_14|Mux61~0_combout ;
wire \comb_14|Mux61~1_combout ;
wire \comb_14|Mux23~0_combout ;
wire \comb_14|Mux23~1_combout ;
wire \comb_14|Mux23~2_combout ;
wire \comb_14|Mux23~3_combout ;
wire \comb_14|Mux23~4_combout ;
wire \comb_14|Mux8~6_combout ;
wire \comb_14|Mux51~0_combout ;
wire \comb_14|Mux14~4_combout ;
wire \comb_14|Mux8~8_combout ;
wire \comb_14|Mux8~9_combout ;
wire \comb_14|Add0~19_combout ;
wire \comb_14|Add0~20_combout ;
wire \comb_14|Add0~23_combout ;
wire \comb_14|Add0~24_combout ;
wire \comb_14|Add0~35_combout ;
wire \comb_14|Add0~39_combout ;
wire \comb_14|Add0~40_combout ;
wire \comb_14|Add0~43_combout ;
wire \comb_14|Add0~44_combout ;
wire \comb_14|Add0~55_combout ;
wire \comb_14|Add0~56_combout ;
wire \comb_14|Add0~59_combout ;
wire \comb_14|Add0~60_combout ;
wire \comb_14|Add0~63_combout ;
wire \comb_14|Mux8~11_combout ;
wire \comb_14|incr_pc~combout ;
wire \comb_14|W_D~combout ;
wire \KEY[1]~clk_delay_ctrl_clkout ;
wire \KEY[1]~clkctrl_outclk ;
wire \comb_14|Mux5~0_combout ;
wire \comb_14|Mux44~0_combout ;
wire \comb_14|PC|Q[0]~16_combout ;
wire \comb_14|Mux41~0_combout ;
wire \comb_14|reg_dout|Q[2]~feeder_combout ;
wire \comb_14|reg_dout|Q[3]~feeder_combout ;
wire \comb_14|reg_dout|Q[5]~feeder_combout ;
wire \comb_14|reg_dout|Q[6]~feeder_combout ;
wire \comb_14|reg_dout|Q[11]~feeder_combout ;
wire \comb_14|reg_dout|Q[12]~feeder_combout ;
wire \comb_14|reg_dout|Q[13]~feeder_combout ;
wire \comb_14|reg_dout|Q[14]~feeder_combout ;
wire \comb_14|reg_1|Q[10]~feeder_combout ;
wire \comb_14|Mux50~0_combout ;
wire \comb_14|addsub~combout ;
wire \comb_14|Add0~11_combout ;
wire \comb_14|Add0~12_combout ;
wire \comb_14|Add0~7_combout ;
wire \comb_14|Add0~8_combout ;
wire \comb_14|Add0~1_combout ;
wire \comb_14|Add0~2_combout ;
wire \comb_14|Add0~4_cout ;
wire \comb_14|Add0~6 ;
wire \comb_14|Add0~10 ;
wire \comb_14|Add0~13_combout ;
wire \comb_14|Mux27~0_combout ;
wire \comb_14|Gin~combout ;
wire \comb_14|Mux48~0_combout ;
wire \comb_14|Dout~combout ;
wire \comb_14|GBus[15]~0_combout ;
wire \comb_14|GBus[15]~0clkctrl_outclk ;
wire \comb_14|Add0~5_combout ;
wire \comb_14|PC|Q[3]~22_combout ;
wire \comb_14|Add0~15_combout ;
wire \comb_14|Add0~16_combout ;
wire \comb_14|Add0~14 ;
wire \comb_14|Add0~17_combout ;
wire \comb_14|Equal0~0_combout ;
wire \comb_14|Mux46~1_combout ;
wire \comb_14|Ain~combout ;
wire \comb_14|Add0~18 ;
wire \comb_14|Add0~21_combout ;
wire \comb_14|Add0~22 ;
wire \comb_14|Add0~25_combout ;
wire \comb_14|Add0~31_combout ;
wire \comb_14|Add0~32_combout ;
wire \comb_14|Mux45~0_combout ;
wire \comb_14|IRin~combout ;
wire \comb_14|Mux29~0_combout ;
wire \comb_14|Mux29~2_combout ;
wire \comb_14|Mux53~0_combout ;
wire \comb_14|Mux47~3_combout ;
wire \comb_14|Rout[0]~0_combout ;
wire \comb_14|Mux46~0_combout ;
wire \comb_14|Equal7~1_combout ;
wire \comb_14|Mux29~3_combout ;
wire \comb_14|Mux47~0_combout ;
wire \comb_14|Mux47~1_combout ;
wire \comb_14|Mux47~4_combout ;
wire \comb_14|PC|Q[6]~28_combout ;
wire \comb_14|Add0~27_combout ;
wire \comb_14|Add0~28_combout ;
wire \comb_14|Add0~26 ;
wire \comb_14|Add0~30 ;
wire \comb_14|Add0~33_combout ;
wire \comb_14|Equal0~1_combout ;
wire \comb_14|PC|Q[12]~40_combout ;
wire \comb_14|Add0~51_combout ;
wire \comb_14|Add0~52_combout ;
wire \comb_14|reg_0|Q[11]~feeder_combout ;
wire \comb_14|reg_1|Q[11]~feeder_combout ;
wire \comb_14|Add0~47_combout ;
wire \comb_14|Add0~48_combout ;
wire \comb_14|Add0~36_combout ;
wire \comb_14|Add0~34 ;
wire \comb_14|Add0~38 ;
wire \comb_14|Add0~42 ;
wire \comb_14|Add0~46 ;
wire \comb_14|Add0~50 ;
wire \comb_14|Add0~54 ;
wire \comb_14|Add0~58 ;
wire \comb_14|Add0~61_combout ;
wire \comb_14|Add0~64_combout ;
wire \comb_14|Add0~62 ;
wire \comb_14|Add0~65_combout ;
wire \comb_14|Add0~53_combout ;
wire \comb_14|Equal0~3_combout ;
wire \comb_14|Equal0~4_combout ;
wire \comb_14|Mux39~6_combout ;
wire \comb_14|Mux39~5_combout ;
wire \comb_14|Mux43~2_combout ;
wire \comb_14|Mux14~2_combout ;
wire \comb_14|Mux14~3_combout ;
wire \comb_14|Rout[0]~2_combout ;
wire \comb_14|Mux59~6_combout ;
wire \comb_14|Mux8~7_combout ;
wire \comb_14|Mux14~5_combout ;
wire \comb_14|Mux14~5clkctrl_outclk ;
wire \comb_14|Add0~45_combout ;
wire \comb_14|Mux28~2_combout ;
wire \comb_14|Mux28~0_combout ;
wire \comb_14|Mux26~5_combout ;
wire \comb_14|Mux26~4_combout ;
wire \comb_14|Mux28~1_combout ;
wire \comb_14|Mux28~3_combout ;
wire \comb_14|BusWires[10]~5_combout ;
wire \comb_14|BusWires[10]~37_combout ;
wire \comb_14|BusWires[10]~38_combout ;
wire \comb_14|BusWires[10]~39_combout ;
wire \comb_14|reg_dout|Q[10]~feeder_combout ;
wire \comb_14|Add0~49_combout ;
wire \comb_14|BusWires[11]~40_combout ;
wire \comb_14|BusWires[11]~41_combout ;
wire \comb_14|BusWires[11]~42_combout ;
wire \comb_14|Mux39~7_combout ;
wire \comb_14|Add0~41_combout ;
wire \comb_14|BusWires[9]~34_combout ;
wire \comb_14|BusWires[9]~35_combout ;
wire \comb_14|BusWires[9]~36_combout ;
wire \comb_14|PC|Q[8]~32_combout ;
wire \comb_14|BusWires[8]~31_combout ;
wire \comb_14|BusWires[8]~32_combout ;
wire \comb_14|BusWires[8]~33_combout ;
wire \comb_14|BusWires[7]~28_combout ;
wire \comb_14|BusWires[7]~29_combout ;
wire \comb_14|BusWires[7]~30_combout ;
wire \comb_14|BusWires[14]~48_combout ;
wire \comb_14|reg_0|Q[14]~feeder_combout ;
wire \comb_14|BusWires[14]~49_combout ;
wire \comb_14|BusWires[14]~50_combout ;
wire \comb_14|Equal7~0_combout ;
wire \comb_14|Mux8~2_combout ;
wire \comb_14|Mux8~4_combout ;
wire \comb_14|Mux8~5_combout ;
wire \comb_14|Mux8~5clkctrl_outclk ;
wire \comb_14|DOUTin~combout ;
wire \comb_14|BusWires[12]~43_combout ;
wire \comb_14|BusWires[12]~44_combout ;
wire \comb_14|BusWires[12]~54_combout ;
wire \comb_14|Mux59~4_combout ;
wire \comb_14|Mux59~7_combout ;
wire \comb_14|Mux8~10_combout ;
wire \comb_14|Mux8~3_combout ;
wire \comb_14|Mux5~1_combout ;
wire \comb_14|Mux5~2_combout ;
wire \comb_14|Mux42~1_combout ;
wire \comb_14|Mux42~2_combout ;
wire \comb_14|Mux42~0_combout ;
wire \comb_14|PC|Q[0]~17 ;
wire \comb_14|PC|Q[1]~18_combout ;
wire \comb_14|PC|Q[1]~19 ;
wire \comb_14|PC|Q[2]~20_combout ;
wire \comb_14|PC|Q[2]~21 ;
wire \comb_14|PC|Q[3]~23 ;
wire \comb_14|PC|Q[4]~24_combout ;
wire \comb_14|PC|Q[4]~25 ;
wire \comb_14|PC|Q[5]~27 ;
wire \comb_14|PC|Q[6]~29 ;
wire \comb_14|PC|Q[7]~30_combout ;
wire \comb_14|PC|Q[7]~31 ;
wire \comb_14|PC|Q[8]~33 ;
wire \comb_14|PC|Q[9]~34_combout ;
wire \comb_14|PC|Q[9]~35 ;
wire \comb_14|PC|Q[10]~37 ;
wire \comb_14|PC|Q[11]~38_combout ;
wire \comb_14|PC|Q[11]~39 ;
wire \comb_14|PC|Q[12]~41 ;
wire \comb_14|PC|Q[13]~42_combout ;
wire \comb_14|PC|Q[13]~43 ;
wire \comb_14|PC|Q[14]~44_combout ;
wire \comb_14|PC|Q[14]~45 ;
wire \comb_14|PC|Q[15]~46_combout ;
wire \comb_14|BusWires[15]~51_combout ;
wire \comb_14|BusWires[15]~52_combout ;
wire \comb_14|BusWires[15]~53_combout ;
wire \comb_14|Mux44~1_combout ;
wire \comb_14|Mux44~2_combout ;
wire \comb_14|Mux44~4_combout ;
wire \comb_14|Done~combout ;
wire \comb_14|Tstep|Q~1_combout ;
wire \comb_14|Tstep|Q~3_combout ;
wire \comb_14|Decoder2~0_combout ;
wire \comb_14|emptyIR~combout ;
wire \comb_14|Tstep|Q~0_combout ;
wire \comb_14|Tstep|Q~2_combout ;
wire \comb_14|Mux61~3_combout ;
wire \comb_14|Rout[0]~1_combout ;
wire \comb_14|Mux61~2_combout ;
wire \comb_14|Mux61~4_combout ;
wire \comb_14|Mux59~2_combout ;
wire \comb_14|Mux39~4_combout ;
wire \comb_14|Mux59~3_combout ;
wire \comb_14|Mux59~0_combout ;
wire \comb_14|Mux59~1_combout ;
wire \comb_14|Mux59~5_combout ;
wire \comb_14|Mux61~5_combout ;
wire \comb_14|Mux29~4_combout ;
wire \comb_14|Mux29~5_combout ;
wire \comb_14|Mux29~6_combout ;
wire \comb_14|BusWires[10]~4_combout ;
wire \comb_14|Mux49~0_combout ;
wire \comb_14|Gout~combout ;
wire \comb_14|BusWires[10]~8_combout ;
wire \comb_14|Add0~29_combout ;
wire \comb_14|BusWires[6]~25_combout ;
wire \comb_14|BusWires[6]~26_combout ;
wire \comb_14|BusWires[6]~27_combout ;
wire \comb_14|PC|Q[5]~26_combout ;
wire \comb_14|BusWires[5]~22_combout ;
wire \comb_14|BusWires[5]~23_combout ;
wire \comb_14|BusWires[5]~24_combout ;
wire \comb_14|BusWires[4]~19_combout ;
wire \comb_14|BusWires[4]~20_combout ;
wire \comb_14|BusWires[4]~21_combout ;
wire \comb_14|reg_addr|Address[4]~feeder_combout ;
wire \comb_14|BusWires[3]~16_combout ;
wire \comb_14|BusWires[3]~17_combout ;
wire \comb_14|BusWires[3]~18_combout ;
wire \comb_14|reg_addr|Address[3]~feeder_combout ;
wire \comb_14|BusWires[2]~13_combout ;
wire \comb_14|BusWires[2]~14_combout ;
wire \comb_14|BusWires[2]~15_combout ;
wire \comb_14|reg_addr|Address[2]~feeder_combout ;
wire \comb_14|BusWires[1]~10_combout ;
wire \comb_14|BusWires[1]~11_combout ;
wire \comb_14|BusWires[1]~12_combout ;
wire \comb_14|reg_addr|Address[1]~feeder_combout ;
wire \comb_14|BusWires[13]~47_combout ;
wire \comb_14|Mux53~1_combout ;
wire \comb_14|Mux53~2_combout ;
wire \comb_14|Mux53~3_combout ;
wire \comb_14|ADDRin~combout ;
wire \comb_14|BusWires[0]~6_combout ;
wire \comb_14|BusWires[0]~7_combout ;
wire \comb_14|BusWires[0]~9_combout ;
wire \comb_14|reg_dout|Q[0]~feeder_combout ;
wire \dataout|Q[0]~feeder_combout ;
wire \comb_14|reg_addr|Address~0_combout ;
wire \comb_14|reg_addr|Address~1_combout ;
wire \comb_14|reg_addr|Address[13]~feeder_combout ;
wire \comb_14|reg_addr|Address[14]~feeder_combout ;
wire \wren~0_combout ;
wire \E~combout ;
wire \dataout|Q[1]~feeder_combout ;
wire \dataout|Q[3]~feeder_combout ;
wire \dataout|Q[5]~feeder_combout ;
wire \dataout|Q[6]~feeder_combout ;
wire \dataout|Q[7]~feeder_combout ;
wire \dataout|Q[8]~feeder_combout ;
wire \dataout|Q[9]~feeder_combout ;
wire \dataout|Q[10]~feeder_combout ;
wire \dataout|Q[11]~feeder_combout ;
wire \dataout|Q[13]~feeder_combout ;
wire \dataout|Q[15]~feeder_combout ;
wire \comb_14|reg_1|Q[9]~feeder_combout ;
wire \comb_14|reg_1|Q[14]~feeder_combout ;
wire \comb_14|reg_A|Q[1]~feeder_combout ;
wire \comb_14|Add0~9_combout ;
wire \comb_14|Add0~37_combout ;
wire \comb_14|Add0~57_combout ;
wire \comb_14|PC|Q[10]~36_combout ;
wire \comb_14|reg_addr|Address[9]~feeder_combout ;
wire \comb_14|reg_addr|Address[10]~feeder_combout ;
wire \comb_14|reg_addr|Address[11]~feeder_combout ;
wire [15:0] \comb_14|reg_A|Q ;
wire [3:0] \KEY~combout ;
wire [17:0] \SW~combout ;
wire [15:0] \comb_16|altsyncram_component|auto_generated|q_a ;
wire [15:0] \comb_14|PC|Q ;
wire [15:0] \comb_14|reg_addr|Address ;
wire [15:0] \comb_14|reg_IR|Q ;
wire [2:0] \comb_14|Tstep|Q ;
wire [15:0] \comb_14|GBus ;
wire [2:0] \comb_14|Rin ;
wire [2:0] \comb_14|Rout ;
wire [15:0] \dataout|Q ;
wire [15:0] \comb_14|reg_dout|Q ;
wire [15:0] \comb_14|reg_1|Q ;
wire [15:0] \comb_14|reg_0|Q ;
wire [15:0] \comb_14|reg_G|Q ;

wire [15:0] \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \comb_16|altsyncram_component|auto_generated|q_a [0] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \comb_16|altsyncram_component|auto_generated|q_a [1] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \comb_16|altsyncram_component|auto_generated|q_a [2] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \comb_16|altsyncram_component|auto_generated|q_a [3] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \comb_16|altsyncram_component|auto_generated|q_a [4] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \comb_16|altsyncram_component|auto_generated|q_a [5] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \comb_16|altsyncram_component|auto_generated|q_a [6] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \comb_16|altsyncram_component|auto_generated|q_a [7] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \comb_16|altsyncram_component|auto_generated|q_a [8] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \comb_16|altsyncram_component|auto_generated|q_a [9] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \comb_16|altsyncram_component|auto_generated|q_a [10] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \comb_16|altsyncram_component|auto_generated|q_a [11] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \comb_16|altsyncram_component|auto_generated|q_a [12] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \comb_16|altsyncram_component|auto_generated|q_a [13] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \comb_16|altsyncram_component|auto_generated|q_a [14] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \comb_16|altsyncram_component|auto_generated|q_a [15] = \comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: M4K_X52_Y19
cycloneii_ram_block \comb_16|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\comb_14|reg_dout|Q [15],\comb_14|reg_dout|Q [14],\comb_14|reg_dout|Q [13],\comb_14|reg_dout|Q [12],\comb_14|reg_dout|Q [11],\comb_14|reg_dout|Q [10],\comb_14|reg_dout|Q [9],\comb_14|reg_dout|Q [8],\comb_14|reg_dout|Q [7],\comb_14|reg_dout|Q [6],\comb_14|reg_dout|Q [5],\comb_14|reg_dout|Q [4],
\comb_14|reg_dout|Q [3],\comb_14|reg_dout|Q [2],\comb_14|reg_dout|Q [1],\comb_14|reg_dout|Q [0]}),
	.portaaddr({\comb_14|reg_addr|Address [6],\comb_14|reg_addr|Address [5],\comb_14|reg_addr|Address [4],\comb_14|reg_addr|Address [3],\comb_14|reg_addr|Address [2],\comb_14|reg_addr|Address [1],\comb_14|reg_addr|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.mif";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:comb_16|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ALTSYNCRAM";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \comb_16|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060004080040000052000000060EF8080A480808000052000;
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneii_lcell_comb \comb_14|BusWires[13]~45 (
// Equation(s):
// \comb_14|BusWires[13]~45_combout  = (\comb_14|BusWires[10]~4_combout  & (\comb_14|reg_G|Q [13] & ((!\comb_14|BusWires[10]~5_combout )))) # (!\comb_14|BusWires[10]~4_combout  & (((\comb_14|reg_1|Q [13]) # (\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|reg_G|Q [13]),
	.datab(\comb_14|BusWires[10]~4_combout ),
	.datac(\comb_14|reg_1|Q [13]),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[13]~45 .lut_mask = 16'h33B8;
defparam \comb_14|BusWires[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneii_lcell_comb \comb_14|BusWires[13]~46 (
// Equation(s):
// \comb_14|BusWires[13]~46_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[13]~45_combout  & ((\comb_14|reg_0|Q [13]))) # (!\comb_14|BusWires[13]~45_combout  & (\comb_14|PC|Q [13])))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[13]~45_combout ))))

	.dataa(\comb_14|BusWires[10]~5_combout ),
	.datab(\comb_14|PC|Q [13]),
	.datac(\comb_14|reg_0|Q [13]),
	.datad(\comb_14|BusWires[13]~45_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[13]~46 .lut_mask = 16'hF588;
defparam \comb_14|BusWires[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y18_N17
cycloneii_lcell_ff \comb_14|reg_w|W (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|W_D~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_w|W~regout ));

// Location: LCCOMB_X51_Y18_N10
cycloneii_lcell_comb \comb_14|Mux44~3 (
// Equation(s):
// \comb_14|Mux44~3_combout  = (\comb_14|reg_IR|Q [13] & (\comb_14|reg_IR|Q [14] & (\comb_14|Tstep|Q [1]))) # (!\comb_14|reg_IR|Q [13] & ((\comb_14|Tstep|Q [1]) # (\comb_14|reg_IR|Q [14] $ (!\comb_14|reg_IR|Q [15]))))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(\comb_14|Tstep|Q [1]),
	.datad(\comb_14|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux44~3 .lut_mask = 16'hB2B1;
defparam \comb_14|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb wren(
// Equation(s):
// \wren~combout  = (!\comb_14|reg_addr|Address [12] & \wren~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|reg_addr|Address [12]),
	.datad(\wren~0_combout ),
	.cin(gnd),
	.combout(\wren~combout ),
	.cout());
// synopsys translate_off
defparam wren.lut_mask = 16'h0F00;
defparam wren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \comb_14|Equal0~2 (
// Equation(s):
// \comb_14|Equal0~2_combout  = (\comb_14|reg_G|Q [8]) # ((\comb_14|reg_G|Q [9]) # ((\comb_14|reg_G|Q [11]) # (\comb_14|reg_G|Q [10])))

	.dataa(\comb_14|reg_G|Q [8]),
	.datab(\comb_14|reg_G|Q [9]),
	.datac(\comb_14|reg_G|Q [11]),
	.datad(\comb_14|reg_G|Q [10]),
	.cin(gnd),
	.combout(\comb_14|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal0~2 .lut_mask = 16'hFFFE;
defparam \comb_14|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneii_lcell_comb \comb_14|Mux29~1 (
// Equation(s):
// \comb_14|Mux29~1_combout  = (\comb_14|reg_IR|Q [15] & ((\comb_14|Tstep|Q [1] & ((!\comb_14|Tstep|Q [0]))) # (!\comb_14|Tstep|Q [1] & (\comb_14|reg_IR|Q [14] & \comb_14|Tstep|Q [0]))))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~1 .lut_mask = 16'h20C0;
defparam \comb_14|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneii_lcell_comb \comb_14|decX|Decoder0~0 (
// Equation(s):
// \comb_14|decX|Decoder0~0_combout  = (!\comb_14|reg_IR|Q [12] & !\comb_14|reg_IR|Q [11])

	.dataa(vcc),
	.datab(\comb_14|reg_IR|Q [12]),
	.datac(\comb_14|reg_IR|Q [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_14|decX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|decX|Decoder0~0 .lut_mask = 16'h0303;
defparam \comb_14|decX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneii_lcell_comb \comb_14|Mux47~2 (
// Equation(s):
// \comb_14|Mux47~2_combout  = (!\comb_14|Mux29~1_combout  & (!\comb_14|Mux39~4_combout  & ((\comb_14|Tstep|Q [0]) # (!\comb_14|Mux29~3_combout ))))

	.dataa(\comb_14|Mux29~1_combout ),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Mux29~3_combout ),
	.datad(\comb_14|Mux39~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux47~2 .lut_mask = 16'h0045;
defparam \comb_14|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneii_lcell_comb \comb_14|Mux61~0 (
// Equation(s):
// \comb_14|Mux61~0_combout  = (\comb_14|Tstep|Q [1] & (\comb_14|Mux5~0_combout  & (\comb_14|reg_IR|Q [15] $ (!\comb_14|Mux53~1_combout ))))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Mux53~1_combout ),
	.datad(\comb_14|Mux5~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~0 .lut_mask = 16'h8400;
defparam \comb_14|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneii_lcell_comb \comb_14|Mux61~1 (
// Equation(s):
// \comb_14|Mux61~1_combout  = (\comb_14|Mux61~0_combout ) # ((\comb_14|Equal7~0_combout  & (!\comb_14|Tstep|Q [0] & !\comb_14|Tstep|Q [1])))

	.dataa(\comb_14|Equal7~0_combout ),
	.datab(\comb_14|Mux61~0_combout ),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_14|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~1 .lut_mask = 16'hCCCE;
defparam \comb_14|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneii_lcell_comb \comb_14|Mux23~0 (
// Equation(s):
// \comb_14|Mux23~0_combout  = (\comb_14|reg_IR|Q [9]) # ((\comb_14|reg_IR|Q [8]) # (\comb_14|reg_IR|Q [14] $ (\comb_14|reg_IR|Q [15])))

	.dataa(\comb_14|reg_IR|Q [9]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(\comb_14|reg_IR|Q [8]),
	.datad(\comb_14|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux23~0 .lut_mask = 16'hFBFE;
defparam \comb_14|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneii_lcell_comb \comb_14|Mux23~1 (
// Equation(s):
// \comb_14|Mux23~1_combout  = (\comb_14|reg_IR|Q [13] & (\comb_14|reg_IR|Q [15] $ (((\comb_14|reg_IR|Q [14]))))) # (!\comb_14|reg_IR|Q [13] & (((\comb_14|reg_IR|Q [14]) # (!\comb_14|Rout[0]~0_combout )) # (!\comb_14|reg_IR|Q [15])))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Rout[0]~0_combout ),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux23~1 .lut_mask = 16'h5AF7;
defparam \comb_14|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneii_lcell_comb \comb_14|Mux23~2 (
// Equation(s):
// \comb_14|Mux23~2_combout  = ((\comb_14|reg_IR|Q [15] & ((!\comb_14|reg_IR|Q [13]))) # (!\comb_14|reg_IR|Q [15] & (!\comb_14|reg_IR|Q [14]))) # (!\comb_14|decX|Decoder0~0_combout )

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(\comb_14|reg_IR|Q [13]),
	.datad(\comb_14|decX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux23~2 .lut_mask = 16'h1BFF;
defparam \comb_14|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneii_lcell_comb \comb_14|Mux23~3 (
// Equation(s):
// \comb_14|Mux23~3_combout  = (!\comb_14|Tstep|Q [2] & (((\comb_14|Equal0~4_combout ) # (!\comb_14|reg_IR|Q [14])) # (!\comb_14|reg_IR|Q [15])))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Equal0~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux23~3 .lut_mask = 16'h0F07;
defparam \comb_14|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneii_lcell_comb \comb_14|Mux23~4 (
// Equation(s):
// \comb_14|Mux23~4_combout  = (\comb_14|Mux23~1_combout  & (\comb_14|Mux23~2_combout  & (\comb_14|Mux23~0_combout  & \comb_14|Mux23~3_combout )))

	.dataa(\comb_14|Mux23~1_combout ),
	.datab(\comb_14|Mux23~2_combout ),
	.datac(\comb_14|Mux23~0_combout ),
	.datad(\comb_14|Mux23~3_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux23~4 .lut_mask = 16'h8000;
defparam \comb_14|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneii_lcell_comb \comb_14|Mux8~6 (
// Equation(s):
// \comb_14|Mux8~6_combout  = (\comb_14|Tstep|Q [1] & ((\comb_14|reg_IR|Q [14]) # ((\comb_14|reg_IR|Q [15] & \comb_14|Mux8~11_combout )))) # (!\comb_14|Tstep|Q [1] & (!\comb_14|reg_IR|Q [14] & ((\comb_14|reg_IR|Q [15]) # (\comb_14|Mux8~11_combout ))))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|Mux8~11_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~6 .lut_mask = 16'hB998;
defparam \comb_14|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N26
cycloneii_lcell_comb \comb_14|Mux51~0 (
// Equation(s):
// \comb_14|Mux51~0_combout  = ((\comb_14|Tstep|Q [1] & ((!\comb_14|Mux39~4_combout ))) # (!\comb_14|Tstep|Q [1] & (!\SW~combout [17]))) # (!\comb_14|Mux44~1_combout )

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\SW~combout [17]),
	.datac(\comb_14|Mux44~1_combout ),
	.datad(\comb_14|Mux39~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux51~0 .lut_mask = 16'h1FBF;
defparam \comb_14|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneii_lcell_comb \comb_14|Mux14~4 (
// Equation(s):
// \comb_14|Mux14~4_combout  = (\comb_14|Mux44~0_combout  & (\comb_14|Rout[0]~2_combout  & \comb_14|Equal7~0_combout ))

	.dataa(\comb_14|Mux44~0_combout ),
	.datab(\comb_14|Rout[0]~2_combout ),
	.datac(vcc),
	.datad(\comb_14|Equal7~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux14~4 .lut_mask = 16'h8800;
defparam \comb_14|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N26
cycloneii_lcell_comb \comb_14|Mux8~8 (
// Equation(s):
// \comb_14|Mux8~8_combout  = (\comb_14|reg_IR|Q [13]) # ((\comb_14|reg_IR|Q [15] & (!\comb_14|Rout[0]~2_combout  & \comb_14|Equal0~4_combout )) # (!\comb_14|reg_IR|Q [15] & (\comb_14|Rout[0]~2_combout )))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Rout[0]~2_combout ),
	.datac(\comb_14|reg_IR|Q [13]),
	.datad(\comb_14|Equal0~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~8 .lut_mask = 16'hF6F4;
defparam \comb_14|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneii_lcell_comb \comb_14|Mux8~9 (
// Equation(s):
// \comb_14|Mux8~9_combout  = (\comb_14|Tstep|Q [1] & (((\comb_14|reg_IR|Q [14])))) # (!\comb_14|Tstep|Q [1] & ((\comb_14|reg_IR|Q [15] & ((!\comb_14|reg_IR|Q [14]) # (!\comb_14|Mux8~8_combout ))) # (!\comb_14|reg_IR|Q [15] & ((\comb_14|Mux8~8_combout ) # 
// (\comb_14|reg_IR|Q [14])))))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Mux8~8_combout ),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~9 .lut_mask = 16'hDF32;
defparam \comb_14|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneii_lcell_comb \comb_14|Add0~19 (
// Equation(s):
// \comb_14|Add0~19_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [4]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [4]))

	.dataa(\comb_14|PC|Q [4]),
	.datab(\comb_14|Rout [1]),
	.datac(\comb_14|reg_1|Q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_14|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~19 .lut_mask = 16'hE2E2;
defparam \comb_14|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneii_lcell_comb \comb_14|Add0~20 (
// Equation(s):
// \comb_14|Add0~20_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [4])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~19_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|addsub~combout ),
	.datac(\comb_14|reg_0|Q [4]),
	.datad(\comb_14|Add0~19_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~20 .lut_mask = 16'hC693;
defparam \comb_14|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneii_lcell_comb \comb_14|Add0~23 (
// Equation(s):
// \comb_14|Add0~23_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [5]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [5]))

	.dataa(\comb_14|PC|Q [5]),
	.datab(\comb_14|Rout [1]),
	.datac(\comb_14|reg_1|Q [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_14|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~23 .lut_mask = 16'hE2E2;
defparam \comb_14|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneii_lcell_comb \comb_14|Add0~24 (
// Equation(s):
// \comb_14|Add0~24_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [5]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~23_combout ))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|Add0~23_combout ),
	.datac(\comb_14|reg_0|Q [5]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~24 .lut_mask = 16'hE41B;
defparam \comb_14|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneii_lcell_comb \comb_14|Add0~35 (
// Equation(s):
// \comb_14|Add0~35_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [8])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [8])))

	.dataa(vcc),
	.datab(\comb_14|reg_1|Q [8]),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|PC|Q [8]),
	.cin(gnd),
	.combout(\comb_14|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~35 .lut_mask = 16'hCFC0;
defparam \comb_14|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneii_lcell_comb \comb_14|Add0~39 (
// Equation(s):
// \comb_14|Add0~39_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [9])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [9])))

	.dataa(vcc),
	.datab(\comb_14|reg_1|Q [9]),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|PC|Q [9]),
	.cin(gnd),
	.combout(\comb_14|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~39 .lut_mask = 16'hCFC0;
defparam \comb_14|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneii_lcell_comb \comb_14|Add0~40 (
// Equation(s):
// \comb_14|Add0~40_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [9]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~39_combout ))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|Add0~39_combout ),
	.datac(\comb_14|reg_0|Q [9]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~40 .lut_mask = 16'hE41B;
defparam \comb_14|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneii_lcell_comb \comb_14|Add0~43 (
// Equation(s):
// \comb_14|Add0~43_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [10])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [10])))

	.dataa(vcc),
	.datab(\comb_14|reg_1|Q [10]),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|PC|Q [10]),
	.cin(gnd),
	.combout(\comb_14|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~43 .lut_mask = 16'hCFC0;
defparam \comb_14|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneii_lcell_comb \comb_14|Add0~44 (
// Equation(s):
// \comb_14|Add0~44_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [10])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~43_combout )))))

	.dataa(\comb_14|reg_0|Q [10]),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|addsub~combout ),
	.datad(\comb_14|Add0~43_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~44 .lut_mask = 16'hB487;
defparam \comb_14|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneii_lcell_comb \comb_14|Add0~55 (
// Equation(s):
// \comb_14|Add0~55_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [13])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [13])))

	.dataa(vcc),
	.datab(\comb_14|Rout [1]),
	.datac(\comb_14|reg_1|Q [13]),
	.datad(\comb_14|PC|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~55 .lut_mask = 16'hF3C0;
defparam \comb_14|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneii_lcell_comb \comb_14|Add0~56 (
// Equation(s):
// \comb_14|Add0~56_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [13]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~55_combout ))))

	.dataa(\comb_14|Add0~55_combout ),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|reg_0|Q [13]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~56 .lut_mask = 16'hE21D;
defparam \comb_14|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneii_lcell_comb \comb_14|Add0~59 (
// Equation(s):
// \comb_14|Add0~59_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [14])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [14])))

	.dataa(\comb_14|reg_1|Q [14]),
	.datab(vcc),
	.datac(\comb_14|PC|Q [14]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~59 .lut_mask = 16'hAAF0;
defparam \comb_14|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N14
cycloneii_lcell_comb \comb_14|Add0~60 (
// Equation(s):
// \comb_14|Add0~60_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [14])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~59_combout )))))

	.dataa(\comb_14|reg_0|Q [14]),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|addsub~combout ),
	.datad(\comb_14|Add0~59_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~60 .lut_mask = 16'hB487;
defparam \comb_14|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneii_lcell_comb \comb_14|Add0~63 (
// Equation(s):
// \comb_14|Add0~63_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [15])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [15])))

	.dataa(\comb_14|reg_1|Q [15]),
	.datab(\comb_14|Rout [1]),
	.datac(vcc),
	.datad(\comb_14|PC|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~63 .lut_mask = 16'hBB88;
defparam \comb_14|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneii_lcell_comb \comb_14|Mux8~11 (
// Equation(s):
// \comb_14|Mux8~11_combout  = (!\comb_14|reg_IR|Q [13] & ((\comb_14|reg_IR|Q [12] & (\comb_14|reg_IR|Q [10] & \comb_14|reg_IR|Q [11])) # (!\comb_14|reg_IR|Q [12] & ((!\comb_14|reg_IR|Q [11])))))

	.dataa(\comb_14|reg_IR|Q [13]),
	.datab(\comb_14|reg_IR|Q [12]),
	.datac(\comb_14|reg_IR|Q [10]),
	.datad(\comb_14|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_14|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~11 .lut_mask = 16'h4011;
defparam \comb_14|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \comb_14|incr_pc (
// Equation(s):
// \comb_14|incr_pc~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((!\comb_14|Mux51~0_combout ))) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|incr_pc~combout ))

	.dataa(vcc),
	.datab(\comb_14|incr_pc~combout ),
	.datac(\comb_14|Mux51~0_combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|incr_pc~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|incr_pc .lut_mask = 16'h0FCC;
defparam \comb_14|incr_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N16
cycloneii_lcell_comb \comb_14|W_D (
// Equation(s):
// \comb_14|W_D~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux44~2_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|W_D~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux44~2_combout ),
	.datac(\comb_14|W_D~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|W_D~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|W_D .lut_mask = 16'hCCF0;
defparam \comb_14|W_D .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \KEY[1]~clk_delay_ctrl (
	.clk(\KEY~combout [1]),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY[1]~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY[1]~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY[1]~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \KEY[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY[1]~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[1]~clkctrl .clock_type = "global clock";
defparam \KEY[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N2
cycloneii_lcell_comb \comb_14|Mux5~0 (
// Equation(s):
// \comb_14|Mux5~0_combout  = (!\comb_14|Tstep|Q [2] & \comb_14|Tstep|Q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux5~0 .lut_mask = 16'h0F00;
defparam \comb_14|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N14
cycloneii_lcell_comb \comb_14|Mux44~0 (
// Equation(s):
// \comb_14|Mux44~0_combout  = (!\comb_14|Tstep|Q [1] & (\comb_14|Tstep|Q [2] & !\comb_14|Tstep|Q [0]))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux44~0 .lut_mask = 16'h0030;
defparam \comb_14|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \comb_14|PC|Q[0]~16 (
// Equation(s):
// \comb_14|PC|Q[0]~16_combout  = (\comb_14|incr_pc~combout  & (\comb_14|PC|Q [0] $ (VCC))) # (!\comb_14|incr_pc~combout  & (\comb_14|PC|Q [0] & VCC))
// \comb_14|PC|Q[0]~17  = CARRY((\comb_14|incr_pc~combout  & \comb_14|PC|Q [0]))

	.dataa(\comb_14|incr_pc~combout ),
	.datab(\comb_14|PC|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_14|PC|Q[0]~16_combout ),
	.cout(\comb_14|PC|Q[0]~17 ));
// synopsys translate_off
defparam \comb_14|PC|Q[0]~16 .lut_mask = 16'h6688;
defparam \comb_14|PC|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneii_lcell_comb \comb_14|Mux41~0 (
// Equation(s):
// \comb_14|Mux41~0_combout  = (!\comb_14|Tstep|Q [1] & (\comb_14|Tstep|Q [0] & (\comb_14|reg_IR|Q [15] & \comb_14|reg_IR|Q [13])))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux41~0 .lut_mask = 16'h4000;
defparam \comb_14|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
cycloneii_lcell_comb \comb_14|reg_dout|Q[2]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[2]~feeder_combout  = \comb_14|BusWires[2]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[2]~15_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N17
cycloneii_lcell_ff \comb_14|reg_dout|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [2]));

// Location: LCCOMB_X51_Y20_N10
cycloneii_lcell_comb \comb_14|reg_dout|Q[3]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[3]~feeder_combout  = \comb_14|BusWires[3]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[3]~18_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N11
cycloneii_lcell_ff \comb_14|reg_dout|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [3]));

// Location: LCFF_X51_Y20_N5
cycloneii_lcell_ff \comb_14|reg_dout|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[4]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [4]));

// Location: LCCOMB_X51_Y20_N6
cycloneii_lcell_comb \comb_14|reg_dout|Q[5]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[5]~feeder_combout  = \comb_14|BusWires[5]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[5]~24_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N7
cycloneii_lcell_ff \comb_14|reg_dout|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [5]));

// Location: LCCOMB_X51_Y20_N0
cycloneii_lcell_comb \comb_14|reg_dout|Q[6]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[6]~feeder_combout  = \comb_14|BusWires[6]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[6]~27_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N1
cycloneii_lcell_ff \comb_14|reg_dout|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [6]));

// Location: LCCOMB_X51_Y20_N28
cycloneii_lcell_comb \comb_14|reg_dout|Q[11]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[11]~feeder_combout  = \comb_14|BusWires[11]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[11]~42_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N29
cycloneii_lcell_ff \comb_14|reg_dout|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [11]));

// Location: LCCOMB_X50_Y19_N30
cycloneii_lcell_comb \comb_14|reg_dout|Q[12]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[12]~feeder_combout  = \comb_14|BusWires[12]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[12]~54_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N31
cycloneii_lcell_ff \comb_14|reg_dout|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [12]));

// Location: LCCOMB_X50_Y19_N16
cycloneii_lcell_comb \comb_14|reg_dout|Q[13]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[13]~feeder_combout  = \comb_14|BusWires[13]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[13]~47_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N17
cycloneii_lcell_ff \comb_14|reg_dout|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [13]));

// Location: LCCOMB_X51_Y20_N14
cycloneii_lcell_comb \comb_14|reg_dout|Q[14]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[14]~feeder_combout  = \comb_14|BusWires[14]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[14]~50_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N15
cycloneii_lcell_ff \comb_14|reg_dout|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [14]));

// Location: LCFF_X50_Y19_N27
cycloneii_lcell_ff \comb_14|reg_dout|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [15]));

// Location: LCCOMB_X49_Y19_N22
cycloneii_lcell_comb \comb_14|reg_1|Q[10]~feeder (
// Equation(s):
// \comb_14|reg_1|Q[10]~feeder_combout  = \comb_14|BusWires[10]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[10]~39_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_1|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_1|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_1|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N12
cycloneii_lcell_comb \comb_14|Mux50~0 (
// Equation(s):
// \comb_14|Mux50~0_combout  = ((\comb_14|Tstep|Q [1] $ (!\comb_14|Tstep|Q [0])) # (!\comb_14|reg_IR|Q [13])) # (!\comb_14|reg_IR|Q [14])

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(\comb_14|reg_IR|Q [13]),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux50~0 .lut_mask = 16'hBF7F;
defparam \comb_14|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneii_lcell_comb \comb_14|addsub (
// Equation(s):
// \comb_14|addsub~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux50~0_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|addsub~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux50~0_combout ),
	.datac(\comb_14|addsub~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|addsub~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|addsub .lut_mask = 16'hCCF0;
defparam \comb_14|addsub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N31
cycloneii_lcell_ff \comb_14|reg_0|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[2]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [2]));

// Location: LCFF_X49_Y20_N27
cycloneii_lcell_ff \comb_14|reg_1|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[2]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [2]));

// Location: LCCOMB_X49_Y20_N26
cycloneii_lcell_comb \comb_14|Add0~11 (
// Equation(s):
// \comb_14|Add0~11_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [2]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [2]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [2]),
	.datac(\comb_14|reg_1|Q [2]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~11 .lut_mask = 16'hF0CC;
defparam \comb_14|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneii_lcell_comb \comb_14|Add0~12 (
// Equation(s):
// \comb_14|Add0~12_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [2])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~11_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|addsub~combout ),
	.datac(\comb_14|reg_0|Q [2]),
	.datad(\comb_14|Add0~11_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~12 .lut_mask = 16'hC693;
defparam \comb_14|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N25
cycloneii_lcell_ff \comb_14|reg_0|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[1]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [1]));

// Location: LCFF_X49_Y20_N23
cycloneii_lcell_ff \comb_14|reg_1|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[1]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [1]));

// Location: LCCOMB_X49_Y20_N22
cycloneii_lcell_comb \comb_14|Add0~7 (
// Equation(s):
// \comb_14|Add0~7_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [1]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [1]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [1]),
	.datac(\comb_14|reg_1|Q [1]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~7 .lut_mask = 16'hF0CC;
defparam \comb_14|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \comb_14|Add0~8 (
// Equation(s):
// \comb_14|Add0~8_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [1])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~7_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|addsub~combout ),
	.datac(\comb_14|reg_0|Q [1]),
	.datad(\comb_14|Add0~7_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~8 .lut_mask = 16'hC693;
defparam \comb_14|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N5
cycloneii_lcell_ff \comb_14|reg_0|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [0]));

// Location: LCCOMB_X49_Y20_N28
cycloneii_lcell_comb \comb_14|Add0~1 (
// Equation(s):
// \comb_14|Add0~1_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [0])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [0])))

	.dataa(\comb_14|reg_1|Q [0]),
	.datab(vcc),
	.datac(\comb_14|PC|Q [0]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~1 .lut_mask = 16'hAAF0;
defparam \comb_14|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneii_lcell_comb \comb_14|Add0~2 (
// Equation(s):
// \comb_14|Add0~2_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [0])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~1_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|addsub~combout ),
	.datac(\comb_14|reg_0|Q [0]),
	.datad(\comb_14|Add0~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~2 .lut_mask = 16'hC693;
defparam \comb_14|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneii_lcell_comb \comb_14|Add0~4 (
// Equation(s):
// \comb_14|Add0~4_cout  = CARRY(!\comb_14|addsub~combout )

	.dataa(\comb_14|addsub~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\comb_14|Add0~4_cout ));
// synopsys translate_off
defparam \comb_14|Add0~4 .lut_mask = 16'h0055;
defparam \comb_14|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneii_lcell_comb \comb_14|Add0~5 (
// Equation(s):
// \comb_14|Add0~5_combout  = (\comb_14|reg_A|Q [0] & ((\comb_14|Add0~2_combout  & (\comb_14|Add0~4_cout  & VCC)) # (!\comb_14|Add0~2_combout  & (!\comb_14|Add0~4_cout )))) # (!\comb_14|reg_A|Q [0] & ((\comb_14|Add0~2_combout  & (!\comb_14|Add0~4_cout )) # 
// (!\comb_14|Add0~2_combout  & ((\comb_14|Add0~4_cout ) # (GND)))))
// \comb_14|Add0~6  = CARRY((\comb_14|reg_A|Q [0] & (!\comb_14|Add0~2_combout  & !\comb_14|Add0~4_cout )) # (!\comb_14|reg_A|Q [0] & ((!\comb_14|Add0~4_cout ) # (!\comb_14|Add0~2_combout ))))

	.dataa(\comb_14|reg_A|Q [0]),
	.datab(\comb_14|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~4_cout ),
	.combout(\comb_14|Add0~5_combout ),
	.cout(\comb_14|Add0~6 ));
// synopsys translate_off
defparam \comb_14|Add0~5 .lut_mask = 16'h9617;
defparam \comb_14|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneii_lcell_comb \comb_14|Add0~9 (
// Equation(s):
// \comb_14|Add0~9_combout  = ((\comb_14|reg_A|Q [1] $ (\comb_14|Add0~8_combout  $ (!\comb_14|Add0~6 )))) # (GND)
// \comb_14|Add0~10  = CARRY((\comb_14|reg_A|Q [1] & ((\comb_14|Add0~8_combout ) # (!\comb_14|Add0~6 ))) # (!\comb_14|reg_A|Q [1] & (\comb_14|Add0~8_combout  & !\comb_14|Add0~6 )))

	.dataa(\comb_14|reg_A|Q [1]),
	.datab(\comb_14|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~6 ),
	.combout(\comb_14|Add0~9_combout ),
	.cout(\comb_14|Add0~10 ));
// synopsys translate_off
defparam \comb_14|Add0~9 .lut_mask = 16'h698E;
defparam \comb_14|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneii_lcell_comb \comb_14|Add0~13 (
// Equation(s):
// \comb_14|Add0~13_combout  = (\comb_14|reg_A|Q [2] & ((\comb_14|Add0~12_combout  & (\comb_14|Add0~10  & VCC)) # (!\comb_14|Add0~12_combout  & (!\comb_14|Add0~10 )))) # (!\comb_14|reg_A|Q [2] & ((\comb_14|Add0~12_combout  & (!\comb_14|Add0~10 )) # 
// (!\comb_14|Add0~12_combout  & ((\comb_14|Add0~10 ) # (GND)))))
// \comb_14|Add0~14  = CARRY((\comb_14|reg_A|Q [2] & (!\comb_14|Add0~12_combout  & !\comb_14|Add0~10 )) # (!\comb_14|reg_A|Q [2] & ((!\comb_14|Add0~10 ) # (!\comb_14|Add0~12_combout ))))

	.dataa(\comb_14|reg_A|Q [2]),
	.datab(\comb_14|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~10 ),
	.combout(\comb_14|Add0~13_combout ),
	.cout(\comb_14|Add0~14 ));
// synopsys translate_off
defparam \comb_14|Add0~13 .lut_mask = 16'h9617;
defparam \comb_14|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneii_lcell_comb \comb_14|Mux27~0 (
// Equation(s):
// \comb_14|Mux27~0_combout  = (\comb_14|Tstep|Q [1] & (!\comb_14|Tstep|Q [0] & \comb_14|reg_IR|Q [14]))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux27~0 .lut_mask = 16'h0C00;
defparam \comb_14|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \comb_14|Gin (
// Equation(s):
// \comb_14|Gin~combout  = (\comb_14|Mux8~5_combout  & (\comb_14|Mux27~0_combout )) # (!\comb_14|Mux8~5_combout  & ((\comb_14|Gin~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux27~0_combout ),
	.datac(\comb_14|Gin~combout ),
	.datad(\comb_14|Mux8~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Gin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Gin .lut_mask = 16'hCCF0;
defparam \comb_14|Gin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
cycloneii_lcell_comb \comb_14|Mux48~0 (
// Equation(s):
// \comb_14|Mux48~0_combout  = (\comb_14|Equal7~0_combout  & (\comb_14|Tstep|Q [0] & !\comb_14|Tstep|Q [1]))

	.dataa(vcc),
	.datab(\comb_14|Equal7~0_combout ),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_14|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux48~0 .lut_mask = 16'h00C0;
defparam \comb_14|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \comb_14|Dout (
// Equation(s):
// \comb_14|Dout~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux48~0_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Dout~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux48~0_combout ),
	.datac(\comb_14|Dout~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Dout~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Dout .lut_mask = 16'hCCF0;
defparam \comb_14|Dout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneii_lcell_comb \comb_14|GBus[15]~0 (
// Equation(s):
// \comb_14|GBus[15]~0_combout  = (\comb_14|Gin~combout  & (!\comb_14|Dout~combout  & ((\comb_14|Rout [2]) # (!\comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|Rout [2]),
	.datab(\comb_14|Gin~combout ),
	.datac(\comb_14|Dout~combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[15]~0 .lut_mask = 16'h080C;
defparam \comb_14|GBus[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \comb_14|GBus[15]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_14|GBus[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_14|GBus[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \comb_14|GBus[15]~0clkctrl .clock_type = "global clock";
defparam \comb_14|GBus[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneii_lcell_comb \comb_14|GBus[2] (
// Equation(s):
// \comb_14|GBus [2] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|Add0~13_combout )) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|GBus [2])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|Add0~13_combout ),
	.datac(\comb_14|GBus [2]),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [2]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[2] .lut_mask = 16'h88A0;
defparam \comb_14|GBus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \comb_14|reg_G|Q[2] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [2]));

// Location: LCCOMB_X45_Y19_N16
cycloneii_lcell_comb \comb_14|GBus[0] (
// Equation(s):
// \comb_14|GBus [0] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|Add0~5_combout )) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|GBus [0])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|Add0~5_combout ),
	.datac(\comb_14|GBus [0]),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [0]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[0] .lut_mask = 16'h88A0;
defparam \comb_14|GBus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \comb_14|reg_G|Q[0] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [0]));

// Location: LCFF_X49_Y20_N3
cycloneii_lcell_ff \comb_14|reg_0|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[3]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [3]));

// Location: LCCOMB_X48_Y20_N6
cycloneii_lcell_comb \comb_14|PC|Q[3]~22 (
// Equation(s):
// \comb_14|PC|Q[3]~22_combout  = (\comb_14|PC|Q [3] & (!\comb_14|PC|Q[2]~21 )) # (!\comb_14|PC|Q [3] & ((\comb_14|PC|Q[2]~21 ) # (GND)))
// \comb_14|PC|Q[3]~23  = CARRY((!\comb_14|PC|Q[2]~21 ) # (!\comb_14|PC|Q [3]))

	.dataa(\comb_14|PC|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[2]~21 ),
	.combout(\comb_14|PC|Q[3]~22_combout ),
	.cout(\comb_14|PC|Q[3]~23 ));
// synopsys translate_off
defparam \comb_14|PC|Q[3]~22 .lut_mask = 16'h5A5F;
defparam \comb_14|PC|Q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N7
cycloneii_lcell_ff \comb_14|PC|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[3]~22_combout ),
	.sdata(\comb_14|BusWires[3]~18_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [3]));

// Location: LCFF_X49_Y20_N1
cycloneii_lcell_ff \comb_14|reg_1|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[3]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [3]));

// Location: LCCOMB_X49_Y20_N0
cycloneii_lcell_comb \comb_14|Add0~15 (
// Equation(s):
// \comb_14|Add0~15_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [3]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [3]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [3]),
	.datac(\comb_14|reg_1|Q [3]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~15 .lut_mask = 16'hF0CC;
defparam \comb_14|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N2
cycloneii_lcell_comb \comb_14|Add0~16 (
// Equation(s):
// \comb_14|Add0~16_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [3])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~15_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|addsub~combout ),
	.datac(\comb_14|reg_0|Q [3]),
	.datad(\comb_14|Add0~15_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~16 .lut_mask = 16'hC693;
defparam \comb_14|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneii_lcell_comb \comb_14|Add0~17 (
// Equation(s):
// \comb_14|Add0~17_combout  = ((\comb_14|reg_A|Q [3] $ (\comb_14|Add0~16_combout  $ (!\comb_14|Add0~14 )))) # (GND)
// \comb_14|Add0~18  = CARRY((\comb_14|reg_A|Q [3] & ((\comb_14|Add0~16_combout ) # (!\comb_14|Add0~14 ))) # (!\comb_14|reg_A|Q [3] & (\comb_14|Add0~16_combout  & !\comb_14|Add0~14 )))

	.dataa(\comb_14|reg_A|Q [3]),
	.datab(\comb_14|Add0~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~14 ),
	.combout(\comb_14|Add0~17_combout ),
	.cout(\comb_14|Add0~18 ));
// synopsys translate_off
defparam \comb_14|Add0~17 .lut_mask = 16'h698E;
defparam \comb_14|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneii_lcell_comb \comb_14|GBus[3] (
// Equation(s):
// \comb_14|GBus [3] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|Add0~17_combout )) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|GBus [3])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|Add0~17_combout ),
	.datac(\comb_14|GBus [3]),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [3]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[3] .lut_mask = 16'h88A0;
defparam \comb_14|GBus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N11
cycloneii_lcell_ff \comb_14|reg_G|Q[3] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [3]));

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \comb_14|Equal0~0 (
// Equation(s):
// \comb_14|Equal0~0_combout  = (\comb_14|reg_G|Q [1]) # ((\comb_14|reg_G|Q [2]) # ((\comb_14|reg_G|Q [0]) # (\comb_14|reg_G|Q [3])))

	.dataa(\comb_14|reg_G|Q [1]),
	.datab(\comb_14|reg_G|Q [2]),
	.datac(\comb_14|reg_G|Q [0]),
	.datad(\comb_14|reg_G|Q [3]),
	.cin(gnd),
	.combout(\comb_14|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal0~0 .lut_mask = 16'hFFFE;
defparam \comb_14|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \comb_14|Mux46~1 (
// Equation(s):
// \comb_14|Mux46~1_combout  = (!\comb_14|Tstep|Q [1] & (\comb_14|Tstep|Q [0] & (!\comb_14|reg_IR|Q [15] & \comb_14|reg_IR|Q [14])))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux46~1 .lut_mask = 16'h0400;
defparam \comb_14|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \comb_14|Ain (
// Equation(s):
// \comb_14|Ain~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux46~1_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Ain~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux46~1_combout ),
	.datac(\comb_14|Ain~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Ain~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Ain .lut_mask = 16'hCCF0;
defparam \comb_14|Ain .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N27
cycloneii_lcell_ff \comb_14|reg_A|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[4]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [4]));

// Location: LCCOMB_X46_Y20_N26
cycloneii_lcell_comb \comb_14|Add0~21 (
// Equation(s):
// \comb_14|Add0~21_combout  = (\comb_14|Add0~20_combout  & ((\comb_14|reg_A|Q [4] & (\comb_14|Add0~18  & VCC)) # (!\comb_14|reg_A|Q [4] & (!\comb_14|Add0~18 )))) # (!\comb_14|Add0~20_combout  & ((\comb_14|reg_A|Q [4] & (!\comb_14|Add0~18 )) # 
// (!\comb_14|reg_A|Q [4] & ((\comb_14|Add0~18 ) # (GND)))))
// \comb_14|Add0~22  = CARRY((\comb_14|Add0~20_combout  & (!\comb_14|reg_A|Q [4] & !\comb_14|Add0~18 )) # (!\comb_14|Add0~20_combout  & ((!\comb_14|Add0~18 ) # (!\comb_14|reg_A|Q [4]))))

	.dataa(\comb_14|Add0~20_combout ),
	.datab(\comb_14|reg_A|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~18 ),
	.combout(\comb_14|Add0~21_combout ),
	.cout(\comb_14|Add0~22 ));
// synopsys translate_off
defparam \comb_14|Add0~21 .lut_mask = 16'h9617;
defparam \comb_14|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \comb_14|GBus[4] (
// Equation(s):
// \comb_14|GBus [4] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|Add0~21_combout )) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|GBus [4])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|Add0~21_combout ),
	.datac(\comb_14|GBus [4]),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [4]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[4] .lut_mask = 16'h88A0;
defparam \comb_14|GBus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N3
cycloneii_lcell_ff \comb_14|reg_G|Q[4] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [4]));

// Location: LCFF_X46_Y20_N29
cycloneii_lcell_ff \comb_14|reg_A|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[5]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [5]));

// Location: LCCOMB_X46_Y20_N28
cycloneii_lcell_comb \comb_14|Add0~25 (
// Equation(s):
// \comb_14|Add0~25_combout  = ((\comb_14|Add0~24_combout  $ (\comb_14|reg_A|Q [5] $ (!\comb_14|Add0~22 )))) # (GND)
// \comb_14|Add0~26  = CARRY((\comb_14|Add0~24_combout  & ((\comb_14|reg_A|Q [5]) # (!\comb_14|Add0~22 ))) # (!\comb_14|Add0~24_combout  & (\comb_14|reg_A|Q [5] & !\comb_14|Add0~22 )))

	.dataa(\comb_14|Add0~24_combout ),
	.datab(\comb_14|reg_A|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~22 ),
	.combout(\comb_14|Add0~25_combout ),
	.cout(\comb_14|Add0~26 ));
// synopsys translate_off
defparam \comb_14|Add0~25 .lut_mask = 16'h698E;
defparam \comb_14|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneii_lcell_comb \comb_14|GBus[5] (
// Equation(s):
// \comb_14|GBus [5] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~25_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [5]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [5]),
	.datac(\comb_14|Add0~25_combout ),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [5]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[5] .lut_mask = 16'hA088;
defparam \comb_14|GBus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N21
cycloneii_lcell_ff \comb_14|reg_G|Q[5] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [5]));

// Location: LCFF_X49_Y19_N9
cycloneii_lcell_ff \comb_14|reg_1|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [7]));

// Location: LCCOMB_X49_Y19_N28
cycloneii_lcell_comb \comb_14|Add0~31 (
// Equation(s):
// \comb_14|Add0~31_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [7])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [7])))

	.dataa(vcc),
	.datab(\comb_14|reg_1|Q [7]),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|PC|Q [7]),
	.cin(gnd),
	.combout(\comb_14|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~31 .lut_mask = 16'hCFC0;
defparam \comb_14|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N1
cycloneii_lcell_ff \comb_14|reg_0|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [7]));

// Location: LCCOMB_X50_Y19_N0
cycloneii_lcell_comb \comb_14|Add0~32 (
// Equation(s):
// \comb_14|Add0~32_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [7]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~31_combout ))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|Add0~31_combout ),
	.datac(\comb_14|reg_0|Q [7]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~32 .lut_mask = 16'hE41B;
defparam \comb_14|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N22
cycloneii_lcell_comb \comb_14|Mux45~0 (
// Equation(s):
// \comb_14|Mux45~0_combout  = (!\comb_14|Tstep|Q [0] & (!\comb_14|Tstep|Q [1] & (\SW~combout [17] & !\comb_14|Tstep|Q [2])))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\SW~combout [17]),
	.datad(\comb_14|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_14|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux45~0 .lut_mask = 16'h0010;
defparam \comb_14|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \comb_14|IRin (
// Equation(s):
// \comb_14|IRin~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Mux45~0_combout ))) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|IRin~combout ))

	.dataa(\comb_14|IRin~combout ),
	.datab(\comb_14|Mux45~0_combout ),
	.datac(vcc),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|IRin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|IRin .lut_mask = 16'hCCAA;
defparam \comb_14|IRin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N19
cycloneii_lcell_ff \comb_14|reg_IR|Q[10] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[10]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [10]));

// Location: LCCOMB_X47_Y18_N26
cycloneii_lcell_comb \comb_14|Mux29~0 (
// Equation(s):
// \comb_14|Mux29~0_combout  = (!\comb_14|Tstep|Q [1] & (!\comb_14|reg_IR|Q [14] & !\comb_14|reg_IR|Q [13]))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~0 .lut_mask = 16'h0003;
defparam \comb_14|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneii_lcell_comb \comb_14|Mux29~2 (
// Equation(s):
// \comb_14|Mux29~2_combout  = (\comb_14|Mux29~0_combout ) # ((\comb_14|Mux29~1_combout  & (\comb_14|reg_IR|Q [14] & \comb_14|Equal0~4_combout )))

	.dataa(\comb_14|Mux29~1_combout ),
	.datab(\comb_14|Mux29~0_combout ),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|Equal0~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~2 .lut_mask = 16'hECCC;
defparam \comb_14|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N6
cycloneii_lcell_comb \comb_14|Mux53~0 (
// Equation(s):
// \comb_14|Mux53~0_combout  = (!\comb_14|Tstep|Q [1] & (!\comb_14|Tstep|Q [2] & \comb_14|Tstep|Q [0]))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux53~0 .lut_mask = 16'h0300;
defparam \comb_14|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneii_lcell_comb \comb_14|Mux47~3 (
// Equation(s):
// \comb_14|Mux47~3_combout  = (\comb_14|Mux47~2_combout  & (\comb_14|Mux53~0_combout  & ((!\comb_14|Mux29~2_combout ) # (!\comb_14|Tstep|Q [0]))))

	.dataa(\comb_14|Mux47~2_combout ),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Mux29~2_combout ),
	.datad(\comb_14|Mux53~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux47~3 .lut_mask = 16'h2A00;
defparam \comb_14|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N17
cycloneii_lcell_ff \comb_14|reg_IR|Q[9] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[9]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [9]));

// Location: LCFF_X48_Y19_N27
cycloneii_lcell_ff \comb_14|reg_IR|Q[8] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [8]));

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \comb_14|Rout[0]~0 (
// Equation(s):
// \comb_14|Rout[0]~0_combout  = (!\comb_14|reg_IR|Q [9] & !\comb_14|reg_IR|Q [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|reg_IR|Q [9]),
	.datad(\comb_14|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\comb_14|Rout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[0]~0 .lut_mask = 16'h000F;
defparam \comb_14|Rout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneii_lcell_comb \comb_14|Mux46~0 (
// Equation(s):
// \comb_14|Mux46~0_combout  = (!\comb_14|reg_IR|Q [15] & \comb_14|reg_IR|Q [14])

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux46~0 .lut_mask = 16'h5500;
defparam \comb_14|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneii_lcell_comb \comb_14|Equal7~1 (
// Equation(s):
// \comb_14|Equal7~1_combout  = (!\comb_14|reg_IR|Q [14] & \comb_14|reg_IR|Q [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal7~1 .lut_mask = 16'h0F00;
defparam \comb_14|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneii_lcell_comb \comb_14|Mux29~3 (
// Equation(s):
// \comb_14|Mux29~3_combout  = (\comb_14|Mux29~1_combout  & ((\comb_14|Equal7~1_combout ) # ((\comb_14|Mux46~0_combout  & \comb_14|Tstep|Q [1])))) # (!\comb_14|Mux29~1_combout  & (\comb_14|Mux46~0_combout  & (\comb_14|Tstep|Q [1])))

	.dataa(\comb_14|Mux29~1_combout ),
	.datab(\comb_14|Mux46~0_combout ),
	.datac(\comb_14|Tstep|Q [1]),
	.datad(\comb_14|Equal7~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~3 .lut_mask = 16'hEAC0;
defparam \comb_14|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \comb_14|Mux47~0 (
// Equation(s):
// \comb_14|Mux47~0_combout  = (!\comb_14|reg_IR|Q [7] & (!\comb_14|Tstep|Q [2] & ((\comb_14|Tstep|Q [0]) # (\comb_14|Mux29~3_combout ))))

	.dataa(\comb_14|reg_IR|Q [7]),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Mux29~3_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux47~0 .lut_mask = 16'h0504;
defparam \comb_14|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneii_lcell_comb \comb_14|Mux47~1 (
// Equation(s):
// \comb_14|Mux47~1_combout  = (\comb_14|Rout[0]~0_combout  & (\comb_14|Mux47~0_combout  & ((\comb_14|Mux29~2_combout ) # (!\comb_14|Tstep|Q [0]))))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Rout[0]~0_combout ),
	.datac(\comb_14|Mux29~2_combout ),
	.datad(\comb_14|Mux47~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux47~1 .lut_mask = 16'hC400;
defparam \comb_14|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneii_lcell_comb \comb_14|Mux47~4 (
// Equation(s):
// \comb_14|Mux47~4_combout  = (\comb_14|Mux47~1_combout ) # ((\comb_14|decX|Decoder0~0_combout  & (!\comb_14|reg_IR|Q [10] & \comb_14|Mux47~3_combout )))

	.dataa(\comb_14|decX|Decoder0~0_combout ),
	.datab(\comb_14|reg_IR|Q [10]),
	.datac(\comb_14|Mux47~3_combout ),
	.datad(\comb_14|Mux47~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux47~4 .lut_mask = 16'hFF20;
defparam \comb_14|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneii_lcell_comb \comb_14|Rout[0] (
// Equation(s):
// \comb_14|Rout [0] = (\comb_14|Mux61~5_combout  & ((\comb_14|Mux47~4_combout ))) # (!\comb_14|Mux61~5_combout  & (\comb_14|Rout [0]))

	.dataa(\comb_14|Rout [0]),
	.datab(vcc),
	.datac(\comb_14|Mux61~5_combout ),
	.datad(\comb_14|Mux47~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Rout [0]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[0] .lut_mask = 16'hFA0A;
defparam \comb_14|Rout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N1
cycloneii_lcell_ff \comb_14|reg_0|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [6]));

// Location: LCFF_X46_Y18_N13
cycloneii_lcell_ff \comb_14|reg_1|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [6]));

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \comb_14|PC|Q[6]~28 (
// Equation(s):
// \comb_14|PC|Q[6]~28_combout  = (\comb_14|PC|Q [6] & (\comb_14|PC|Q[5]~27  $ (GND))) # (!\comb_14|PC|Q [6] & (!\comb_14|PC|Q[5]~27  & VCC))
// \comb_14|PC|Q[6]~29  = CARRY((\comb_14|PC|Q [6] & !\comb_14|PC|Q[5]~27 ))

	.dataa(\comb_14|PC|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[5]~27 ),
	.combout(\comb_14|PC|Q[6]~28_combout ),
	.cout(\comb_14|PC|Q[6]~29 ));
// synopsys translate_off
defparam \comb_14|PC|Q[6]~28 .lut_mask = 16'hA50A;
defparam \comb_14|PC|Q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N13
cycloneii_lcell_ff \comb_14|PC|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[6]~28_combout ),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [6]));

// Location: LCCOMB_X46_Y18_N12
cycloneii_lcell_comb \comb_14|Add0~27 (
// Equation(s):
// \comb_14|Add0~27_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [6])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [6])))

	.dataa(\comb_14|Rout [1]),
	.datab(vcc),
	.datac(\comb_14|reg_1|Q [6]),
	.datad(\comb_14|PC|Q [6]),
	.cin(gnd),
	.combout(\comb_14|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~27 .lut_mask = 16'hF5A0;
defparam \comb_14|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneii_lcell_comb \comb_14|Add0~28 (
// Equation(s):
// \comb_14|Add0~28_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [6])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~27_combout )))))

	.dataa(\comb_14|addsub~combout ),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|reg_0|Q [6]),
	.datad(\comb_14|Add0~27_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~28 .lut_mask = 16'hA695;
defparam \comb_14|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneii_lcell_comb \comb_14|Add0~29 (
// Equation(s):
// \comb_14|Add0~29_combout  = (\comb_14|reg_A|Q [6] & ((\comb_14|Add0~28_combout  & (\comb_14|Add0~26  & VCC)) # (!\comb_14|Add0~28_combout  & (!\comb_14|Add0~26 )))) # (!\comb_14|reg_A|Q [6] & ((\comb_14|Add0~28_combout  & (!\comb_14|Add0~26 )) # 
// (!\comb_14|Add0~28_combout  & ((\comb_14|Add0~26 ) # (GND)))))
// \comb_14|Add0~30  = CARRY((\comb_14|reg_A|Q [6] & (!\comb_14|Add0~28_combout  & !\comb_14|Add0~26 )) # (!\comb_14|reg_A|Q [6] & ((!\comb_14|Add0~26 ) # (!\comb_14|Add0~28_combout ))))

	.dataa(\comb_14|reg_A|Q [6]),
	.datab(\comb_14|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~26 ),
	.combout(\comb_14|Add0~29_combout ),
	.cout(\comb_14|Add0~30 ));
// synopsys translate_off
defparam \comb_14|Add0~29 .lut_mask = 16'h9617;
defparam \comb_14|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \comb_14|Add0~33 (
// Equation(s):
// \comb_14|Add0~33_combout  = ((\comb_14|reg_A|Q [7] $ (\comb_14|Add0~32_combout  $ (!\comb_14|Add0~30 )))) # (GND)
// \comb_14|Add0~34  = CARRY((\comb_14|reg_A|Q [7] & ((\comb_14|Add0~32_combout ) # (!\comb_14|Add0~30 ))) # (!\comb_14|reg_A|Q [7] & (\comb_14|Add0~32_combout  & !\comb_14|Add0~30 )))

	.dataa(\comb_14|reg_A|Q [7]),
	.datab(\comb_14|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~30 ),
	.combout(\comb_14|Add0~33_combout ),
	.cout(\comb_14|Add0~34 ));
// synopsys translate_off
defparam \comb_14|Add0~33 .lut_mask = 16'h698E;
defparam \comb_14|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneii_lcell_comb \comb_14|GBus[7] (
// Equation(s):
// \comb_14|GBus [7] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|Add0~33_combout )) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|GBus [7])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|Add0~33_combout ),
	.datac(\comb_14|GBus [7]),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [7]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[7] .lut_mask = 16'h88A0;
defparam \comb_14|GBus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N23
cycloneii_lcell_ff \comb_14|reg_G|Q[7] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [7]));

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \comb_14|Equal0~1 (
// Equation(s):
// \comb_14|Equal0~1_combout  = (\comb_14|reg_G|Q [6]) # ((\comb_14|reg_G|Q [4]) # ((\comb_14|reg_G|Q [5]) # (\comb_14|reg_G|Q [7])))

	.dataa(\comb_14|reg_G|Q [6]),
	.datab(\comb_14|reg_G|Q [4]),
	.datac(\comb_14|reg_G|Q [5]),
	.datad(\comb_14|reg_G|Q [7]),
	.cin(gnd),
	.combout(\comb_14|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal0~1 .lut_mask = 16'hFFFE;
defparam \comb_14|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N7
cycloneii_lcell_ff \comb_14|reg_A|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[14]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [14]));

// Location: LCFF_X47_Y18_N21
cycloneii_lcell_ff \comb_14|reg_A|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[13]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [13]));

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \comb_14|PC|Q[12]~40 (
// Equation(s):
// \comb_14|PC|Q[12]~40_combout  = (\comb_14|PC|Q [12] & (\comb_14|PC|Q[11]~39  $ (GND))) # (!\comb_14|PC|Q [12] & (!\comb_14|PC|Q[11]~39  & VCC))
// \comb_14|PC|Q[12]~41  = CARRY((\comb_14|PC|Q [12] & !\comb_14|PC|Q[11]~39 ))

	.dataa(\comb_14|PC|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[11]~39 ),
	.combout(\comb_14|PC|Q[12]~40_combout ),
	.cout(\comb_14|PC|Q[12]~41 ));
// synopsys translate_off
defparam \comb_14|PC|Q[12]~40 .lut_mask = 16'hA50A;
defparam \comb_14|PC|Q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N25
cycloneii_lcell_ff \comb_14|PC|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[12]~40_combout ),
	.sdata(\comb_14|BusWires[12]~54_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [12]));

// Location: LCFF_X49_Y19_N27
cycloneii_lcell_ff \comb_14|reg_1|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[12]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [12]));

// Location: LCCOMB_X49_Y19_N24
cycloneii_lcell_comb \comb_14|Add0~51 (
// Equation(s):
// \comb_14|Add0~51_combout  = (\comb_14|Rout [1] & ((\comb_14|reg_1|Q [12]))) # (!\comb_14|Rout [1] & (\comb_14|PC|Q [12]))

	.dataa(\comb_14|Rout [1]),
	.datab(\comb_14|PC|Q [12]),
	.datac(vcc),
	.datad(\comb_14|reg_1|Q [12]),
	.cin(gnd),
	.combout(\comb_14|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~51 .lut_mask = 16'hEE44;
defparam \comb_14|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N23
cycloneii_lcell_ff \comb_14|reg_0|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[12]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [12]));

// Location: LCCOMB_X50_Y19_N22
cycloneii_lcell_comb \comb_14|Add0~52 (
// Equation(s):
// \comb_14|Add0~52_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [12]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~51_combout ))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|Add0~51_combout ),
	.datac(\comb_14|reg_0|Q [12]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~52 .lut_mask = 16'hE41B;
defparam \comb_14|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneii_lcell_comb \comb_14|reg_0|Q[11]~feeder (
// Equation(s):
// \comb_14|reg_0|Q[11]~feeder_combout  = \comb_14|BusWires[11]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[11]~42_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_0|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_0|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_0|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N19
cycloneii_lcell_ff \comb_14|reg_0|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_0|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [11]));

// Location: LCCOMB_X49_Y19_N0
cycloneii_lcell_comb \comb_14|reg_1|Q[11]~feeder (
// Equation(s):
// \comb_14|reg_1|Q[11]~feeder_combout  = \comb_14|BusWires[11]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[11]~42_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_1|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_1|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_1|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N1
cycloneii_lcell_ff \comb_14|reg_1|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_1|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [11]));

// Location: LCCOMB_X49_Y19_N20
cycloneii_lcell_comb \comb_14|Add0~47 (
// Equation(s):
// \comb_14|Add0~47_combout  = (\comb_14|Rout [1] & (\comb_14|reg_1|Q [11])) # (!\comb_14|Rout [1] & ((\comb_14|PC|Q [11])))

	.dataa(vcc),
	.datab(\comb_14|reg_1|Q [11]),
	.datac(\comb_14|PC|Q [11]),
	.datad(\comb_14|Rout [1]),
	.cin(gnd),
	.combout(\comb_14|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~47 .lut_mask = 16'hCCF0;
defparam \comb_14|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneii_lcell_comb \comb_14|Add0~48 (
// Equation(s):
// \comb_14|Add0~48_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & (!\comb_14|reg_0|Q [11])) # (!\comb_14|Rout [0] & ((!\comb_14|Add0~47_combout )))))

	.dataa(\comb_14|Rout [0]),
	.datab(\comb_14|reg_0|Q [11]),
	.datac(\comb_14|addsub~combout ),
	.datad(\comb_14|Add0~47_combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~48 .lut_mask = 16'hD287;
defparam \comb_14|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N15
cycloneii_lcell_ff \comb_14|reg_A|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[10]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [10]));

// Location: LCFF_X48_Y19_N25
cycloneii_lcell_ff \comb_14|reg_A|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[9]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [9]));

// Location: LCFF_X50_Y19_N11
cycloneii_lcell_ff \comb_14|reg_0|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [8]));

// Location: LCCOMB_X50_Y19_N10
cycloneii_lcell_comb \comb_14|Add0~36 (
// Equation(s):
// \comb_14|Add0~36_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [8]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~35_combout ))))

	.dataa(\comb_14|Add0~35_combout ),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|reg_0|Q [8]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~36 .lut_mask = 16'hE21D;
defparam \comb_14|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \comb_14|Add0~37 (
// Equation(s):
// \comb_14|Add0~37_combout  = (\comb_14|reg_A|Q [8] & ((\comb_14|Add0~36_combout  & (\comb_14|Add0~34  & VCC)) # (!\comb_14|Add0~36_combout  & (!\comb_14|Add0~34 )))) # (!\comb_14|reg_A|Q [8] & ((\comb_14|Add0~36_combout  & (!\comb_14|Add0~34 )) # 
// (!\comb_14|Add0~36_combout  & ((\comb_14|Add0~34 ) # (GND)))))
// \comb_14|Add0~38  = CARRY((\comb_14|reg_A|Q [8] & (!\comb_14|Add0~36_combout  & !\comb_14|Add0~34 )) # (!\comb_14|reg_A|Q [8] & ((!\comb_14|Add0~34 ) # (!\comb_14|Add0~36_combout ))))

	.dataa(\comb_14|reg_A|Q [8]),
	.datab(\comb_14|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~34 ),
	.combout(\comb_14|Add0~37_combout ),
	.cout(\comb_14|Add0~38 ));
// synopsys translate_off
defparam \comb_14|Add0~37 .lut_mask = 16'h9617;
defparam \comb_14|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \comb_14|Add0~41 (
// Equation(s):
// \comb_14|Add0~41_combout  = ((\comb_14|Add0~40_combout  $ (\comb_14|reg_A|Q [9] $ (!\comb_14|Add0~38 )))) # (GND)
// \comb_14|Add0~42  = CARRY((\comb_14|Add0~40_combout  & ((\comb_14|reg_A|Q [9]) # (!\comb_14|Add0~38 ))) # (!\comb_14|Add0~40_combout  & (\comb_14|reg_A|Q [9] & !\comb_14|Add0~38 )))

	.dataa(\comb_14|Add0~40_combout ),
	.datab(\comb_14|reg_A|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~38 ),
	.combout(\comb_14|Add0~41_combout ),
	.cout(\comb_14|Add0~42 ));
// synopsys translate_off
defparam \comb_14|Add0~41 .lut_mask = 16'h698E;
defparam \comb_14|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \comb_14|Add0~45 (
// Equation(s):
// \comb_14|Add0~45_combout  = (\comb_14|Add0~44_combout  & ((\comb_14|reg_A|Q [10] & (\comb_14|Add0~42  & VCC)) # (!\comb_14|reg_A|Q [10] & (!\comb_14|Add0~42 )))) # (!\comb_14|Add0~44_combout  & ((\comb_14|reg_A|Q [10] & (!\comb_14|Add0~42 )) # 
// (!\comb_14|reg_A|Q [10] & ((\comb_14|Add0~42 ) # (GND)))))
// \comb_14|Add0~46  = CARRY((\comb_14|Add0~44_combout  & (!\comb_14|reg_A|Q [10] & !\comb_14|Add0~42 )) # (!\comb_14|Add0~44_combout  & ((!\comb_14|Add0~42 ) # (!\comb_14|reg_A|Q [10]))))

	.dataa(\comb_14|Add0~44_combout ),
	.datab(\comb_14|reg_A|Q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~42 ),
	.combout(\comb_14|Add0~45_combout ),
	.cout(\comb_14|Add0~46 ));
// synopsys translate_off
defparam \comb_14|Add0~45 .lut_mask = 16'h9617;
defparam \comb_14|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \comb_14|Add0~49 (
// Equation(s):
// \comb_14|Add0~49_combout  = ((\comb_14|reg_A|Q [11] $ (\comb_14|Add0~48_combout  $ (!\comb_14|Add0~46 )))) # (GND)
// \comb_14|Add0~50  = CARRY((\comb_14|reg_A|Q [11] & ((\comb_14|Add0~48_combout ) # (!\comb_14|Add0~46 ))) # (!\comb_14|reg_A|Q [11] & (\comb_14|Add0~48_combout  & !\comb_14|Add0~46 )))

	.dataa(\comb_14|reg_A|Q [11]),
	.datab(\comb_14|Add0~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~46 ),
	.combout(\comb_14|Add0~49_combout ),
	.cout(\comb_14|Add0~50 ));
// synopsys translate_off
defparam \comb_14|Add0~49 .lut_mask = 16'h698E;
defparam \comb_14|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \comb_14|Add0~53 (
// Equation(s):
// \comb_14|Add0~53_combout  = (\comb_14|reg_A|Q [12] & ((\comb_14|Add0~52_combout  & (\comb_14|Add0~50  & VCC)) # (!\comb_14|Add0~52_combout  & (!\comb_14|Add0~50 )))) # (!\comb_14|reg_A|Q [12] & ((\comb_14|Add0~52_combout  & (!\comb_14|Add0~50 )) # 
// (!\comb_14|Add0~52_combout  & ((\comb_14|Add0~50 ) # (GND)))))
// \comb_14|Add0~54  = CARRY((\comb_14|reg_A|Q [12] & (!\comb_14|Add0~52_combout  & !\comb_14|Add0~50 )) # (!\comb_14|reg_A|Q [12] & ((!\comb_14|Add0~50 ) # (!\comb_14|Add0~52_combout ))))

	.dataa(\comb_14|reg_A|Q [12]),
	.datab(\comb_14|Add0~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~50 ),
	.combout(\comb_14|Add0~53_combout ),
	.cout(\comb_14|Add0~54 ));
// synopsys translate_off
defparam \comb_14|Add0~53 .lut_mask = 16'h9617;
defparam \comb_14|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \comb_14|Add0~57 (
// Equation(s):
// \comb_14|Add0~57_combout  = ((\comb_14|Add0~56_combout  $ (\comb_14|reg_A|Q [13] $ (!\comb_14|Add0~54 )))) # (GND)
// \comb_14|Add0~58  = CARRY((\comb_14|Add0~56_combout  & ((\comb_14|reg_A|Q [13]) # (!\comb_14|Add0~54 ))) # (!\comb_14|Add0~56_combout  & (\comb_14|reg_A|Q [13] & !\comb_14|Add0~54 )))

	.dataa(\comb_14|Add0~56_combout ),
	.datab(\comb_14|reg_A|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~54 ),
	.combout(\comb_14|Add0~57_combout ),
	.cout(\comb_14|Add0~58 ));
// synopsys translate_off
defparam \comb_14|Add0~57 .lut_mask = 16'h698E;
defparam \comb_14|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneii_lcell_comb \comb_14|Add0~61 (
// Equation(s):
// \comb_14|Add0~61_combout  = (\comb_14|Add0~60_combout  & ((\comb_14|reg_A|Q [14] & (\comb_14|Add0~58  & VCC)) # (!\comb_14|reg_A|Q [14] & (!\comb_14|Add0~58 )))) # (!\comb_14|Add0~60_combout  & ((\comb_14|reg_A|Q [14] & (!\comb_14|Add0~58 )) # 
// (!\comb_14|reg_A|Q [14] & ((\comb_14|Add0~58 ) # (GND)))))
// \comb_14|Add0~62  = CARRY((\comb_14|Add0~60_combout  & (!\comb_14|reg_A|Q [14] & !\comb_14|Add0~58 )) # (!\comb_14|Add0~60_combout  & ((!\comb_14|Add0~58 ) # (!\comb_14|reg_A|Q [14]))))

	.dataa(\comb_14|Add0~60_combout ),
	.datab(\comb_14|reg_A|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|Add0~58 ),
	.combout(\comb_14|Add0~61_combout ),
	.cout(\comb_14|Add0~62 ));
// synopsys translate_off
defparam \comb_14|Add0~61 .lut_mask = 16'h9617;
defparam \comb_14|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \comb_14|GBus[14] (
// Equation(s):
// \comb_14|GBus [14] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~61_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [14]))))

	.dataa(\comb_14|GBus [14]),
	.datab(\KEY~combout [0]),
	.datac(\comb_14|Add0~61_combout ),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [14]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[14] .lut_mask = 16'hC088;
defparam \comb_14|GBus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N29
cycloneii_lcell_ff \comb_14|reg_G|Q[14] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [14]));

// Location: LCFF_X50_Y19_N19
cycloneii_lcell_ff \comb_14|reg_0|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [15]));

// Location: LCCOMB_X50_Y19_N18
cycloneii_lcell_comb \comb_14|Add0~64 (
// Equation(s):
// \comb_14|Add0~64_combout  = \comb_14|addsub~combout  $ (((\comb_14|Rout [0] & ((!\comb_14|reg_0|Q [15]))) # (!\comb_14|Rout [0] & (!\comb_14|Add0~63_combout ))))

	.dataa(\comb_14|Add0~63_combout ),
	.datab(\comb_14|Rout [0]),
	.datac(\comb_14|reg_0|Q [15]),
	.datad(\comb_14|addsub~combout ),
	.cin(gnd),
	.combout(\comb_14|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~64 .lut_mask = 16'hE21D;
defparam \comb_14|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \comb_14|Add0~65 (
// Equation(s):
// \comb_14|Add0~65_combout  = \comb_14|reg_A|Q [15] $ (\comb_14|Add0~62  $ (!\comb_14|Add0~64_combout ))

	.dataa(\comb_14|reg_A|Q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|Add0~64_combout ),
	.cin(\comb_14|Add0~62 ),
	.combout(\comb_14|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Add0~65 .lut_mask = 16'h5AA5;
defparam \comb_14|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \comb_14|GBus[15] (
// Equation(s):
// \comb_14|GBus [15] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~65_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [15]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [15]),
	.datac(\comb_14|Add0~65_combout ),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [15]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[15] .lut_mask = 16'hA088;
defparam \comb_14|GBus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N25
cycloneii_lcell_ff \comb_14|reg_G|Q[15] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [15]));

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \comb_14|GBus[12] (
// Equation(s):
// \comb_14|GBus [12] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~53_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [12]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [12]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~53_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [12]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[12] .lut_mask = 16'hA808;
defparam \comb_14|GBus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N31
cycloneii_lcell_ff \comb_14|reg_G|Q[12] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [12]));

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \comb_14|Equal0~3 (
// Equation(s):
// \comb_14|Equal0~3_combout  = (\comb_14|reg_G|Q [13]) # ((\comb_14|reg_G|Q [14]) # ((\comb_14|reg_G|Q [15]) # (\comb_14|reg_G|Q [12])))

	.dataa(\comb_14|reg_G|Q [13]),
	.datab(\comb_14|reg_G|Q [14]),
	.datac(\comb_14|reg_G|Q [15]),
	.datad(\comb_14|reg_G|Q [12]),
	.cin(gnd),
	.combout(\comb_14|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal0~3 .lut_mask = 16'hFFFE;
defparam \comb_14|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \comb_14|Equal0~4 (
// Equation(s):
// \comb_14|Equal0~4_combout  = (\comb_14|Equal0~2_combout ) # ((\comb_14|Equal0~0_combout ) # ((\comb_14|Equal0~1_combout ) # (\comb_14|Equal0~3_combout )))

	.dataa(\comb_14|Equal0~2_combout ),
	.datab(\comb_14|Equal0~0_combout ),
	.datac(\comb_14|Equal0~1_combout ),
	.datad(\comb_14|Equal0~3_combout ),
	.cin(gnd),
	.combout(\comb_14|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal0~4 .lut_mask = 16'hFFFE;
defparam \comb_14|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneii_lcell_comb \comb_14|Mux39~6 (
// Equation(s):
// \comb_14|Mux39~6_combout  = (\comb_14|reg_IR|Q [14] & (\comb_14|reg_IR|Q [15] & \comb_14|Equal0~4_combout )) # (!\comb_14|reg_IR|Q [14] & (!\comb_14|reg_IR|Q [15]))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|reg_IR|Q [15]),
	.datac(vcc),
	.datad(\comb_14|Equal0~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux39~6 .lut_mask = 16'h9911;
defparam \comb_14|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneii_lcell_comb \comb_14|Mux39~5 (
// Equation(s):
// \comb_14|Mux39~5_combout  = (\comb_14|Tstep|Q [2]) # ((\comb_14|Tstep|Q [0] & ((\comb_14|Tstep|Q [1]) # (\comb_14|Mux39~6_combout ))))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|Tstep|Q [2]),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Mux39~6_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux39~5 .lut_mask = 16'hFCEC;
defparam \comb_14|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneii_lcell_comb \comb_14|Mux43~2 (
// Equation(s):
// \comb_14|Mux43~2_combout  = (\comb_14|reg_IR|Q [10] & (!\comb_14|reg_IR|Q [11] & (!\comb_14|reg_IR|Q [12] & \comb_14|Mux39~5_combout )))

	.dataa(\comb_14|reg_IR|Q [10]),
	.datab(\comb_14|reg_IR|Q [11]),
	.datac(\comb_14|reg_IR|Q [12]),
	.datad(\comb_14|Mux39~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux43~2 .lut_mask = 16'h0200;
defparam \comb_14|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneii_lcell_comb \comb_14|Mux14~2 (
// Equation(s):
// \comb_14|Mux14~2_combout  = (!\comb_14|Tstep|Q [2] & ((\comb_14|reg_IR|Q [15] $ (\comb_14|reg_IR|Q [14])) # (!\comb_14|Tstep|Q [1])))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux14~2 .lut_mask = 16'h070B;
defparam \comb_14|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
cycloneii_lcell_comb \comb_14|Mux14~3 (
// Equation(s):
// \comb_14|Mux14~3_combout  = (\comb_14|Mux14~2_combout ) # ((\comb_14|Rout[0]~2_combout  & (!\comb_14|Tstep|Q [1] & \comb_14|Equal7~0_combout )))

	.dataa(\comb_14|Rout[0]~2_combout ),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Equal7~0_combout ),
	.datad(\comb_14|Mux14~2_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux14~3 .lut_mask = 16'hFF20;
defparam \comb_14|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneii_lcell_comb \comb_14|Rout[0]~2 (
// Equation(s):
// \comb_14|Rout[0]~2_combout  = (\comb_14|reg_IR|Q [12] & (\comb_14|reg_IR|Q [10] & \comb_14|reg_IR|Q [11])) # (!\comb_14|reg_IR|Q [12] & ((!\comb_14|reg_IR|Q [11])))

	.dataa(vcc),
	.datab(\comb_14|reg_IR|Q [12]),
	.datac(\comb_14|reg_IR|Q [10]),
	.datad(\comb_14|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_14|Rout[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[0]~2 .lut_mask = 16'hC033;
defparam \comb_14|Rout[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneii_lcell_comb \comb_14|Mux59~6 (
// Equation(s):
// \comb_14|Mux59~6_combout  = ((!\comb_14|reg_IR|Q [13] & ((\comb_14|Rout[0]~2_combout ) # (!\comb_14|Equal0~4_combout )))) # (!\comb_14|reg_IR|Q [15])

	.dataa(\comb_14|Equal0~4_combout ),
	.datab(\comb_14|Rout[0]~2_combout ),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~6 .lut_mask = 16'h0FDF;
defparam \comb_14|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneii_lcell_comb \comb_14|Mux8~7 (
// Equation(s):
// \comb_14|Mux8~7_combout  = (\comb_14|Mux8~6_combout  & (((\comb_14|Mux59~4_combout ) # (!\comb_14|reg_IR|Q [14])))) # (!\comb_14|Mux8~6_combout  & (\comb_14|Mux59~6_combout  & ((\comb_14|reg_IR|Q [14]))))

	.dataa(\comb_14|Mux8~6_combout ),
	.datab(\comb_14|Mux59~6_combout ),
	.datac(\comb_14|Mux59~4_combout ),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~7 .lut_mask = 16'hE4AA;
defparam \comb_14|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneii_lcell_comb \comb_14|Mux14~5 (
// Equation(s):
// \comb_14|Mux14~5_combout  = (\comb_14|Tstep|Q [0] & (!\comb_14|Tstep|Q [2] & ((\comb_14|Mux8~7_combout )))) # (!\comb_14|Tstep|Q [0] & (((\comb_14|Mux14~3_combout ))))

	.dataa(\comb_14|Tstep|Q [2]),
	.datab(\comb_14|Mux14~3_combout ),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Mux8~7_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux14~5 .lut_mask = 16'h5C0C;
defparam \comb_14|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \comb_14|Mux14~5clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_14|Mux14~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_14|Mux14~5clkctrl_outclk ));
// synopsys translate_off
defparam \comb_14|Mux14~5clkctrl .clock_type = "global clock";
defparam \comb_14|Mux14~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneii_lcell_comb \comb_14|Rin[1] (
// Equation(s):
// \comb_14|Rin [1] = (GLOBAL(\comb_14|Mux14~5clkctrl_outclk ) & ((\comb_14|Mux43~2_combout ))) # (!GLOBAL(\comb_14|Mux14~5clkctrl_outclk ) & (\comb_14|Rin [1]))

	.dataa(vcc),
	.datab(\comb_14|Rin [1]),
	.datac(\comb_14|Mux43~2_combout ),
	.datad(\comb_14|Mux14~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Rin [1]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rin[1] .lut_mask = 16'hF0CC;
defparam \comb_14|Rin[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N23
cycloneii_lcell_ff \comb_14|reg_1|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_1|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [10]));

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \comb_14|GBus[10] (
// Equation(s):
// \comb_14|GBus [10] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~45_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [10]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [10]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~45_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [10]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[10] .lut_mask = 16'hA808;
defparam \comb_14|GBus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N13
cycloneii_lcell_ff \comb_14|reg_G|Q[10] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [10]));

// Location: LCCOMB_X51_Y18_N18
cycloneii_lcell_comb \comb_14|Mux28~2 (
// Equation(s):
// \comb_14|Mux28~2_combout  = (!\comb_14|reg_IR|Q [14] & (\comb_14|reg_IR|Q [13] & !\comb_14|Tstep|Q [2]))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(vcc),
	.datac(\comb_14|reg_IR|Q [13]),
	.datad(\comb_14|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_14|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux28~2 .lut_mask = 16'h0050;
defparam \comb_14|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N12
cycloneii_lcell_comb \comb_14|Mux28~0 (
// Equation(s):
// \comb_14|Mux28~0_combout  = (\comb_14|Tstep|Q [2]) # (\SW~combout [17])

	.dataa(\comb_14|Tstep|Q [2]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_14|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux28~0 .lut_mask = 16'hFAFA;
defparam \comb_14|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \comb_14|Mux26~5 (
// Equation(s):
// \comb_14|Mux26~5_combout  = (\comb_14|reg_IR|Q [14] & (!\comb_14|reg_IR|Q [15] & (!\comb_14|Rout[0]~0_combout ))) # (!\comb_14|reg_IR|Q [14] & (\comb_14|reg_IR|Q [13] & ((!\comb_14|Rout[0]~0_combout ) # (!\comb_14|reg_IR|Q [15]))))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|Rout[0]~0_combout ),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux26~5 .lut_mask = 16'h1710;
defparam \comb_14|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneii_lcell_comb \comb_14|Mux26~4 (
// Equation(s):
// \comb_14|Mux26~4_combout  = (!\comb_14|Tstep|Q [2] & \comb_14|Mux26~5_combout )

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [2]),
	.datac(vcc),
	.datad(\comb_14|Mux26~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux26~4 .lut_mask = 16'h3300;
defparam \comb_14|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneii_lcell_comb \comb_14|Mux28~1 (
// Equation(s):
// \comb_14|Mux28~1_combout  = (\comb_14|Tstep|Q [0] & (\comb_14|Tstep|Q [1])) # (!\comb_14|Tstep|Q [0] & ((\comb_14|Tstep|Q [1] & ((\comb_14|Mux26~4_combout ))) # (!\comb_14|Tstep|Q [1] & (!\comb_14|Mux28~0_combout ))))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Mux28~0_combout ),
	.datad(\comb_14|Mux26~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux28~1 .lut_mask = 16'hCD89;
defparam \comb_14|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneii_lcell_comb \comb_14|Mux28~3 (
// Equation(s):
// \comb_14|Mux28~3_combout  = (\comb_14|Tstep|Q [0] & ((\comb_14|Mux28~1_combout  & ((\comb_14|Mux28~2_combout ))) # (!\comb_14|Mux28~1_combout  & (\comb_14|Mux23~4_combout )))) # (!\comb_14|Tstep|Q [0] & (((\comb_14|Mux28~1_combout ))))

	.dataa(\comb_14|Mux23~4_combout ),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Mux28~2_combout ),
	.datad(\comb_14|Mux28~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux28~3 .lut_mask = 16'hF388;
defparam \comb_14|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneii_lcell_comb \comb_14|Rout[2] (
// Equation(s):
// \comb_14|Rout [2] = (\comb_14|Mux61~5_combout  & ((\comb_14|Mux28~3_combout ))) # (!\comb_14|Mux61~5_combout  & (\comb_14|Rout [2]))

	.dataa(vcc),
	.datab(\comb_14|Rout [2]),
	.datac(\comb_14|Mux28~3_combout ),
	.datad(\comb_14|Mux61~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Rout [2]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[2] .lut_mask = 16'hF0CC;
defparam \comb_14|Rout[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N4
cycloneii_lcell_comb \comb_14|BusWires[10]~5 (
// Equation(s):
// \comb_14|BusWires[10]~5_combout  = (\comb_14|Rout [0]) # ((!\comb_14|Rout [1] & \comb_14|Rout [2]))

	.dataa(\comb_14|Rout [0]),
	.datab(vcc),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|Rout [2]),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~5 .lut_mask = 16'hAFAA;
defparam \comb_14|BusWires[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N20
cycloneii_lcell_comb \comb_14|BusWires[10]~37 (
// Equation(s):
// \comb_14|BusWires[10]~37_combout  = (\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[10]~5_combout  & (\comb_14|PC|Q [10])) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|reg_G|Q [10]))))) # (!\comb_14|BusWires[10]~4_combout  & 
// (((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|PC|Q [10]),
	.datab(\comb_14|reg_G|Q [10]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~37 .lut_mask = 16'hAFC0;
defparam \comb_14|BusWires[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneii_lcell_comb \comb_14|BusWires[10]~38 (
// Equation(s):
// \comb_14|BusWires[10]~38_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[10]~37_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[10]~37_combout  & (\comb_14|reg_0|Q [10])) # (!\comb_14|BusWires[10]~37_combout  & 
// ((\comb_14|reg_1|Q [10])))))

	.dataa(\comb_14|reg_0|Q [10]),
	.datab(\comb_14|reg_1|Q [10]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~37_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~38 .lut_mask = 16'hFA0C;
defparam \comb_14|BusWires[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneii_lcell_comb \comb_14|BusWires[10]~39 (
// Equation(s):
// \comb_14|BusWires[10]~39_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [10])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[10]~38_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [10]),
	.datad(\comb_14|BusWires[10]~38_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~39 .lut_mask = 16'hA280;
defparam \comb_14|BusWires[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N26
cycloneii_lcell_comb \comb_14|reg_dout|Q[10]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[10]~feeder_combout  = \comb_14|BusWires[10]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[10]~39_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N27
cycloneii_lcell_ff \comb_14|reg_dout|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [10]));

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \comb_14|GBus[11] (
// Equation(s):
// \comb_14|GBus [11] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~49_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [11]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [11]),
	.datac(\comb_14|Add0~49_combout ),
	.datad(\comb_14|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|GBus [11]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[11] .lut_mask = 16'hA088;
defparam \comb_14|GBus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N25
cycloneii_lcell_ff \comb_14|reg_G|Q[11] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [11]));

// Location: LCCOMB_X48_Y17_N8
cycloneii_lcell_comb \comb_14|BusWires[11]~40 (
// Equation(s):
// \comb_14|BusWires[11]~40_combout  = (\comb_14|BusWires[10]~5_combout  & (((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[10]~4_combout  & ((\comb_14|reg_G|Q [11]))) # (!\comb_14|BusWires[10]~4_combout  & 
// (\comb_14|reg_1|Q [11]))))

	.dataa(\comb_14|reg_1|Q [11]),
	.datab(\comb_14|reg_G|Q [11]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[11]~40 .lut_mask = 16'h0CFA;
defparam \comb_14|BusWires[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N4
cycloneii_lcell_comb \comb_14|BusWires[11]~41 (
// Equation(s):
// \comb_14|BusWires[11]~41_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[11]~40_combout  & ((\comb_14|reg_0|Q [11]))) # (!\comb_14|BusWires[11]~40_combout  & (\comb_14|PC|Q [11])))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[11]~40_combout ))))

	.dataa(\comb_14|BusWires[10]~5_combout ),
	.datab(\comb_14|PC|Q [11]),
	.datac(\comb_14|BusWires[11]~40_combout ),
	.datad(\comb_14|reg_0|Q [11]),
	.cin(gnd),
	.combout(\comb_14|BusWires[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[11]~41 .lut_mask = 16'hF858;
defparam \comb_14|BusWires[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneii_lcell_comb \comb_14|BusWires[11]~42 (
// Equation(s):
// \comb_14|BusWires[11]~42_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [11])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[11]~41_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [11]),
	.datac(\comb_14|BusWires[11]~41_combout ),
	.datad(\comb_14|BusWires[10]~8_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[11]~42 .lut_mask = 16'h88A0;
defparam \comb_14|BusWires[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N3
cycloneii_lcell_ff \comb_14|reg_IR|Q[11] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[11]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [11]));

// Location: LCCOMB_X46_Y18_N20
cycloneii_lcell_comb \comb_14|Mux39~7 (
// Equation(s):
// \comb_14|Mux39~7_combout  = (!\comb_14|reg_IR|Q [10] & (!\comb_14|reg_IR|Q [11] & (!\comb_14|reg_IR|Q [12] & \comb_14|Mux39~5_combout )))

	.dataa(\comb_14|reg_IR|Q [10]),
	.datab(\comb_14|reg_IR|Q [11]),
	.datac(\comb_14|reg_IR|Q [12]),
	.datad(\comb_14|Mux39~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux39~7 .lut_mask = 16'h0100;
defparam \comb_14|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
cycloneii_lcell_comb \comb_14|Rin[0] (
// Equation(s):
// \comb_14|Rin [0] = (GLOBAL(\comb_14|Mux14~5clkctrl_outclk ) & ((\comb_14|Mux39~7_combout ))) # (!GLOBAL(\comb_14|Mux14~5clkctrl_outclk ) & (\comb_14|Rin [0]))

	.dataa(\comb_14|Rin [0]),
	.datab(\comb_14|Mux39~7_combout ),
	.datac(vcc),
	.datad(\comb_14|Mux14~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Rin [0]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rin[0] .lut_mask = 16'hCCAA;
defparam \comb_14|Rin[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N5
cycloneii_lcell_ff \comb_14|reg_0|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[9]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [9]));

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \comb_14|GBus[9] (
// Equation(s):
// \comb_14|GBus [9] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~41_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [9]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [9]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~41_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [9]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[9] .lut_mask = 16'hA808;
defparam \comb_14|GBus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \comb_14|reg_G|Q[9] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [9]));

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \comb_14|BusWires[9]~34 (
// Equation(s):
// \comb_14|BusWires[9]~34_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|reg_G|Q [9] & !\comb_14|BusWires[10]~5_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|reg_1|Q [9]) # ((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|reg_1|Q [9]),
	.datab(\comb_14|reg_G|Q [9]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[9]~34 .lut_mask = 16'h0FCA;
defparam \comb_14|BusWires[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \comb_14|BusWires[9]~35 (
// Equation(s):
// \comb_14|BusWires[9]~35_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[9]~34_combout  & (\comb_14|reg_0|Q [9])) # (!\comb_14|BusWires[9]~34_combout  & ((\comb_14|PC|Q [9]))))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[9]~34_combout ))))

	.dataa(\comb_14|BusWires[10]~5_combout ),
	.datab(\comb_14|reg_0|Q [9]),
	.datac(\comb_14|PC|Q [9]),
	.datad(\comb_14|BusWires[9]~34_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[9]~35 .lut_mask = 16'hDDA0;
defparam \comb_14|BusWires[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \comb_14|BusWires[9]~36 (
// Equation(s):
// \comb_14|BusWires[9]~36_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & ((\comb_16|altsyncram_component|auto_generated|q_a [9]))) # (!\comb_14|BusWires[10]~8_combout  & (\comb_14|BusWires[9]~35_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_14|BusWires[9]~35_combout ),
	.datad(\comb_16|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\comb_14|BusWires[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[9]~36 .lut_mask = 16'hA820;
defparam \comb_14|BusWires[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N29
cycloneii_lcell_ff \comb_14|reg_dout|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[9]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [9]));

// Location: LCFF_X49_Y19_N3
cycloneii_lcell_ff \comb_14|reg_1|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [8]));

// Location: LCCOMB_X48_Y20_N16
cycloneii_lcell_comb \comb_14|PC|Q[8]~32 (
// Equation(s):
// \comb_14|PC|Q[8]~32_combout  = (\comb_14|PC|Q [8] & (\comb_14|PC|Q[7]~31  $ (GND))) # (!\comb_14|PC|Q [8] & (!\comb_14|PC|Q[7]~31  & VCC))
// \comb_14|PC|Q[8]~33  = CARRY((\comb_14|PC|Q [8] & !\comb_14|PC|Q[7]~31 ))

	.dataa(\comb_14|PC|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[7]~31 ),
	.combout(\comb_14|PC|Q[8]~32_combout ),
	.cout(\comb_14|PC|Q[8]~33 ));
// synopsys translate_off
defparam \comb_14|PC|Q[8]~32 .lut_mask = 16'hA50A;
defparam \comb_14|PC|Q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N17
cycloneii_lcell_ff \comb_14|PC|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[8]~32_combout ),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [8]));

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \comb_14|BusWires[8]~31 (
// Equation(s):
// \comb_14|BusWires[8]~31_combout  = (\comb_14|BusWires[10]~5_combout  & (((\comb_14|PC|Q [8]) # (!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & (\comb_14|reg_G|Q [8] & ((\comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|reg_G|Q [8]),
	.datab(\comb_14|PC|Q [8]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[8]~31 .lut_mask = 16'hCAF0;
defparam \comb_14|BusWires[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneii_lcell_comb \comb_14|BusWires[8]~32 (
// Equation(s):
// \comb_14|BusWires[8]~32_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[8]~31_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[8]~31_combout  & ((\comb_14|reg_0|Q [8]))) # (!\comb_14|BusWires[8]~31_combout  & 
// (\comb_14|reg_1|Q [8]))))

	.dataa(\comb_14|BusWires[10]~4_combout ),
	.datab(\comb_14|reg_1|Q [8]),
	.datac(\comb_14|reg_0|Q [8]),
	.datad(\comb_14|BusWires[8]~31_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[8]~32 .lut_mask = 16'hFA44;
defparam \comb_14|BusWires[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \comb_14|BusWires[8]~33 (
// Equation(s):
// \comb_14|BusWires[8]~33_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [8])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[8]~32_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [8]),
	.datad(\comb_14|BusWires[8]~32_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[8]~33 .lut_mask = 16'hA280;
defparam \comb_14|BusWires[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N3
cycloneii_lcell_ff \comb_14|reg_dout|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [8]));

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \comb_14|BusWires[7]~28 (
// Equation(s):
// \comb_14|BusWires[7]~28_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|reg_G|Q [7] & !\comb_14|BusWires[10]~5_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|reg_1|Q [7]) # ((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|reg_1|Q [7]),
	.datab(\comb_14|reg_G|Q [7]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[7]~28 .lut_mask = 16'h0FCA;
defparam \comb_14|BusWires[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneii_lcell_comb \comb_14|BusWires[7]~29 (
// Equation(s):
// \comb_14|BusWires[7]~29_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[7]~28_combout  & ((\comb_14|reg_0|Q [7]))) # (!\comb_14|BusWires[7]~28_combout  & (\comb_14|PC|Q [7])))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[7]~28_combout ))))

	.dataa(\comb_14|BusWires[10]~5_combout ),
	.datab(\comb_14|PC|Q [7]),
	.datac(\comb_14|reg_0|Q [7]),
	.datad(\comb_14|BusWires[7]~28_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[7]~29 .lut_mask = 16'hF588;
defparam \comb_14|BusWires[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneii_lcell_comb \comb_14|BusWires[7]~30 (
// Equation(s):
// \comb_14|BusWires[7]~30_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [7])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[7]~29_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [7]),
	.datad(\comb_14|BusWires[7]~29_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[7]~30 .lut_mask = 16'hA280;
defparam \comb_14|BusWires[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N25
cycloneii_lcell_ff \comb_14|reg_dout|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [7]));

// Location: LCCOMB_X48_Y17_N24
cycloneii_lcell_comb \comb_14|BusWires[14]~48 (
// Equation(s):
// \comb_14|BusWires[14]~48_combout  = (\comb_14|BusWires[10]~5_combout  & (((\comb_14|PC|Q [14]) # (!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & (\comb_14|reg_G|Q [14] & ((\comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|reg_G|Q [14]),
	.datab(\comb_14|PC|Q [14]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[14]~48 .lut_mask = 16'hCAF0;
defparam \comb_14|BusWires[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneii_lcell_comb \comb_14|reg_0|Q[14]~feeder (
// Equation(s):
// \comb_14|reg_0|Q[14]~feeder_combout  = \comb_14|BusWires[14]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[14]~50_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_0|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N11
cycloneii_lcell_ff \comb_14|reg_0|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_0|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [14]));

// Location: LCCOMB_X48_Y17_N20
cycloneii_lcell_comb \comb_14|BusWires[14]~49 (
// Equation(s):
// \comb_14|BusWires[14]~49_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[14]~48_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[14]~48_combout  & ((\comb_14|reg_0|Q [14]))) # (!\comb_14|BusWires[14]~48_combout  
// & (\comb_14|reg_1|Q [14]))))

	.dataa(\comb_14|reg_1|Q [14]),
	.datab(\comb_14|BusWires[10]~4_combout ),
	.datac(\comb_14|BusWires[14]~48_combout ),
	.datad(\comb_14|reg_0|Q [14]),
	.cin(gnd),
	.combout(\comb_14|BusWires[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[14]~49 .lut_mask = 16'hF2C2;
defparam \comb_14|BusWires[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneii_lcell_comb \comb_14|BusWires[14]~50 (
// Equation(s):
// \comb_14|BusWires[14]~50_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [14])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[14]~49_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [14]),
	.datac(\comb_14|BusWires[14]~49_combout ),
	.datad(\comb_14|BusWires[10]~8_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[14]~50 .lut_mask = 16'h88A0;
defparam \comb_14|BusWires[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N9
cycloneii_lcell_ff \comb_14|reg_IR|Q[14] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[14]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [14]));

// Location: LCCOMB_X49_Y18_N4
cycloneii_lcell_comb \comb_14|Equal7~0 (
// Equation(s):
// \comb_14|Equal7~0_combout  = (!\comb_14|reg_IR|Q [15] & (\comb_14|reg_IR|Q [13] & !\comb_14|reg_IR|Q [14]))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(vcc),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Equal7~0 .lut_mask = 16'h0044;
defparam \comb_14|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N0
cycloneii_lcell_comb \comb_14|Mux8~2 (
// Equation(s):
// \comb_14|Mux8~2_combout  = (\comb_14|Tstep|Q [1] & (\comb_14|reg_IR|Q [15] $ (((\comb_14|reg_IR|Q [13]) # (\comb_14|reg_IR|Q [14]))))) # (!\comb_14|Tstep|Q [1] & (((!\comb_14|reg_IR|Q [14]) # (!\comb_14|reg_IR|Q [15])) # (!\comb_14|reg_IR|Q [13])))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~2 .lut_mask = 16'h1F7D;
defparam \comb_14|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneii_lcell_comb \comb_14|Mux8~4 (
// Equation(s):
// \comb_14|Mux8~4_combout  = (!\comb_14|Tstep|Q [2] & ((\comb_14|Tstep|Q [0] & ((\comb_14|Mux8~2_combout ))) # (!\comb_14|Tstep|Q [0] & (\comb_14|Mux8~3_combout ))))

	.dataa(\comb_14|Mux8~3_combout ),
	.datab(\comb_14|Mux8~2_combout ),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_14|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~4 .lut_mask = 16'h00CA;
defparam \comb_14|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N4
cycloneii_lcell_comb \comb_14|Mux8~5 (
// Equation(s):
// \comb_14|Mux8~5_combout  = (\comb_14|Mux8~4_combout ) # ((\comb_14|Mux44~0_combout  & \comb_14|Equal7~0_combout ))

	.dataa(vcc),
	.datab(\comb_14|Mux44~0_combout ),
	.datac(\comb_14|Equal7~0_combout ),
	.datad(\comb_14|Mux8~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~5 .lut_mask = 16'hFFC0;
defparam \comb_14|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \comb_14|Mux8~5clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_14|Mux8~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_14|Mux8~5clkctrl_outclk ));
// synopsys translate_off
defparam \comb_14|Mux8~5clkctrl .clock_type = "global clock";
defparam \comb_14|Mux8~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneii_lcell_comb \comb_14|DOUTin (
// Equation(s):
// \comb_14|DOUTin~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Mux41~0_combout ))) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|DOUTin~combout ))

	.dataa(\comb_14|DOUTin~combout ),
	.datab(vcc),
	.datac(\comb_14|Mux41~0_combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|DOUTin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|DOUTin .lut_mask = 16'hF0AA;
defparam \comb_14|DOUTin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N15
cycloneii_lcell_ff \comb_14|reg_dout|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[1]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [1]));

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \comb_14|BusWires[12]~43 (
// Equation(s):
// \comb_14|BusWires[12]~43_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|PC|Q [12]) # ((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & (((\comb_14|reg_G|Q [12] & \comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|PC|Q [12]),
	.datab(\comb_14|reg_G|Q [12]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[12]~43 .lut_mask = 16'hACF0;
defparam \comb_14|BusWires[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneii_lcell_comb \comb_14|BusWires[12]~44 (
// Equation(s):
// \comb_14|BusWires[12]~44_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[12]~43_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[12]~43_combout  & (\comb_14|reg_0|Q [12])) # (!\comb_14|BusWires[12]~43_combout  & 
// ((\comb_14|reg_1|Q [12])))))

	.dataa(\comb_14|BusWires[10]~4_combout ),
	.datab(\comb_14|reg_0|Q [12]),
	.datac(\comb_14|reg_1|Q [12]),
	.datad(\comb_14|BusWires[12]~43_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[12]~44 .lut_mask = 16'hEE50;
defparam \comb_14|BusWires[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \comb_14|BusWires[12]~54 (
// Equation(s):
// \comb_14|BusWires[12]~54_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [12])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[12]~44_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [12]),
	.datad(\comb_14|BusWires[12]~44_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[12]~54 .lut_mask = 16'hA280;
defparam \comb_14|BusWires[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N5
cycloneii_lcell_ff \comb_14|reg_IR|Q[12] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[12]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [12]));

// Location: LCCOMB_X46_Y18_N14
cycloneii_lcell_comb \comb_14|Mux59~4 (
// Equation(s):
// \comb_14|Mux59~4_combout  = (!\comb_14|reg_IR|Q [15] & ((\comb_14|reg_IR|Q [12] & (\comb_14|reg_IR|Q [10] & \comb_14|reg_IR|Q [11])) # (!\comb_14|reg_IR|Q [12] & ((!\comb_14|reg_IR|Q [11])))))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|reg_IR|Q [12]),
	.datac(\comb_14|reg_IR|Q [10]),
	.datad(\comb_14|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_14|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~4 .lut_mask = 16'h4011;
defparam \comb_14|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneii_lcell_comb \comb_14|Mux59~7 (
// Equation(s):
// \comb_14|Mux59~7_combout  = (\comb_14|reg_IR|Q [15] & (\comb_14|Rout[0]~2_combout  & !\comb_14|reg_IR|Q [13])) # (!\comb_14|reg_IR|Q [15] & ((\comb_14|reg_IR|Q [13])))

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(vcc),
	.datac(\comb_14|Rout[0]~2_combout ),
	.datad(\comb_14|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_14|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~7 .lut_mask = 16'h55A0;
defparam \comb_14|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneii_lcell_comb \comb_14|Mux8~10 (
// Equation(s):
// \comb_14|Mux8~10_combout  = (\comb_14|Mux8~9_combout  & ((\comb_14|Mux59~4_combout ) # ((!\comb_14|Tstep|Q [1])))) # (!\comb_14|Mux8~9_combout  & (((\comb_14|Mux59~7_combout  & \comb_14|Tstep|Q [1]))))

	.dataa(\comb_14|Mux8~9_combout ),
	.datab(\comb_14|Mux59~4_combout ),
	.datac(\comb_14|Mux59~7_combout ),
	.datad(\comb_14|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_14|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~10 .lut_mask = 16'hD8AA;
defparam \comb_14|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N6
cycloneii_lcell_comb \comb_14|Mux8~3 (
// Equation(s):
// \comb_14|Mux8~3_combout  = ((\comb_14|reg_IR|Q [15] & ((!\comb_14|reg_IR|Q [14]))) # (!\comb_14|reg_IR|Q [15] & ((\comb_14|reg_IR|Q [13]) # (\comb_14|reg_IR|Q [14])))) # (!\comb_14|Tstep|Q [1])

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux8~3 .lut_mask = 16'h5FFD;
defparam \comb_14|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneii_lcell_comb \comb_14|Mux5~1 (
// Equation(s):
// \comb_14|Mux5~1_combout  = (!\comb_14|Tstep|Q [2] & (\comb_14|Mux8~3_combout  & !\comb_14|Tstep|Q [0]))

	.dataa(\comb_14|Tstep|Q [2]),
	.datab(\comb_14|Mux8~3_combout ),
	.datac(vcc),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux5~1 .lut_mask = 16'h0044;
defparam \comb_14|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneii_lcell_comb \comb_14|Mux5~2 (
// Equation(s):
// \comb_14|Mux5~2_combout  = (\comb_14|Mux14~4_combout ) # ((\comb_14|Mux5~1_combout ) # ((\comb_14|Mux5~0_combout  & \comb_14|Mux8~10_combout )))

	.dataa(\comb_14|Mux14~4_combout ),
	.datab(\comb_14|Mux5~0_combout ),
	.datac(\comb_14|Mux8~10_combout ),
	.datad(\comb_14|Mux5~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux5~2 .lut_mask = 16'hFFEA;
defparam \comb_14|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneii_lcell_comb \comb_14|Mux42~1 (
// Equation(s):
// \comb_14|Mux42~1_combout  = (\comb_14|reg_IR|Q [14] & ((\comb_14|Tstep|Q [1] & (!\comb_14|reg_IR|Q [15])) # (!\comb_14|Tstep|Q [1] & (\comb_14|reg_IR|Q [15] & \comb_14|Equal0~4_combout )))) # (!\comb_14|reg_IR|Q [14] & (\comb_14|Tstep|Q [1] $ 
// ((!\comb_14|reg_IR|Q [15]))))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|Equal0~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux42~1 .lut_mask = 16'h6949;
defparam \comb_14|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneii_lcell_comb \comb_14|Mux42~2 (
// Equation(s):
// \comb_14|Mux42~2_combout  = (\comb_14|Mux42~1_combout  & (((\comb_14|Tstep|Q [1] & \comb_14|reg_IR|Q [14])) # (!\comb_14|reg_IR|Q [13])))

	.dataa(\comb_14|reg_IR|Q [13]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|reg_IR|Q [14]),
	.datad(\comb_14|Mux42~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux42~2 .lut_mask = 16'hD500;
defparam \comb_14|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneii_lcell_comb \comb_14|Mux42~0 (
// Equation(s):
// \comb_14|Mux42~0_combout  = (!\comb_14|decX|Decoder0~0_combout  & ((\comb_14|Tstep|Q [2]) # ((\comb_14|Tstep|Q [0] & \comb_14|Mux42~2_combout ))))

	.dataa(\comb_14|decX|Decoder0~0_combout ),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Mux42~2_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux42~0 .lut_mask = 16'h5450;
defparam \comb_14|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneii_lcell_comb \comb_14|Rin[2] (
// Equation(s):
// \comb_14|Rin [2] = (\comb_14|Mux5~2_combout  & ((\comb_14|Mux42~0_combout ))) # (!\comb_14|Mux5~2_combout  & (\comb_14|Rin [2]))

	.dataa(vcc),
	.datab(\comb_14|Mux5~2_combout ),
	.datac(\comb_14|Rin [2]),
	.datad(\comb_14|Mux42~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Rin [2]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rin[2] .lut_mask = 16'hFC30;
defparam \comb_14|Rin[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N1
cycloneii_lcell_ff \comb_14|PC|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[0]~16_combout ),
	.sdata(\comb_14|BusWires[0]~9_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [0]));

// Location: LCCOMB_X48_Y20_N2
cycloneii_lcell_comb \comb_14|PC|Q[1]~18 (
// Equation(s):
// \comb_14|PC|Q[1]~18_combout  = (\comb_14|PC|Q [1] & (!\comb_14|PC|Q[0]~17 )) # (!\comb_14|PC|Q [1] & ((\comb_14|PC|Q[0]~17 ) # (GND)))
// \comb_14|PC|Q[1]~19  = CARRY((!\comb_14|PC|Q[0]~17 ) # (!\comb_14|PC|Q [1]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[0]~17 ),
	.combout(\comb_14|PC|Q[1]~18_combout ),
	.cout(\comb_14|PC|Q[1]~19 ));
// synopsys translate_off
defparam \comb_14|PC|Q[1]~18 .lut_mask = 16'h3C3F;
defparam \comb_14|PC|Q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N3
cycloneii_lcell_ff \comb_14|PC|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[1]~18_combout ),
	.sdata(\comb_14|BusWires[1]~12_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [1]));

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \comb_14|PC|Q[2]~20 (
// Equation(s):
// \comb_14|PC|Q[2]~20_combout  = (\comb_14|PC|Q [2] & (\comb_14|PC|Q[1]~19  $ (GND))) # (!\comb_14|PC|Q [2] & (!\comb_14|PC|Q[1]~19  & VCC))
// \comb_14|PC|Q[2]~21  = CARRY((\comb_14|PC|Q [2] & !\comb_14|PC|Q[1]~19 ))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[1]~19 ),
	.combout(\comb_14|PC|Q[2]~20_combout ),
	.cout(\comb_14|PC|Q[2]~21 ));
// synopsys translate_off
defparam \comb_14|PC|Q[2]~20 .lut_mask = 16'hC30C;
defparam \comb_14|PC|Q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N5
cycloneii_lcell_ff \comb_14|PC|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[2]~20_combout ),
	.sdata(\comb_14|BusWires[2]~15_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [2]));

// Location: LCCOMB_X48_Y20_N8
cycloneii_lcell_comb \comb_14|PC|Q[4]~24 (
// Equation(s):
// \comb_14|PC|Q[4]~24_combout  = (\comb_14|PC|Q [4] & (\comb_14|PC|Q[3]~23  $ (GND))) # (!\comb_14|PC|Q [4] & (!\comb_14|PC|Q[3]~23  & VCC))
// \comb_14|PC|Q[4]~25  = CARRY((\comb_14|PC|Q [4] & !\comb_14|PC|Q[3]~23 ))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[3]~23 ),
	.combout(\comb_14|PC|Q[4]~24_combout ),
	.cout(\comb_14|PC|Q[4]~25 ));
// synopsys translate_off
defparam \comb_14|PC|Q[4]~24 .lut_mask = 16'hC30C;
defparam \comb_14|PC|Q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N9
cycloneii_lcell_ff \comb_14|PC|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[4]~24_combout ),
	.sdata(\comb_14|BusWires[4]~21_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [4]));

// Location: LCCOMB_X48_Y20_N10
cycloneii_lcell_comb \comb_14|PC|Q[5]~26 (
// Equation(s):
// \comb_14|PC|Q[5]~26_combout  = (\comb_14|PC|Q [5] & (!\comb_14|PC|Q[4]~25 )) # (!\comb_14|PC|Q [5] & ((\comb_14|PC|Q[4]~25 ) # (GND)))
// \comb_14|PC|Q[5]~27  = CARRY((!\comb_14|PC|Q[4]~25 ) # (!\comb_14|PC|Q [5]))

	.dataa(\comb_14|PC|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[4]~25 ),
	.combout(\comb_14|PC|Q[5]~26_combout ),
	.cout(\comb_14|PC|Q[5]~27 ));
// synopsys translate_off
defparam \comb_14|PC|Q[5]~26 .lut_mask = 16'h5A5F;
defparam \comb_14|PC|Q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \comb_14|PC|Q[7]~30 (
// Equation(s):
// \comb_14|PC|Q[7]~30_combout  = (\comb_14|PC|Q [7] & (!\comb_14|PC|Q[6]~29 )) # (!\comb_14|PC|Q [7] & ((\comb_14|PC|Q[6]~29 ) # (GND)))
// \comb_14|PC|Q[7]~31  = CARRY((!\comb_14|PC|Q[6]~29 ) # (!\comb_14|PC|Q [7]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[6]~29 ),
	.combout(\comb_14|PC|Q[7]~30_combout ),
	.cout(\comb_14|PC|Q[7]~31 ));
// synopsys translate_off
defparam \comb_14|PC|Q[7]~30 .lut_mask = 16'h3C3F;
defparam \comb_14|PC|Q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N15
cycloneii_lcell_ff \comb_14|PC|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[7]~30_combout ),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [7]));

// Location: LCCOMB_X48_Y20_N18
cycloneii_lcell_comb \comb_14|PC|Q[9]~34 (
// Equation(s):
// \comb_14|PC|Q[9]~34_combout  = (\comb_14|PC|Q [9] & (!\comb_14|PC|Q[8]~33 )) # (!\comb_14|PC|Q [9] & ((\comb_14|PC|Q[8]~33 ) # (GND)))
// \comb_14|PC|Q[9]~35  = CARRY((!\comb_14|PC|Q[8]~33 ) # (!\comb_14|PC|Q [9]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[8]~33 ),
	.combout(\comb_14|PC|Q[9]~34_combout ),
	.cout(\comb_14|PC|Q[9]~35 ));
// synopsys translate_off
defparam \comb_14|PC|Q[9]~34 .lut_mask = 16'h3C3F;
defparam \comb_14|PC|Q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N19
cycloneii_lcell_ff \comb_14|PC|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[9]~34_combout ),
	.sdata(\comb_14|BusWires[9]~36_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [9]));

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \comb_14|PC|Q[10]~36 (
// Equation(s):
// \comb_14|PC|Q[10]~36_combout  = (\comb_14|PC|Q [10] & (\comb_14|PC|Q[9]~35  $ (GND))) # (!\comb_14|PC|Q [10] & (!\comb_14|PC|Q[9]~35  & VCC))
// \comb_14|PC|Q[10]~37  = CARRY((\comb_14|PC|Q [10] & !\comb_14|PC|Q[9]~35 ))

	.dataa(\comb_14|PC|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[9]~35 ),
	.combout(\comb_14|PC|Q[10]~36_combout ),
	.cout(\comb_14|PC|Q[10]~37 ));
// synopsys translate_off
defparam \comb_14|PC|Q[10]~36 .lut_mask = 16'hA50A;
defparam \comb_14|PC|Q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \comb_14|PC|Q[11]~38 (
// Equation(s):
// \comb_14|PC|Q[11]~38_combout  = (\comb_14|PC|Q [11] & (!\comb_14|PC|Q[10]~37 )) # (!\comb_14|PC|Q [11] & ((\comb_14|PC|Q[10]~37 ) # (GND)))
// \comb_14|PC|Q[11]~39  = CARRY((!\comb_14|PC|Q[10]~37 ) # (!\comb_14|PC|Q [11]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[10]~37 ),
	.combout(\comb_14|PC|Q[11]~38_combout ),
	.cout(\comb_14|PC|Q[11]~39 ));
// synopsys translate_off
defparam \comb_14|PC|Q[11]~38 .lut_mask = 16'h3C3F;
defparam \comb_14|PC|Q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N23
cycloneii_lcell_ff \comb_14|PC|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[11]~38_combout ),
	.sdata(\comb_14|BusWires[11]~42_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [11]));

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \comb_14|PC|Q[13]~42 (
// Equation(s):
// \comb_14|PC|Q[13]~42_combout  = (\comb_14|PC|Q [13] & (!\comb_14|PC|Q[12]~41 )) # (!\comb_14|PC|Q [13] & ((\comb_14|PC|Q[12]~41 ) # (GND)))
// \comb_14|PC|Q[13]~43  = CARRY((!\comb_14|PC|Q[12]~41 ) # (!\comb_14|PC|Q [13]))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[12]~41 ),
	.combout(\comb_14|PC|Q[13]~42_combout ),
	.cout(\comb_14|PC|Q[13]~43 ));
// synopsys translate_off
defparam \comb_14|PC|Q[13]~42 .lut_mask = 16'h3C3F;
defparam \comb_14|PC|Q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N27
cycloneii_lcell_ff \comb_14|PC|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[13]~42_combout ),
	.sdata(\comb_14|BusWires[13]~47_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [13]));

// Location: LCCOMB_X48_Y20_N28
cycloneii_lcell_comb \comb_14|PC|Q[14]~44 (
// Equation(s):
// \comb_14|PC|Q[14]~44_combout  = (\comb_14|PC|Q [14] & (\comb_14|PC|Q[13]~43  $ (GND))) # (!\comb_14|PC|Q [14] & (!\comb_14|PC|Q[13]~43  & VCC))
// \comb_14|PC|Q[14]~45  = CARRY((\comb_14|PC|Q [14] & !\comb_14|PC|Q[13]~43 ))

	.dataa(vcc),
	.datab(\comb_14|PC|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_14|PC|Q[13]~43 ),
	.combout(\comb_14|PC|Q[14]~44_combout ),
	.cout(\comb_14|PC|Q[14]~45 ));
// synopsys translate_off
defparam \comb_14|PC|Q[14]~44 .lut_mask = 16'hC30C;
defparam \comb_14|PC|Q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N29
cycloneii_lcell_ff \comb_14|PC|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[14]~44_combout ),
	.sdata(\comb_14|BusWires[14]~50_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [14]));

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \comb_14|PC|Q[15]~46 (
// Equation(s):
// \comb_14|PC|Q[15]~46_combout  = \comb_14|PC|Q[14]~45  $ (\comb_14|PC|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|PC|Q [15]),
	.cin(\comb_14|PC|Q[14]~45 ),
	.combout(\comb_14|PC|Q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|PC|Q[15]~46 .lut_mask = 16'h0FF0;
defparam \comb_14|PC|Q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y20_N31
cycloneii_lcell_ff \comb_14|PC|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[15]~46_combout ),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [15]));

// Location: LCFF_X49_Y19_N25
cycloneii_lcell_ff \comb_14|reg_1|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [15]));

// Location: LCCOMB_X48_Y17_N0
cycloneii_lcell_comb \comb_14|BusWires[15]~51 (
// Equation(s):
// \comb_14|BusWires[15]~51_combout  = (\comb_14|BusWires[10]~5_combout  & (((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[10]~4_combout  & (\comb_14|reg_G|Q [15])) # (!\comb_14|BusWires[10]~4_combout  & 
// ((\comb_14|reg_1|Q [15])))))

	.dataa(\comb_14|reg_G|Q [15]),
	.datab(\comb_14|reg_1|Q [15]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[15]~51 .lut_mask = 16'h0AFC;
defparam \comb_14|BusWires[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneii_lcell_comb \comb_14|BusWires[15]~52 (
// Equation(s):
// \comb_14|BusWires[15]~52_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[15]~51_combout  & (\comb_14|reg_0|Q [15])) # (!\comb_14|BusWires[15]~51_combout  & ((\comb_14|PC|Q [15]))))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[15]~51_combout ))))

	.dataa(\comb_14|reg_0|Q [15]),
	.datab(\comb_14|PC|Q [15]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[15]~51_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[15]~52 .lut_mask = 16'hAFC0;
defparam \comb_14|BusWires[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneii_lcell_comb \comb_14|BusWires[15]~53 (
// Equation(s):
// \comb_14|BusWires[15]~53_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [15])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[15]~52_combout )))))

	.dataa(\comb_16|altsyncram_component|auto_generated|q_a [15]),
	.datab(\KEY~combout [0]),
	.datac(\comb_14|BusWires[10]~8_combout ),
	.datad(\comb_14|BusWires[15]~52_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[15]~53 .lut_mask = 16'h8C80;
defparam \comb_14|BusWires[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N13
cycloneii_lcell_ff \comb_14|reg_IR|Q[15] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [15]));

// Location: LCCOMB_X49_Y18_N8
cycloneii_lcell_comb \comb_14|Mux44~1 (
// Equation(s):
// \comb_14|Mux44~1_combout  = (!\comb_14|Tstep|Q [0] & !\comb_14|Tstep|Q [2])

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(vcc),
	.datad(\comb_14|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_14|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux44~1 .lut_mask = 16'h0033;
defparam \comb_14|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N0
cycloneii_lcell_comb \comb_14|Mux44~2 (
// Equation(s):
// \comb_14|Mux44~2_combout  = (\comb_14|reg_IR|Q [13] & (\comb_14|Tstep|Q [1] & (\comb_14|reg_IR|Q [15] & \comb_14|Mux44~1_combout )))

	.dataa(\comb_14|reg_IR|Q [13]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|reg_IR|Q [15]),
	.datad(\comb_14|Mux44~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux44~2 .lut_mask = 16'h8000;
defparam \comb_14|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N8
cycloneii_lcell_comb \comb_14|Mux44~4 (
// Equation(s):
// \comb_14|Mux44~4_combout  = (\comb_14|Mux44~0_combout ) # ((\comb_14|Mux44~2_combout ) # ((\comb_14|Mux44~3_combout  & \comb_14|Mux5~0_combout )))

	.dataa(\comb_14|Mux44~3_combout ),
	.datab(\comb_14|Mux5~0_combout ),
	.datac(\comb_14|Mux44~0_combout ),
	.datad(\comb_14|Mux44~2_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux44~4 .lut_mask = 16'hFFF8;
defparam \comb_14|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneii_lcell_comb \comb_14|Done (
// Equation(s):
// \comb_14|Done~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Mux44~4_combout ))) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Done~combout ))

	.dataa(vcc),
	.datab(\comb_14|Done~combout ),
	.datac(\comb_14|Mux44~4_combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Done~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Done .lut_mask = 16'hF0CC;
defparam \comb_14|Done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N14
cycloneii_lcell_comb \comb_14|Tstep|Q~1 (
// Equation(s):
// \comb_14|Tstep|Q~1_combout  = (\KEY~combout [0] & (!\comb_14|emptyIR~combout  & !\comb_14|Done~combout ))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\comb_14|emptyIR~combout ),
	.datad(\comb_14|Done~combout ),
	.cin(gnd),
	.combout(\comb_14|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Tstep|Q~1 .lut_mask = 16'h000A;
defparam \comb_14|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
cycloneii_lcell_comb \comb_14|Tstep|Q~3 (
// Equation(s):
// \comb_14|Tstep|Q~3_combout  = (\comb_14|Tstep|Q~1_combout  & (\comb_14|Tstep|Q [2] $ (((\comb_14|Tstep|Q [0] & \comb_14|Tstep|Q [1])))))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Tstep|Q~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Tstep|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Tstep|Q~3 .lut_mask = 16'h7800;
defparam \comb_14|Tstep|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N25
cycloneii_lcell_ff \comb_14|Tstep|Q[2] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|Tstep|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|Tstep|Q [2]));

// Location: LCCOMB_X50_Y18_N30
cycloneii_lcell_comb \comb_14|Decoder2~0 (
// Equation(s):
// \comb_14|Decoder2~0_combout  = (!\comb_14|Tstep|Q [1] & (!\comb_14|Tstep|Q [0] & !\comb_14|Tstep|Q [2]))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_14|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Decoder2~0 .lut_mask = 16'h0003;
defparam \comb_14|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N18
cycloneii_lcell_comb \comb_14|emptyIR (
// Equation(s):
// \comb_14|emptyIR~combout  = (\comb_14|Decoder2~0_combout  & ((!\SW~combout [17]))) # (!\comb_14|Decoder2~0_combout  & (\comb_14|emptyIR~combout ))

	.dataa(vcc),
	.datab(\comb_14|emptyIR~combout ),
	.datac(\SW~combout [17]),
	.datad(\comb_14|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\comb_14|emptyIR~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|emptyIR .lut_mask = 16'h0FCC;
defparam \comb_14|emptyIR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneii_lcell_comb \comb_14|Tstep|Q~0 (
// Equation(s):
// \comb_14|Tstep|Q~0_combout  = (\KEY~combout [0] & (!\comb_14|emptyIR~combout  & (!\comb_14|Tstep|Q [0] & !\comb_14|Done~combout )))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|emptyIR~combout ),
	.datac(\comb_14|Tstep|Q [0]),
	.datad(\comb_14|Done~combout ),
	.cin(gnd),
	.combout(\comb_14|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Tstep|Q~0 .lut_mask = 16'h0002;
defparam \comb_14|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N31
cycloneii_lcell_ff \comb_14|Tstep|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|Tstep|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|Tstep|Q [0]));

// Location: LCCOMB_X49_Y18_N28
cycloneii_lcell_comb \comb_14|Tstep|Q~2 (
// Equation(s):
// \comb_14|Tstep|Q~2_combout  = (\comb_14|Tstep|Q~1_combout  & (\comb_14|Tstep|Q [0] $ (\comb_14|Tstep|Q [1])))

	.dataa(vcc),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Tstep|Q [1]),
	.datad(\comb_14|Tstep|Q~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Tstep|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Tstep|Q~2 .lut_mask = 16'h3C00;
defparam \comb_14|Tstep|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N29
cycloneii_lcell_ff \comb_14|Tstep|Q[1] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|Tstep|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|Tstep|Q [1]));

// Location: LCCOMB_X49_Y18_N16
cycloneii_lcell_comb \comb_14|Mux61~3 (
// Equation(s):
// \comb_14|Mux61~3_combout  = ((\comb_14|Equal7~0_combout ) # ((\comb_14|Rout[0]~1_combout  & \comb_14|Mux46~0_combout ))) # (!\comb_14|Tstep|Q [1])

	.dataa(\comb_14|Rout[0]~1_combout ),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Equal7~0_combout ),
	.datad(\comb_14|Mux46~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~3 .lut_mask = 16'hFBF3;
defparam \comb_14|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N23
cycloneii_lcell_ff \comb_14|reg_IR|Q[7] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [7]));

// Location: LCCOMB_X48_Y19_N18
cycloneii_lcell_comb \comb_14|Rout[0]~1 (
// Equation(s):
// \comb_14|Rout[0]~1_combout  = (\comb_14|reg_IR|Q [9] & (\comb_14|reg_IR|Q [8] & \comb_14|reg_IR|Q [7])) # (!\comb_14|reg_IR|Q [9] & (!\comb_14|reg_IR|Q [8]))

	.dataa(\comb_14|reg_IR|Q [9]),
	.datab(\comb_14|reg_IR|Q [8]),
	.datac(vcc),
	.datad(\comb_14|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\comb_14|Rout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[0]~1 .lut_mask = 16'h9911;
defparam \comb_14|Rout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneii_lcell_comb \comb_14|Mux61~2 (
// Equation(s):
// \comb_14|Mux61~2_combout  = (!\comb_14|reg_IR|Q [14] & (\comb_14|reg_IR|Q [15] & ((\comb_14|Rout[0]~1_combout ) # (!\comb_14|reg_IR|Q [13]))))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(\comb_14|Rout[0]~1_combout ),
	.datad(\comb_14|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~2 .lut_mask = 16'h5100;
defparam \comb_14|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
cycloneii_lcell_comb \comb_14|Mux61~4 (
// Equation(s):
// \comb_14|Mux61~4_combout  = (\comb_14|Mux61~1_combout ) # ((\comb_14|Mux44~1_combout  & ((\comb_14|Mux61~3_combout ) # (\comb_14|Mux61~2_combout ))))

	.dataa(\comb_14|Mux61~1_combout ),
	.datab(\comb_14|Mux44~1_combout ),
	.datac(\comb_14|Mux61~3_combout ),
	.datad(\comb_14|Mux61~2_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~4 .lut_mask = 16'hEEEA;
defparam \comb_14|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneii_lcell_comb \comb_14|Mux59~2 (
// Equation(s):
// \comb_14|Mux59~2_combout  = ((\comb_14|reg_IR|Q [12] & (\comb_14|reg_IR|Q [10] & \comb_14|reg_IR|Q [11])) # (!\comb_14|reg_IR|Q [12] & ((!\comb_14|reg_IR|Q [11])))) # (!\comb_14|reg_IR|Q [15])

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(\comb_14|reg_IR|Q [12]),
	.datac(\comb_14|reg_IR|Q [10]),
	.datad(\comb_14|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_14|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~2 .lut_mask = 16'hD577;
defparam \comb_14|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N10
cycloneii_lcell_comb \comb_14|Mux39~4 (
// Equation(s):
// \comb_14|Mux39~4_combout  = (!\comb_14|reg_IR|Q [15] & !\comb_14|reg_IR|Q [14])

	.dataa(\comb_14|reg_IR|Q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux39~4 .lut_mask = 16'h0055;
defparam \comb_14|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N14
cycloneii_lcell_comb \comb_14|Mux59~3 (
// Equation(s):
// \comb_14|Mux59~3_combout  = (\comb_14|Rout[0]~1_combout  & ((\comb_14|Mux39~4_combout ) # ((\comb_14|Equal7~1_combout  & \comb_14|Mux59~2_combout )))) # (!\comb_14|Rout[0]~1_combout  & (\comb_14|Equal7~1_combout  & (\comb_14|Mux59~2_combout )))

	.dataa(\comb_14|Rout[0]~1_combout ),
	.datab(\comb_14|Equal7~1_combout ),
	.datac(\comb_14|Mux59~2_combout ),
	.datad(\comb_14|Mux39~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~3 .lut_mask = 16'hEAC0;
defparam \comb_14|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneii_lcell_comb \comb_14|Mux59~0 (
// Equation(s):
// \comb_14|Mux59~0_combout  = (!\comb_14|reg_IR|Q [13] & \comb_14|reg_IR|Q [15])

	.dataa(vcc),
	.datab(\comb_14|reg_IR|Q [13]),
	.datac(vcc),
	.datad(\comb_14|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~0 .lut_mask = 16'h3300;
defparam \comb_14|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N20
cycloneii_lcell_comb \comb_14|Mux59~1 (
// Equation(s):
// \comb_14|Mux59~1_combout  = (\comb_14|Mux59~0_combout  & ((\comb_14|Rout[0]~1_combout ) # ((!\comb_14|Equal0~4_combout  & \comb_14|reg_IR|Q [14]))))

	.dataa(\comb_14|Rout[0]~1_combout ),
	.datab(\comb_14|Mux59~0_combout ),
	.datac(\comb_14|Equal0~4_combout ),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~1 .lut_mask = 16'h8C88;
defparam \comb_14|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneii_lcell_comb \comb_14|Mux59~5 (
// Equation(s):
// \comb_14|Mux59~5_combout  = (\comb_14|Mux59~3_combout ) # ((\comb_14|Mux59~1_combout ) # ((\comb_14|reg_IR|Q [14] & \comb_14|Mux59~4_combout )))

	.dataa(\comb_14|reg_IR|Q [14]),
	.datab(\comb_14|Mux59~3_combout ),
	.datac(\comb_14|Mux59~4_combout ),
	.datad(\comb_14|Mux59~1_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux59~5 .lut_mask = 16'hFFEC;
defparam \comb_14|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneii_lcell_comb \comb_14|Mux61~5 (
// Equation(s):
// \comb_14|Mux61~5_combout  = (\comb_14|Mux61~4_combout ) # ((!\comb_14|Tstep|Q [2] & (!\comb_14|Tstep|Q [1] & \comb_14|Mux59~5_combout )))

	.dataa(\comb_14|Tstep|Q [2]),
	.datab(\comb_14|Tstep|Q [1]),
	.datac(\comb_14|Mux61~4_combout ),
	.datad(\comb_14|Mux59~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux61~5 .lut_mask = 16'hF1F0;
defparam \comb_14|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \comb_14|Mux29~4 (
// Equation(s):
// \comb_14|Mux29~4_combout  = (\comb_14|reg_IR|Q [7] & (!\comb_14|Tstep|Q [2] & ((\comb_14|Tstep|Q [0]) # (\comb_14|Mux29~3_combout ))))

	.dataa(\comb_14|reg_IR|Q [7]),
	.datab(\comb_14|Tstep|Q [0]),
	.datac(\comb_14|Tstep|Q [2]),
	.datad(\comb_14|Mux29~3_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~4 .lut_mask = 16'h0A08;
defparam \comb_14|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneii_lcell_comb \comb_14|Mux29~5 (
// Equation(s):
// \comb_14|Mux29~5_combout  = (\comb_14|Rout[0]~0_combout  & (\comb_14|Mux29~4_combout  & ((\comb_14|Mux29~2_combout ) # (!\comb_14|Tstep|Q [0]))))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Rout[0]~0_combout ),
	.datac(\comb_14|Mux29~2_combout ),
	.datad(\comb_14|Mux29~4_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~5 .lut_mask = 16'hC400;
defparam \comb_14|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneii_lcell_comb \comb_14|Mux29~6 (
// Equation(s):
// \comb_14|Mux29~6_combout  = (\comb_14|Mux29~5_combout ) # ((\comb_14|decX|Decoder0~0_combout  & (\comb_14|reg_IR|Q [10] & \comb_14|Mux47~3_combout )))

	.dataa(\comb_14|decX|Decoder0~0_combout ),
	.datab(\comb_14|reg_IR|Q [10]),
	.datac(\comb_14|Mux47~3_combout ),
	.datad(\comb_14|Mux29~5_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux29~6 .lut_mask = 16'hFF80;
defparam \comb_14|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneii_lcell_comb \comb_14|Rout[1] (
// Equation(s):
// \comb_14|Rout [1] = (\comb_14|Mux61~5_combout  & ((\comb_14|Mux29~6_combout ))) # (!\comb_14|Mux61~5_combout  & (\comb_14|Rout [1]))

	.dataa(\comb_14|Rout [1]),
	.datab(vcc),
	.datac(\comb_14|Mux61~5_combout ),
	.datad(\comb_14|Mux29~6_combout ),
	.cin(gnd),
	.combout(\comb_14|Rout [1]),
	.cout());
// synopsys translate_off
defparam \comb_14|Rout[1] .lut_mask = 16'hFA0A;
defparam \comb_14|Rout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N2
cycloneii_lcell_comb \comb_14|BusWires[10]~4 (
// Equation(s):
// \comb_14|BusWires[10]~4_combout  = (!\comb_14|Rout [1] & !\comb_14|Rout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|Rout [1]),
	.datad(\comb_14|Rout [0]),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~4 .lut_mask = 16'h000F;
defparam \comb_14|BusWires[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneii_lcell_comb \comb_14|Mux49~0 (
// Equation(s):
// \comb_14|Mux49~0_combout  = (\comb_14|Tstep|Q [1] & (\comb_14|reg_IR|Q [14] & \comb_14|Tstep|Q [0]))

	.dataa(\comb_14|Tstep|Q [1]),
	.datab(\comb_14|reg_IR|Q [14]),
	.datac(vcc),
	.datad(\comb_14|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_14|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux49~0 .lut_mask = 16'h8800;
defparam \comb_14|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \comb_14|Gout (
// Equation(s):
// \comb_14|Gout~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux49~0_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|Gout~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux49~0_combout ),
	.datac(\comb_14|Gout~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|Gout~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Gout .lut_mask = 16'hCCF0;
defparam \comb_14|Gout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \comb_14|BusWires[10]~8 (
// Equation(s):
// \comb_14|BusWires[10]~8_combout  = (\comb_14|Dout~combout ) # ((!\comb_14|Rout [2] & (\comb_14|BusWires[10]~4_combout  & !\comb_14|Gout~combout )))

	.dataa(\comb_14|Rout [2]),
	.datab(\comb_14|BusWires[10]~4_combout ),
	.datac(\comb_14|Dout~combout ),
	.datad(\comb_14|Gout~combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[10]~8 .lut_mask = 16'hF0F4;
defparam \comb_14|BusWires[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneii_lcell_comb \comb_14|GBus[6] (
// Equation(s):
// \comb_14|GBus [6] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~29_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [6]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [6]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~29_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [6]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[6] .lut_mask = 16'hA808;
defparam \comb_14|GBus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N5
cycloneii_lcell_ff \comb_14|reg_G|Q[6] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [6]));

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \comb_14|BusWires[6]~25 (
// Equation(s):
// \comb_14|BusWires[6]~25_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|PC|Q [6]) # ((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & (((\comb_14|reg_G|Q [6] & \comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|PC|Q [6]),
	.datab(\comb_14|reg_G|Q [6]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[6]~25 .lut_mask = 16'hACF0;
defparam \comb_14|BusWires[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \comb_14|BusWires[6]~26 (
// Equation(s):
// \comb_14|BusWires[6]~26_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[6]~25_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[6]~25_combout  & ((\comb_14|reg_0|Q [6]))) # (!\comb_14|BusWires[6]~25_combout  & 
// (\comb_14|reg_1|Q [6]))))

	.dataa(\comb_14|reg_1|Q [6]),
	.datab(\comb_14|BusWires[10]~4_combout ),
	.datac(\comb_14|reg_0|Q [6]),
	.datad(\comb_14|BusWires[6]~25_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[6]~26 .lut_mask = 16'hFC22;
defparam \comb_14|BusWires[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \comb_14|BusWires[6]~27 (
// Equation(s):
// \comb_14|BusWires[6]~27_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & ((\comb_16|altsyncram_component|auto_generated|q_a [6]))) # (!\comb_14|BusWires[10]~8_combout  & (\comb_14|BusWires[6]~26_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_14|BusWires[6]~26_combout ),
	.datad(\comb_16|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\comb_14|BusWires[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[6]~27 .lut_mask = 16'hA820;
defparam \comb_14|BusWires[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N23
cycloneii_lcell_ff \comb_14|reg_addr|Address[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [6]));

// Location: LCFF_X48_Y20_N11
cycloneii_lcell_ff \comb_14|PC|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[5]~26_combout ),
	.sdata(\comb_14|BusWires[5]~24_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [5]));

// Location: LCCOMB_X48_Y17_N12
cycloneii_lcell_comb \comb_14|BusWires[5]~22 (
// Equation(s):
// \comb_14|BusWires[5]~22_combout  = (\comb_14|BusWires[10]~5_combout  & (((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[10]~4_combout  & ((\comb_14|reg_G|Q [5]))) # (!\comb_14|BusWires[10]~4_combout  & 
// (\comb_14|reg_1|Q [5]))))

	.dataa(\comb_14|reg_1|Q [5]),
	.datab(\comb_14|reg_G|Q [5]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[5]~22 .lut_mask = 16'h0CFA;
defparam \comb_14|BusWires[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneii_lcell_comb \comb_14|BusWires[5]~23 (
// Equation(s):
// \comb_14|BusWires[5]~23_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[5]~22_combout  & (\comb_14|reg_0|Q [5])) # (!\comb_14|BusWires[5]~22_combout  & ((\comb_14|PC|Q [5]))))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[5]~22_combout ))))

	.dataa(\comb_14|reg_0|Q [5]),
	.datab(\comb_14|PC|Q [5]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[5]~22_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[5]~23 .lut_mask = 16'hAFC0;
defparam \comb_14|BusWires[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \comb_14|BusWires[5]~24 (
// Equation(s):
// \comb_14|BusWires[5]~24_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [5])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[5]~23_combout )))))

	.dataa(\comb_14|BusWires[10]~8_combout ),
	.datab(\KEY~combout [0]),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [5]),
	.datad(\comb_14|BusWires[5]~23_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[5]~24 .lut_mask = 16'hC480;
defparam \comb_14|BusWires[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N21
cycloneii_lcell_ff \comb_14|reg_addr|Address[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[5]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [5]));

// Location: LCFF_X49_Y20_N7
cycloneii_lcell_ff \comb_14|reg_0|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[4]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [4]));

// Location: LCCOMB_X48_Y17_N16
cycloneii_lcell_comb \comb_14|BusWires[4]~19 (
// Equation(s):
// \comb_14|BusWires[4]~19_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|PC|Q [4]) # ((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & (((\comb_14|reg_G|Q [4] & \comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|PC|Q [4]),
	.datab(\comb_14|reg_G|Q [4]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[4]~19 .lut_mask = 16'hACF0;
defparam \comb_14|BusWires[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneii_lcell_comb \comb_14|BusWires[4]~20 (
// Equation(s):
// \comb_14|BusWires[4]~20_combout  = (\comb_14|BusWires[4]~19_combout  & (((\comb_14|reg_0|Q [4]) # (\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[4]~19_combout  & (\comb_14|reg_1|Q [4] & ((!\comb_14|BusWires[10]~4_combout ))))

	.dataa(\comb_14|reg_1|Q [4]),
	.datab(\comb_14|reg_0|Q [4]),
	.datac(\comb_14|BusWires[4]~19_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[4]~20 .lut_mask = 16'hF0CA;
defparam \comb_14|BusWires[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
cycloneii_lcell_comb \comb_14|BusWires[4]~21 (
// Equation(s):
// \comb_14|BusWires[4]~21_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [4])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[4]~20_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [4]),
	.datac(\comb_14|BusWires[10]~8_combout ),
	.datad(\comb_14|BusWires[4]~20_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[4]~21 .lut_mask = 16'h8A80;
defparam \comb_14|BusWires[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N6
cycloneii_lcell_comb \comb_14|reg_addr|Address[4]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[4]~feeder_combout  = \comb_14|BusWires[4]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[4]~21_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[4]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N7
cycloneii_lcell_ff \comb_14|reg_addr|Address[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [4]));

// Location: LCCOMB_X50_Y20_N12
cycloneii_lcell_comb \comb_14|BusWires[3]~16 (
// Equation(s):
// \comb_14|BusWires[3]~16_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|reg_G|Q [3] & !\comb_14|BusWires[10]~5_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|reg_1|Q [3]) # ((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|reg_1|Q [3]),
	.datab(\comb_14|reg_G|Q [3]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[3]~16 .lut_mask = 16'h0FCA;
defparam \comb_14|BusWires[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneii_lcell_comb \comb_14|BusWires[3]~17 (
// Equation(s):
// \comb_14|BusWires[3]~17_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[3]~16_combout  & (\comb_14|reg_0|Q [3])) # (!\comb_14|BusWires[3]~16_combout  & ((\comb_14|PC|Q [3]))))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[3]~16_combout ))))

	.dataa(\comb_14|reg_0|Q [3]),
	.datab(\comb_14|BusWires[10]~5_combout ),
	.datac(\comb_14|PC|Q [3]),
	.datad(\comb_14|BusWires[3]~16_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[3]~17 .lut_mask = 16'hBBC0;
defparam \comb_14|BusWires[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneii_lcell_comb \comb_14|BusWires[3]~18 (
// Equation(s):
// \comb_14|BusWires[3]~18_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [3])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[3]~17_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [3]),
	.datac(\comb_14|BusWires[3]~17_combout ),
	.datad(\comb_14|BusWires[10]~8_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[3]~18 .lut_mask = 16'h88A0;
defparam \comb_14|BusWires[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N4
cycloneii_lcell_comb \comb_14|reg_addr|Address[3]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[3]~feeder_combout  = \comb_14|BusWires[3]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[3]~18_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N5
cycloneii_lcell_ff \comb_14|reg_addr|Address[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [3]));

// Location: LCCOMB_X49_Y20_N12
cycloneii_lcell_comb \comb_14|BusWires[2]~13 (
// Equation(s):
// \comb_14|BusWires[2]~13_combout  = (\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[10]~5_combout  & ((\comb_14|PC|Q [2]))) # (!\comb_14|BusWires[10]~5_combout  & (\comb_14|reg_G|Q [2])))) # (!\comb_14|BusWires[10]~4_combout  & 
// (((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|reg_G|Q [2]),
	.datab(\comb_14|PC|Q [2]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[2]~13 .lut_mask = 16'hCFA0;
defparam \comb_14|BusWires[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneii_lcell_comb \comb_14|BusWires[2]~14 (
// Equation(s):
// \comb_14|BusWires[2]~14_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[2]~13_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[2]~13_combout  & ((\comb_14|reg_0|Q [2]))) # (!\comb_14|BusWires[2]~13_combout  & 
// (\comb_14|reg_1|Q [2]))))

	.dataa(\comb_14|BusWires[10]~4_combout ),
	.datab(\comb_14|reg_1|Q [2]),
	.datac(\comb_14|reg_0|Q [2]),
	.datad(\comb_14|BusWires[2]~13_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[2]~14 .lut_mask = 16'hFA44;
defparam \comb_14|BusWires[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
cycloneii_lcell_comb \comb_14|BusWires[2]~15 (
// Equation(s):
// \comb_14|BusWires[2]~15_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [2])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[2]~14_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [2]),
	.datac(\comb_14|BusWires[2]~14_combout ),
	.datad(\comb_14|BusWires[10]~8_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[2]~15 .lut_mask = 16'h88A0;
defparam \comb_14|BusWires[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
cycloneii_lcell_comb \comb_14|reg_addr|Address[2]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[2]~feeder_combout  = \comb_14|BusWires[2]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[2]~15_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N19
cycloneii_lcell_ff \comb_14|reg_addr|Address[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [2]));

// Location: LCCOMB_X50_Y20_N10
cycloneii_lcell_comb \comb_14|BusWires[1]~10 (
// Equation(s):
// \comb_14|BusWires[1]~10_combout  = (\comb_14|BusWires[10]~5_combout  & (((!\comb_14|BusWires[10]~4_combout )))) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[10]~4_combout  & (\comb_14|reg_G|Q [1])) # (!\comb_14|BusWires[10]~4_combout  & 
// ((\comb_14|reg_1|Q [1])))))

	.dataa(\comb_14|reg_G|Q [1]),
	.datab(\comb_14|reg_1|Q [1]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[10]~4_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[1]~10 .lut_mask = 16'h0AFC;
defparam \comb_14|BusWires[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneii_lcell_comb \comb_14|BusWires[1]~11 (
// Equation(s):
// \comb_14|BusWires[1]~11_combout  = (\comb_14|BusWires[10]~5_combout  & ((\comb_14|BusWires[1]~10_combout  & ((\comb_14|reg_0|Q [1]))) # (!\comb_14|BusWires[1]~10_combout  & (\comb_14|PC|Q [1])))) # (!\comb_14|BusWires[10]~5_combout  & 
// (((\comb_14|BusWires[1]~10_combout ))))

	.dataa(\comb_14|PC|Q [1]),
	.datab(\comb_14|reg_0|Q [1]),
	.datac(\comb_14|BusWires[10]~5_combout ),
	.datad(\comb_14|BusWires[1]~10_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[1]~11 .lut_mask = 16'hCFA0;
defparam \comb_14|BusWires[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneii_lcell_comb \comb_14|BusWires[1]~12 (
// Equation(s):
// \comb_14|BusWires[1]~12_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [1])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[1]~11_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [1]),
	.datac(\comb_14|BusWires[10]~8_combout ),
	.datad(\comb_14|BusWires[1]~11_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[1]~12 .lut_mask = 16'h8A80;
defparam \comb_14|BusWires[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneii_lcell_comb \comb_14|reg_addr|Address[1]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[1]~feeder_combout  = \comb_14|BusWires[1]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[1]~12_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N25
cycloneii_lcell_ff \comb_14|reg_addr|Address[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [1]));

// Location: LCCOMB_X47_Y18_N20
cycloneii_lcell_comb \comb_14|BusWires[13]~47 (
// Equation(s):
// \comb_14|BusWires[13]~47_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & ((\comb_16|altsyncram_component|auto_generated|q_a [13]))) # (!\comb_14|BusWires[10]~8_combout  & (\comb_14|BusWires[13]~46_combout ))))

	.dataa(\comb_14|BusWires[13]~46_combout ),
	.datab(\KEY~combout [0]),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [13]),
	.datad(\comb_14|BusWires[10]~8_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[13]~47 .lut_mask = 16'hC088;
defparam \comb_14|BusWires[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N31
cycloneii_lcell_ff \comb_14|reg_IR|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[13]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [13]));

// Location: LCCOMB_X51_Y18_N30
cycloneii_lcell_comb \comb_14|Mux53~1 (
// Equation(s):
// \comb_14|Mux53~1_combout  = (!\comb_14|reg_IR|Q [13] & !\comb_14|reg_IR|Q [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|reg_IR|Q [13]),
	.datad(\comb_14|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_14|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux53~1 .lut_mask = 16'h000F;
defparam \comb_14|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N4
cycloneii_lcell_comb \comb_14|Mux53~2 (
// Equation(s):
// \comb_14|Mux53~2_combout  = (!\comb_14|Tstep|Q [0] & ((\comb_14|Tstep|Q [1] & (\comb_14|Mux28~2_combout )) # (!\comb_14|Tstep|Q [1] & ((!\comb_14|Mux28~0_combout )))))

	.dataa(\comb_14|Tstep|Q [0]),
	.datab(\comb_14|Mux28~2_combout ),
	.datac(\comb_14|Tstep|Q [1]),
	.datad(\comb_14|Mux28~0_combout ),
	.cin(gnd),
	.combout(\comb_14|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux53~2 .lut_mask = 16'h4045;
defparam \comb_14|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N28
cycloneii_lcell_comb \comb_14|Mux53~3 (
// Equation(s):
// \comb_14|Mux53~3_combout  = (\comb_14|Mux53~2_combout ) # ((\comb_14|Mux53~0_combout  & (\comb_14|Mux53~1_combout  & \comb_14|reg_IR|Q [15])))

	.dataa(\comb_14|Mux53~0_combout ),
	.datab(\comb_14|Mux53~1_combout ),
	.datac(\comb_14|Mux53~2_combout ),
	.datad(\comb_14|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_14|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|Mux53~3 .lut_mask = 16'hF8F0;
defparam \comb_14|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N24
cycloneii_lcell_comb \comb_14|ADDRin (
// Equation(s):
// \comb_14|ADDRin~combout  = (GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & (\comb_14|Mux53~3_combout )) # (!GLOBAL(\comb_14|Mux8~5clkctrl_outclk ) & ((\comb_14|ADDRin~combout )))

	.dataa(vcc),
	.datab(\comb_14|Mux53~3_combout ),
	.datac(\comb_14|ADDRin~combout ),
	.datad(\comb_14|Mux8~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_14|ADDRin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|ADDRin .lut_mask = 16'hCCF0;
defparam \comb_14|ADDRin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N23
cycloneii_lcell_ff \comb_14|reg_addr|Address[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [0]));

// Location: LCFF_X49_Y20_N17
cycloneii_lcell_ff \comb_14|reg_1|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [0]));

// Location: LCCOMB_X49_Y20_N18
cycloneii_lcell_comb \comb_14|BusWires[0]~6 (
// Equation(s):
// \comb_14|BusWires[0]~6_combout  = (\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[10]~5_combout  & (\comb_14|PC|Q [0])) # (!\comb_14|BusWires[10]~5_combout  & ((\comb_14|reg_G|Q [0]))))) # (!\comb_14|BusWires[10]~4_combout  & 
// (((\comb_14|BusWires[10]~5_combout ))))

	.dataa(\comb_14|PC|Q [0]),
	.datab(\comb_14|reg_G|Q [0]),
	.datac(\comb_14|BusWires[10]~4_combout ),
	.datad(\comb_14|BusWires[10]~5_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[0]~6 .lut_mask = 16'hAFC0;
defparam \comb_14|BusWires[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneii_lcell_comb \comb_14|BusWires[0]~7 (
// Equation(s):
// \comb_14|BusWires[0]~7_combout  = (\comb_14|BusWires[10]~4_combout  & (((\comb_14|BusWires[0]~6_combout )))) # (!\comb_14|BusWires[10]~4_combout  & ((\comb_14|BusWires[0]~6_combout  & (\comb_14|reg_0|Q [0])) # (!\comb_14|BusWires[0]~6_combout  & 
// ((\comb_14|reg_1|Q [0])))))

	.dataa(\comb_14|reg_0|Q [0]),
	.datab(\comb_14|BusWires[10]~4_combout ),
	.datac(\comb_14|reg_1|Q [0]),
	.datad(\comb_14|BusWires[0]~6_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[0]~7 .lut_mask = 16'hEE30;
defparam \comb_14|BusWires[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneii_lcell_comb \comb_14|BusWires[0]~9 (
// Equation(s):
// \comb_14|BusWires[0]~9_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout  & (\comb_16|altsyncram_component|auto_generated|q_a [0])) # (!\comb_14|BusWires[10]~8_combout  & ((\comb_14|BusWires[0]~7_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_16|altsyncram_component|auto_generated|q_a [0]),
	.datac(\comb_14|BusWires[10]~8_combout ),
	.datad(\comb_14|BusWires[0]~7_combout ),
	.cin(gnd),
	.combout(\comb_14|BusWires[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|BusWires[0]~9 .lut_mask = 16'h8A80;
defparam \comb_14|BusWires[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneii_lcell_comb \comb_14|reg_dout|Q[0]~feeder (
// Equation(s):
// \comb_14|reg_dout|Q[0]~feeder_combout  = \comb_14|BusWires[0]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[0]~9_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_dout|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_dout|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_dout|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N13
cycloneii_lcell_ff \comb_14|reg_dout|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_dout|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|DOUTin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_dout|Q [0]));

// Location: LCCOMB_X51_Y19_N0
cycloneii_lcell_comb \dataout|Q[0]~feeder (
// Equation(s):
// \dataout|Q[0]~feeder_combout  = \comb_14|reg_dout|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [0]),
	.cin(gnd),
	.combout(\dataout|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \comb_14|reg_addr|Address~0 (
// Equation(s):
// \comb_14|reg_addr|Address~0_combout  = (\KEY~combout [0] & ((\comb_14|BusWires[10]~8_combout ) # ((\comb_14|BusWires[12]~44_combout )))) # (!\KEY~combout [0] & (\comb_14|BusWires[10]~8_combout  & (!\comb_16|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [12]),
	.datad(\comb_14|BusWires[12]~44_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address~0 .lut_mask = 16'hAE8C;
defparam \comb_14|reg_addr|Address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N20
cycloneii_lcell_comb \comb_14|reg_addr|Address~1 (
// Equation(s):
// \comb_14|reg_addr|Address~1_combout  = (\SW~combout [1] & (((\comb_16|altsyncram_component|auto_generated|q_a [12]) # (\comb_14|reg_addr|Address~0_combout )) # (!\comb_14|BusWires[10]~8_combout ))) # (!\SW~combout [1] & 
// (\comb_14|reg_addr|Address~0_combout  & ((\comb_16|altsyncram_component|auto_generated|q_a [12]) # (!\comb_14|BusWires[10]~8_combout ))))

	.dataa(\SW~combout [1]),
	.datab(\comb_14|BusWires[10]~8_combout ),
	.datac(\comb_16|altsyncram_component|auto_generated|q_a [12]),
	.datad(\comb_14|reg_addr|Address~0_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address~1 .lut_mask = 16'hFBA2;
defparam \comb_14|reg_addr|Address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y18_N21
cycloneii_lcell_ff \comb_14|reg_addr|Address[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [12]));

// Location: LCCOMB_X47_Y20_N2
cycloneii_lcell_comb \comb_14|reg_addr|Address[13]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[13]~feeder_combout  = \comb_14|BusWires[13]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[13]~47_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[13]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N3
cycloneii_lcell_ff \comb_14|reg_addr|Address[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [13]));

// Location: LCFF_X47_Y20_N7
cycloneii_lcell_ff \comb_14|reg_addr|Address[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[15]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [15]));

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \comb_14|reg_addr|Address[14]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[14]~feeder_combout  = \comb_14|BusWires[14]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[14]~50_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[14]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N29
cycloneii_lcell_ff \comb_14|reg_addr|Address[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [14]));

// Location: LCCOMB_X47_Y20_N6
cycloneii_lcell_comb \wren~0 (
// Equation(s):
// \wren~0_combout  = (\comb_14|reg_w|W~regout  & (!\comb_14|reg_addr|Address [13] & (!\comb_14|reg_addr|Address [15] & !\comb_14|reg_addr|Address [14])))

	.dataa(\comb_14|reg_w|W~regout ),
	.datab(\comb_14|reg_addr|Address [13]),
	.datac(\comb_14|reg_addr|Address [15]),
	.datad(\comb_14|reg_addr|Address [14]),
	.cin(gnd),
	.combout(\wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \wren~0 .lut_mask = 16'h0002;
defparam \wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneii_lcell_comb E(
// Equation(s):
// \E~combout  = (\comb_14|reg_addr|Address [12] & \wren~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_14|reg_addr|Address [12]),
	.datad(\wren~0_combout ),
	.cin(gnd),
	.combout(\E~combout ),
	.cout());
// synopsys translate_off
defparam E.lut_mask = 16'hF000;
defparam E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N1
cycloneii_lcell_ff \dataout|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [0]));

// Location: LCCOMB_X51_Y19_N10
cycloneii_lcell_comb \dataout|Q[1]~feeder (
// Equation(s):
// \dataout|Q[1]~feeder_combout  = \comb_14|reg_dout|Q [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [1]),
	.cin(gnd),
	.combout(\dataout|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N11
cycloneii_lcell_ff \dataout|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [1]));

// Location: LCFF_X51_Y20_N25
cycloneii_lcell_ff \dataout|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|reg_dout|Q [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [2]));

// Location: LCCOMB_X51_Y20_N2
cycloneii_lcell_comb \dataout|Q[3]~feeder (
// Equation(s):
// \dataout|Q[3]~feeder_combout  = \comb_14|reg_dout|Q [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [3]),
	.cin(gnd),
	.combout(\dataout|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N3
cycloneii_lcell_ff \dataout|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [3]));

// Location: LCFF_X51_Y20_N21
cycloneii_lcell_ff \dataout|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|reg_dout|Q [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [4]));

// Location: LCCOMB_X51_Y20_N22
cycloneii_lcell_comb \dataout|Q[5]~feeder (
// Equation(s):
// \dataout|Q[5]~feeder_combout  = \comb_14|reg_dout|Q [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [5]),
	.cin(gnd),
	.combout(\dataout|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N23
cycloneii_lcell_ff \dataout|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [5]));

// Location: LCCOMB_X51_Y20_N8
cycloneii_lcell_comb \dataout|Q[6]~feeder (
// Equation(s):
// \dataout|Q[6]~feeder_combout  = \comb_14|reg_dout|Q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [6]),
	.cin(gnd),
	.combout(\dataout|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N9
cycloneii_lcell_ff \dataout|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [6]));

// Location: LCCOMB_X51_Y19_N12
cycloneii_lcell_comb \dataout|Q[7]~feeder (
// Equation(s):
// \dataout|Q[7]~feeder_combout  = \comb_14|reg_dout|Q [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [7]),
	.cin(gnd),
	.combout(\dataout|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N13
cycloneii_lcell_ff \dataout|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [7]));

// Location: LCCOMB_X51_Y19_N22
cycloneii_lcell_comb \dataout|Q[8]~feeder (
// Equation(s):
// \dataout|Q[8]~feeder_combout  = \comb_14|reg_dout|Q [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [8]),
	.cin(gnd),
	.combout(\dataout|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N23
cycloneii_lcell_ff \dataout|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [8]));

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \dataout|Q[9]~feeder (
// Equation(s):
// \dataout|Q[9]~feeder_combout  = \comb_14|reg_dout|Q [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [9]),
	.cin(gnd),
	.combout(\dataout|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N25
cycloneii_lcell_ff \dataout|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [9]));

// Location: LCCOMB_X51_Y20_N18
cycloneii_lcell_comb \dataout|Q[10]~feeder (
// Equation(s):
// \dataout|Q[10]~feeder_combout  = \comb_14|reg_dout|Q [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [10]),
	.cin(gnd),
	.combout(\dataout|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N19
cycloneii_lcell_ff \dataout|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [10]));

// Location: LCCOMB_X51_Y20_N12
cycloneii_lcell_comb \dataout|Q[11]~feeder (
// Equation(s):
// \dataout|Q[11]~feeder_combout  = \comb_14|reg_dout|Q [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [11]),
	.cin(gnd),
	.combout(\dataout|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N13
cycloneii_lcell_ff \dataout|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [11]));

// Location: LCFF_X51_Y19_N3
cycloneii_lcell_ff \dataout|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|reg_dout|Q [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [12]));

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \dataout|Q[13]~feeder (
// Equation(s):
// \dataout|Q[13]~feeder_combout  = \comb_14|reg_dout|Q [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [13]),
	.cin(gnd),
	.combout(\dataout|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N29
cycloneii_lcell_ff \dataout|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [13]));

// Location: LCFF_X51_Y20_N31
cycloneii_lcell_ff \dataout|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|reg_dout|Q [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [14]));

// Location: LCCOMB_X51_Y19_N6
cycloneii_lcell_comb \dataout|Q[15]~feeder (
// Equation(s):
// \dataout|Q[15]~feeder_combout  = \comb_14|reg_dout|Q [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|reg_dout|Q [15]),
	.cin(gnd),
	.combout(\dataout|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataout|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \dataout|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N7
cycloneii_lcell_ff \dataout|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\dataout|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataout|Q [15]));

// Location: LCFF_X49_Y20_N11
cycloneii_lcell_ff \comb_14|reg_0|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[5]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [5]));

// Location: LCFF_X46_Y20_N11
cycloneii_lcell_ff \comb_14|reg_0|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[10]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [10]));

// Location: LCFF_X50_Y19_N9
cycloneii_lcell_ff \comb_14|reg_0|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[13]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_0|Q [13]));

// Location: LCFF_X49_Y20_N21
cycloneii_lcell_ff \comb_14|reg_1|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[4]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [4]));

// Location: LCFF_X49_Y20_N9
cycloneii_lcell_ff \comb_14|reg_1|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[5]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [5]));

// Location: LCCOMB_X49_Y19_N4
cycloneii_lcell_comb \comb_14|reg_1|Q[9]~feeder (
// Equation(s):
// \comb_14|reg_1|Q[9]~feeder_combout  = \comb_14|BusWires[9]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[9]~36_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_1|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_1|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_1|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N5
cycloneii_lcell_ff \comb_14|reg_1|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_1|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [9]));

// Location: LCFF_X49_Y19_N13
cycloneii_lcell_ff \comb_14|reg_1|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[13]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [13]));

// Location: LCCOMB_X49_Y19_N6
cycloneii_lcell_comb \comb_14|reg_1|Q[14]~feeder (
// Equation(s):
// \comb_14|reg_1|Q[14]~feeder_combout  = \comb_14|BusWires[14]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[14]~50_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_1|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_1|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_1|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N7
cycloneii_lcell_ff \comb_14|reg_1|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_1|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_1|Q [14]));

// Location: LCFF_X46_Y20_N9
cycloneii_lcell_ff \comb_14|reg_A|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[0]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [0]));

// Location: LCCOMB_X46_Y20_N2
cycloneii_lcell_comb \comb_14|reg_A|Q[1]~feeder (
// Equation(s):
// \comb_14|reg_A|Q[1]~feeder_combout  = \comb_14|BusWires[1]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[1]~12_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_A|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_A|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_A|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N3
cycloneii_lcell_ff \comb_14|reg_A|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_A|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [1]));

// Location: LCFF_X46_Y20_N5
cycloneii_lcell_ff \comb_14|reg_A|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[2]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [2]));

// Location: LCFF_X46_Y20_N25
cycloneii_lcell_ff \comb_14|reg_A|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[3]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [3]));

// Location: LCFF_X47_Y19_N19
cycloneii_lcell_ff \comb_14|reg_A|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [6]));

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \comb_14|reg_A|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [7]));

// Location: LCFF_X47_Y19_N5
cycloneii_lcell_ff \comb_14|reg_A|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [8]));

// Location: LCFF_X48_Y17_N23
cycloneii_lcell_ff \comb_14|reg_A|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[11]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [11]));

// Location: LCFF_X47_Y19_N23
cycloneii_lcell_ff \comb_14|reg_A|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[12]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [12]));

// Location: LCFF_X49_Y19_N11
cycloneii_lcell_ff \comb_14|reg_A|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[15]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_A|Q [15]));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneii_lcell_comb \comb_14|GBus[1] (
// Equation(s):
// \comb_14|GBus [1] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~9_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [1]))))

	.dataa(\comb_14|GBus [1]),
	.datab(\KEY~combout [0]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~9_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [1]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[1] .lut_mask = 16'hC808;
defparam \comb_14|GBus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N7
cycloneii_lcell_ff \comb_14|reg_G|Q[1] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [1]));

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \comb_14|GBus[8] (
// Equation(s):
// \comb_14|GBus [8] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~37_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [8]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [8]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~37_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [8]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[8] .lut_mask = 16'hA808;
defparam \comb_14|GBus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \comb_14|reg_G|Q[8] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [8]));

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \comb_14|GBus[13] (
// Equation(s):
// \comb_14|GBus [13] = (\KEY~combout [0] & ((GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & ((\comb_14|Add0~57_combout ))) # (!GLOBAL(\comb_14|GBus[15]~0clkctrl_outclk ) & (\comb_14|GBus [13]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_14|GBus [13]),
	.datac(\comb_14|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_14|Add0~57_combout ),
	.cin(gnd),
	.combout(\comb_14|GBus [13]),
	.cout());
// synopsys translate_off
defparam \comb_14|GBus[13] .lut_mask = 16'hA808;
defparam \comb_14|GBus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \comb_14|reg_G|Q[13] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_14|GBus [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_G|Q [13]));

// Location: LCFF_X48_Y20_N21
cycloneii_lcell_ff \comb_14|PC|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|PC|Q[10]~36_combout ),
	.sdata(\comb_14|BusWires[10]~39_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_14|Rin [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|PC|Q [10]));

// Location: LCFF_X50_Y20_N17
cycloneii_lcell_ff \comb_14|reg_IR|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [0]));

// Location: LCFF_X50_Y20_N31
cycloneii_lcell_ff \comb_14|reg_IR|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [1]));

// Location: LCFF_X50_Y20_N27
cycloneii_lcell_ff \comb_14|reg_IR|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [2]));

// Location: LCFF_X50_Y20_N1
cycloneii_lcell_ff \comb_14|reg_IR|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [3]));

// Location: LCFF_X50_Y20_N3
cycloneii_lcell_ff \comb_14|reg_IR|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[4]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [4]));

// Location: LCFF_X47_Y20_N17
cycloneii_lcell_ff \comb_14|reg_IR|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|BusWires[5]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [5]));

// Location: LCFF_X47_Y20_N27
cycloneii_lcell_ff \comb_14|reg_IR|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_IR|Q [6]));

// Location: LCFF_X47_Y20_N9
cycloneii_lcell_ff \comb_14|reg_addr|Address[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[7]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [7]));

// Location: LCFF_X47_Y20_N11
cycloneii_lcell_ff \comb_14|reg_addr|Address[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_14|BusWires[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [8]));

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \comb_14|reg_addr|Address[9]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[9]~feeder_combout  = \comb_14|BusWires[9]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[9]~36_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[9]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N5
cycloneii_lcell_ff \comb_14|reg_addr|Address[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [9]));

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \comb_14|reg_addr|Address[10]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[10]~feeder_combout  = \comb_14|BusWires[10]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[10]~39_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[10]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N31
cycloneii_lcell_ff \comb_14|reg_addr|Address[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [10]));

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \comb_14|reg_addr|Address[11]~feeder (
// Equation(s):
// \comb_14|reg_addr|Address[11]~feeder_combout  = \comb_14|BusWires[11]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_14|BusWires[11]~42_combout ),
	.cin(gnd),
	.combout(\comb_14|reg_addr|Address[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_14|reg_addr|Address[11]~feeder .lut_mask = 16'hFF00;
defparam \comb_14|reg_addr|Address[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N25
cycloneii_lcell_ff \comb_14|reg_addr|Address[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_14|reg_addr|Address[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_14|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_14|reg_addr|Address [11]));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\dataout|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\dataout|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\dataout|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\dataout|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\dataout|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\dataout|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\dataout|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\dataout|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\dataout|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\dataout|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\dataout|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\dataout|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\dataout|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\dataout|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\dataout|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\dataout|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\comb_14|Done~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\comb_14|Tstep|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\comb_14|Tstep|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\comb_14|Tstep|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[0]~I (
	.datain(\comb_14|BusWires[0]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "output";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[1]~I (
	.datain(\comb_14|BusWires[1]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "output";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[2]~I (
	.datain(\comb_14|BusWires[2]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "output";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[3]~I (
	.datain(\comb_14|BusWires[3]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "output";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[4]~I (
	.datain(\comb_14|BusWires[4]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "output";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[5]~I (
	.datain(\comb_14|BusWires[5]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "output";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[6]~I (
	.datain(\comb_14|BusWires[6]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "output";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[7]~I (
	.datain(\comb_14|BusWires[7]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "output";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[8]~I (
	.datain(\comb_14|BusWires[8]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "output";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[9]~I (
	.datain(\comb_14|BusWires[9]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "output";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[10]~I (
	.datain(\comb_14|BusWires[10]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "output";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[11]~I (
	.datain(\comb_14|BusWires[11]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "output";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[12]~I (
	.datain(\comb_14|BusWires[12]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "output";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[13]~I (
	.datain(\comb_14|BusWires[13]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "output";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[14]~I (
	.datain(\comb_14|BusWires[14]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "output";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[15]~I (
	.datain(\comb_14|BusWires[15]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "output";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[0]~I (
	.datain(\comb_14|reg_0|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[0]));
// synopsys translate_off
defparam \R0[0]~I .input_async_reset = "none";
defparam \R0[0]~I .input_power_up = "low";
defparam \R0[0]~I .input_register_mode = "none";
defparam \R0[0]~I .input_sync_reset = "none";
defparam \R0[0]~I .oe_async_reset = "none";
defparam \R0[0]~I .oe_power_up = "low";
defparam \R0[0]~I .oe_register_mode = "none";
defparam \R0[0]~I .oe_sync_reset = "none";
defparam \R0[0]~I .operation_mode = "output";
defparam \R0[0]~I .output_async_reset = "none";
defparam \R0[0]~I .output_power_up = "low";
defparam \R0[0]~I .output_register_mode = "none";
defparam \R0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[1]~I (
	.datain(\comb_14|reg_0|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[1]));
// synopsys translate_off
defparam \R0[1]~I .input_async_reset = "none";
defparam \R0[1]~I .input_power_up = "low";
defparam \R0[1]~I .input_register_mode = "none";
defparam \R0[1]~I .input_sync_reset = "none";
defparam \R0[1]~I .oe_async_reset = "none";
defparam \R0[1]~I .oe_power_up = "low";
defparam \R0[1]~I .oe_register_mode = "none";
defparam \R0[1]~I .oe_sync_reset = "none";
defparam \R0[1]~I .operation_mode = "output";
defparam \R0[1]~I .output_async_reset = "none";
defparam \R0[1]~I .output_power_up = "low";
defparam \R0[1]~I .output_register_mode = "none";
defparam \R0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[2]~I (
	.datain(\comb_14|reg_0|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[2]));
// synopsys translate_off
defparam \R0[2]~I .input_async_reset = "none";
defparam \R0[2]~I .input_power_up = "low";
defparam \R0[2]~I .input_register_mode = "none";
defparam \R0[2]~I .input_sync_reset = "none";
defparam \R0[2]~I .oe_async_reset = "none";
defparam \R0[2]~I .oe_power_up = "low";
defparam \R0[2]~I .oe_register_mode = "none";
defparam \R0[2]~I .oe_sync_reset = "none";
defparam \R0[2]~I .operation_mode = "output";
defparam \R0[2]~I .output_async_reset = "none";
defparam \R0[2]~I .output_power_up = "low";
defparam \R0[2]~I .output_register_mode = "none";
defparam \R0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[3]~I (
	.datain(\comb_14|reg_0|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[3]));
// synopsys translate_off
defparam \R0[3]~I .input_async_reset = "none";
defparam \R0[3]~I .input_power_up = "low";
defparam \R0[3]~I .input_register_mode = "none";
defparam \R0[3]~I .input_sync_reset = "none";
defparam \R0[3]~I .oe_async_reset = "none";
defparam \R0[3]~I .oe_power_up = "low";
defparam \R0[3]~I .oe_register_mode = "none";
defparam \R0[3]~I .oe_sync_reset = "none";
defparam \R0[3]~I .operation_mode = "output";
defparam \R0[3]~I .output_async_reset = "none";
defparam \R0[3]~I .output_power_up = "low";
defparam \R0[3]~I .output_register_mode = "none";
defparam \R0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[4]~I (
	.datain(\comb_14|reg_0|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[4]));
// synopsys translate_off
defparam \R0[4]~I .input_async_reset = "none";
defparam \R0[4]~I .input_power_up = "low";
defparam \R0[4]~I .input_register_mode = "none";
defparam \R0[4]~I .input_sync_reset = "none";
defparam \R0[4]~I .oe_async_reset = "none";
defparam \R0[4]~I .oe_power_up = "low";
defparam \R0[4]~I .oe_register_mode = "none";
defparam \R0[4]~I .oe_sync_reset = "none";
defparam \R0[4]~I .operation_mode = "output";
defparam \R0[4]~I .output_async_reset = "none";
defparam \R0[4]~I .output_power_up = "low";
defparam \R0[4]~I .output_register_mode = "none";
defparam \R0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[5]~I (
	.datain(\comb_14|reg_0|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[5]));
// synopsys translate_off
defparam \R0[5]~I .input_async_reset = "none";
defparam \R0[5]~I .input_power_up = "low";
defparam \R0[5]~I .input_register_mode = "none";
defparam \R0[5]~I .input_sync_reset = "none";
defparam \R0[5]~I .oe_async_reset = "none";
defparam \R0[5]~I .oe_power_up = "low";
defparam \R0[5]~I .oe_register_mode = "none";
defparam \R0[5]~I .oe_sync_reset = "none";
defparam \R0[5]~I .operation_mode = "output";
defparam \R0[5]~I .output_async_reset = "none";
defparam \R0[5]~I .output_power_up = "low";
defparam \R0[5]~I .output_register_mode = "none";
defparam \R0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[6]~I (
	.datain(\comb_14|reg_0|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[6]));
// synopsys translate_off
defparam \R0[6]~I .input_async_reset = "none";
defparam \R0[6]~I .input_power_up = "low";
defparam \R0[6]~I .input_register_mode = "none";
defparam \R0[6]~I .input_sync_reset = "none";
defparam \R0[6]~I .oe_async_reset = "none";
defparam \R0[6]~I .oe_power_up = "low";
defparam \R0[6]~I .oe_register_mode = "none";
defparam \R0[6]~I .oe_sync_reset = "none";
defparam \R0[6]~I .operation_mode = "output";
defparam \R0[6]~I .output_async_reset = "none";
defparam \R0[6]~I .output_power_up = "low";
defparam \R0[6]~I .output_register_mode = "none";
defparam \R0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[7]~I (
	.datain(\comb_14|reg_0|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[7]));
// synopsys translate_off
defparam \R0[7]~I .input_async_reset = "none";
defparam \R0[7]~I .input_power_up = "low";
defparam \R0[7]~I .input_register_mode = "none";
defparam \R0[7]~I .input_sync_reset = "none";
defparam \R0[7]~I .oe_async_reset = "none";
defparam \R0[7]~I .oe_power_up = "low";
defparam \R0[7]~I .oe_register_mode = "none";
defparam \R0[7]~I .oe_sync_reset = "none";
defparam \R0[7]~I .operation_mode = "output";
defparam \R0[7]~I .output_async_reset = "none";
defparam \R0[7]~I .output_power_up = "low";
defparam \R0[7]~I .output_register_mode = "none";
defparam \R0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[8]~I (
	.datain(\comb_14|reg_0|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[8]));
// synopsys translate_off
defparam \R0[8]~I .input_async_reset = "none";
defparam \R0[8]~I .input_power_up = "low";
defparam \R0[8]~I .input_register_mode = "none";
defparam \R0[8]~I .input_sync_reset = "none";
defparam \R0[8]~I .oe_async_reset = "none";
defparam \R0[8]~I .oe_power_up = "low";
defparam \R0[8]~I .oe_register_mode = "none";
defparam \R0[8]~I .oe_sync_reset = "none";
defparam \R0[8]~I .operation_mode = "output";
defparam \R0[8]~I .output_async_reset = "none";
defparam \R0[8]~I .output_power_up = "low";
defparam \R0[8]~I .output_register_mode = "none";
defparam \R0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[9]~I (
	.datain(\comb_14|reg_0|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[9]));
// synopsys translate_off
defparam \R0[9]~I .input_async_reset = "none";
defparam \R0[9]~I .input_power_up = "low";
defparam \R0[9]~I .input_register_mode = "none";
defparam \R0[9]~I .input_sync_reset = "none";
defparam \R0[9]~I .oe_async_reset = "none";
defparam \R0[9]~I .oe_power_up = "low";
defparam \R0[9]~I .oe_register_mode = "none";
defparam \R0[9]~I .oe_sync_reset = "none";
defparam \R0[9]~I .operation_mode = "output";
defparam \R0[9]~I .output_async_reset = "none";
defparam \R0[9]~I .output_power_up = "low";
defparam \R0[9]~I .output_register_mode = "none";
defparam \R0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[10]~I (
	.datain(\comb_14|reg_0|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[10]));
// synopsys translate_off
defparam \R0[10]~I .input_async_reset = "none";
defparam \R0[10]~I .input_power_up = "low";
defparam \R0[10]~I .input_register_mode = "none";
defparam \R0[10]~I .input_sync_reset = "none";
defparam \R0[10]~I .oe_async_reset = "none";
defparam \R0[10]~I .oe_power_up = "low";
defparam \R0[10]~I .oe_register_mode = "none";
defparam \R0[10]~I .oe_sync_reset = "none";
defparam \R0[10]~I .operation_mode = "output";
defparam \R0[10]~I .output_async_reset = "none";
defparam \R0[10]~I .output_power_up = "low";
defparam \R0[10]~I .output_register_mode = "none";
defparam \R0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[11]~I (
	.datain(\comb_14|reg_0|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[11]));
// synopsys translate_off
defparam \R0[11]~I .input_async_reset = "none";
defparam \R0[11]~I .input_power_up = "low";
defparam \R0[11]~I .input_register_mode = "none";
defparam \R0[11]~I .input_sync_reset = "none";
defparam \R0[11]~I .oe_async_reset = "none";
defparam \R0[11]~I .oe_power_up = "low";
defparam \R0[11]~I .oe_register_mode = "none";
defparam \R0[11]~I .oe_sync_reset = "none";
defparam \R0[11]~I .operation_mode = "output";
defparam \R0[11]~I .output_async_reset = "none";
defparam \R0[11]~I .output_power_up = "low";
defparam \R0[11]~I .output_register_mode = "none";
defparam \R0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[12]~I (
	.datain(\comb_14|reg_0|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[12]));
// synopsys translate_off
defparam \R0[12]~I .input_async_reset = "none";
defparam \R0[12]~I .input_power_up = "low";
defparam \R0[12]~I .input_register_mode = "none";
defparam \R0[12]~I .input_sync_reset = "none";
defparam \R0[12]~I .oe_async_reset = "none";
defparam \R0[12]~I .oe_power_up = "low";
defparam \R0[12]~I .oe_register_mode = "none";
defparam \R0[12]~I .oe_sync_reset = "none";
defparam \R0[12]~I .operation_mode = "output";
defparam \R0[12]~I .output_async_reset = "none";
defparam \R0[12]~I .output_power_up = "low";
defparam \R0[12]~I .output_register_mode = "none";
defparam \R0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[13]~I (
	.datain(\comb_14|reg_0|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[13]));
// synopsys translate_off
defparam \R0[13]~I .input_async_reset = "none";
defparam \R0[13]~I .input_power_up = "low";
defparam \R0[13]~I .input_register_mode = "none";
defparam \R0[13]~I .input_sync_reset = "none";
defparam \R0[13]~I .oe_async_reset = "none";
defparam \R0[13]~I .oe_power_up = "low";
defparam \R0[13]~I .oe_register_mode = "none";
defparam \R0[13]~I .oe_sync_reset = "none";
defparam \R0[13]~I .operation_mode = "output";
defparam \R0[13]~I .output_async_reset = "none";
defparam \R0[13]~I .output_power_up = "low";
defparam \R0[13]~I .output_register_mode = "none";
defparam \R0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[14]~I (
	.datain(\comb_14|reg_0|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[14]));
// synopsys translate_off
defparam \R0[14]~I .input_async_reset = "none";
defparam \R0[14]~I .input_power_up = "low";
defparam \R0[14]~I .input_register_mode = "none";
defparam \R0[14]~I .input_sync_reset = "none";
defparam \R0[14]~I .oe_async_reset = "none";
defparam \R0[14]~I .oe_power_up = "low";
defparam \R0[14]~I .oe_register_mode = "none";
defparam \R0[14]~I .oe_sync_reset = "none";
defparam \R0[14]~I .operation_mode = "output";
defparam \R0[14]~I .output_async_reset = "none";
defparam \R0[14]~I .output_power_up = "low";
defparam \R0[14]~I .output_register_mode = "none";
defparam \R0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[15]~I (
	.datain(\comb_14|reg_0|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[15]));
// synopsys translate_off
defparam \R0[15]~I .input_async_reset = "none";
defparam \R0[15]~I .input_power_up = "low";
defparam \R0[15]~I .input_register_mode = "none";
defparam \R0[15]~I .input_sync_reset = "none";
defparam \R0[15]~I .oe_async_reset = "none";
defparam \R0[15]~I .oe_power_up = "low";
defparam \R0[15]~I .oe_register_mode = "none";
defparam \R0[15]~I .oe_sync_reset = "none";
defparam \R0[15]~I .operation_mode = "output";
defparam \R0[15]~I .output_async_reset = "none";
defparam \R0[15]~I .output_power_up = "low";
defparam \R0[15]~I .output_register_mode = "none";
defparam \R0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\comb_14|reg_1|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\comb_14|reg_1|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\comb_14|reg_1|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\comb_14|reg_1|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(\comb_14|reg_1|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(\comb_14|reg_1|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(\comb_14|reg_1|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(\comb_14|reg_1|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[8]~I (
	.datain(\comb_14|reg_1|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[8]));
// synopsys translate_off
defparam \R1[8]~I .input_async_reset = "none";
defparam \R1[8]~I .input_power_up = "low";
defparam \R1[8]~I .input_register_mode = "none";
defparam \R1[8]~I .input_sync_reset = "none";
defparam \R1[8]~I .oe_async_reset = "none";
defparam \R1[8]~I .oe_power_up = "low";
defparam \R1[8]~I .oe_register_mode = "none";
defparam \R1[8]~I .oe_sync_reset = "none";
defparam \R1[8]~I .operation_mode = "output";
defparam \R1[8]~I .output_async_reset = "none";
defparam \R1[8]~I .output_power_up = "low";
defparam \R1[8]~I .output_register_mode = "none";
defparam \R1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[9]~I (
	.datain(\comb_14|reg_1|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[9]));
// synopsys translate_off
defparam \R1[9]~I .input_async_reset = "none";
defparam \R1[9]~I .input_power_up = "low";
defparam \R1[9]~I .input_register_mode = "none";
defparam \R1[9]~I .input_sync_reset = "none";
defparam \R1[9]~I .oe_async_reset = "none";
defparam \R1[9]~I .oe_power_up = "low";
defparam \R1[9]~I .oe_register_mode = "none";
defparam \R1[9]~I .oe_sync_reset = "none";
defparam \R1[9]~I .operation_mode = "output";
defparam \R1[9]~I .output_async_reset = "none";
defparam \R1[9]~I .output_power_up = "low";
defparam \R1[9]~I .output_register_mode = "none";
defparam \R1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[10]~I (
	.datain(\comb_14|reg_1|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[10]));
// synopsys translate_off
defparam \R1[10]~I .input_async_reset = "none";
defparam \R1[10]~I .input_power_up = "low";
defparam \R1[10]~I .input_register_mode = "none";
defparam \R1[10]~I .input_sync_reset = "none";
defparam \R1[10]~I .oe_async_reset = "none";
defparam \R1[10]~I .oe_power_up = "low";
defparam \R1[10]~I .oe_register_mode = "none";
defparam \R1[10]~I .oe_sync_reset = "none";
defparam \R1[10]~I .operation_mode = "output";
defparam \R1[10]~I .output_async_reset = "none";
defparam \R1[10]~I .output_power_up = "low";
defparam \R1[10]~I .output_register_mode = "none";
defparam \R1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[11]~I (
	.datain(\comb_14|reg_1|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[11]));
// synopsys translate_off
defparam \R1[11]~I .input_async_reset = "none";
defparam \R1[11]~I .input_power_up = "low";
defparam \R1[11]~I .input_register_mode = "none";
defparam \R1[11]~I .input_sync_reset = "none";
defparam \R1[11]~I .oe_async_reset = "none";
defparam \R1[11]~I .oe_power_up = "low";
defparam \R1[11]~I .oe_register_mode = "none";
defparam \R1[11]~I .oe_sync_reset = "none";
defparam \R1[11]~I .operation_mode = "output";
defparam \R1[11]~I .output_async_reset = "none";
defparam \R1[11]~I .output_power_up = "low";
defparam \R1[11]~I .output_register_mode = "none";
defparam \R1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[12]~I (
	.datain(\comb_14|reg_1|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[12]));
// synopsys translate_off
defparam \R1[12]~I .input_async_reset = "none";
defparam \R1[12]~I .input_power_up = "low";
defparam \R1[12]~I .input_register_mode = "none";
defparam \R1[12]~I .input_sync_reset = "none";
defparam \R1[12]~I .oe_async_reset = "none";
defparam \R1[12]~I .oe_power_up = "low";
defparam \R1[12]~I .oe_register_mode = "none";
defparam \R1[12]~I .oe_sync_reset = "none";
defparam \R1[12]~I .operation_mode = "output";
defparam \R1[12]~I .output_async_reset = "none";
defparam \R1[12]~I .output_power_up = "low";
defparam \R1[12]~I .output_register_mode = "none";
defparam \R1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[13]~I (
	.datain(\comb_14|reg_1|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[13]));
// synopsys translate_off
defparam \R1[13]~I .input_async_reset = "none";
defparam \R1[13]~I .input_power_up = "low";
defparam \R1[13]~I .input_register_mode = "none";
defparam \R1[13]~I .input_sync_reset = "none";
defparam \R1[13]~I .oe_async_reset = "none";
defparam \R1[13]~I .oe_power_up = "low";
defparam \R1[13]~I .oe_register_mode = "none";
defparam \R1[13]~I .oe_sync_reset = "none";
defparam \R1[13]~I .operation_mode = "output";
defparam \R1[13]~I .output_async_reset = "none";
defparam \R1[13]~I .output_power_up = "low";
defparam \R1[13]~I .output_register_mode = "none";
defparam \R1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[14]~I (
	.datain(\comb_14|reg_1|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[14]));
// synopsys translate_off
defparam \R1[14]~I .input_async_reset = "none";
defparam \R1[14]~I .input_power_up = "low";
defparam \R1[14]~I .input_register_mode = "none";
defparam \R1[14]~I .input_sync_reset = "none";
defparam \R1[14]~I .oe_async_reset = "none";
defparam \R1[14]~I .oe_power_up = "low";
defparam \R1[14]~I .oe_register_mode = "none";
defparam \R1[14]~I .oe_sync_reset = "none";
defparam \R1[14]~I .operation_mode = "output";
defparam \R1[14]~I .output_async_reset = "none";
defparam \R1[14]~I .output_power_up = "low";
defparam \R1[14]~I .output_register_mode = "none";
defparam \R1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[15]~I (
	.datain(\comb_14|reg_1|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[15]));
// synopsys translate_off
defparam \R1[15]~I .input_async_reset = "none";
defparam \R1[15]~I .input_power_up = "low";
defparam \R1[15]~I .input_register_mode = "none";
defparam \R1[15]~I .input_sync_reset = "none";
defparam \R1[15]~I .oe_async_reset = "none";
defparam \R1[15]~I .oe_power_up = "low";
defparam \R1[15]~I .oe_register_mode = "none";
defparam \R1[15]~I .oe_sync_reset = "none";
defparam \R1[15]~I .operation_mode = "output";
defparam \R1[15]~I .output_async_reset = "none";
defparam \R1[15]~I .output_power_up = "low";
defparam \R1[15]~I .output_register_mode = "none";
defparam \R1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[0]~I (
	.datain(\comb_14|reg_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[0]));
// synopsys translate_off
defparam \RA[0]~I .input_async_reset = "none";
defparam \RA[0]~I .input_power_up = "low";
defparam \RA[0]~I .input_register_mode = "none";
defparam \RA[0]~I .input_sync_reset = "none";
defparam \RA[0]~I .oe_async_reset = "none";
defparam \RA[0]~I .oe_power_up = "low";
defparam \RA[0]~I .oe_register_mode = "none";
defparam \RA[0]~I .oe_sync_reset = "none";
defparam \RA[0]~I .operation_mode = "output";
defparam \RA[0]~I .output_async_reset = "none";
defparam \RA[0]~I .output_power_up = "low";
defparam \RA[0]~I .output_register_mode = "none";
defparam \RA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[1]~I (
	.datain(\comb_14|reg_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[1]));
// synopsys translate_off
defparam \RA[1]~I .input_async_reset = "none";
defparam \RA[1]~I .input_power_up = "low";
defparam \RA[1]~I .input_register_mode = "none";
defparam \RA[1]~I .input_sync_reset = "none";
defparam \RA[1]~I .oe_async_reset = "none";
defparam \RA[1]~I .oe_power_up = "low";
defparam \RA[1]~I .oe_register_mode = "none";
defparam \RA[1]~I .oe_sync_reset = "none";
defparam \RA[1]~I .operation_mode = "output";
defparam \RA[1]~I .output_async_reset = "none";
defparam \RA[1]~I .output_power_up = "low";
defparam \RA[1]~I .output_register_mode = "none";
defparam \RA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[2]~I (
	.datain(\comb_14|reg_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[2]));
// synopsys translate_off
defparam \RA[2]~I .input_async_reset = "none";
defparam \RA[2]~I .input_power_up = "low";
defparam \RA[2]~I .input_register_mode = "none";
defparam \RA[2]~I .input_sync_reset = "none";
defparam \RA[2]~I .oe_async_reset = "none";
defparam \RA[2]~I .oe_power_up = "low";
defparam \RA[2]~I .oe_register_mode = "none";
defparam \RA[2]~I .oe_sync_reset = "none";
defparam \RA[2]~I .operation_mode = "output";
defparam \RA[2]~I .output_async_reset = "none";
defparam \RA[2]~I .output_power_up = "low";
defparam \RA[2]~I .output_register_mode = "none";
defparam \RA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[3]~I (
	.datain(\comb_14|reg_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[3]));
// synopsys translate_off
defparam \RA[3]~I .input_async_reset = "none";
defparam \RA[3]~I .input_power_up = "low";
defparam \RA[3]~I .input_register_mode = "none";
defparam \RA[3]~I .input_sync_reset = "none";
defparam \RA[3]~I .oe_async_reset = "none";
defparam \RA[3]~I .oe_power_up = "low";
defparam \RA[3]~I .oe_register_mode = "none";
defparam \RA[3]~I .oe_sync_reset = "none";
defparam \RA[3]~I .operation_mode = "output";
defparam \RA[3]~I .output_async_reset = "none";
defparam \RA[3]~I .output_power_up = "low";
defparam \RA[3]~I .output_register_mode = "none";
defparam \RA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[4]~I (
	.datain(\comb_14|reg_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[4]));
// synopsys translate_off
defparam \RA[4]~I .input_async_reset = "none";
defparam \RA[4]~I .input_power_up = "low";
defparam \RA[4]~I .input_register_mode = "none";
defparam \RA[4]~I .input_sync_reset = "none";
defparam \RA[4]~I .oe_async_reset = "none";
defparam \RA[4]~I .oe_power_up = "low";
defparam \RA[4]~I .oe_register_mode = "none";
defparam \RA[4]~I .oe_sync_reset = "none";
defparam \RA[4]~I .operation_mode = "output";
defparam \RA[4]~I .output_async_reset = "none";
defparam \RA[4]~I .output_power_up = "low";
defparam \RA[4]~I .output_register_mode = "none";
defparam \RA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[5]~I (
	.datain(\comb_14|reg_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[5]));
// synopsys translate_off
defparam \RA[5]~I .input_async_reset = "none";
defparam \RA[5]~I .input_power_up = "low";
defparam \RA[5]~I .input_register_mode = "none";
defparam \RA[5]~I .input_sync_reset = "none";
defparam \RA[5]~I .oe_async_reset = "none";
defparam \RA[5]~I .oe_power_up = "low";
defparam \RA[5]~I .oe_register_mode = "none";
defparam \RA[5]~I .oe_sync_reset = "none";
defparam \RA[5]~I .operation_mode = "output";
defparam \RA[5]~I .output_async_reset = "none";
defparam \RA[5]~I .output_power_up = "low";
defparam \RA[5]~I .output_register_mode = "none";
defparam \RA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[6]~I (
	.datain(\comb_14|reg_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[6]));
// synopsys translate_off
defparam \RA[6]~I .input_async_reset = "none";
defparam \RA[6]~I .input_power_up = "low";
defparam \RA[6]~I .input_register_mode = "none";
defparam \RA[6]~I .input_sync_reset = "none";
defparam \RA[6]~I .oe_async_reset = "none";
defparam \RA[6]~I .oe_power_up = "low";
defparam \RA[6]~I .oe_register_mode = "none";
defparam \RA[6]~I .oe_sync_reset = "none";
defparam \RA[6]~I .operation_mode = "output";
defparam \RA[6]~I .output_async_reset = "none";
defparam \RA[6]~I .output_power_up = "low";
defparam \RA[6]~I .output_register_mode = "none";
defparam \RA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[7]~I (
	.datain(\comb_14|reg_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[7]));
// synopsys translate_off
defparam \RA[7]~I .input_async_reset = "none";
defparam \RA[7]~I .input_power_up = "low";
defparam \RA[7]~I .input_register_mode = "none";
defparam \RA[7]~I .input_sync_reset = "none";
defparam \RA[7]~I .oe_async_reset = "none";
defparam \RA[7]~I .oe_power_up = "low";
defparam \RA[7]~I .oe_register_mode = "none";
defparam \RA[7]~I .oe_sync_reset = "none";
defparam \RA[7]~I .operation_mode = "output";
defparam \RA[7]~I .output_async_reset = "none";
defparam \RA[7]~I .output_power_up = "low";
defparam \RA[7]~I .output_register_mode = "none";
defparam \RA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[8]~I (
	.datain(\comb_14|reg_A|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[8]));
// synopsys translate_off
defparam \RA[8]~I .input_async_reset = "none";
defparam \RA[8]~I .input_power_up = "low";
defparam \RA[8]~I .input_register_mode = "none";
defparam \RA[8]~I .input_sync_reset = "none";
defparam \RA[8]~I .oe_async_reset = "none";
defparam \RA[8]~I .oe_power_up = "low";
defparam \RA[8]~I .oe_register_mode = "none";
defparam \RA[8]~I .oe_sync_reset = "none";
defparam \RA[8]~I .operation_mode = "output";
defparam \RA[8]~I .output_async_reset = "none";
defparam \RA[8]~I .output_power_up = "low";
defparam \RA[8]~I .output_register_mode = "none";
defparam \RA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[9]~I (
	.datain(\comb_14|reg_A|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[9]));
// synopsys translate_off
defparam \RA[9]~I .input_async_reset = "none";
defparam \RA[9]~I .input_power_up = "low";
defparam \RA[9]~I .input_register_mode = "none";
defparam \RA[9]~I .input_sync_reset = "none";
defparam \RA[9]~I .oe_async_reset = "none";
defparam \RA[9]~I .oe_power_up = "low";
defparam \RA[9]~I .oe_register_mode = "none";
defparam \RA[9]~I .oe_sync_reset = "none";
defparam \RA[9]~I .operation_mode = "output";
defparam \RA[9]~I .output_async_reset = "none";
defparam \RA[9]~I .output_power_up = "low";
defparam \RA[9]~I .output_register_mode = "none";
defparam \RA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[10]~I (
	.datain(\comb_14|reg_A|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[10]));
// synopsys translate_off
defparam \RA[10]~I .input_async_reset = "none";
defparam \RA[10]~I .input_power_up = "low";
defparam \RA[10]~I .input_register_mode = "none";
defparam \RA[10]~I .input_sync_reset = "none";
defparam \RA[10]~I .oe_async_reset = "none";
defparam \RA[10]~I .oe_power_up = "low";
defparam \RA[10]~I .oe_register_mode = "none";
defparam \RA[10]~I .oe_sync_reset = "none";
defparam \RA[10]~I .operation_mode = "output";
defparam \RA[10]~I .output_async_reset = "none";
defparam \RA[10]~I .output_power_up = "low";
defparam \RA[10]~I .output_register_mode = "none";
defparam \RA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[11]~I (
	.datain(\comb_14|reg_A|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[11]));
// synopsys translate_off
defparam \RA[11]~I .input_async_reset = "none";
defparam \RA[11]~I .input_power_up = "low";
defparam \RA[11]~I .input_register_mode = "none";
defparam \RA[11]~I .input_sync_reset = "none";
defparam \RA[11]~I .oe_async_reset = "none";
defparam \RA[11]~I .oe_power_up = "low";
defparam \RA[11]~I .oe_register_mode = "none";
defparam \RA[11]~I .oe_sync_reset = "none";
defparam \RA[11]~I .operation_mode = "output";
defparam \RA[11]~I .output_async_reset = "none";
defparam \RA[11]~I .output_power_up = "low";
defparam \RA[11]~I .output_register_mode = "none";
defparam \RA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[12]~I (
	.datain(\comb_14|reg_A|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[12]));
// synopsys translate_off
defparam \RA[12]~I .input_async_reset = "none";
defparam \RA[12]~I .input_power_up = "low";
defparam \RA[12]~I .input_register_mode = "none";
defparam \RA[12]~I .input_sync_reset = "none";
defparam \RA[12]~I .oe_async_reset = "none";
defparam \RA[12]~I .oe_power_up = "low";
defparam \RA[12]~I .oe_register_mode = "none";
defparam \RA[12]~I .oe_sync_reset = "none";
defparam \RA[12]~I .operation_mode = "output";
defparam \RA[12]~I .output_async_reset = "none";
defparam \RA[12]~I .output_power_up = "low";
defparam \RA[12]~I .output_register_mode = "none";
defparam \RA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[13]~I (
	.datain(\comb_14|reg_A|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[13]));
// synopsys translate_off
defparam \RA[13]~I .input_async_reset = "none";
defparam \RA[13]~I .input_power_up = "low";
defparam \RA[13]~I .input_register_mode = "none";
defparam \RA[13]~I .input_sync_reset = "none";
defparam \RA[13]~I .oe_async_reset = "none";
defparam \RA[13]~I .oe_power_up = "low";
defparam \RA[13]~I .oe_register_mode = "none";
defparam \RA[13]~I .oe_sync_reset = "none";
defparam \RA[13]~I .operation_mode = "output";
defparam \RA[13]~I .output_async_reset = "none";
defparam \RA[13]~I .output_power_up = "low";
defparam \RA[13]~I .output_register_mode = "none";
defparam \RA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[14]~I (
	.datain(\comb_14|reg_A|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[14]));
// synopsys translate_off
defparam \RA[14]~I .input_async_reset = "none";
defparam \RA[14]~I .input_power_up = "low";
defparam \RA[14]~I .input_register_mode = "none";
defparam \RA[14]~I .input_sync_reset = "none";
defparam \RA[14]~I .oe_async_reset = "none";
defparam \RA[14]~I .oe_power_up = "low";
defparam \RA[14]~I .oe_register_mode = "none";
defparam \RA[14]~I .oe_sync_reset = "none";
defparam \RA[14]~I .operation_mode = "output";
defparam \RA[14]~I .output_async_reset = "none";
defparam \RA[14]~I .output_power_up = "low";
defparam \RA[14]~I .output_register_mode = "none";
defparam \RA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[15]~I (
	.datain(\comb_14|reg_A|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[15]));
// synopsys translate_off
defparam \RA[15]~I .input_async_reset = "none";
defparam \RA[15]~I .input_power_up = "low";
defparam \RA[15]~I .input_register_mode = "none";
defparam \RA[15]~I .input_sync_reset = "none";
defparam \RA[15]~I .oe_async_reset = "none";
defparam \RA[15]~I .oe_power_up = "low";
defparam \RA[15]~I .oe_register_mode = "none";
defparam \RA[15]~I .oe_sync_reset = "none";
defparam \RA[15]~I .operation_mode = "output";
defparam \RA[15]~I .output_async_reset = "none";
defparam \RA[15]~I .output_power_up = "low";
defparam \RA[15]~I .output_register_mode = "none";
defparam \RA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[0]~I (
	.datain(\comb_14|reg_G|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[0]));
// synopsys translate_off
defparam \RG[0]~I .input_async_reset = "none";
defparam \RG[0]~I .input_power_up = "low";
defparam \RG[0]~I .input_register_mode = "none";
defparam \RG[0]~I .input_sync_reset = "none";
defparam \RG[0]~I .oe_async_reset = "none";
defparam \RG[0]~I .oe_power_up = "low";
defparam \RG[0]~I .oe_register_mode = "none";
defparam \RG[0]~I .oe_sync_reset = "none";
defparam \RG[0]~I .operation_mode = "output";
defparam \RG[0]~I .output_async_reset = "none";
defparam \RG[0]~I .output_power_up = "low";
defparam \RG[0]~I .output_register_mode = "none";
defparam \RG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[1]~I (
	.datain(\comb_14|reg_G|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[1]));
// synopsys translate_off
defparam \RG[1]~I .input_async_reset = "none";
defparam \RG[1]~I .input_power_up = "low";
defparam \RG[1]~I .input_register_mode = "none";
defparam \RG[1]~I .input_sync_reset = "none";
defparam \RG[1]~I .oe_async_reset = "none";
defparam \RG[1]~I .oe_power_up = "low";
defparam \RG[1]~I .oe_register_mode = "none";
defparam \RG[1]~I .oe_sync_reset = "none";
defparam \RG[1]~I .operation_mode = "output";
defparam \RG[1]~I .output_async_reset = "none";
defparam \RG[1]~I .output_power_up = "low";
defparam \RG[1]~I .output_register_mode = "none";
defparam \RG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[2]~I (
	.datain(\comb_14|reg_G|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[2]));
// synopsys translate_off
defparam \RG[2]~I .input_async_reset = "none";
defparam \RG[2]~I .input_power_up = "low";
defparam \RG[2]~I .input_register_mode = "none";
defparam \RG[2]~I .input_sync_reset = "none";
defparam \RG[2]~I .oe_async_reset = "none";
defparam \RG[2]~I .oe_power_up = "low";
defparam \RG[2]~I .oe_register_mode = "none";
defparam \RG[2]~I .oe_sync_reset = "none";
defparam \RG[2]~I .operation_mode = "output";
defparam \RG[2]~I .output_async_reset = "none";
defparam \RG[2]~I .output_power_up = "low";
defparam \RG[2]~I .output_register_mode = "none";
defparam \RG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[3]~I (
	.datain(\comb_14|reg_G|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[3]));
// synopsys translate_off
defparam \RG[3]~I .input_async_reset = "none";
defparam \RG[3]~I .input_power_up = "low";
defparam \RG[3]~I .input_register_mode = "none";
defparam \RG[3]~I .input_sync_reset = "none";
defparam \RG[3]~I .oe_async_reset = "none";
defparam \RG[3]~I .oe_power_up = "low";
defparam \RG[3]~I .oe_register_mode = "none";
defparam \RG[3]~I .oe_sync_reset = "none";
defparam \RG[3]~I .operation_mode = "output";
defparam \RG[3]~I .output_async_reset = "none";
defparam \RG[3]~I .output_power_up = "low";
defparam \RG[3]~I .output_register_mode = "none";
defparam \RG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[4]~I (
	.datain(\comb_14|reg_G|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[4]));
// synopsys translate_off
defparam \RG[4]~I .input_async_reset = "none";
defparam \RG[4]~I .input_power_up = "low";
defparam \RG[4]~I .input_register_mode = "none";
defparam \RG[4]~I .input_sync_reset = "none";
defparam \RG[4]~I .oe_async_reset = "none";
defparam \RG[4]~I .oe_power_up = "low";
defparam \RG[4]~I .oe_register_mode = "none";
defparam \RG[4]~I .oe_sync_reset = "none";
defparam \RG[4]~I .operation_mode = "output";
defparam \RG[4]~I .output_async_reset = "none";
defparam \RG[4]~I .output_power_up = "low";
defparam \RG[4]~I .output_register_mode = "none";
defparam \RG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[5]~I (
	.datain(\comb_14|reg_G|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[5]));
// synopsys translate_off
defparam \RG[5]~I .input_async_reset = "none";
defparam \RG[5]~I .input_power_up = "low";
defparam \RG[5]~I .input_register_mode = "none";
defparam \RG[5]~I .input_sync_reset = "none";
defparam \RG[5]~I .oe_async_reset = "none";
defparam \RG[5]~I .oe_power_up = "low";
defparam \RG[5]~I .oe_register_mode = "none";
defparam \RG[5]~I .oe_sync_reset = "none";
defparam \RG[5]~I .operation_mode = "output";
defparam \RG[5]~I .output_async_reset = "none";
defparam \RG[5]~I .output_power_up = "low";
defparam \RG[5]~I .output_register_mode = "none";
defparam \RG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[6]~I (
	.datain(\comb_14|reg_G|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[6]));
// synopsys translate_off
defparam \RG[6]~I .input_async_reset = "none";
defparam \RG[6]~I .input_power_up = "low";
defparam \RG[6]~I .input_register_mode = "none";
defparam \RG[6]~I .input_sync_reset = "none";
defparam \RG[6]~I .oe_async_reset = "none";
defparam \RG[6]~I .oe_power_up = "low";
defparam \RG[6]~I .oe_register_mode = "none";
defparam \RG[6]~I .oe_sync_reset = "none";
defparam \RG[6]~I .operation_mode = "output";
defparam \RG[6]~I .output_async_reset = "none";
defparam \RG[6]~I .output_power_up = "low";
defparam \RG[6]~I .output_register_mode = "none";
defparam \RG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[7]~I (
	.datain(\comb_14|reg_G|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[7]));
// synopsys translate_off
defparam \RG[7]~I .input_async_reset = "none";
defparam \RG[7]~I .input_power_up = "low";
defparam \RG[7]~I .input_register_mode = "none";
defparam \RG[7]~I .input_sync_reset = "none";
defparam \RG[7]~I .oe_async_reset = "none";
defparam \RG[7]~I .oe_power_up = "low";
defparam \RG[7]~I .oe_register_mode = "none";
defparam \RG[7]~I .oe_sync_reset = "none";
defparam \RG[7]~I .operation_mode = "output";
defparam \RG[7]~I .output_async_reset = "none";
defparam \RG[7]~I .output_power_up = "low";
defparam \RG[7]~I .output_register_mode = "none";
defparam \RG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[8]~I (
	.datain(\comb_14|reg_G|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[8]));
// synopsys translate_off
defparam \RG[8]~I .input_async_reset = "none";
defparam \RG[8]~I .input_power_up = "low";
defparam \RG[8]~I .input_register_mode = "none";
defparam \RG[8]~I .input_sync_reset = "none";
defparam \RG[8]~I .oe_async_reset = "none";
defparam \RG[8]~I .oe_power_up = "low";
defparam \RG[8]~I .oe_register_mode = "none";
defparam \RG[8]~I .oe_sync_reset = "none";
defparam \RG[8]~I .operation_mode = "output";
defparam \RG[8]~I .output_async_reset = "none";
defparam \RG[8]~I .output_power_up = "low";
defparam \RG[8]~I .output_register_mode = "none";
defparam \RG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[9]~I (
	.datain(\comb_14|reg_G|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[9]));
// synopsys translate_off
defparam \RG[9]~I .input_async_reset = "none";
defparam \RG[9]~I .input_power_up = "low";
defparam \RG[9]~I .input_register_mode = "none";
defparam \RG[9]~I .input_sync_reset = "none";
defparam \RG[9]~I .oe_async_reset = "none";
defparam \RG[9]~I .oe_power_up = "low";
defparam \RG[9]~I .oe_register_mode = "none";
defparam \RG[9]~I .oe_sync_reset = "none";
defparam \RG[9]~I .operation_mode = "output";
defparam \RG[9]~I .output_async_reset = "none";
defparam \RG[9]~I .output_power_up = "low";
defparam \RG[9]~I .output_register_mode = "none";
defparam \RG[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[10]~I (
	.datain(\comb_14|reg_G|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[10]));
// synopsys translate_off
defparam \RG[10]~I .input_async_reset = "none";
defparam \RG[10]~I .input_power_up = "low";
defparam \RG[10]~I .input_register_mode = "none";
defparam \RG[10]~I .input_sync_reset = "none";
defparam \RG[10]~I .oe_async_reset = "none";
defparam \RG[10]~I .oe_power_up = "low";
defparam \RG[10]~I .oe_register_mode = "none";
defparam \RG[10]~I .oe_sync_reset = "none";
defparam \RG[10]~I .operation_mode = "output";
defparam \RG[10]~I .output_async_reset = "none";
defparam \RG[10]~I .output_power_up = "low";
defparam \RG[10]~I .output_register_mode = "none";
defparam \RG[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[11]~I (
	.datain(\comb_14|reg_G|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[11]));
// synopsys translate_off
defparam \RG[11]~I .input_async_reset = "none";
defparam \RG[11]~I .input_power_up = "low";
defparam \RG[11]~I .input_register_mode = "none";
defparam \RG[11]~I .input_sync_reset = "none";
defparam \RG[11]~I .oe_async_reset = "none";
defparam \RG[11]~I .oe_power_up = "low";
defparam \RG[11]~I .oe_register_mode = "none";
defparam \RG[11]~I .oe_sync_reset = "none";
defparam \RG[11]~I .operation_mode = "output";
defparam \RG[11]~I .output_async_reset = "none";
defparam \RG[11]~I .output_power_up = "low";
defparam \RG[11]~I .output_register_mode = "none";
defparam \RG[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[12]~I (
	.datain(\comb_14|reg_G|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[12]));
// synopsys translate_off
defparam \RG[12]~I .input_async_reset = "none";
defparam \RG[12]~I .input_power_up = "low";
defparam \RG[12]~I .input_register_mode = "none";
defparam \RG[12]~I .input_sync_reset = "none";
defparam \RG[12]~I .oe_async_reset = "none";
defparam \RG[12]~I .oe_power_up = "low";
defparam \RG[12]~I .oe_register_mode = "none";
defparam \RG[12]~I .oe_sync_reset = "none";
defparam \RG[12]~I .operation_mode = "output";
defparam \RG[12]~I .output_async_reset = "none";
defparam \RG[12]~I .output_power_up = "low";
defparam \RG[12]~I .output_register_mode = "none";
defparam \RG[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[13]~I (
	.datain(\comb_14|reg_G|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[13]));
// synopsys translate_off
defparam \RG[13]~I .input_async_reset = "none";
defparam \RG[13]~I .input_power_up = "low";
defparam \RG[13]~I .input_register_mode = "none";
defparam \RG[13]~I .input_sync_reset = "none";
defparam \RG[13]~I .oe_async_reset = "none";
defparam \RG[13]~I .oe_power_up = "low";
defparam \RG[13]~I .oe_register_mode = "none";
defparam \RG[13]~I .oe_sync_reset = "none";
defparam \RG[13]~I .operation_mode = "output";
defparam \RG[13]~I .output_async_reset = "none";
defparam \RG[13]~I .output_power_up = "low";
defparam \RG[13]~I .output_register_mode = "none";
defparam \RG[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[14]~I (
	.datain(\comb_14|reg_G|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[14]));
// synopsys translate_off
defparam \RG[14]~I .input_async_reset = "none";
defparam \RG[14]~I .input_power_up = "low";
defparam \RG[14]~I .input_register_mode = "none";
defparam \RG[14]~I .input_sync_reset = "none";
defparam \RG[14]~I .oe_async_reset = "none";
defparam \RG[14]~I .oe_power_up = "low";
defparam \RG[14]~I .oe_register_mode = "none";
defparam \RG[14]~I .oe_sync_reset = "none";
defparam \RG[14]~I .operation_mode = "output";
defparam \RG[14]~I .output_async_reset = "none";
defparam \RG[14]~I .output_power_up = "low";
defparam \RG[14]~I .output_register_mode = "none";
defparam \RG[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[15]~I (
	.datain(\comb_14|reg_G|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[15]));
// synopsys translate_off
defparam \RG[15]~I .input_async_reset = "none";
defparam \RG[15]~I .input_power_up = "low";
defparam \RG[15]~I .input_register_mode = "none";
defparam \RG[15]~I .input_sync_reset = "none";
defparam \RG[15]~I .oe_async_reset = "none";
defparam \RG[15]~I .oe_power_up = "low";
defparam \RG[15]~I .oe_register_mode = "none";
defparam \RG[15]~I .oe_sync_reset = "none";
defparam \RG[15]~I .operation_mode = "output";
defparam \RG[15]~I .output_async_reset = "none";
defparam \RG[15]~I .output_power_up = "low";
defparam \RG[15]~I .output_register_mode = "none";
defparam \RG[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[0]~I (
	.datain(\comb_14|PC|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[0]));
// synopsys translate_off
defparam \R7[0]~I .input_async_reset = "none";
defparam \R7[0]~I .input_power_up = "low";
defparam \R7[0]~I .input_register_mode = "none";
defparam \R7[0]~I .input_sync_reset = "none";
defparam \R7[0]~I .oe_async_reset = "none";
defparam \R7[0]~I .oe_power_up = "low";
defparam \R7[0]~I .oe_register_mode = "none";
defparam \R7[0]~I .oe_sync_reset = "none";
defparam \R7[0]~I .operation_mode = "output";
defparam \R7[0]~I .output_async_reset = "none";
defparam \R7[0]~I .output_power_up = "low";
defparam \R7[0]~I .output_register_mode = "none";
defparam \R7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[1]~I (
	.datain(\comb_14|PC|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[1]));
// synopsys translate_off
defparam \R7[1]~I .input_async_reset = "none";
defparam \R7[1]~I .input_power_up = "low";
defparam \R7[1]~I .input_register_mode = "none";
defparam \R7[1]~I .input_sync_reset = "none";
defparam \R7[1]~I .oe_async_reset = "none";
defparam \R7[1]~I .oe_power_up = "low";
defparam \R7[1]~I .oe_register_mode = "none";
defparam \R7[1]~I .oe_sync_reset = "none";
defparam \R7[1]~I .operation_mode = "output";
defparam \R7[1]~I .output_async_reset = "none";
defparam \R7[1]~I .output_power_up = "low";
defparam \R7[1]~I .output_register_mode = "none";
defparam \R7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[2]~I (
	.datain(\comb_14|PC|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[2]));
// synopsys translate_off
defparam \R7[2]~I .input_async_reset = "none";
defparam \R7[2]~I .input_power_up = "low";
defparam \R7[2]~I .input_register_mode = "none";
defparam \R7[2]~I .input_sync_reset = "none";
defparam \R7[2]~I .oe_async_reset = "none";
defparam \R7[2]~I .oe_power_up = "low";
defparam \R7[2]~I .oe_register_mode = "none";
defparam \R7[2]~I .oe_sync_reset = "none";
defparam \R7[2]~I .operation_mode = "output";
defparam \R7[2]~I .output_async_reset = "none";
defparam \R7[2]~I .output_power_up = "low";
defparam \R7[2]~I .output_register_mode = "none";
defparam \R7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[3]~I (
	.datain(\comb_14|PC|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[3]));
// synopsys translate_off
defparam \R7[3]~I .input_async_reset = "none";
defparam \R7[3]~I .input_power_up = "low";
defparam \R7[3]~I .input_register_mode = "none";
defparam \R7[3]~I .input_sync_reset = "none";
defparam \R7[3]~I .oe_async_reset = "none";
defparam \R7[3]~I .oe_power_up = "low";
defparam \R7[3]~I .oe_register_mode = "none";
defparam \R7[3]~I .oe_sync_reset = "none";
defparam \R7[3]~I .operation_mode = "output";
defparam \R7[3]~I .output_async_reset = "none";
defparam \R7[3]~I .output_power_up = "low";
defparam \R7[3]~I .output_register_mode = "none";
defparam \R7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[4]~I (
	.datain(\comb_14|PC|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[4]));
// synopsys translate_off
defparam \R7[4]~I .input_async_reset = "none";
defparam \R7[4]~I .input_power_up = "low";
defparam \R7[4]~I .input_register_mode = "none";
defparam \R7[4]~I .input_sync_reset = "none";
defparam \R7[4]~I .oe_async_reset = "none";
defparam \R7[4]~I .oe_power_up = "low";
defparam \R7[4]~I .oe_register_mode = "none";
defparam \R7[4]~I .oe_sync_reset = "none";
defparam \R7[4]~I .operation_mode = "output";
defparam \R7[4]~I .output_async_reset = "none";
defparam \R7[4]~I .output_power_up = "low";
defparam \R7[4]~I .output_register_mode = "none";
defparam \R7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[5]~I (
	.datain(\comb_14|PC|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[5]));
// synopsys translate_off
defparam \R7[5]~I .input_async_reset = "none";
defparam \R7[5]~I .input_power_up = "low";
defparam \R7[5]~I .input_register_mode = "none";
defparam \R7[5]~I .input_sync_reset = "none";
defparam \R7[5]~I .oe_async_reset = "none";
defparam \R7[5]~I .oe_power_up = "low";
defparam \R7[5]~I .oe_register_mode = "none";
defparam \R7[5]~I .oe_sync_reset = "none";
defparam \R7[5]~I .operation_mode = "output";
defparam \R7[5]~I .output_async_reset = "none";
defparam \R7[5]~I .output_power_up = "low";
defparam \R7[5]~I .output_register_mode = "none";
defparam \R7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[6]~I (
	.datain(\comb_14|PC|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[6]));
// synopsys translate_off
defparam \R7[6]~I .input_async_reset = "none";
defparam \R7[6]~I .input_power_up = "low";
defparam \R7[6]~I .input_register_mode = "none";
defparam \R7[6]~I .input_sync_reset = "none";
defparam \R7[6]~I .oe_async_reset = "none";
defparam \R7[6]~I .oe_power_up = "low";
defparam \R7[6]~I .oe_register_mode = "none";
defparam \R7[6]~I .oe_sync_reset = "none";
defparam \R7[6]~I .operation_mode = "output";
defparam \R7[6]~I .output_async_reset = "none";
defparam \R7[6]~I .output_power_up = "low";
defparam \R7[6]~I .output_register_mode = "none";
defparam \R7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[7]~I (
	.datain(\comb_14|PC|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[7]));
// synopsys translate_off
defparam \R7[7]~I .input_async_reset = "none";
defparam \R7[7]~I .input_power_up = "low";
defparam \R7[7]~I .input_register_mode = "none";
defparam \R7[7]~I .input_sync_reset = "none";
defparam \R7[7]~I .oe_async_reset = "none";
defparam \R7[7]~I .oe_power_up = "low";
defparam \R7[7]~I .oe_register_mode = "none";
defparam \R7[7]~I .oe_sync_reset = "none";
defparam \R7[7]~I .operation_mode = "output";
defparam \R7[7]~I .output_async_reset = "none";
defparam \R7[7]~I .output_power_up = "low";
defparam \R7[7]~I .output_register_mode = "none";
defparam \R7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[8]~I (
	.datain(\comb_14|PC|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[8]));
// synopsys translate_off
defparam \R7[8]~I .input_async_reset = "none";
defparam \R7[8]~I .input_power_up = "low";
defparam \R7[8]~I .input_register_mode = "none";
defparam \R7[8]~I .input_sync_reset = "none";
defparam \R7[8]~I .oe_async_reset = "none";
defparam \R7[8]~I .oe_power_up = "low";
defparam \R7[8]~I .oe_register_mode = "none";
defparam \R7[8]~I .oe_sync_reset = "none";
defparam \R7[8]~I .operation_mode = "output";
defparam \R7[8]~I .output_async_reset = "none";
defparam \R7[8]~I .output_power_up = "low";
defparam \R7[8]~I .output_register_mode = "none";
defparam \R7[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[9]~I (
	.datain(\comb_14|PC|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[9]));
// synopsys translate_off
defparam \R7[9]~I .input_async_reset = "none";
defparam \R7[9]~I .input_power_up = "low";
defparam \R7[9]~I .input_register_mode = "none";
defparam \R7[9]~I .input_sync_reset = "none";
defparam \R7[9]~I .oe_async_reset = "none";
defparam \R7[9]~I .oe_power_up = "low";
defparam \R7[9]~I .oe_register_mode = "none";
defparam \R7[9]~I .oe_sync_reset = "none";
defparam \R7[9]~I .operation_mode = "output";
defparam \R7[9]~I .output_async_reset = "none";
defparam \R7[9]~I .output_power_up = "low";
defparam \R7[9]~I .output_register_mode = "none";
defparam \R7[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[10]~I (
	.datain(\comb_14|PC|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[10]));
// synopsys translate_off
defparam \R7[10]~I .input_async_reset = "none";
defparam \R7[10]~I .input_power_up = "low";
defparam \R7[10]~I .input_register_mode = "none";
defparam \R7[10]~I .input_sync_reset = "none";
defparam \R7[10]~I .oe_async_reset = "none";
defparam \R7[10]~I .oe_power_up = "low";
defparam \R7[10]~I .oe_register_mode = "none";
defparam \R7[10]~I .oe_sync_reset = "none";
defparam \R7[10]~I .operation_mode = "output";
defparam \R7[10]~I .output_async_reset = "none";
defparam \R7[10]~I .output_power_up = "low";
defparam \R7[10]~I .output_register_mode = "none";
defparam \R7[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[11]~I (
	.datain(\comb_14|PC|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[11]));
// synopsys translate_off
defparam \R7[11]~I .input_async_reset = "none";
defparam \R7[11]~I .input_power_up = "low";
defparam \R7[11]~I .input_register_mode = "none";
defparam \R7[11]~I .input_sync_reset = "none";
defparam \R7[11]~I .oe_async_reset = "none";
defparam \R7[11]~I .oe_power_up = "low";
defparam \R7[11]~I .oe_register_mode = "none";
defparam \R7[11]~I .oe_sync_reset = "none";
defparam \R7[11]~I .operation_mode = "output";
defparam \R7[11]~I .output_async_reset = "none";
defparam \R7[11]~I .output_power_up = "low";
defparam \R7[11]~I .output_register_mode = "none";
defparam \R7[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[12]~I (
	.datain(\comb_14|PC|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[12]));
// synopsys translate_off
defparam \R7[12]~I .input_async_reset = "none";
defparam \R7[12]~I .input_power_up = "low";
defparam \R7[12]~I .input_register_mode = "none";
defparam \R7[12]~I .input_sync_reset = "none";
defparam \R7[12]~I .oe_async_reset = "none";
defparam \R7[12]~I .oe_power_up = "low";
defparam \R7[12]~I .oe_register_mode = "none";
defparam \R7[12]~I .oe_sync_reset = "none";
defparam \R7[12]~I .operation_mode = "output";
defparam \R7[12]~I .output_async_reset = "none";
defparam \R7[12]~I .output_power_up = "low";
defparam \R7[12]~I .output_register_mode = "none";
defparam \R7[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[13]~I (
	.datain(\comb_14|PC|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[13]));
// synopsys translate_off
defparam \R7[13]~I .input_async_reset = "none";
defparam \R7[13]~I .input_power_up = "low";
defparam \R7[13]~I .input_register_mode = "none";
defparam \R7[13]~I .input_sync_reset = "none";
defparam \R7[13]~I .oe_async_reset = "none";
defparam \R7[13]~I .oe_power_up = "low";
defparam \R7[13]~I .oe_register_mode = "none";
defparam \R7[13]~I .oe_sync_reset = "none";
defparam \R7[13]~I .operation_mode = "output";
defparam \R7[13]~I .output_async_reset = "none";
defparam \R7[13]~I .output_power_up = "low";
defparam \R7[13]~I .output_register_mode = "none";
defparam \R7[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[14]~I (
	.datain(\comb_14|PC|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[14]));
// synopsys translate_off
defparam \R7[14]~I .input_async_reset = "none";
defparam \R7[14]~I .input_power_up = "low";
defparam \R7[14]~I .input_register_mode = "none";
defparam \R7[14]~I .input_sync_reset = "none";
defparam \R7[14]~I .oe_async_reset = "none";
defparam \R7[14]~I .oe_power_up = "low";
defparam \R7[14]~I .oe_register_mode = "none";
defparam \R7[14]~I .oe_sync_reset = "none";
defparam \R7[14]~I .operation_mode = "output";
defparam \R7[14]~I .output_async_reset = "none";
defparam \R7[14]~I .output_power_up = "low";
defparam \R7[14]~I .output_register_mode = "none";
defparam \R7[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[15]~I (
	.datain(\comb_14|PC|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[15]));
// synopsys translate_off
defparam \R7[15]~I .input_async_reset = "none";
defparam \R7[15]~I .input_power_up = "low";
defparam \R7[15]~I .input_register_mode = "none";
defparam \R7[15]~I .input_sync_reset = "none";
defparam \R7[15]~I .oe_async_reset = "none";
defparam \R7[15]~I .oe_power_up = "low";
defparam \R7[15]~I .oe_register_mode = "none";
defparam \R7[15]~I .oe_sync_reset = "none";
defparam \R7[15]~I .operation_mode = "output";
defparam \R7[15]~I .output_async_reset = "none";
defparam \R7[15]~I .output_power_up = "low";
defparam \R7[15]~I .output_register_mode = "none";
defparam \R7[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[0]~I (
	.datain(\comb_14|reg_IR|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[0]));
// synopsys translate_off
defparam \IR[0]~I .input_async_reset = "none";
defparam \IR[0]~I .input_power_up = "low";
defparam \IR[0]~I .input_register_mode = "none";
defparam \IR[0]~I .input_sync_reset = "none";
defparam \IR[0]~I .oe_async_reset = "none";
defparam \IR[0]~I .oe_power_up = "low";
defparam \IR[0]~I .oe_register_mode = "none";
defparam \IR[0]~I .oe_sync_reset = "none";
defparam \IR[0]~I .operation_mode = "output";
defparam \IR[0]~I .output_async_reset = "none";
defparam \IR[0]~I .output_power_up = "low";
defparam \IR[0]~I .output_register_mode = "none";
defparam \IR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[1]~I (
	.datain(\comb_14|reg_IR|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[1]));
// synopsys translate_off
defparam \IR[1]~I .input_async_reset = "none";
defparam \IR[1]~I .input_power_up = "low";
defparam \IR[1]~I .input_register_mode = "none";
defparam \IR[1]~I .input_sync_reset = "none";
defparam \IR[1]~I .oe_async_reset = "none";
defparam \IR[1]~I .oe_power_up = "low";
defparam \IR[1]~I .oe_register_mode = "none";
defparam \IR[1]~I .oe_sync_reset = "none";
defparam \IR[1]~I .operation_mode = "output";
defparam \IR[1]~I .output_async_reset = "none";
defparam \IR[1]~I .output_power_up = "low";
defparam \IR[1]~I .output_register_mode = "none";
defparam \IR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[2]~I (
	.datain(\comb_14|reg_IR|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[2]));
// synopsys translate_off
defparam \IR[2]~I .input_async_reset = "none";
defparam \IR[2]~I .input_power_up = "low";
defparam \IR[2]~I .input_register_mode = "none";
defparam \IR[2]~I .input_sync_reset = "none";
defparam \IR[2]~I .oe_async_reset = "none";
defparam \IR[2]~I .oe_power_up = "low";
defparam \IR[2]~I .oe_register_mode = "none";
defparam \IR[2]~I .oe_sync_reset = "none";
defparam \IR[2]~I .operation_mode = "output";
defparam \IR[2]~I .output_async_reset = "none";
defparam \IR[2]~I .output_power_up = "low";
defparam \IR[2]~I .output_register_mode = "none";
defparam \IR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[3]~I (
	.datain(\comb_14|reg_IR|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[3]));
// synopsys translate_off
defparam \IR[3]~I .input_async_reset = "none";
defparam \IR[3]~I .input_power_up = "low";
defparam \IR[3]~I .input_register_mode = "none";
defparam \IR[3]~I .input_sync_reset = "none";
defparam \IR[3]~I .oe_async_reset = "none";
defparam \IR[3]~I .oe_power_up = "low";
defparam \IR[3]~I .oe_register_mode = "none";
defparam \IR[3]~I .oe_sync_reset = "none";
defparam \IR[3]~I .operation_mode = "output";
defparam \IR[3]~I .output_async_reset = "none";
defparam \IR[3]~I .output_power_up = "low";
defparam \IR[3]~I .output_register_mode = "none";
defparam \IR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[4]~I (
	.datain(\comb_14|reg_IR|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[4]));
// synopsys translate_off
defparam \IR[4]~I .input_async_reset = "none";
defparam \IR[4]~I .input_power_up = "low";
defparam \IR[4]~I .input_register_mode = "none";
defparam \IR[4]~I .input_sync_reset = "none";
defparam \IR[4]~I .oe_async_reset = "none";
defparam \IR[4]~I .oe_power_up = "low";
defparam \IR[4]~I .oe_register_mode = "none";
defparam \IR[4]~I .oe_sync_reset = "none";
defparam \IR[4]~I .operation_mode = "output";
defparam \IR[4]~I .output_async_reset = "none";
defparam \IR[4]~I .output_power_up = "low";
defparam \IR[4]~I .output_register_mode = "none";
defparam \IR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[5]~I (
	.datain(\comb_14|reg_IR|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[5]));
// synopsys translate_off
defparam \IR[5]~I .input_async_reset = "none";
defparam \IR[5]~I .input_power_up = "low";
defparam \IR[5]~I .input_register_mode = "none";
defparam \IR[5]~I .input_sync_reset = "none";
defparam \IR[5]~I .oe_async_reset = "none";
defparam \IR[5]~I .oe_power_up = "low";
defparam \IR[5]~I .oe_register_mode = "none";
defparam \IR[5]~I .oe_sync_reset = "none";
defparam \IR[5]~I .operation_mode = "output";
defparam \IR[5]~I .output_async_reset = "none";
defparam \IR[5]~I .output_power_up = "low";
defparam \IR[5]~I .output_register_mode = "none";
defparam \IR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[6]~I (
	.datain(\comb_14|reg_IR|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[6]));
// synopsys translate_off
defparam \IR[6]~I .input_async_reset = "none";
defparam \IR[6]~I .input_power_up = "low";
defparam \IR[6]~I .input_register_mode = "none";
defparam \IR[6]~I .input_sync_reset = "none";
defparam \IR[6]~I .oe_async_reset = "none";
defparam \IR[6]~I .oe_power_up = "low";
defparam \IR[6]~I .oe_register_mode = "none";
defparam \IR[6]~I .oe_sync_reset = "none";
defparam \IR[6]~I .operation_mode = "output";
defparam \IR[6]~I .output_async_reset = "none";
defparam \IR[6]~I .output_power_up = "low";
defparam \IR[6]~I .output_register_mode = "none";
defparam \IR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[7]~I (
	.datain(\comb_14|reg_IR|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[7]));
// synopsys translate_off
defparam \IR[7]~I .input_async_reset = "none";
defparam \IR[7]~I .input_power_up = "low";
defparam \IR[7]~I .input_register_mode = "none";
defparam \IR[7]~I .input_sync_reset = "none";
defparam \IR[7]~I .oe_async_reset = "none";
defparam \IR[7]~I .oe_power_up = "low";
defparam \IR[7]~I .oe_register_mode = "none";
defparam \IR[7]~I .oe_sync_reset = "none";
defparam \IR[7]~I .operation_mode = "output";
defparam \IR[7]~I .output_async_reset = "none";
defparam \IR[7]~I .output_power_up = "low";
defparam \IR[7]~I .output_register_mode = "none";
defparam \IR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[8]~I (
	.datain(\comb_14|reg_IR|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[8]));
// synopsys translate_off
defparam \IR[8]~I .input_async_reset = "none";
defparam \IR[8]~I .input_power_up = "low";
defparam \IR[8]~I .input_register_mode = "none";
defparam \IR[8]~I .input_sync_reset = "none";
defparam \IR[8]~I .oe_async_reset = "none";
defparam \IR[8]~I .oe_power_up = "low";
defparam \IR[8]~I .oe_register_mode = "none";
defparam \IR[8]~I .oe_sync_reset = "none";
defparam \IR[8]~I .operation_mode = "output";
defparam \IR[8]~I .output_async_reset = "none";
defparam \IR[8]~I .output_power_up = "low";
defparam \IR[8]~I .output_register_mode = "none";
defparam \IR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[9]~I (
	.datain(\comb_14|reg_IR|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[9]));
// synopsys translate_off
defparam \IR[9]~I .input_async_reset = "none";
defparam \IR[9]~I .input_power_up = "low";
defparam \IR[9]~I .input_register_mode = "none";
defparam \IR[9]~I .input_sync_reset = "none";
defparam \IR[9]~I .oe_async_reset = "none";
defparam \IR[9]~I .oe_power_up = "low";
defparam \IR[9]~I .oe_register_mode = "none";
defparam \IR[9]~I .oe_sync_reset = "none";
defparam \IR[9]~I .operation_mode = "output";
defparam \IR[9]~I .output_async_reset = "none";
defparam \IR[9]~I .output_power_up = "low";
defparam \IR[9]~I .output_register_mode = "none";
defparam \IR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[10]~I (
	.datain(\comb_14|reg_IR|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[10]));
// synopsys translate_off
defparam \IR[10]~I .input_async_reset = "none";
defparam \IR[10]~I .input_power_up = "low";
defparam \IR[10]~I .input_register_mode = "none";
defparam \IR[10]~I .input_sync_reset = "none";
defparam \IR[10]~I .oe_async_reset = "none";
defparam \IR[10]~I .oe_power_up = "low";
defparam \IR[10]~I .oe_register_mode = "none";
defparam \IR[10]~I .oe_sync_reset = "none";
defparam \IR[10]~I .operation_mode = "output";
defparam \IR[10]~I .output_async_reset = "none";
defparam \IR[10]~I .output_power_up = "low";
defparam \IR[10]~I .output_register_mode = "none";
defparam \IR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[11]~I (
	.datain(\comb_14|reg_IR|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[11]));
// synopsys translate_off
defparam \IR[11]~I .input_async_reset = "none";
defparam \IR[11]~I .input_power_up = "low";
defparam \IR[11]~I .input_register_mode = "none";
defparam \IR[11]~I .input_sync_reset = "none";
defparam \IR[11]~I .oe_async_reset = "none";
defparam \IR[11]~I .oe_power_up = "low";
defparam \IR[11]~I .oe_register_mode = "none";
defparam \IR[11]~I .oe_sync_reset = "none";
defparam \IR[11]~I .operation_mode = "output";
defparam \IR[11]~I .output_async_reset = "none";
defparam \IR[11]~I .output_power_up = "low";
defparam \IR[11]~I .output_register_mode = "none";
defparam \IR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[12]~I (
	.datain(\comb_14|reg_IR|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[12]));
// synopsys translate_off
defparam \IR[12]~I .input_async_reset = "none";
defparam \IR[12]~I .input_power_up = "low";
defparam \IR[12]~I .input_register_mode = "none";
defparam \IR[12]~I .input_sync_reset = "none";
defparam \IR[12]~I .oe_async_reset = "none";
defparam \IR[12]~I .oe_power_up = "low";
defparam \IR[12]~I .oe_register_mode = "none";
defparam \IR[12]~I .oe_sync_reset = "none";
defparam \IR[12]~I .operation_mode = "output";
defparam \IR[12]~I .output_async_reset = "none";
defparam \IR[12]~I .output_power_up = "low";
defparam \IR[12]~I .output_register_mode = "none";
defparam \IR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[13]~I (
	.datain(\comb_14|reg_IR|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[13]));
// synopsys translate_off
defparam \IR[13]~I .input_async_reset = "none";
defparam \IR[13]~I .input_power_up = "low";
defparam \IR[13]~I .input_register_mode = "none";
defparam \IR[13]~I .input_sync_reset = "none";
defparam \IR[13]~I .oe_async_reset = "none";
defparam \IR[13]~I .oe_power_up = "low";
defparam \IR[13]~I .oe_register_mode = "none";
defparam \IR[13]~I .oe_sync_reset = "none";
defparam \IR[13]~I .operation_mode = "output";
defparam \IR[13]~I .output_async_reset = "none";
defparam \IR[13]~I .output_power_up = "low";
defparam \IR[13]~I .output_register_mode = "none";
defparam \IR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[14]~I (
	.datain(\comb_14|reg_IR|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[14]));
// synopsys translate_off
defparam \IR[14]~I .input_async_reset = "none";
defparam \IR[14]~I .input_power_up = "low";
defparam \IR[14]~I .input_register_mode = "none";
defparam \IR[14]~I .input_sync_reset = "none";
defparam \IR[14]~I .oe_async_reset = "none";
defparam \IR[14]~I .oe_power_up = "low";
defparam \IR[14]~I .oe_register_mode = "none";
defparam \IR[14]~I .oe_sync_reset = "none";
defparam \IR[14]~I .operation_mode = "output";
defparam \IR[14]~I .output_async_reset = "none";
defparam \IR[14]~I .output_power_up = "low";
defparam \IR[14]~I .output_register_mode = "none";
defparam \IR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[15]~I (
	.datain(\comb_14|reg_IR|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[15]));
// synopsys translate_off
defparam \IR[15]~I .input_async_reset = "none";
defparam \IR[15]~I .input_power_up = "low";
defparam \IR[15]~I .input_register_mode = "none";
defparam \IR[15]~I .input_sync_reset = "none";
defparam \IR[15]~I .oe_async_reset = "none";
defparam \IR[15]~I .oe_power_up = "low";
defparam \IR[15]~I .oe_register_mode = "none";
defparam \IR[15]~I .oe_sync_reset = "none";
defparam \IR[15]~I .operation_mode = "output";
defparam \IR[15]~I .output_async_reset = "none";
defparam \IR[15]~I .output_power_up = "low";
defparam \IR[15]~I .output_register_mode = "none";
defparam \IR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[0]~I (
	.datain(\comb_14|reg_addr|Address [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[0]));
// synopsys translate_off
defparam \Addr[0]~I .input_async_reset = "none";
defparam \Addr[0]~I .input_power_up = "low";
defparam \Addr[0]~I .input_register_mode = "none";
defparam \Addr[0]~I .input_sync_reset = "none";
defparam \Addr[0]~I .oe_async_reset = "none";
defparam \Addr[0]~I .oe_power_up = "low";
defparam \Addr[0]~I .oe_register_mode = "none";
defparam \Addr[0]~I .oe_sync_reset = "none";
defparam \Addr[0]~I .operation_mode = "output";
defparam \Addr[0]~I .output_async_reset = "none";
defparam \Addr[0]~I .output_power_up = "low";
defparam \Addr[0]~I .output_register_mode = "none";
defparam \Addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[1]~I (
	.datain(\comb_14|reg_addr|Address [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[1]));
// synopsys translate_off
defparam \Addr[1]~I .input_async_reset = "none";
defparam \Addr[1]~I .input_power_up = "low";
defparam \Addr[1]~I .input_register_mode = "none";
defparam \Addr[1]~I .input_sync_reset = "none";
defparam \Addr[1]~I .oe_async_reset = "none";
defparam \Addr[1]~I .oe_power_up = "low";
defparam \Addr[1]~I .oe_register_mode = "none";
defparam \Addr[1]~I .oe_sync_reset = "none";
defparam \Addr[1]~I .operation_mode = "output";
defparam \Addr[1]~I .output_async_reset = "none";
defparam \Addr[1]~I .output_power_up = "low";
defparam \Addr[1]~I .output_register_mode = "none";
defparam \Addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[2]~I (
	.datain(\comb_14|reg_addr|Address [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[2]));
// synopsys translate_off
defparam \Addr[2]~I .input_async_reset = "none";
defparam \Addr[2]~I .input_power_up = "low";
defparam \Addr[2]~I .input_register_mode = "none";
defparam \Addr[2]~I .input_sync_reset = "none";
defparam \Addr[2]~I .oe_async_reset = "none";
defparam \Addr[2]~I .oe_power_up = "low";
defparam \Addr[2]~I .oe_register_mode = "none";
defparam \Addr[2]~I .oe_sync_reset = "none";
defparam \Addr[2]~I .operation_mode = "output";
defparam \Addr[2]~I .output_async_reset = "none";
defparam \Addr[2]~I .output_power_up = "low";
defparam \Addr[2]~I .output_register_mode = "none";
defparam \Addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[3]~I (
	.datain(\comb_14|reg_addr|Address [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[3]));
// synopsys translate_off
defparam \Addr[3]~I .input_async_reset = "none";
defparam \Addr[3]~I .input_power_up = "low";
defparam \Addr[3]~I .input_register_mode = "none";
defparam \Addr[3]~I .input_sync_reset = "none";
defparam \Addr[3]~I .oe_async_reset = "none";
defparam \Addr[3]~I .oe_power_up = "low";
defparam \Addr[3]~I .oe_register_mode = "none";
defparam \Addr[3]~I .oe_sync_reset = "none";
defparam \Addr[3]~I .operation_mode = "output";
defparam \Addr[3]~I .output_async_reset = "none";
defparam \Addr[3]~I .output_power_up = "low";
defparam \Addr[3]~I .output_register_mode = "none";
defparam \Addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[4]~I (
	.datain(\comb_14|reg_addr|Address [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[4]));
// synopsys translate_off
defparam \Addr[4]~I .input_async_reset = "none";
defparam \Addr[4]~I .input_power_up = "low";
defparam \Addr[4]~I .input_register_mode = "none";
defparam \Addr[4]~I .input_sync_reset = "none";
defparam \Addr[4]~I .oe_async_reset = "none";
defparam \Addr[4]~I .oe_power_up = "low";
defparam \Addr[4]~I .oe_register_mode = "none";
defparam \Addr[4]~I .oe_sync_reset = "none";
defparam \Addr[4]~I .operation_mode = "output";
defparam \Addr[4]~I .output_async_reset = "none";
defparam \Addr[4]~I .output_power_up = "low";
defparam \Addr[4]~I .output_register_mode = "none";
defparam \Addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[5]~I (
	.datain(\comb_14|reg_addr|Address [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[5]));
// synopsys translate_off
defparam \Addr[5]~I .input_async_reset = "none";
defparam \Addr[5]~I .input_power_up = "low";
defparam \Addr[5]~I .input_register_mode = "none";
defparam \Addr[5]~I .input_sync_reset = "none";
defparam \Addr[5]~I .oe_async_reset = "none";
defparam \Addr[5]~I .oe_power_up = "low";
defparam \Addr[5]~I .oe_register_mode = "none";
defparam \Addr[5]~I .oe_sync_reset = "none";
defparam \Addr[5]~I .operation_mode = "output";
defparam \Addr[5]~I .output_async_reset = "none";
defparam \Addr[5]~I .output_power_up = "low";
defparam \Addr[5]~I .output_register_mode = "none";
defparam \Addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[6]~I (
	.datain(\comb_14|reg_addr|Address [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[6]));
// synopsys translate_off
defparam \Addr[6]~I .input_async_reset = "none";
defparam \Addr[6]~I .input_power_up = "low";
defparam \Addr[6]~I .input_register_mode = "none";
defparam \Addr[6]~I .input_sync_reset = "none";
defparam \Addr[6]~I .oe_async_reset = "none";
defparam \Addr[6]~I .oe_power_up = "low";
defparam \Addr[6]~I .oe_register_mode = "none";
defparam \Addr[6]~I .oe_sync_reset = "none";
defparam \Addr[6]~I .operation_mode = "output";
defparam \Addr[6]~I .output_async_reset = "none";
defparam \Addr[6]~I .output_power_up = "low";
defparam \Addr[6]~I .output_register_mode = "none";
defparam \Addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[7]~I (
	.datain(\comb_14|reg_addr|Address [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[7]));
// synopsys translate_off
defparam \Addr[7]~I .input_async_reset = "none";
defparam \Addr[7]~I .input_power_up = "low";
defparam \Addr[7]~I .input_register_mode = "none";
defparam \Addr[7]~I .input_sync_reset = "none";
defparam \Addr[7]~I .oe_async_reset = "none";
defparam \Addr[7]~I .oe_power_up = "low";
defparam \Addr[7]~I .oe_register_mode = "none";
defparam \Addr[7]~I .oe_sync_reset = "none";
defparam \Addr[7]~I .operation_mode = "output";
defparam \Addr[7]~I .output_async_reset = "none";
defparam \Addr[7]~I .output_power_up = "low";
defparam \Addr[7]~I .output_register_mode = "none";
defparam \Addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[8]~I (
	.datain(\comb_14|reg_addr|Address [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[8]));
// synopsys translate_off
defparam \Addr[8]~I .input_async_reset = "none";
defparam \Addr[8]~I .input_power_up = "low";
defparam \Addr[8]~I .input_register_mode = "none";
defparam \Addr[8]~I .input_sync_reset = "none";
defparam \Addr[8]~I .oe_async_reset = "none";
defparam \Addr[8]~I .oe_power_up = "low";
defparam \Addr[8]~I .oe_register_mode = "none";
defparam \Addr[8]~I .oe_sync_reset = "none";
defparam \Addr[8]~I .operation_mode = "output";
defparam \Addr[8]~I .output_async_reset = "none";
defparam \Addr[8]~I .output_power_up = "low";
defparam \Addr[8]~I .output_register_mode = "none";
defparam \Addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[9]~I (
	.datain(\comb_14|reg_addr|Address [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[9]));
// synopsys translate_off
defparam \Addr[9]~I .input_async_reset = "none";
defparam \Addr[9]~I .input_power_up = "low";
defparam \Addr[9]~I .input_register_mode = "none";
defparam \Addr[9]~I .input_sync_reset = "none";
defparam \Addr[9]~I .oe_async_reset = "none";
defparam \Addr[9]~I .oe_power_up = "low";
defparam \Addr[9]~I .oe_register_mode = "none";
defparam \Addr[9]~I .oe_sync_reset = "none";
defparam \Addr[9]~I .operation_mode = "output";
defparam \Addr[9]~I .output_async_reset = "none";
defparam \Addr[9]~I .output_power_up = "low";
defparam \Addr[9]~I .output_register_mode = "none";
defparam \Addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[10]~I (
	.datain(\comb_14|reg_addr|Address [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[10]));
// synopsys translate_off
defparam \Addr[10]~I .input_async_reset = "none";
defparam \Addr[10]~I .input_power_up = "low";
defparam \Addr[10]~I .input_register_mode = "none";
defparam \Addr[10]~I .input_sync_reset = "none";
defparam \Addr[10]~I .oe_async_reset = "none";
defparam \Addr[10]~I .oe_power_up = "low";
defparam \Addr[10]~I .oe_register_mode = "none";
defparam \Addr[10]~I .oe_sync_reset = "none";
defparam \Addr[10]~I .operation_mode = "output";
defparam \Addr[10]~I .output_async_reset = "none";
defparam \Addr[10]~I .output_power_up = "low";
defparam \Addr[10]~I .output_register_mode = "none";
defparam \Addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[11]~I (
	.datain(\comb_14|reg_addr|Address [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[11]));
// synopsys translate_off
defparam \Addr[11]~I .input_async_reset = "none";
defparam \Addr[11]~I .input_power_up = "low";
defparam \Addr[11]~I .input_register_mode = "none";
defparam \Addr[11]~I .input_sync_reset = "none";
defparam \Addr[11]~I .oe_async_reset = "none";
defparam \Addr[11]~I .oe_power_up = "low";
defparam \Addr[11]~I .oe_register_mode = "none";
defparam \Addr[11]~I .oe_sync_reset = "none";
defparam \Addr[11]~I .operation_mode = "output";
defparam \Addr[11]~I .output_async_reset = "none";
defparam \Addr[11]~I .output_power_up = "low";
defparam \Addr[11]~I .output_register_mode = "none";
defparam \Addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[12]~I (
	.datain(\comb_14|reg_addr|Address [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[12]));
// synopsys translate_off
defparam \Addr[12]~I .input_async_reset = "none";
defparam \Addr[12]~I .input_power_up = "low";
defparam \Addr[12]~I .input_register_mode = "none";
defparam \Addr[12]~I .input_sync_reset = "none";
defparam \Addr[12]~I .oe_async_reset = "none";
defparam \Addr[12]~I .oe_power_up = "low";
defparam \Addr[12]~I .oe_register_mode = "none";
defparam \Addr[12]~I .oe_sync_reset = "none";
defparam \Addr[12]~I .operation_mode = "output";
defparam \Addr[12]~I .output_async_reset = "none";
defparam \Addr[12]~I .output_power_up = "low";
defparam \Addr[12]~I .output_register_mode = "none";
defparam \Addr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[13]~I (
	.datain(\comb_14|reg_addr|Address [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[13]));
// synopsys translate_off
defparam \Addr[13]~I .input_async_reset = "none";
defparam \Addr[13]~I .input_power_up = "low";
defparam \Addr[13]~I .input_register_mode = "none";
defparam \Addr[13]~I .input_sync_reset = "none";
defparam \Addr[13]~I .oe_async_reset = "none";
defparam \Addr[13]~I .oe_power_up = "low";
defparam \Addr[13]~I .oe_register_mode = "none";
defparam \Addr[13]~I .oe_sync_reset = "none";
defparam \Addr[13]~I .operation_mode = "output";
defparam \Addr[13]~I .output_async_reset = "none";
defparam \Addr[13]~I .output_power_up = "low";
defparam \Addr[13]~I .output_register_mode = "none";
defparam \Addr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[14]~I (
	.datain(\comb_14|reg_addr|Address [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[14]));
// synopsys translate_off
defparam \Addr[14]~I .input_async_reset = "none";
defparam \Addr[14]~I .input_power_up = "low";
defparam \Addr[14]~I .input_register_mode = "none";
defparam \Addr[14]~I .input_sync_reset = "none";
defparam \Addr[14]~I .oe_async_reset = "none";
defparam \Addr[14]~I .oe_power_up = "low";
defparam \Addr[14]~I .oe_register_mode = "none";
defparam \Addr[14]~I .oe_sync_reset = "none";
defparam \Addr[14]~I .operation_mode = "output";
defparam \Addr[14]~I .output_async_reset = "none";
defparam \Addr[14]~I .output_power_up = "low";
defparam \Addr[14]~I .output_register_mode = "none";
defparam \Addr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[15]~I (
	.datain(\comb_14|reg_addr|Address [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[15]));
// synopsys translate_off
defparam \Addr[15]~I .input_async_reset = "none";
defparam \Addr[15]~I .input_power_up = "low";
defparam \Addr[15]~I .input_register_mode = "none";
defparam \Addr[15]~I .input_sync_reset = "none";
defparam \Addr[15]~I .oe_async_reset = "none";
defparam \Addr[15]~I .oe_power_up = "low";
defparam \Addr[15]~I .oe_register_mode = "none";
defparam \Addr[15]~I .oe_sync_reset = "none";
defparam \Addr[15]~I .operation_mode = "output";
defparam \Addr[15]~I .output_async_reset = "none";
defparam \Addr[15]~I .output_power_up = "low";
defparam \Addr[15]~I .output_register_mode = "none";
defparam \Addr[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
