
ECEN-361-Laser-Harp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006974  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00034f70  08006b04  08006b04  00016b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803ba74  0803ba74  000501e4  2**0
                  CONTENTS
  4 .ARM          00000008  0803ba74  0803ba74  0004ba74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803ba7c  0803ba7c  000501e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803ba7c  0803ba7c  0004ba7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803ba80  0803ba80  0004ba80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0803ba84  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  200001e4  0803bc68  000501e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0803bc68  00050524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000501e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00050214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018019  00000000  00000000  00050257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003181  00000000  00000000  00068270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d0  00000000  00000000  0006b3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000103d  00000000  00000000  0006c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000284de  00000000  00000000  0006d905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019ef0  00000000  00000000  00095de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8609  00000000  00000000  000afcd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c64  00000000  00000000  001a82dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001adf40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006aec 	.word	0x08006aec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08006aec 	.word	0x08006aec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f001 fb4e 	bl	8001c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f826 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f972 	bl	8000860 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800057c:	f000 f940 	bl	8000800 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000580:	f000 f872 	bl	8000668 <MX_DAC1_Init>
  MX_TIM15_Init();
 8000584:	f000 f8ec 	bl	8000760 <MX_TIM15_Init>
  MX_I2C1_Init();
 8000588:	f000 f8aa 	bl	80006e0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim15); // Start the Music Interrupt Timer
 800058c:	480b      	ldr	r0, [pc, #44]	; (80005bc <main+0x50>)
 800058e:	f004 f947 	bl	8004820 <HAL_TIM_Base_Start_IT>

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2); // Start one of the dac channels
 8000592:	2110      	movs	r1, #16
 8000594:	480a      	ldr	r0, [pc, #40]	; (80005c0 <main+0x54>)
 8000596:	f001 fd0e 	bl	8001fb6 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1); // Start one of the dac channels
 800059a:	2100      	movs	r1, #0
 800059c:	4808      	ldr	r0, [pc, #32]	; (80005c0 <main+0x54>)
 800059e:	f001 fd0a 	bl	8001fb6 <HAL_DAC_Start>


  tranposition__increment_octave();
 80005a2:	f000 ffa7 	bl	80014f4 <tranposition__increment_octave>
  menu_init();
 80005a6:	f000 fb3d 	bl	8000c24 <menu_init>
  lcd_init();
 80005aa:	f000 fd08 	bl	8000fbe <lcd_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  pull_buttons();
 80005ae:	f000 fc25 	bl	8000dfc <pull_buttons>
	  HAL_Delay(50);
 80005b2:	2032      	movs	r0, #50	; 0x32
 80005b4:	f001 fba8 	bl	8001d08 <HAL_Delay>
	  pull_buttons();
 80005b8:	e7f9      	b.n	80005ae <main+0x42>
 80005ba:	bf00      	nop
 80005bc:	20000268 	.word	0x20000268
 80005c0:	20000200 	.word	0x20000200

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b096      	sub	sp, #88	; 0x58
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	2244      	movs	r2, #68	; 0x44
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f005 fe06 	bl	80061e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d8:	463b      	mov	r3, r7
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
 80005de:	605a      	str	r2, [r3, #4]
 80005e0:	609a      	str	r2, [r3, #8]
 80005e2:	60da      	str	r2, [r3, #12]
 80005e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005ea:	f002 fdaf 	bl	800314c <HAL_PWREx_ControlVoltageScaling>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005f4:	f000 fb10 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f8:	2302      	movs	r3, #2
 80005fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000600:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000602:	2310      	movs	r3, #16
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060a:	2302      	movs	r3, #2
 800060c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800060e:	2301      	movs	r3, #1
 8000610:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000612:	230a      	movs	r3, #10
 8000614:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000616:	2307      	movs	r3, #7
 8000618:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4618      	mov	r0, r3
 8000628:	f002 fde6 	bl	80031f8 <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000632:	f000 faf1 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	230f      	movs	r3, #15
 8000638:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	2303      	movs	r3, #3
 800063c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800064a:	463b      	mov	r3, r7
 800064c:	2104      	movs	r1, #4
 800064e:	4618      	mov	r0, r3
 8000650:	f003 f9ae 	bl	80039b0 <HAL_RCC_ClockConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800065a:	f000 fadd 	bl	8000c18 <Error_Handler>
  }
}
 800065e:	bf00      	nop
 8000660:	3758      	adds	r7, #88	; 0x58
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b08a      	sub	sp, #40	; 0x28
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2224      	movs	r2, #36	; 0x24
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f005 fdb5 	bl	80061e4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800067a:	4b17      	ldr	r3, [pc, #92]	; (80006d8 <MX_DAC1_Init+0x70>)
 800067c:	4a17      	ldr	r2, [pc, #92]	; (80006dc <MX_DAC1_Init+0x74>)
 800067e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000680:	4815      	ldr	r0, [pc, #84]	; (80006d8 <MX_DAC1_Init+0x70>)
 8000682:	f001 fc76 	bl	8001f72 <HAL_DAC_Init>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800068c:	f000 fac4 	bl	8000c18 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000694:	2300      	movs	r3, #0
 8000696:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000698:	2300      	movs	r3, #0
 800069a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	2200      	movs	r2, #0
 80006a8:	4619      	mov	r1, r3
 80006aa:	480b      	ldr	r0, [pc, #44]	; (80006d8 <MX_DAC1_Init+0x70>)
 80006ac:	f001 fd59 	bl	8002162 <HAL_DAC_ConfigChannel>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80006b6:	f000 faaf 	bl	8000c18 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2210      	movs	r2, #16
 80006be:	4619      	mov	r1, r3
 80006c0:	4805      	ldr	r0, [pc, #20]	; (80006d8 <MX_DAC1_Init+0x70>)
 80006c2:	f001 fd4e 	bl	8002162 <HAL_DAC_ConfigChannel>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 80006cc:	f000 faa4 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80006d0:	bf00      	nop
 80006d2:	3728      	adds	r7, #40	; 0x28
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000200 	.word	0x20000200
 80006dc:	40007400 	.word	0x40007400

080006e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006e4:	4b1b      	ldr	r3, [pc, #108]	; (8000754 <MX_I2C1_Init+0x74>)
 80006e6:	4a1c      	ldr	r2, [pc, #112]	; (8000758 <MX_I2C1_Init+0x78>)
 80006e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80006ea:	4b1a      	ldr	r3, [pc, #104]	; (8000754 <MX_I2C1_Init+0x74>)
 80006ec:	4a1b      	ldr	r2, [pc, #108]	; (800075c <MX_I2C1_Init+0x7c>)
 80006ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006f0:	4b18      	ldr	r3, [pc, #96]	; (8000754 <MX_I2C1_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f6:	4b17      	ldr	r3, [pc, #92]	; (8000754 <MX_I2C1_Init+0x74>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006fc:	4b15      	ldr	r3, [pc, #84]	; (8000754 <MX_I2C1_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000702:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_I2C1_Init+0x74>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000708:	4b12      	ldr	r3, [pc, #72]	; (8000754 <MX_I2C1_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_I2C1_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000714:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <MX_I2C1_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800071a:	480e      	ldr	r0, [pc, #56]	; (8000754 <MX_I2C1_Init+0x74>)
 800071c:	f002 f8ac 	bl	8002878 <HAL_I2C_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000726:	f000 fa77 	bl	8000c18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800072a:	2100      	movs	r1, #0
 800072c:	4809      	ldr	r0, [pc, #36]	; (8000754 <MX_I2C1_Init+0x74>)
 800072e:	f002 fc67 	bl	8003000 <HAL_I2CEx_ConfigAnalogFilter>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000738:	f000 fa6e 	bl	8000c18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800073c:	2100      	movs	r1, #0
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <MX_I2C1_Init+0x74>)
 8000740:	f002 fca9 	bl	8003096 <HAL_I2CEx_ConfigDigitalFilter>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800074a:	f000 fa65 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000214 	.word	0x20000214
 8000758:	40005400 	.word	0x40005400
 800075c:	10909cec 	.word	0x10909cec

08000760 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000766:	f107 0310 	add.w	r3, r7, #16
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800077e:	4b1e      	ldr	r3, [pc, #120]	; (80007f8 <MX_TIM15_Init+0x98>)
 8000780:	4a1e      	ldr	r2, [pc, #120]	; (80007fc <MX_TIM15_Init+0x9c>)
 8000782:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 80-1;
 8000784:	4b1c      	ldr	r3, [pc, #112]	; (80007f8 <MX_TIM15_Init+0x98>)
 8000786:	224f      	movs	r2, #79	; 0x4f
 8000788:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800078a:	4b1b      	ldr	r3, [pc, #108]	; (80007f8 <MX_TIM15_Init+0x98>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 9;
 8000790:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <MX_TIM15_Init+0x98>)
 8000792:	2209      	movs	r2, #9
 8000794:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000796:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <MX_TIM15_Init+0x98>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800079c:	4b16      	ldr	r3, [pc, #88]	; (80007f8 <MX_TIM15_Init+0x98>)
 800079e:	2200      	movs	r2, #0
 80007a0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007a2:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_TIM15_Init+0x98>)
 80007a4:	2280      	movs	r2, #128	; 0x80
 80007a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80007a8:	4813      	ldr	r0, [pc, #76]	; (80007f8 <MX_TIM15_Init+0x98>)
 80007aa:	f003 ffe1 	bl	8004770 <HAL_TIM_Base_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 80007b4:	f000 fa30 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80007be:	f107 0310 	add.w	r3, r7, #16
 80007c2:	4619      	mov	r1, r3
 80007c4:	480c      	ldr	r0, [pc, #48]	; (80007f8 <MX_TIM15_Init+0x98>)
 80007c6:	f004 f99d 	bl	8004b04 <HAL_TIM_ConfigClockSource>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 80007d0:	f000 fa22 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	4619      	mov	r1, r3
 80007e0:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_TIM15_Init+0x98>)
 80007e2:	f004 fbb5 	bl	8004f50 <HAL_TIMEx_MasterConfigSynchronization>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 80007ec:	f000 fa14 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000268 	.word	0x20000268
 80007fc:	40014000 	.word	0x40014000

08000800 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000806:	4a15      	ldr	r2, [pc, #84]	; (800085c <MX_USART2_UART_Init+0x5c>)
 8000808:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800080c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000810:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000826:	220c      	movs	r2, #12
 8000828:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000830:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_USART2_UART_Init+0x58>)
 800083e:	2200      	movs	r2, #0
 8000840:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000842:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_USART2_UART_Init+0x58>)
 8000844:	f004 fc2a 	bl	800509c <HAL_UART_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800084e:	f000 f9e3 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200002b4 	.word	0x200002b4
 800085c:	40004400 	.word	0x40004400

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	; 0x28
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	4b51      	ldr	r3, [pc, #324]	; (80009bc <MX_GPIO_Init+0x15c>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087a:	4a50      	ldr	r2, [pc, #320]	; (80009bc <MX_GPIO_Init+0x15c>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000882:	4b4e      	ldr	r3, [pc, #312]	; (80009bc <MX_GPIO_Init+0x15c>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088e:	4b4b      	ldr	r3, [pc, #300]	; (80009bc <MX_GPIO_Init+0x15c>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000892:	4a4a      	ldr	r2, [pc, #296]	; (80009bc <MX_GPIO_Init+0x15c>)
 8000894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800089a:	4b48      	ldr	r3, [pc, #288]	; (80009bc <MX_GPIO_Init+0x15c>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	4b45      	ldr	r3, [pc, #276]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008aa:	4a44      	ldr	r2, [pc, #272]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b2:	4b42      	ldr	r3, [pc, #264]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b3f      	ldr	r3, [pc, #252]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c2:	4a3e      	ldr	r2, [pc, #248]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ca:	4b3c      	ldr	r3, [pc, #240]	; (80009bc <MX_GPIO_Init+0x15c>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008dc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	4834      	ldr	r0, [pc, #208]	; (80009c0 <MX_GPIO_Init+0x160>)
 80008ee:	f001 fde9 	bl	80024c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NOTE_1_Pin NOTE_2_Pin NOTE_3_Pin NOTE_4_Pin
                           NOTE_5_Pin NOTE_6_Pin NOTE_7_Pin NOTE_8_Pin
                           NOTE_10_Pin NOTE_11_Pin */
  GPIO_InitStruct.Pin = NOTE_1_Pin|NOTE_2_Pin|NOTE_3_Pin|NOTE_4_Pin
 80008f2:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80008f6:	617b      	str	r3, [r7, #20]
                          |NOTE_5_Pin|NOTE_6_Pin|NOTE_7_Pin|NOTE_8_Pin
                          |NOTE_10_Pin|NOTE_11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008f8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	482d      	ldr	r0, [pc, #180]	; (80009c0 <MX_GPIO_Init+0x160>)
 800090a:	f001 fddb 	bl	80024c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NOTE_9_Pin NOTE_12_Pin */
  GPIO_InitStruct.Pin = NOTE_9_Pin|NOTE_12_Pin;
 800090e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000914:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800091a:	2302      	movs	r3, #2
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4826      	ldr	r0, [pc, #152]	; (80009c0 <MX_GPIO_Init+0x160>)
 8000926:	f001 fdcd 	bl	80024c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_BTN_Pin LEFT_BTN_Pin BOTTOM_BTN_Pin TOP_BTN_Pin */
  GPIO_InitStruct.Pin = RIGHT_BTN_Pin|LEFT_BTN_Pin|BOTTOM_BTN_Pin|TOP_BTN_Pin;
 800092a:	23f0      	movs	r3, #240	; 0xf0
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000932:	2301      	movs	r3, #1
 8000934:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	4619      	mov	r1, r3
 800093c:	4821      	ldr	r0, [pc, #132]	; (80009c4 <MX_GPIO_Init+0x164>)
 800093e:	f001 fdc1 	bl	80024c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	2006      	movs	r0, #6
 8000948:	f001 fadd 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800094c:	2006      	movs	r0, #6
 800094e:	f001 faf6 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	2007      	movs	r0, #7
 8000958:	f001 fad5 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800095c:	2007      	movs	r0, #7
 800095e:	f001 faee 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2008      	movs	r0, #8
 8000968:	f001 facd 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800096c:	2008      	movs	r0, #8
 800096e:	f001 fae6 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	2009      	movs	r0, #9
 8000978:	f001 fac5 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800097c:	2009      	movs	r0, #9
 800097e:	f001 fade 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	200a      	movs	r0, #10
 8000988:	f001 fabd 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800098c:	200a      	movs	r0, #10
 800098e:	f001 fad6 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2017      	movs	r0, #23
 8000998:	f001 fab5 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800099c:	2017      	movs	r0, #23
 800099e:	f001 face 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	2028      	movs	r0, #40	; 0x28
 80009a8:	f001 faad 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009ac:	2028      	movs	r0, #40	; 0x28
 80009ae:	f001 fac6 	bl	8001f3e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b2:	bf00      	nop
 80009b4:	3728      	adds	r7, #40	; 0x28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000
 80009c0:	48000800 	.word	0x48000800
 80009c4:	48000400 	.word	0x48000400

080009c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 80009d2:	88fb      	ldrh	r3, [r7, #6]
 80009d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009d8:	f000 80ea 	beq.w	8000bb0 <HAL_GPIO_EXTI_Callback+0x1e8>
 80009dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009e0:	f300 80f1 	bgt.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 80009e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009e8:	f000 80d7 	beq.w	8000b9a <HAL_GPIO_EXTI_Callback+0x1d2>
 80009ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009f0:	f300 80e9 	bgt.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 80009f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009f8:	f000 80c4 	beq.w	8000b84 <HAL_GPIO_EXTI_Callback+0x1bc>
 80009fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000a00:	f300 80e1 	bgt.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 8000a04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a08:	f000 80b1 	beq.w	8000b6e <HAL_GPIO_EXTI_Callback+0x1a6>
 8000a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a10:	f300 80d9 	bgt.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 8000a14:	2b80      	cmp	r3, #128	; 0x80
 8000a16:	f000 809f 	beq.w	8000b58 <HAL_GPIO_EXTI_Callback+0x190>
 8000a1a:	2b80      	cmp	r3, #128	; 0x80
 8000a1c:	f300 80d3 	bgt.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 8000a20:	2b20      	cmp	r3, #32
 8000a22:	dc49      	bgt.n	8000ab8 <HAL_GPIO_EXTI_Callback+0xf0>
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	f340 80ce 	ble.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	f200 80ca 	bhi.w	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
 8000a32:	a201      	add	r2, pc, #4	; (adr r2, 8000a38 <HAL_GPIO_EXTI_Callback+0x70>)
 8000a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a38:	08000abf 	.word	0x08000abf
 8000a3c:	08000ad5 	.word	0x08000ad5
 8000a40:	08000bc7 	.word	0x08000bc7
 8000a44:	08000aeb 	.word	0x08000aeb
 8000a48:	08000bc7 	.word	0x08000bc7
 8000a4c:	08000bc7 	.word	0x08000bc7
 8000a50:	08000bc7 	.word	0x08000bc7
 8000a54:	08000b01 	.word	0x08000b01
 8000a58:	08000bc7 	.word	0x08000bc7
 8000a5c:	08000bc7 	.word	0x08000bc7
 8000a60:	08000bc7 	.word	0x08000bc7
 8000a64:	08000bc7 	.word	0x08000bc7
 8000a68:	08000bc7 	.word	0x08000bc7
 8000a6c:	08000bc7 	.word	0x08000bc7
 8000a70:	08000bc7 	.word	0x08000bc7
 8000a74:	08000b17 	.word	0x08000b17
 8000a78:	08000bc7 	.word	0x08000bc7
 8000a7c:	08000bc7 	.word	0x08000bc7
 8000a80:	08000bc7 	.word	0x08000bc7
 8000a84:	08000bc7 	.word	0x08000bc7
 8000a88:	08000bc7 	.word	0x08000bc7
 8000a8c:	08000bc7 	.word	0x08000bc7
 8000a90:	08000bc7 	.word	0x08000bc7
 8000a94:	08000bc7 	.word	0x08000bc7
 8000a98:	08000bc7 	.word	0x08000bc7
 8000a9c:	08000bc7 	.word	0x08000bc7
 8000aa0:	08000bc7 	.word	0x08000bc7
 8000aa4:	08000bc7 	.word	0x08000bc7
 8000aa8:	08000bc7 	.word	0x08000bc7
 8000aac:	08000bc7 	.word	0x08000bc7
 8000ab0:	08000bc7 	.word	0x08000bc7
 8000ab4:	08000b2d 	.word	0x08000b2d
 8000ab8:	2b40      	cmp	r3, #64	; 0x40
 8000aba:	d042      	beq.n	8000b42 <HAL_GPIO_EXTI_Callback+0x17a>
	case NOTE_12_Pin:
		active[NOTE_B] = !active[NOTE_B];
		break;

	default:
		break;
 8000abc:	e083      	b.n	8000bc6 <HAL_GPIO_EXTI_Callback+0x1fe>
		active[NOTE_C] = !active[NOTE_C];
 8000abe:	4b45      	ldr	r3, [pc, #276]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2301      	moveq	r3, #1
 8000ac8:	2300      	movne	r3, #0
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b41      	ldr	r3, [pc, #260]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000ad0:	601a      	str	r2, [r3, #0]
		break;
 8000ad2:	e079      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_Cs] = !active[NOTE_Cs];
 8000ad4:	4b3f      	ldr	r3, [pc, #252]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	bf0c      	ite	eq
 8000adc:	2301      	moveq	r3, #1
 8000ade:	2300      	movne	r3, #0
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4b3b      	ldr	r3, [pc, #236]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000ae6:	605a      	str	r2, [r3, #4]
		break;
 8000ae8:	e06e      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_D] = !active[NOTE_D];
 8000aea:	4b3a      	ldr	r3, [pc, #232]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	bf0c      	ite	eq
 8000af2:	2301      	moveq	r3, #1
 8000af4:	2300      	movne	r3, #0
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b36      	ldr	r3, [pc, #216]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000afc:	609a      	str	r2, [r3, #8]
		break;
 8000afe:	e063      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_Ds] = !active[NOTE_Ds];
 8000b00:	4b34      	ldr	r3, [pc, #208]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	bf0c      	ite	eq
 8000b08:	2301      	moveq	r3, #1
 8000b0a:	2300      	movne	r3, #0
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b30      	ldr	r3, [pc, #192]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b12:	60da      	str	r2, [r3, #12]
		break;
 8000b14:	e058      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_E] = !active[NOTE_E];
 8000b16:	4b2f      	ldr	r3, [pc, #188]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b18:	691b      	ldr	r3, [r3, #16]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	bf0c      	ite	eq
 8000b1e:	2301      	moveq	r3, #1
 8000b20:	2300      	movne	r3, #0
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	461a      	mov	r2, r3
 8000b26:	4b2b      	ldr	r3, [pc, #172]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b28:	611a      	str	r2, [r3, #16]
		break;
 8000b2a:	e04d      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_F] = !active[NOTE_F];
 8000b2c:	4b29      	ldr	r3, [pc, #164]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	bf0c      	ite	eq
 8000b34:	2301      	moveq	r3, #1
 8000b36:	2300      	movne	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	4b25      	ldr	r3, [pc, #148]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b3e:	615a      	str	r2, [r3, #20]
		break;
 8000b40:	e042      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_Fs] = !active[NOTE_Fs];
 8000b42:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b44:	699b      	ldr	r3, [r3, #24]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	bf0c      	ite	eq
 8000b4a:	2301      	moveq	r3, #1
 8000b4c:	2300      	movne	r3, #0
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	4b20      	ldr	r3, [pc, #128]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b54:	619a      	str	r2, [r3, #24]
		break;
 8000b56:	e037      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_G] = !active[NOTE_G];
 8000b58:	4b1e      	ldr	r3, [pc, #120]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	bf0c      	ite	eq
 8000b60:	2301      	moveq	r3, #1
 8000b62:	2300      	movne	r3, #0
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	461a      	mov	r2, r3
 8000b68:	4b1a      	ldr	r3, [pc, #104]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b6a:	61da      	str	r2, [r3, #28]
		break;
 8000b6c:	e02c      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_Gs] = !active[NOTE_Gs];
 8000b6e:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b70:	6a1b      	ldr	r3, [r3, #32]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	bf0c      	ite	eq
 8000b76:	2301      	moveq	r3, #1
 8000b78:	2300      	movne	r3, #0
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b80:	621a      	str	r2, [r3, #32]
		break;
 8000b82:	e021      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_A] = !active[NOTE_A];
 8000b84:	4b13      	ldr	r3, [pc, #76]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	bf0c      	ite	eq
 8000b8c:	2301      	moveq	r3, #1
 8000b8e:	2300      	movne	r3, #0
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	461a      	mov	r2, r3
 8000b94:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b96:	625a      	str	r2, [r3, #36]	; 0x24
		break;
 8000b98:	e016      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_As] = !active[NOTE_As];
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	bf0c      	ite	eq
 8000ba2:	2301      	moveq	r3, #1
 8000ba4:	2300      	movne	r3, #0
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000bac:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000bae:	e00b      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		active[NOTE_B] = !active[NOTE_B];
 8000bb0:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	bf0c      	ite	eq
 8000bb8:	2301      	moveq	r3, #1
 8000bba:	2300      	movne	r3, #0
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b04      	ldr	r3, [pc, #16]	; (8000bd4 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000bc2:	62da      	str	r2, [r3, #44]	; 0x2c
		break;
 8000bc4:	e000      	b.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x200>
		break;
 8000bc6:	bf00      	nop
	}
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	20000000 	.word	0x20000000

08000bd8 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if (htim == &htim15 )
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a0b      	ldr	r2, [pc, #44]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d10e      	bne.n	8000c06 <HAL_TIM_PeriodElapsedCallback+0x2e>
  {
	  //Disable the IRQ
	  //HAL_TIM_Base_Stop(htim);
	  int wave = tranposition__note_update();
 8000be8:	f000 fe1e 	bl	8001828 <tranposition__note_update>
 8000bec:	60f8      	str	r0, [r7, #12]
	  //HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_L, wave);
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, wave);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2110      	movs	r1, #16
 8000bf4:	4807      	ldr	r0, [pc, #28]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000bf6:	f001 fa85 	bl	8002104 <HAL_DAC_SetValue>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, wave);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4804      	ldr	r0, [pc, #16]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000c02:	f001 fa7f 	bl	8002104 <HAL_DAC_SetValue>
	  //HAL_TIM_Base_Start_IT(&htim15);
  }
}
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000268 	.word	0x20000268
 8000c14:	20000200 	.word	0x20000200

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <Error_Handler+0x8>
	...

08000c24 <menu_init>:
#include <stdio.h>

static MenuItem current_menu_item = MENU_ITEM_OCTAVE;
static int current_setting_value = 0;

void menu_init(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
    current_menu_item = MENU_ITEM_OCTAVE;
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <menu_init+0x1c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]
    current_setting_value = 0;
 8000c2e:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <menu_init+0x20>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
    lcd_init();  // Assuming lcd_init() initializes your LCD display
 8000c34:	f000 f9c3 	bl	8000fbe <lcd_init>
    menu_update_display();
 8000c38:	f000 f86e 	bl	8000d18 <menu_update_display>
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	2000036c 	.word	0x2000036c
 8000c44:	20000370 	.word	0x20000370

08000c48 <menu_handle_button_left>:

void menu_handle_button_left(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
    if (current_menu_item > 0) {
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <menu_handle_button_left+0x28>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d006      	beq.n	8000c62 <menu_handle_button_left+0x1a>
        current_menu_item--;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <menu_handle_button_left+0x28>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	b2da      	uxtb	r2, r3
 8000c5c:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <menu_handle_button_left+0x28>)
 8000c5e:	701a      	strb	r2, [r3, #0]
 8000c60:	e002      	b.n	8000c68 <menu_handle_button_left+0x20>
    } else {
        current_menu_item = MENU_ITEM_COUNT - 1;
 8000c62:	4b03      	ldr	r3, [pc, #12]	; (8000c70 <menu_handle_button_left+0x28>)
 8000c64:	2204      	movs	r2, #4
 8000c66:	701a      	strb	r2, [r3, #0]
    }
    menu_update_display();
 8000c68:	f000 f856 	bl	8000d18 <menu_update_display>
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	2000036c 	.word	0x2000036c

08000c74 <menu_handle_button_right>:

void menu_handle_button_right(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
    if (current_menu_item < MENU_ITEM_COUNT - 1) {
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <menu_handle_button_right+0x28>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b03      	cmp	r3, #3
 8000c7e:	d806      	bhi.n	8000c8e <menu_handle_button_right+0x1a>
        current_menu_item++;
 8000c80:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <menu_handle_button_right+0x28>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <menu_handle_button_right+0x28>)
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	e002      	b.n	8000c94 <menu_handle_button_right+0x20>
    } else {
        current_menu_item = 0;
 8000c8e:	4b03      	ldr	r3, [pc, #12]	; (8000c9c <menu_handle_button_right+0x28>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
    }
    menu_update_display();
 8000c94:	f000 f840 	bl	8000d18 <menu_update_display>
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	2000036c 	.word	0x2000036c

08000ca0 <menu_handle_button_up>:

void menu_handle_button_up(void) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
    switch (current_menu_item) {
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <menu_handle_button_up+0x38>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d810      	bhi.n	8000cce <menu_handle_button_up+0x2e>
 8000cac:	a201      	add	r2, pc, #4	; (adr r2, 8000cb4 <menu_handle_button_up+0x14>)
 8000cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb2:	bf00      	nop
 8000cb4:	08000ccf 	.word	0x08000ccf
 8000cb8:	08000ccf 	.word	0x08000ccf
 8000cbc:	08000ccf 	.word	0x08000ccf
 8000cc0:	08000ccf 	.word	0x08000ccf
 8000cc4:	08000cc9 	.word	0x08000cc9
            break;
        case MENU_ITEM_SUSTAIN:
            // Handle up button for sustain
            break;
        case MENU_ITEM_TRANSPOSITION:
            tranposition__increment_octave();
 8000cc8:	f000 fc14 	bl	80014f4 <tranposition__increment_octave>
            break;
 8000ccc:	e000      	b.n	8000cd0 <menu_handle_button_up+0x30>
        default:
            break;
 8000cce:	bf00      	nop
    }
    menu_update_display();
 8000cd0:	f000 f822 	bl	8000d18 <menu_update_display>
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	2000036c 	.word	0x2000036c

08000cdc <menu_handle_button_down>:


void menu_handle_button_down(void) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
    switch (current_menu_item) {
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <menu_handle_button_down+0x38>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	d810      	bhi.n	8000d0a <menu_handle_button_down+0x2e>
 8000ce8:	a201      	add	r2, pc, #4	; (adr r2, 8000cf0 <menu_handle_button_down+0x14>)
 8000cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cee:	bf00      	nop
 8000cf0:	08000d0b 	.word	0x08000d0b
 8000cf4:	08000d0b 	.word	0x08000d0b
 8000cf8:	08000d0b 	.word	0x08000d0b
 8000cfc:	08000d0b 	.word	0x08000d0b
 8000d00:	08000d05 	.word	0x08000d05
            break;
        case MENU_ITEM_SUSTAIN:
            // Handle down button for sustain
            break;
        case MENU_ITEM_TRANSPOSITION:
            tranposition__decrement_octave();
 8000d04:	f000 fc2e 	bl	8001564 <tranposition__decrement_octave>
            break;
 8000d08:	e000      	b.n	8000d0c <menu_handle_button_down+0x30>
        default:
            break;
 8000d0a:	bf00      	nop
    }
    menu_update_display();
 8000d0c:	f000 f804 	bl	8000d18 <menu_update_display>
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	2000036c 	.word	0x2000036c

08000d18 <menu_update_display>:

void menu_update_display(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
    char buffer[32];
    lcd_clear();  // Assuming lcd_clear() clears the LCD display
 8000d1e:	f000 f9b7 	bl	8001090 <lcd_clear>
    switch (current_menu_item) {
 8000d22:	4b30      	ldr	r3, [pc, #192]	; (8000de4 <menu_update_display+0xcc>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	d857      	bhi.n	8000dda <menu_update_display+0xc2>
 8000d2a:	a201      	add	r2, pc, #4	; (adr r2, 8000d30 <menu_update_display+0x18>)
 8000d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d30:	08000d45 	.word	0x08000d45
 8000d34:	08000d63 	.word	0x08000d63
 8000d38:	08000d81 	.word	0x08000d81
 8000d3c:	08000d9f 	.word	0x08000d9f
 8000d40:	08000dbd 	.word	0x08000dbd
        case MENU_ITEM_OCTAVE:
            snprintf(buffer, sizeof(buffer), "Octave: ");
 8000d44:	463b      	mov	r3, r7
 8000d46:	4a28      	ldr	r2, [pc, #160]	; (8000de8 <menu_update_display+0xd0>)
 8000d48:	2120      	movs	r1, #32
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f005 fa16 	bl	800617c <sniprintf>
            lcd_set_cursor(0, 0);  // Assuming lcd_set_cursor(row, col) sets LCD cursor position
 8000d50:	2100      	movs	r1, #0
 8000d52:	2000      	movs	r0, #0
 8000d54:	f000 f977 	bl	8001046 <lcd_set_cursor>
            lcd_write_string(buffer);  // Assuming lcd_write_string(str) writes string to LCD
 8000d58:	463b      	mov	r3, r7
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 f95e 	bl	800101c <lcd_write_string>
            break;
 8000d60:	e03c      	b.n	8000ddc <menu_update_display+0xc4>
        case MENU_ITEM_INSTRUMENT:
            snprintf(buffer, sizeof(buffer), "Instrument: ");
 8000d62:	463b      	mov	r3, r7
 8000d64:	4a21      	ldr	r2, [pc, #132]	; (8000dec <menu_update_display+0xd4>)
 8000d66:	2120      	movs	r1, #32
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f005 fa07 	bl	800617c <sniprintf>
            lcd_set_cursor(0, 0);
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2000      	movs	r0, #0
 8000d72:	f000 f968 	bl	8001046 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000d76:	463b      	mov	r3, r7
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 f94f 	bl	800101c <lcd_write_string>
            break;
 8000d7e:	e02d      	b.n	8000ddc <menu_update_display+0xc4>
        case MENU_ITEM_ECHO_DELAY:
            snprintf(buffer, sizeof(buffer), "Echo/Delay: ");
 8000d80:	463b      	mov	r3, r7
 8000d82:	4a1b      	ldr	r2, [pc, #108]	; (8000df0 <menu_update_display+0xd8>)
 8000d84:	2120      	movs	r1, #32
 8000d86:	4618      	mov	r0, r3
 8000d88:	f005 f9f8 	bl	800617c <sniprintf>
            lcd_set_cursor(0, 0);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f000 f959 	bl	8001046 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000d94:	463b      	mov	r3, r7
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 f940 	bl	800101c <lcd_write_string>
            break;
 8000d9c:	e01e      	b.n	8000ddc <menu_update_display+0xc4>
        case MENU_ITEM_SUSTAIN:
            snprintf(buffer, sizeof(buffer), "Sustain: ");
 8000d9e:	463b      	mov	r3, r7
 8000da0:	4a14      	ldr	r2, [pc, #80]	; (8000df4 <menu_update_display+0xdc>)
 8000da2:	2120      	movs	r1, #32
 8000da4:	4618      	mov	r0, r3
 8000da6:	f005 f9e9 	bl	800617c <sniprintf>
            lcd_set_cursor(0, 0);
 8000daa:	2100      	movs	r1, #0
 8000dac:	2000      	movs	r0, #0
 8000dae:	f000 f94a 	bl	8001046 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000db2:	463b      	mov	r3, r7
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 f931 	bl	800101c <lcd_write_string>
            break;
 8000dba:	e00f      	b.n	8000ddc <menu_update_display+0xc4>
        case MENU_ITEM_TRANSPOSITION:
            snprintf(buffer, sizeof(buffer), "Transposition: ");
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	4a0e      	ldr	r2, [pc, #56]	; (8000df8 <menu_update_display+0xe0>)
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f005 f9da 	bl	800617c <sniprintf>
            lcd_set_cursor(0, 0);
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f93b 	bl	8001046 <lcd_set_cursor>
            lcd_write_string(buffer);
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f922 	bl	800101c <lcd_write_string>
            break;
 8000dd8:	e000      	b.n	8000ddc <menu_update_display+0xc4>
        default:
            break;
 8000dda:	bf00      	nop
    }
}
 8000ddc:	bf00      	nop
 8000dde:	3720      	adds	r7, #32
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2000036c 	.word	0x2000036c
 8000de8:	08006b04 	.word	0x08006b04
 8000dec:	08006b10 	.word	0x08006b10
 8000df0:	08006b20 	.word	0x08006b20
 8000df4:	08006b30 	.word	0x08006b30
 8000df8:	08006b3c 	.word	0x08006b3c

08000dfc <pull_buttons>:

void pull_buttons(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_UP_PIN) == GPIO_PIN_RESET) {
 8000e00:	2180      	movs	r1, #128	; 0x80
 8000e02:	482e      	ldr	r0, [pc, #184]	; (8000ebc <pull_buttons+0xc0>)
 8000e04:	f001 fd08 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10f      	bne.n	8000e2e <pull_buttons+0x32>
        menu_handle_button_up();
 8000e0e:	f7ff ff47 	bl	8000ca0 <menu_handle_button_up>
        HAL_Delay(100);
 8000e12:	2064      	movs	r0, #100	; 0x64
 8000e14:	f000 ff78 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_UP_PIN) == GPIO_PIN_RESET) {
 8000e18:	e002      	b.n	8000e20 <pull_buttons+0x24>
            HAL_Delay(100); // Debounce delay
 8000e1a:	2064      	movs	r0, #100	; 0x64
 8000e1c:	f000 ff74 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_UP_PIN) == GPIO_PIN_RESET) {
 8000e20:	2180      	movs	r1, #128	; 0x80
 8000e22:	4826      	ldr	r0, [pc, #152]	; (8000ebc <pull_buttons+0xc0>)
 8000e24:	f001 fcf8 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0f5      	beq.n	8000e1a <pull_buttons+0x1e>
        }
    }
    if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_DOWN_PIN) == GPIO_PIN_RESET) {
 8000e2e:	2140      	movs	r1, #64	; 0x40
 8000e30:	4822      	ldr	r0, [pc, #136]	; (8000ebc <pull_buttons+0xc0>)
 8000e32:	f001 fcf1 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d10f      	bne.n	8000e5c <pull_buttons+0x60>
        menu_handle_button_down();
 8000e3c:	f7ff ff4e 	bl	8000cdc <menu_handle_button_down>
        HAL_Delay(100);
 8000e40:	2064      	movs	r0, #100	; 0x64
 8000e42:	f000 ff61 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_DOWN_PIN) == GPIO_PIN_RESET) {
 8000e46:	e002      	b.n	8000e4e <pull_buttons+0x52>
            HAL_Delay(100); // Debounce delay
 8000e48:	2064      	movs	r0, #100	; 0x64
 8000e4a:	f000 ff5d 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_DOWN_PIN) == GPIO_PIN_RESET) {
 8000e4e:	2140      	movs	r1, #64	; 0x40
 8000e50:	481a      	ldr	r0, [pc, #104]	; (8000ebc <pull_buttons+0xc0>)
 8000e52:	f001 fce1 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d0f5      	beq.n	8000e48 <pull_buttons+0x4c>
        }
    }
    if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_LEFT_PIN) == GPIO_PIN_RESET) {
 8000e5c:	2120      	movs	r1, #32
 8000e5e:	4817      	ldr	r0, [pc, #92]	; (8000ebc <pull_buttons+0xc0>)
 8000e60:	f001 fcda 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10f      	bne.n	8000e8a <pull_buttons+0x8e>
        menu_handle_button_left();
 8000e6a:	f7ff feed 	bl	8000c48 <menu_handle_button_left>
        HAL_Delay(100);
 8000e6e:	2064      	movs	r0, #100	; 0x64
 8000e70:	f000 ff4a 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_LEFT_PIN) == GPIO_PIN_RESET) {
 8000e74:	e002      	b.n	8000e7c <pull_buttons+0x80>
            HAL_Delay(100); // Debounce delay
 8000e76:	2064      	movs	r0, #100	; 0x64
 8000e78:	f000 ff46 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_LEFT_PIN) == GPIO_PIN_RESET) {
 8000e7c:	2120      	movs	r1, #32
 8000e7e:	480f      	ldr	r0, [pc, #60]	; (8000ebc <pull_buttons+0xc0>)
 8000e80:	f001 fcca 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d0f5      	beq.n	8000e76 <pull_buttons+0x7a>
        }
    }
    if (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_RIGHT_PIN) == GPIO_PIN_RESET) {
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	480b      	ldr	r0, [pc, #44]	; (8000ebc <pull_buttons+0xc0>)
 8000e8e:	f001 fcc3 	bl	8002818 <HAL_GPIO_ReadPin>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d10f      	bne.n	8000eb8 <pull_buttons+0xbc>
        menu_handle_button_right();
 8000e98:	f7ff feec 	bl	8000c74 <menu_handle_button_right>
        HAL_Delay(100);
 8000e9c:	2064      	movs	r0, #100	; 0x64
 8000e9e:	f000 ff33 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_RIGHT_PIN) == GPIO_PIN_RESET) {
 8000ea2:	e002      	b.n	8000eaa <pull_buttons+0xae>
            HAL_Delay(100); // Debounce delay
 8000ea4:	2064      	movs	r0, #100	; 0x64
 8000ea6:	f000 ff2f 	bl	8001d08 <HAL_Delay>
        while (HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_RIGHT_PIN) == GPIO_PIN_RESET) {
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4803      	ldr	r0, [pc, #12]	; (8000ebc <pull_buttons+0xc0>)
 8000eae:	f001 fcb3 	bl	8002818 <HAL_GPIO_ReadPin>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f5      	beq.n	8000ea4 <pull_buttons+0xa8>
        }
    }
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <lcd_write_nibble>:
#include "screen.h"

uint8_t backlight_state = 1; // initialize backlight_state

void lcd_write_nibble(uint8_t nibble, uint8_t rs)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af02      	add	r7, sp, #8
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	460a      	mov	r2, r1
 8000eca:	71fb      	strb	r3, [r7, #7]
 8000ecc:	4613      	mov	r3, r2
 8000ece:	71bb      	strb	r3, [r7, #6]
    uint8_t data = nibble << D4_BIT;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	011b      	lsls	r3, r3, #4
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	73fb      	strb	r3, [r7, #15]
    data |= rs << RS_BIT;
 8000ed8:	7bfa      	ldrb	r2, [r7, #15]
 8000eda:	79bb      	ldrb	r3, [r7, #6]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	73fb      	strb	r3, [r7, #15]
    data |= backlight_state << BL_BIT;
 8000ee2:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <lcd_write_nibble+0x7c>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	00db      	lsls	r3, r3, #3
 8000ee8:	b25a      	sxtb	r2, r3
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	b25b      	sxtb	r3, r3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	b25b      	sxtb	r3, r3
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	73fb      	strb	r3, [r7, #15]

    data |= 1 << EN_BIT;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	f043 0304 	orr.w	r3, r3, #4
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f00:	f107 020f 	add.w	r2, r7, #15
 8000f04:	2364      	movs	r3, #100	; 0x64
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	214e      	movs	r1, #78	; 0x4e
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <lcd_write_nibble+0x80>)
 8000f0e:	f001 fd4f 	bl	80029b0 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f000 fef8 	bl	8001d08 <HAL_Delay>
    data &= ~(1 << EN_BIT);
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	f023 0304 	bic.w	r3, r3, #4
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8000f22:	f107 020f 	add.w	r2, r7, #15
 8000f26:	2364      	movs	r3, #100	; 0x64
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	214e      	movs	r1, #78	; 0x4e
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <lcd_write_nibble+0x80>)
 8000f30:	f001 fd3e 	bl	80029b0 <HAL_I2C_Master_Transmit>
}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000030 	.word	0x20000030
 8000f40:	20000214 	.word	0x20000214

08000f44 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
    uint8_t upper_nibble = cmd >> 4;
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	091b      	lsrs	r3, r3, #4
 8000f52:	73fb      	strb	r3, [r7, #15]
    uint8_t lower_nibble = cmd & 0x0F;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f003 030f 	and.w	r3, r3, #15
 8000f5a:	73bb      	strb	r3, [r7, #14]
    lcd_write_nibble(upper_nibble, 0);
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ffad 	bl	8000ec0 <lcd_write_nibble>
    lcd_write_nibble(lower_nibble, 0);
 8000f66:	7bbb      	ldrb	r3, [r7, #14]
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff ffa8 	bl	8000ec0 <lcd_write_nibble>
    if (cmd == 0x01 || cmd == 0x02)
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d002      	beq.n	8000f7c <lcd_send_cmd+0x38>
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d102      	bne.n	8000f82 <lcd_send_cmd+0x3e>
    {
        HAL_Delay(2);
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f000 fec3 	bl	8001d08 <HAL_Delay>
    }
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b084      	sub	sp, #16
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	71fb      	strb	r3, [r7, #7]
    uint8_t upper_nibble = data >> 4;
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	091b      	lsrs	r3, r3, #4
 8000f98:	73fb      	strb	r3, [r7, #15]
    uint8_t lower_nibble = data & 0x0F;
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	f003 030f 	and.w	r3, r3, #15
 8000fa0:	73bb      	strb	r3, [r7, #14]
    lcd_write_nibble(upper_nibble, 1);
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ff8a 	bl	8000ec0 <lcd_write_nibble>
    lcd_write_nibble(lower_nibble, 1);
 8000fac:	7bbb      	ldrb	r3, [r7, #14]
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff85 	bl	8000ec0 <lcd_write_nibble>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <lcd_init>:

void lcd_init()
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8000fc2:	2032      	movs	r0, #50	; 0x32
 8000fc4:	f000 fea0 	bl	8001d08 <HAL_Delay>
    lcd_write_nibble(0x03, 0);
 8000fc8:	2100      	movs	r1, #0
 8000fca:	2003      	movs	r0, #3
 8000fcc:	f7ff ff78 	bl	8000ec0 <lcd_write_nibble>
    HAL_Delay(5);
 8000fd0:	2005      	movs	r0, #5
 8000fd2:	f000 fe99 	bl	8001d08 <HAL_Delay>
    lcd_write_nibble(0x03, 0);
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f7ff ff71 	bl	8000ec0 <lcd_write_nibble>
    HAL_Delay(1);
 8000fde:	2001      	movs	r0, #1
 8000fe0:	f000 fe92 	bl	8001d08 <HAL_Delay>
    lcd_write_nibble(0x03, 0);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	2003      	movs	r0, #3
 8000fe8:	f7ff ff6a 	bl	8000ec0 <lcd_write_nibble>
    HAL_Delay(1);
 8000fec:	2001      	movs	r0, #1
 8000fee:	f000 fe8b 	bl	8001d08 <HAL_Delay>
    lcd_write_nibble(0x02, 0);
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f7ff ff63 	bl	8000ec0 <lcd_write_nibble>
    lcd_send_cmd(0x28);
 8000ffa:	2028      	movs	r0, #40	; 0x28
 8000ffc:	f7ff ffa2 	bl	8000f44 <lcd_send_cmd>
    lcd_send_cmd(0x0C);
 8001000:	200c      	movs	r0, #12
 8001002:	f7ff ff9f 	bl	8000f44 <lcd_send_cmd>
    lcd_send_cmd(0x06);
 8001006:	2006      	movs	r0, #6
 8001008:	f7ff ff9c 	bl	8000f44 <lcd_send_cmd>
    lcd_send_cmd(0x01);
 800100c:	2001      	movs	r0, #1
 800100e:	f7ff ff99 	bl	8000f44 <lcd_send_cmd>
    HAL_Delay(2);
 8001012:	2002      	movs	r0, #2
 8001014:	f000 fe78 	bl	8001d08 <HAL_Delay>
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <lcd_write_string>:

void lcd_write_string(char *str)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
    while (*str)
 8001024:	e006      	b.n	8001034 <lcd_write_string+0x18>
    {
        lcd_send_data(*str++);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ffab 	bl	8000f8a <lcd_send_data>
    while (*str)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f4      	bne.n	8001026 <lcd_write_string+0xa>
    }
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	460a      	mov	r2, r1
 8001050:	71fb      	strb	r3, [r7, #7]
 8001052:	4613      	mov	r3, r2
 8001054:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    switch (row)
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <lcd_set_cursor+0x1c>
 800105c:	2b01      	cmp	r3, #1
 800105e:	d003      	beq.n	8001068 <lcd_set_cursor+0x22>
 8001060:	e005      	b.n	800106e <lcd_set_cursor+0x28>
    {
        case 0:
            address = 0x00;
 8001062:	2300      	movs	r3, #0
 8001064:	73fb      	strb	r3, [r7, #15]
            break;
 8001066:	e004      	b.n	8001072 <lcd_set_cursor+0x2c>
        case 1:
            address = 0x40;
 8001068:	2340      	movs	r3, #64	; 0x40
 800106a:	73fb      	strb	r3, [r7, #15]
            break;
 800106c:	e001      	b.n	8001072 <lcd_set_cursor+0x2c>
        default:
            address = 0x00;
 800106e:	2300      	movs	r3, #0
 8001070:	73fb      	strb	r3, [r7, #15]
    }
    address += column;
 8001072:	7bfa      	ldrb	r2, [r7, #15]
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	4413      	add	r3, r2
 8001078:	73fb      	strb	r3, [r7, #15]
    lcd_send_cmd(0x80 | address);
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001080:	b2db      	uxtb	r3, r3
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ff5e 	bl	8000f44 <lcd_send_cmd>
}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <lcd_clear>:

void lcd_clear(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff ff55 	bl	8000f44 <lcd_send_cmd>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_MspInit+0x44>)
 80010a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <HAL_MspInit+0x44>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6613      	str	r3, [r2, #96]	; 0x60
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_MspInit+0x44>)
 80010b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <HAL_MspInit+0x44>)
 80010c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c2:	4a08      	ldr	r2, [pc, #32]	; (80010e4 <HAL_MspInit+0x44>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c8:	6593      	str	r3, [r2, #88]	; 0x58
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HAL_MspInit+0x44>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000

080010e8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	; 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a19      	ldr	r2, [pc, #100]	; (800116c <HAL_DAC_MspInit+0x84>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d12c      	bne.n	8001164 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800110a:	4b19      	ldr	r3, [pc, #100]	; (8001170 <HAL_DAC_MspInit+0x88>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110e:	4a18      	ldr	r2, [pc, #96]	; (8001170 <HAL_DAC_MspInit+0x88>)
 8001110:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001114:	6593      	str	r3, [r2, #88]	; 0x58
 8001116:	4b16      	ldr	r3, [pc, #88]	; (8001170 <HAL_DAC_MspInit+0x88>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800111a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b13      	ldr	r3, [pc, #76]	; (8001170 <HAL_DAC_MspInit+0x88>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001126:	4a12      	ldr	r2, [pc, #72]	; (8001170 <HAL_DAC_MspInit+0x88>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HAL_DAC_MspInit+0x88>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800113a:	2330      	movs	r3, #48	; 0x30
 800113c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001150:	f001 f9b8 	bl	80024c4 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2100      	movs	r1, #0
 8001158:	2036      	movs	r0, #54	; 0x36
 800115a:	f000 fed4 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800115e:	2036      	movs	r0, #54	; 0x36
 8001160:	f000 feed 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001164:	bf00      	nop
 8001166:	3728      	adds	r7, #40	; 0x28
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40007400 	.word	0x40007400
 8001170:	40021000 	.word	0x40021000

08001174 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b0ac      	sub	sp, #176	; 0xb0
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2288      	movs	r2, #136	; 0x88
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f005 f825 	bl	80061e4 <memset>
  if(hi2c->Instance==I2C1)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a21      	ldr	r2, [pc, #132]	; (8001224 <HAL_I2C_MspInit+0xb0>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d13b      	bne.n	800121c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011a4:	2340      	movs	r3, #64	; 0x40
 80011a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4618      	mov	r0, r3
 80011b2:	f002 fe21 	bl	8003df8 <HAL_RCCEx_PeriphCLKConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011bc:	f7ff fd2c 	bl	8000c18 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c0:	4b19      	ldr	r3, [pc, #100]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 80011c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c4:	4a18      	ldr	r2, [pc, #96]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 80011c6:	f043 0302 	orr.w	r3, r3, #2
 80011ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011cc:	4b16      	ldr	r3, [pc, #88]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 80011ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e0:	2312      	movs	r3, #18
 80011e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011f2:	2304      	movs	r3, #4
 80011f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011fc:	4619      	mov	r1, r3
 80011fe:	480b      	ldr	r0, [pc, #44]	; (800122c <HAL_I2C_MspInit+0xb8>)
 8001200:	f001 f960 	bl	80024c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 8001206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001208:	4a07      	ldr	r2, [pc, #28]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 800120a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800120e:	6593      	str	r3, [r2, #88]	; 0x58
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <HAL_I2C_MspInit+0xb4>)
 8001212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001214:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800121c:	bf00      	nop
 800121e:	37b0      	adds	r7, #176	; 0xb0
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40005400 	.word	0x40005400
 8001228:	40021000 	.word	0x40021000
 800122c:	48000400 	.word	0x48000400

08001230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM15)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a0d      	ldr	r2, [pc, #52]	; (8001274 <HAL_TIM_Base_MspInit+0x44>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d113      	bne.n	800126a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <HAL_TIM_Base_MspInit+0x48>)
 8001244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001246:	4a0c      	ldr	r2, [pc, #48]	; (8001278 <HAL_TIM_Base_MspInit+0x48>)
 8001248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124c:	6613      	str	r3, [r2, #96]	; 0x60
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <HAL_TIM_Base_MspInit+0x48>)
 8001250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001252:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2100      	movs	r1, #0
 800125e:	2018      	movs	r0, #24
 8001260:	f000 fe51 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001264:	2018      	movs	r0, #24
 8001266:	f000 fe6a 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40014000 	.word	0x40014000
 8001278:	40021000 	.word	0x40021000

0800127c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ac      	sub	sp, #176	; 0xb0
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2288      	movs	r2, #136	; 0x88
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f004 ffa1 	bl	80061e4 <memset>
  if(huart->Instance==USART2)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a25      	ldr	r2, [pc, #148]	; (800133c <HAL_UART_MspInit+0xc0>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d143      	bne.n	8001334 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4618      	mov	r0, r3
 80012ba:	f002 fd9d 	bl	8003df8 <HAL_RCCEx_PeriphCLKConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012c4:	f7ff fca8 	bl	8000c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012c8:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012cc:	4a1c      	ldr	r2, [pc, #112]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d2:	6593      	str	r3, [r2, #88]	; 0x58
 80012d4:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b17      	ldr	r3, [pc, #92]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	4a16      	ldr	r2, [pc, #88]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ec:	4b14      	ldr	r3, [pc, #80]	; (8001340 <HAL_UART_MspInit+0xc4>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012f8:	230c      	movs	r3, #12
 80012fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130a:	2303      	movs	r3, #3
 800130c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001310:	2307      	movs	r3, #7
 8001312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001316:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f001 f8d0 	bl	80024c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001324:	2200      	movs	r2, #0
 8001326:	2100      	movs	r1, #0
 8001328:	2026      	movs	r0, #38	; 0x26
 800132a:	f000 fdec 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800132e:	2026      	movs	r0, #38	; 0x26
 8001330:	f000 fe05 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001334:	bf00      	nop
 8001336:	37b0      	adds	r7, #176	; 0xb0
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40004400 	.word	0x40004400
 8001340:	40021000 	.word	0x40021000

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001348:	e7fe      	b.n	8001348 <NMI_Handler+0x4>

0800134a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134e:	e7fe      	b.n	800134e <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	e7fe      	b.n	8001354 <MemManage_Handler+0x4>

08001356 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135a:	e7fe      	b.n	800135a <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	e7fe      	b.n	8001360 <UsageFault_Handler+0x4>

08001362 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001390:	f000 fc9a 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_1_Pin);
 800139c:	2001      	movs	r0, #1
 800139e:	f001 fa53 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_2_Pin);
 80013aa:	2002      	movs	r0, #2
 80013ac:	f001 fa4c 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_3_Pin);
 80013b8:	2004      	movs	r0, #4
 80013ba:	f001 fa45 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_4_Pin);
 80013c6:	2008      	movs	r0, #8
 80013c8:	f001 fa3e 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_5_Pin);
 80013d4:	2010      	movs	r0, #16
 80013d6:	f001 fa37 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}

080013de <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_6_Pin);
 80013e2:	2020      	movs	r0, #32
 80013e4:	f001 fa30 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_7_Pin);
 80013e8:	2040      	movs	r0, #64	; 0x40
 80013ea:	f001 fa2d 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_8_Pin);
 80013ee:	2080      	movs	r0, #128	; 0x80
 80013f0:	f001 fa2a 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_9_Pin);
 80013f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80013f8:	f001 fa26 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_10_Pin);
 80013fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001400:	f001 fa22 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800140c:	4802      	ldr	r0, [pc, #8]	; (8001418 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800140e:	f003 fa77 	bl	8004900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000268 	.word	0x20000268

0800141c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001420:	4802      	ldr	r0, [pc, #8]	; (800142c <USART2_IRQHandler+0x10>)
 8001422:	f003 fe89 	bl	8005138 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200002b4 	.word	0x200002b4

08001430 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NOTE_11_Pin);
 8001434:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001438:	f001 fa06 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(NOTE_12_Pin);
 800143c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001440:	f001 fa02 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001444:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001448:	f001 f9fe 	bl	8002848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001454:	4802      	ldr	r0, [pc, #8]	; (8001460 <TIM6_DAC_IRQHandler+0x10>)
 8001456:	f000 fdfb 	bl	8002050 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000200 	.word	0x20000200

08001464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800146c:	4a14      	ldr	r2, [pc, #80]	; (80014c0 <_sbrk+0x5c>)
 800146e:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <_sbrk+0x60>)
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001478:	4b13      	ldr	r3, [pc, #76]	; (80014c8 <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <_sbrk+0x64>)
 8001482:	4a12      	ldr	r2, [pc, #72]	; (80014cc <_sbrk+0x68>)
 8001484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	429a      	cmp	r2, r3
 8001492:	d207      	bcs.n	80014a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001494:	f004 feae 	bl	80061f4 <__errno>
 8001498:	4603      	mov	r3, r0
 800149a:	220c      	movs	r2, #12
 800149c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	e009      	b.n	80014b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a4:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014aa:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a05      	ldr	r2, [pc, #20]	; (80014c8 <_sbrk+0x64>)
 80014b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b6:	68fb      	ldr	r3, [r7, #12]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20018000 	.word	0x20018000
 80014c4:	00000400 	.word	0x00000400
 80014c8:	20000374 	.word	0x20000374
 80014cc:	20000528 	.word	0x20000528

080014d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <SystemInit+0x20>)
 80014d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014da:	4a05      	ldr	r2, [pc, #20]	; (80014f0 <SystemInit+0x20>)
 80014dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <tranposition__increment_octave>:


void update_note_tables();


void tranposition__increment_octave() {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	/*
	 * This is a simple state machine to increase the octave.
	 * After the switch case we need to update the values for
	 * the notes and indexes.
	 */
	switch (activeOctave) {
 80014f8:	4b19      	ldr	r3, [pc, #100]	; (8001560 <tranposition__increment_octave+0x6c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b05      	cmp	r3, #5
 80014fe:	d827      	bhi.n	8001550 <tranposition__increment_octave+0x5c>
 8001500:	a201      	add	r2, pc, #4	; (adr r2, 8001508 <tranposition__increment_octave+0x14>)
 8001502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001506:	bf00      	nop
 8001508:	08001521 	.word	0x08001521
 800150c:	08001529 	.word	0x08001529
 8001510:	08001531 	.word	0x08001531
 8001514:	08001539 	.word	0x08001539
 8001518:	08001541 	.word	0x08001541
 800151c:	08001549 	.word	0x08001549
	case OCTAVE_1:
		activeOctave = OCTAVE_2;
 8001520:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <tranposition__increment_octave+0x6c>)
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
		break;
 8001526:	e017      	b.n	8001558 <tranposition__increment_octave+0x64>
	case OCTAVE_2:
		activeOctave = OCTAVE_3;
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <tranposition__increment_octave+0x6c>)
 800152a:	2202      	movs	r2, #2
 800152c:	701a      	strb	r2, [r3, #0]
		break;
 800152e:	e013      	b.n	8001558 <tranposition__increment_octave+0x64>
	case OCTAVE_3:
		activeOctave = OCTAVE_4;
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <tranposition__increment_octave+0x6c>)
 8001532:	2203      	movs	r2, #3
 8001534:	701a      	strb	r2, [r3, #0]
		break;
 8001536:	e00f      	b.n	8001558 <tranposition__increment_octave+0x64>
	case OCTAVE_4:
		activeOctave = OCTAVE_5;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <tranposition__increment_octave+0x6c>)
 800153a:	2204      	movs	r2, #4
 800153c:	701a      	strb	r2, [r3, #0]
		break;
 800153e:	e00b      	b.n	8001558 <tranposition__increment_octave+0x64>
	case OCTAVE_5:
		activeOctave = OCTAVE_6;
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <tranposition__increment_octave+0x6c>)
 8001542:	2205      	movs	r2, #5
 8001544:	701a      	strb	r2, [r3, #0]
		break;
 8001546:	e007      	b.n	8001558 <tranposition__increment_octave+0x64>
	case OCTAVE_6:
		activeOctave = OCTAVE_7;
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <tranposition__increment_octave+0x6c>)
 800154a:	2206      	movs	r2, #6
 800154c:	701a      	strb	r2, [r3, #0]
		break;
 800154e:	e003      	b.n	8001558 <tranposition__increment_octave+0x64>
	default:
	case OCTAVE_7:
		activeOctave = OCTAVE_1;
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <tranposition__increment_octave+0x6c>)
 8001552:	2200      	movs	r2, #0
 8001554:	701a      	strb	r2, [r3, #0]
		break;
 8001556:	bf00      	nop

	}

	update_note_tables();
 8001558:	f000 f83c 	bl	80015d4 <update_note_tables>

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000188 	.word	0x20000188

08001564 <tranposition__decrement_octave>:

void tranposition__decrement_octave() {
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	 * This is a simple state machine to decrement the octave.
	 * After the switch case we need to update the values for
	 * the notes and indexes.
	 */

	switch (activeOctave) {
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b05      	cmp	r3, #5
 800156e:	d827      	bhi.n	80015c0 <tranposition__decrement_octave+0x5c>
 8001570:	a201      	add	r2, pc, #4	; (adr r2, 8001578 <tranposition__decrement_octave+0x14>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	08001591 	.word	0x08001591
 800157c:	08001599 	.word	0x08001599
 8001580:	080015a1 	.word	0x080015a1
 8001584:	080015a9 	.word	0x080015a9
 8001588:	080015b1 	.word	0x080015b1
 800158c:	080015b9 	.word	0x080015b9
	case OCTAVE_1:
		activeOctave = OCTAVE_7;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 8001592:	2206      	movs	r2, #6
 8001594:	701a      	strb	r2, [r3, #0]
		break;
 8001596:	e017      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	case OCTAVE_2:
		activeOctave = OCTAVE_1;
 8001598:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
		break;
 800159e:	e013      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	case OCTAVE_3:
		activeOctave = OCTAVE_2;
 80015a0:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]
		break;
 80015a6:	e00f      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	case OCTAVE_4:
		activeOctave = OCTAVE_3;
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 80015aa:	2202      	movs	r2, #2
 80015ac:	701a      	strb	r2, [r3, #0]
		break;
 80015ae:	e00b      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	case OCTAVE_5:
		activeOctave = OCTAVE_4;
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 80015b2:	2203      	movs	r2, #3
 80015b4:	701a      	strb	r2, [r3, #0]
		break;
 80015b6:	e007      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	case OCTAVE_6:
		activeOctave = OCTAVE_5;
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 80015ba:	2204      	movs	r2, #4
 80015bc:	701a      	strb	r2, [r3, #0]
		break;
 80015be:	e003      	b.n	80015c8 <tranposition__decrement_octave+0x64>
	default:
	case OCTAVE_7:
		activeOctave = OCTAVE_6;
 80015c0:	4b03      	ldr	r3, [pc, #12]	; (80015d0 <tranposition__decrement_octave+0x6c>)
 80015c2:	2205      	movs	r2, #5
 80015c4:	701a      	strb	r2, [r3, #0]
		break;
 80015c6:	bf00      	nop

	}

	update_note_tables();
 80015c8:	f000 f804 	bl	80015d4 <update_note_tables>
}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000188 	.word	0x20000188

080015d4 <update_note_tables>:

void update_note_tables(){
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
	 * This function takes the current octave and uses it to update our current
	 * note and sample information.
	 * The NOTE_TABLES are found in sine_tables.h
	 *
	 */
	current_C_TABLE = C_TABLES[activeOctave];
 80015d8:	4b62      	ldr	r3, [pc, #392]	; (8001764 <update_note_tables+0x190>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b62      	ldr	r3, [pc, #392]	; (8001768 <update_note_tables+0x194>)
 80015e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e4:	4a61      	ldr	r2, [pc, #388]	; (800176c <update_note_tables+0x198>)
 80015e6:	6013      	str	r3, [r2, #0]
	current_Cs_TABLE = Cs_TABLES[activeOctave];
 80015e8:	4b5e      	ldr	r3, [pc, #376]	; (8001764 <update_note_tables+0x190>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b60      	ldr	r3, [pc, #384]	; (8001770 <update_note_tables+0x19c>)
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	4a5f      	ldr	r2, [pc, #380]	; (8001774 <update_note_tables+0x1a0>)
 80015f6:	6013      	str	r3, [r2, #0]
	current_D_TABLE = D_TABLES[activeOctave];
 80015f8:	4b5a      	ldr	r3, [pc, #360]	; (8001764 <update_note_tables+0x190>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b5e      	ldr	r3, [pc, #376]	; (8001778 <update_note_tables+0x1a4>)
 8001600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001604:	4a5d      	ldr	r2, [pc, #372]	; (800177c <update_note_tables+0x1a8>)
 8001606:	6013      	str	r3, [r2, #0]
	current_Ds_TABLE = Ds_TABLES[activeOctave];
 8001608:	4b56      	ldr	r3, [pc, #344]	; (8001764 <update_note_tables+0x190>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4b5c      	ldr	r3, [pc, #368]	; (8001780 <update_note_tables+0x1ac>)
 8001610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001614:	4a5b      	ldr	r2, [pc, #364]	; (8001784 <update_note_tables+0x1b0>)
 8001616:	6013      	str	r3, [r2, #0]
	current_E_TABLE = E_TABLES[activeOctave];
 8001618:	4b52      	ldr	r3, [pc, #328]	; (8001764 <update_note_tables+0x190>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4b5a      	ldr	r3, [pc, #360]	; (8001788 <update_note_tables+0x1b4>)
 8001620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001624:	4a59      	ldr	r2, [pc, #356]	; (800178c <update_note_tables+0x1b8>)
 8001626:	6013      	str	r3, [r2, #0]
	current_F_TABLE = F_TABLES[activeOctave];
 8001628:	4b4e      	ldr	r3, [pc, #312]	; (8001764 <update_note_tables+0x190>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	4b58      	ldr	r3, [pc, #352]	; (8001790 <update_note_tables+0x1bc>)
 8001630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001634:	4a57      	ldr	r2, [pc, #348]	; (8001794 <update_note_tables+0x1c0>)
 8001636:	6013      	str	r3, [r2, #0]
	current_Fs_TABLE = Fs_TABLES[activeOctave];
 8001638:	4b4a      	ldr	r3, [pc, #296]	; (8001764 <update_note_tables+0x190>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	4b56      	ldr	r3, [pc, #344]	; (8001798 <update_note_tables+0x1c4>)
 8001640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001644:	4a55      	ldr	r2, [pc, #340]	; (800179c <update_note_tables+0x1c8>)
 8001646:	6013      	str	r3, [r2, #0]
	current_G_TABLE = G_TABLES[activeOctave];
 8001648:	4b46      	ldr	r3, [pc, #280]	; (8001764 <update_note_tables+0x190>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b54      	ldr	r3, [pc, #336]	; (80017a0 <update_note_tables+0x1cc>)
 8001650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001654:	4a53      	ldr	r2, [pc, #332]	; (80017a4 <update_note_tables+0x1d0>)
 8001656:	6013      	str	r3, [r2, #0]
	current_Gs_TABLE = Gs_TABLES[activeOctave];
 8001658:	4b42      	ldr	r3, [pc, #264]	; (8001764 <update_note_tables+0x190>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b52      	ldr	r3, [pc, #328]	; (80017a8 <update_note_tables+0x1d4>)
 8001660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001664:	4a51      	ldr	r2, [pc, #324]	; (80017ac <update_note_tables+0x1d8>)
 8001666:	6013      	str	r3, [r2, #0]
	current_A_TABLE = A_TABLES[activeOctave];
 8001668:	4b3e      	ldr	r3, [pc, #248]	; (8001764 <update_note_tables+0x190>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <update_note_tables+0x1dc>)
 8001670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001674:	4a4f      	ldr	r2, [pc, #316]	; (80017b4 <update_note_tables+0x1e0>)
 8001676:	6013      	str	r3, [r2, #0]
	current_As_TABLE = As_TABLES[activeOctave];
 8001678:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <update_note_tables+0x190>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b4e      	ldr	r3, [pc, #312]	; (80017b8 <update_note_tables+0x1e4>)
 8001680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001684:	4a4d      	ldr	r2, [pc, #308]	; (80017bc <update_note_tables+0x1e8>)
 8001686:	6013      	str	r3, [r2, #0]
	current_B_TABLE = B_TABLES[activeOctave];
 8001688:	4b36      	ldr	r3, [pc, #216]	; (8001764 <update_note_tables+0x190>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	4b4c      	ldr	r3, [pc, #304]	; (80017c0 <update_note_tables+0x1ec>)
 8001690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001694:	4a4b      	ldr	r2, [pc, #300]	; (80017c4 <update_note_tables+0x1f0>)
 8001696:	6013      	str	r3, [r2, #0]

	current_C_SAMPLES = C_SAMPLES[activeOctave];
 8001698:	4b32      	ldr	r3, [pc, #200]	; (8001764 <update_note_tables+0x190>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	4b4a      	ldr	r3, [pc, #296]	; (80017c8 <update_note_tables+0x1f4>)
 80016a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016a4:	4a49      	ldr	r2, [pc, #292]	; (80017cc <update_note_tables+0x1f8>)
 80016a6:	6013      	str	r3, [r2, #0]
	current_Cs_SAMPLES = Cs_SAMPLES[activeOctave];
 80016a8:	4b2e      	ldr	r3, [pc, #184]	; (8001764 <update_note_tables+0x190>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	461a      	mov	r2, r3
 80016ae:	4b48      	ldr	r3, [pc, #288]	; (80017d0 <update_note_tables+0x1fc>)
 80016b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b4:	4a47      	ldr	r2, [pc, #284]	; (80017d4 <update_note_tables+0x200>)
 80016b6:	6013      	str	r3, [r2, #0]
	current_D_SAMPLES = D_SAMPLES[activeOctave];
 80016b8:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <update_note_tables+0x190>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <update_note_tables+0x204>)
 80016c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016c4:	4a45      	ldr	r2, [pc, #276]	; (80017dc <update_note_tables+0x208>)
 80016c6:	6013      	str	r3, [r2, #0]
	current_Ds_SAMPLES = Ds_SAMPLES[activeOctave];
 80016c8:	4b26      	ldr	r3, [pc, #152]	; (8001764 <update_note_tables+0x190>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b44      	ldr	r3, [pc, #272]	; (80017e0 <update_note_tables+0x20c>)
 80016d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d4:	4a43      	ldr	r2, [pc, #268]	; (80017e4 <update_note_tables+0x210>)
 80016d6:	6013      	str	r3, [r2, #0]
	current_E_SAMPLES = E_SAMPLES[activeOctave];
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <update_note_tables+0x190>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b42      	ldr	r3, [pc, #264]	; (80017e8 <update_note_tables+0x214>)
 80016e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e4:	4a41      	ldr	r2, [pc, #260]	; (80017ec <update_note_tables+0x218>)
 80016e6:	6013      	str	r3, [r2, #0]
	current_F_SAMPLES = F_SAMPLES[activeOctave];
 80016e8:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <update_note_tables+0x190>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b40      	ldr	r3, [pc, #256]	; (80017f0 <update_note_tables+0x21c>)
 80016f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f4:	4a3f      	ldr	r2, [pc, #252]	; (80017f4 <update_note_tables+0x220>)
 80016f6:	6013      	str	r3, [r2, #0]
	current_Fs_SAMPLES = Fs_SAMPLES[activeOctave];
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <update_note_tables+0x190>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b3e      	ldr	r3, [pc, #248]	; (80017f8 <update_note_tables+0x224>)
 8001700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001704:	4a3d      	ldr	r2, [pc, #244]	; (80017fc <update_note_tables+0x228>)
 8001706:	6013      	str	r3, [r2, #0]
	current_G_SAMPLES = G_SAMPLES[activeOctave];
 8001708:	4b16      	ldr	r3, [pc, #88]	; (8001764 <update_note_tables+0x190>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b3c      	ldr	r3, [pc, #240]	; (8001800 <update_note_tables+0x22c>)
 8001710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001714:	4a3b      	ldr	r2, [pc, #236]	; (8001804 <update_note_tables+0x230>)
 8001716:	6013      	str	r3, [r2, #0]
	current_Gs_SAMPLES = Gs_SAMPLES[activeOctave];
 8001718:	4b12      	ldr	r3, [pc, #72]	; (8001764 <update_note_tables+0x190>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b3a      	ldr	r3, [pc, #232]	; (8001808 <update_note_tables+0x234>)
 8001720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001724:	4a39      	ldr	r2, [pc, #228]	; (800180c <update_note_tables+0x238>)
 8001726:	6013      	str	r3, [r2, #0]
	current_A_SAMPLES = A_SAMPLES[activeOctave];
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <update_note_tables+0x190>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	4b38      	ldr	r3, [pc, #224]	; (8001810 <update_note_tables+0x23c>)
 8001730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001734:	4a37      	ldr	r2, [pc, #220]	; (8001814 <update_note_tables+0x240>)
 8001736:	6013      	str	r3, [r2, #0]
	current_As_SAMPLES = As_SAMPLES[activeOctave];
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <update_note_tables+0x190>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	4b36      	ldr	r3, [pc, #216]	; (8001818 <update_note_tables+0x244>)
 8001740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001744:	4a35      	ldr	r2, [pc, #212]	; (800181c <update_note_tables+0x248>)
 8001746:	6013      	str	r3, [r2, #0]
	current_B_SAMPLES = B_SAMPLES[activeOctave];
 8001748:	4b06      	ldr	r3, [pc, #24]	; (8001764 <update_note_tables+0x190>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b34      	ldr	r3, [pc, #208]	; (8001820 <update_note_tables+0x24c>)
 8001750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001754:	4a33      	ldr	r2, [pc, #204]	; (8001824 <update_note_tables+0x250>)
 8001756:	6013      	str	r3, [r2, #0]

}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20000188 	.word	0x20000188
 8001768:	20000038 	.word	0x20000038
 800176c:	20000378 	.word	0x20000378
 8001770:	20000054 	.word	0x20000054
 8001774:	2000037c 	.word	0x2000037c
 8001778:	20000070 	.word	0x20000070
 800177c:	20000380 	.word	0x20000380
 8001780:	2000008c 	.word	0x2000008c
 8001784:	20000384 	.word	0x20000384
 8001788:	200000a8 	.word	0x200000a8
 800178c:	20000388 	.word	0x20000388
 8001790:	200000c4 	.word	0x200000c4
 8001794:	2000038c 	.word	0x2000038c
 8001798:	200000e0 	.word	0x200000e0
 800179c:	20000390 	.word	0x20000390
 80017a0:	200000fc 	.word	0x200000fc
 80017a4:	20000394 	.word	0x20000394
 80017a8:	20000118 	.word	0x20000118
 80017ac:	20000398 	.word	0x20000398
 80017b0:	20000134 	.word	0x20000134
 80017b4:	2000039c 	.word	0x2000039c
 80017b8:	20000150 	.word	0x20000150
 80017bc:	200003a0 	.word	0x200003a0
 80017c0:	2000016c 	.word	0x2000016c
 80017c4:	200003a4 	.word	0x200003a4
 80017c8:	0803b8f0 	.word	0x0803b8f0
 80017cc:	200003a8 	.word	0x200003a8
 80017d0:	0803b90c 	.word	0x0803b90c
 80017d4:	200003ac 	.word	0x200003ac
 80017d8:	0803b928 	.word	0x0803b928
 80017dc:	200003b0 	.word	0x200003b0
 80017e0:	0803b944 	.word	0x0803b944
 80017e4:	200003b4 	.word	0x200003b4
 80017e8:	0803b960 	.word	0x0803b960
 80017ec:	200003b8 	.word	0x200003b8
 80017f0:	0803b97c 	.word	0x0803b97c
 80017f4:	200003bc 	.word	0x200003bc
 80017f8:	0803b998 	.word	0x0803b998
 80017fc:	200003c0 	.word	0x200003c0
 8001800:	0803b9b4 	.word	0x0803b9b4
 8001804:	200003c4 	.word	0x200003c4
 8001808:	0803b9d0 	.word	0x0803b9d0
 800180c:	200003c8 	.word	0x200003c8
 8001810:	0803b9ec 	.word	0x0803b9ec
 8001814:	200003cc 	.word	0x200003cc
 8001818:	0803ba08 	.word	0x0803ba08
 800181c:	200003d0 	.word	0x200003d0
 8001820:	0803ba24 	.word	0x0803ba24
 8001824:	200003d4 	.word	0x200003d4

08001828 <tranposition__note_update>:

int tranposition__note_update() {
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
	/****************************************************************
		 This first section of Code is to handle the reseting of each index.
		 Normally this would be done at the end, but since we might be switching octaves
		 we need to make sure that our indexes are restarted.
	*********************************************************************/
		if (index[NOTE_C] > current_C_SAMPLES)
 800182e:	4b85      	ldr	r3, [pc, #532]	; (8001a44 <tranposition__note_update+0x21c>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	4b85      	ldr	r3, [pc, #532]	; (8001a48 <tranposition__note_update+0x220>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	dd02      	ble.n	8001840 <tranposition__note_update+0x18>
			index[NOTE_C] = 0;
 800183a:	4b82      	ldr	r3, [pc, #520]	; (8001a44 <tranposition__note_update+0x21c>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
		if (index[NOTE_Cs] > current_Cs_SAMPLES)
 8001840:	4b80      	ldr	r3, [pc, #512]	; (8001a44 <tranposition__note_update+0x21c>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	4b81      	ldr	r3, [pc, #516]	; (8001a4c <tranposition__note_update+0x224>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	dd02      	ble.n	8001852 <tranposition__note_update+0x2a>
			index[NOTE_Cs] = 0;
 800184c:	4b7d      	ldr	r3, [pc, #500]	; (8001a44 <tranposition__note_update+0x21c>)
 800184e:	2200      	movs	r2, #0
 8001850:	605a      	str	r2, [r3, #4]
		if (index[NOTE_D] > current_D_SAMPLES)
 8001852:	4b7c      	ldr	r3, [pc, #496]	; (8001a44 <tranposition__note_update+0x21c>)
 8001854:	689a      	ldr	r2, [r3, #8]
 8001856:	4b7e      	ldr	r3, [pc, #504]	; (8001a50 <tranposition__note_update+0x228>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	dd02      	ble.n	8001864 <tranposition__note_update+0x3c>
			index[NOTE_D] = 0;
 800185e:	4b79      	ldr	r3, [pc, #484]	; (8001a44 <tranposition__note_update+0x21c>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
		if (index[NOTE_Ds] > current_Ds_SAMPLES)
 8001864:	4b77      	ldr	r3, [pc, #476]	; (8001a44 <tranposition__note_update+0x21c>)
 8001866:	68da      	ldr	r2, [r3, #12]
 8001868:	4b7a      	ldr	r3, [pc, #488]	; (8001a54 <tranposition__note_update+0x22c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	429a      	cmp	r2, r3
 800186e:	dd02      	ble.n	8001876 <tranposition__note_update+0x4e>
			index[NOTE_Ds] = 0;
 8001870:	4b74      	ldr	r3, [pc, #464]	; (8001a44 <tranposition__note_update+0x21c>)
 8001872:	2200      	movs	r2, #0
 8001874:	60da      	str	r2, [r3, #12]
		if (index[NOTE_E] > current_E_SAMPLES)
 8001876:	4b73      	ldr	r3, [pc, #460]	; (8001a44 <tranposition__note_update+0x21c>)
 8001878:	691a      	ldr	r2, [r3, #16]
 800187a:	4b77      	ldr	r3, [pc, #476]	; (8001a58 <tranposition__note_update+0x230>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	dd02      	ble.n	8001888 <tranposition__note_update+0x60>
			index[NOTE_E] = 0;
 8001882:	4b70      	ldr	r3, [pc, #448]	; (8001a44 <tranposition__note_update+0x21c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
		if (index[NOTE_F] > current_F_SAMPLES)
 8001888:	4b6e      	ldr	r3, [pc, #440]	; (8001a44 <tranposition__note_update+0x21c>)
 800188a:	695a      	ldr	r2, [r3, #20]
 800188c:	4b73      	ldr	r3, [pc, #460]	; (8001a5c <tranposition__note_update+0x234>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	dd02      	ble.n	800189a <tranposition__note_update+0x72>
			index[NOTE_F] = 0;
 8001894:	4b6b      	ldr	r3, [pc, #428]	; (8001a44 <tranposition__note_update+0x21c>)
 8001896:	2200      	movs	r2, #0
 8001898:	615a      	str	r2, [r3, #20]
		if (index[NOTE_Fs] > current_Fs_SAMPLES)
 800189a:	4b6a      	ldr	r3, [pc, #424]	; (8001a44 <tranposition__note_update+0x21c>)
 800189c:	699a      	ldr	r2, [r3, #24]
 800189e:	4b70      	ldr	r3, [pc, #448]	; (8001a60 <tranposition__note_update+0x238>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	dd02      	ble.n	80018ac <tranposition__note_update+0x84>
			index[NOTE_Fs] = 0;
 80018a6:	4b67      	ldr	r3, [pc, #412]	; (8001a44 <tranposition__note_update+0x21c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
		if (index[NOTE_G] > current_G_SAMPLES)
 80018ac:	4b65      	ldr	r3, [pc, #404]	; (8001a44 <tranposition__note_update+0x21c>)
 80018ae:	69da      	ldr	r2, [r3, #28]
 80018b0:	4b6c      	ldr	r3, [pc, #432]	; (8001a64 <tranposition__note_update+0x23c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	dd02      	ble.n	80018be <tranposition__note_update+0x96>
			index[NOTE_G] = 0;
 80018b8:	4b62      	ldr	r3, [pc, #392]	; (8001a44 <tranposition__note_update+0x21c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
		if (index[NOTE_Gs] > current_Gs_SAMPLES)
 80018be:	4b61      	ldr	r3, [pc, #388]	; (8001a44 <tranposition__note_update+0x21c>)
 80018c0:	6a1a      	ldr	r2, [r3, #32]
 80018c2:	4b69      	ldr	r3, [pc, #420]	; (8001a68 <tranposition__note_update+0x240>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	dd02      	ble.n	80018d0 <tranposition__note_update+0xa8>
			index[NOTE_Gs] = 0;
 80018ca:	4b5e      	ldr	r3, [pc, #376]	; (8001a44 <tranposition__note_update+0x21c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	621a      	str	r2, [r3, #32]
		if (index[NOTE_A] > current_A_SAMPLES)
 80018d0:	4b5c      	ldr	r3, [pc, #368]	; (8001a44 <tranposition__note_update+0x21c>)
 80018d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018d4:	4b65      	ldr	r3, [pc, #404]	; (8001a6c <tranposition__note_update+0x244>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	dd02      	ble.n	80018e2 <tranposition__note_update+0xba>
			index[NOTE_A] = 0;
 80018dc:	4b59      	ldr	r3, [pc, #356]	; (8001a44 <tranposition__note_update+0x21c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24
		if (index[NOTE_As] > current_As_SAMPLES)
 80018e2:	4b58      	ldr	r3, [pc, #352]	; (8001a44 <tranposition__note_update+0x21c>)
 80018e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018e6:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <tranposition__note_update+0x248>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	dd02      	ble.n	80018f4 <tranposition__note_update+0xcc>
			index[NOTE_As] = 0;
 80018ee:	4b55      	ldr	r3, [pc, #340]	; (8001a44 <tranposition__note_update+0x21c>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	629a      	str	r2, [r3, #40]	; 0x28
		if (index[NOTE_B] > current_B_SAMPLES)
 80018f4:	4b53      	ldr	r3, [pc, #332]	; (8001a44 <tranposition__note_update+0x21c>)
 80018f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018f8:	4b5e      	ldr	r3, [pc, #376]	; (8001a74 <tranposition__note_update+0x24c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dd02      	ble.n	8001906 <tranposition__note_update+0xde>
			index[NOTE_B] = 0;
 8001900:	4b50      	ldr	r3, [pc, #320]	; (8001a44 <tranposition__note_update+0x21c>)
 8001902:	2200      	movs	r2, #0
 8001904:	62da      	str	r2, [r3, #44]	; 0x2c
	/* ***************************************************************
	 * This first batch of values is to look update the value for each Note.
	 * By using a list and different indexes we can speed up the program with good spatial locality
	 * If the note is active then we update the value. Otherwise we return a zero.
	 ***************************************************************************/
	int wave_out =0;
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
	wave_out	+= active[NOTE_C] ? current_C_TABLE[index[NOTE_C]] : 0;
 800190a:	4b5b      	ldr	r3, [pc, #364]	; (8001a78 <tranposition__note_update+0x250>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d007      	beq.n	8001922 <tranposition__note_update+0xfa>
 8001912:	4b5a      	ldr	r3, [pc, #360]	; (8001a7c <tranposition__note_update+0x254>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	4b4b      	ldr	r3, [pc, #300]	; (8001a44 <tranposition__note_update+0x21c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	e000      	b.n	8001924 <tranposition__note_update+0xfc>
 8001922:	2300      	movs	r3, #0
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	4413      	add	r3, r2
 8001928:	607b      	str	r3, [r7, #4]
	wave_out	+= active[NOTE_Cs] ? current_Cs_TABLE[index[NOTE_Cs]] : 0;
 800192a:	4b53      	ldr	r3, [pc, #332]	; (8001a78 <tranposition__note_update+0x250>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d007      	beq.n	8001942 <tranposition__note_update+0x11a>
 8001932:	4b53      	ldr	r3, [pc, #332]	; (8001a80 <tranposition__note_update+0x258>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4b43      	ldr	r3, [pc, #268]	; (8001a44 <tranposition__note_update+0x21c>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	e000      	b.n	8001944 <tranposition__note_update+0x11c>
 8001942:	2300      	movs	r3, #0
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	4413      	add	r3, r2
 8001948:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_D] ? current_D_TABLE[index[NOTE_D]] : 0;
 800194a:	4b4b      	ldr	r3, [pc, #300]	; (8001a78 <tranposition__note_update+0x250>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d007      	beq.n	8001962 <tranposition__note_update+0x13a>
 8001952:	4b4c      	ldr	r3, [pc, #304]	; (8001a84 <tranposition__note_update+0x25c>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4b3b      	ldr	r3, [pc, #236]	; (8001a44 <tranposition__note_update+0x21c>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	e000      	b.n	8001964 <tranposition__note_update+0x13c>
 8001962:	2300      	movs	r3, #0
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_Ds] ? current_Ds_TABLE[index[NOTE_Ds]] : 0;
 800196a:	4b43      	ldr	r3, [pc, #268]	; (8001a78 <tranposition__note_update+0x250>)
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d007      	beq.n	8001982 <tranposition__note_update+0x15a>
 8001972:	4b45      	ldr	r3, [pc, #276]	; (8001a88 <tranposition__note_update+0x260>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <tranposition__note_update+0x21c>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	e000      	b.n	8001984 <tranposition__note_update+0x15c>
 8001982:	2300      	movs	r3, #0
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	4413      	add	r3, r2
 8001988:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_E] ? current_E_TABLE[index[NOTE_E]] : 0;
 800198a:	4b3b      	ldr	r3, [pc, #236]	; (8001a78 <tranposition__note_update+0x250>)
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d007      	beq.n	80019a2 <tranposition__note_update+0x17a>
 8001992:	4b3e      	ldr	r3, [pc, #248]	; (8001a8c <tranposition__note_update+0x264>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <tranposition__note_update+0x21c>)
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	e000      	b.n	80019a4 <tranposition__note_update+0x17c>
 80019a2:	2300      	movs	r3, #0
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_F] ? current_F_TABLE[index[NOTE_F]] : 0;
 80019aa:	4b33      	ldr	r3, [pc, #204]	; (8001a78 <tranposition__note_update+0x250>)
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d007      	beq.n	80019c2 <tranposition__note_update+0x19a>
 80019b2:	4b37      	ldr	r3, [pc, #220]	; (8001a90 <tranposition__note_update+0x268>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4b23      	ldr	r3, [pc, #140]	; (8001a44 <tranposition__note_update+0x21c>)
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	e000      	b.n	80019c4 <tranposition__note_update+0x19c>
 80019c2:	2300      	movs	r3, #0
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	4413      	add	r3, r2
 80019c8:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_Fs] ? current_Fs_TABLE[index[NOTE_Fs]] : 0;
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <tranposition__note_update+0x250>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d007      	beq.n	80019e2 <tranposition__note_update+0x1ba>
 80019d2:	4b30      	ldr	r3, [pc, #192]	; (8001a94 <tranposition__note_update+0x26c>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	4b1b      	ldr	r3, [pc, #108]	; (8001a44 <tranposition__note_update+0x21c>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	e000      	b.n	80019e4 <tranposition__note_update+0x1bc>
 80019e2:	2300      	movs	r3, #0
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	4413      	add	r3, r2
 80019e8:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_G] ? current_G_TABLE[index[NOTE_G]] : 0;
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <tranposition__note_update+0x250>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <tranposition__note_update+0x1da>
 80019f2:	4b29      	ldr	r3, [pc, #164]	; (8001a98 <tranposition__note_update+0x270>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <tranposition__note_update+0x21c>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	e000      	b.n	8001a04 <tranposition__note_update+0x1dc>
 8001a02:	2300      	movs	r3, #0
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_Gs] ? current_Gs_TABLE[index[NOTE_Gs]] : 0;
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <tranposition__note_update+0x250>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d007      	beq.n	8001a22 <tranposition__note_update+0x1fa>
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <tranposition__note_update+0x274>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <tranposition__note_update+0x21c>)
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	e000      	b.n	8001a24 <tranposition__note_update+0x1fc>
 8001a22:	2300      	movs	r3, #0
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	4413      	add	r3, r2
 8001a28:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_A] ? current_A_TABLE[index[NOTE_A]] : 0;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <tranposition__note_update+0x250>)
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d038      	beq.n	8001aa4 <tranposition__note_update+0x27c>
 8001a32:	4b1b      	ldr	r3, [pc, #108]	; (8001aa0 <tranposition__note_update+0x278>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <tranposition__note_update+0x21c>)
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	e031      	b.n	8001aa6 <tranposition__note_update+0x27e>
 8001a42:	bf00      	nop
 8001a44:	2000033c 	.word	0x2000033c
 8001a48:	200003a8 	.word	0x200003a8
 8001a4c:	200003ac 	.word	0x200003ac
 8001a50:	200003b0 	.word	0x200003b0
 8001a54:	200003b4 	.word	0x200003b4
 8001a58:	200003b8 	.word	0x200003b8
 8001a5c:	200003bc 	.word	0x200003bc
 8001a60:	200003c0 	.word	0x200003c0
 8001a64:	200003c4 	.word	0x200003c4
 8001a68:	200003c8 	.word	0x200003c8
 8001a6c:	200003cc 	.word	0x200003cc
 8001a70:	200003d0 	.word	0x200003d0
 8001a74:	200003d4 	.word	0x200003d4
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	20000378 	.word	0x20000378
 8001a80:	2000037c 	.word	0x2000037c
 8001a84:	20000380 	.word	0x20000380
 8001a88:	20000384 	.word	0x20000384
 8001a8c:	20000388 	.word	0x20000388
 8001a90:	2000038c 	.word	0x2000038c
 8001a94:	20000390 	.word	0x20000390
 8001a98:	20000394 	.word	0x20000394
 8001a9c:	20000398 	.word	0x20000398
 8001aa0:	2000039c 	.word	0x2000039c
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_As] ? current_As_TABLE[index[NOTE_As]] : 0;
 8001aac:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <tranposition__note_update+0x384>)
 8001aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <tranposition__note_update+0x29c>
 8001ab4:	4b3e      	ldr	r3, [pc, #248]	; (8001bb0 <tranposition__note_update+0x388>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b3e      	ldr	r3, [pc, #248]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4413      	add	r3, r2
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	e000      	b.n	8001ac6 <tranposition__note_update+0x29e>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	607b      	str	r3, [r7, #4]
	wave_out 	+= active[NOTE_B] ? current_B_TABLE[index[NOTE_B]] : 0;
 8001acc:	4b37      	ldr	r3, [pc, #220]	; (8001bac <tranposition__note_update+0x384>)
 8001ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d007      	beq.n	8001ae4 <tranposition__note_update+0x2bc>
 8001ad4:	4b38      	ldr	r3, [pc, #224]	; (8001bb8 <tranposition__note_update+0x390>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	4413      	add	r3, r2
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	e000      	b.n	8001ae6 <tranposition__note_update+0x2be>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	607b      	str	r3, [r7, #4]

	/* ***************************************************************
	 This batch of code is to just update the index if the note is active.
	 Since the active list should only ever hold a 0 or a 1, this code works. Avoid if statements
	 ***************************************************************************/
	index[NOTE_C] += active[NOTE_C];
 8001aec:	4b31      	ldr	r3, [pc, #196]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b2e      	ldr	r3, [pc, #184]	; (8001bac <tranposition__note_update+0x384>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4413      	add	r3, r2
 8001af6:	4a2f      	ldr	r2, [pc, #188]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001af8:	6013      	str	r3, [r2, #0]
	index[NOTE_Cs] += active[NOTE_Cs];
 8001afa:	4b2e      	ldr	r3, [pc, #184]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	4b2b      	ldr	r3, [pc, #172]	; (8001bac <tranposition__note_update+0x384>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	4413      	add	r3, r2
 8001b04:	4a2b      	ldr	r2, [pc, #172]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b06:	6053      	str	r3, [r2, #4]
	index[NOTE_D] += active[NOTE_D];
 8001b08:	4b2a      	ldr	r3, [pc, #168]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	4b27      	ldr	r3, [pc, #156]	; (8001bac <tranposition__note_update+0x384>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a28      	ldr	r2, [pc, #160]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b14:	6093      	str	r3, [r2, #8]
	index[NOTE_Ds] += active[NOTE_Ds];
 8001b16:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	4b24      	ldr	r3, [pc, #144]	; (8001bac <tranposition__note_update+0x384>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a24      	ldr	r2, [pc, #144]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b22:	60d3      	str	r3, [r2, #12]
	index[NOTE_E] += active[NOTE_E];
 8001b24:	4b23      	ldr	r3, [pc, #140]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	4b20      	ldr	r3, [pc, #128]	; (8001bac <tranposition__note_update+0x384>)
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4a21      	ldr	r2, [pc, #132]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b30:	6113      	str	r3, [r2, #16]
	index[NOTE_F] += active[NOTE_F];
 8001b32:	4b20      	ldr	r3, [pc, #128]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b34:	695a      	ldr	r2, [r3, #20]
 8001b36:	4b1d      	ldr	r3, [pc, #116]	; (8001bac <tranposition__note_update+0x384>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	4a1d      	ldr	r2, [pc, #116]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b3e:	6153      	str	r3, [r2, #20]
	index[NOTE_Fs] += active[NOTE_Fs];
 8001b40:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b42:	699a      	ldr	r2, [r3, #24]
 8001b44:	4b19      	ldr	r3, [pc, #100]	; (8001bac <tranposition__note_update+0x384>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	4413      	add	r3, r2
 8001b4a:	4a1a      	ldr	r2, [pc, #104]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b4c:	6193      	str	r3, [r2, #24]
	index[NOTE_G] += active[NOTE_G];
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b50:	69da      	ldr	r2, [r3, #28]
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <tranposition__note_update+0x384>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	4413      	add	r3, r2
 8001b58:	4a16      	ldr	r2, [pc, #88]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b5a:	61d3      	str	r3, [r2, #28]
	index[NOTE_Gs] += active[NOTE_Gs];
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b5e:	6a1a      	ldr	r2, [r3, #32]
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <tranposition__note_update+0x384>)
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	4413      	add	r3, r2
 8001b66:	4a13      	ldr	r2, [pc, #76]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b68:	6213      	str	r3, [r2, #32]
	index[NOTE_A] += active[NOTE_A];
 8001b6a:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <tranposition__note_update+0x384>)
 8001b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b72:	4413      	add	r3, r2
 8001b74:	4a0f      	ldr	r2, [pc, #60]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b76:	6253      	str	r3, [r2, #36]	; 0x24
	index[NOTE_As] += active[NOTE_As];
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <tranposition__note_update+0x384>)
 8001b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b80:	4413      	add	r3, r2
 8001b82:	4a0c      	ldr	r2, [pc, #48]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b84:	6293      	str	r3, [r2, #40]	; 0x28
	index[NOTE_B] += active[NOTE_B];
 8001b86:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <tranposition__note_update+0x384>)
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	4413      	add	r3, r2
 8001b90:	4a08      	ldr	r2, [pc, #32]	; (8001bb4 <tranposition__note_update+0x38c>)
 8001b92:	62d3      	str	r3, [r2, #44]	; 0x2c



	return	wave_out * 12;
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2

}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000000 	.word	0x20000000
 8001bb0:	200003a0 	.word	0x200003a0
 8001bb4:	2000033c 	.word	0x2000033c
 8001bb8:	200003a4 	.word	0x200003a4

08001bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bf4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc0:	f7ff fc86 	bl	80014d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bc6:	490d      	ldr	r1, [pc, #52]	; (8001bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <LoopForever+0xe>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bdc:	4c0a      	ldr	r4, [pc, #40]	; (8001c08 <LoopForever+0x16>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bea:	f004 fb09 	bl	8006200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bee:	f7fe fcbd 	bl	800056c <main>

08001bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8001bf2:	e7fe      	b.n	8001bf2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bf4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bfc:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001c00:	0803ba84 	.word	0x0803ba84
  ldr r2, =_sbss
 8001c04:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001c08:	20000524 	.word	0x20000524

08001c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC1_2_IRQHandler>
	...

08001c10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <HAL_Init+0x3c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <HAL_Init+0x3c>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c24:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c26:	2003      	movs	r0, #3
 8001c28:	f000 f962 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f000 f80f 	bl	8001c50 <HAL_InitTick>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	71fb      	strb	r3, [r7, #7]
 8001c3c:	e001      	b.n	8001c42 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c3e:	f7ff fa2f 	bl	80010a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c42:	79fb      	ldrb	r3, [r7, #7]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40022000 	.word	0x40022000

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c5c:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d023      	beq.n	8001cac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c64:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <HAL_InitTick+0x70>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 f96d 	bl	8001f5a <HAL_SYSTICK_Config>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d809      	bhi.n	8001ca0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f000 f937 	bl	8001f06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <HAL_InitTick+0x74>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e007      	b.n	8001cb0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	73fb      	strb	r3, [r7, #15]
 8001ca4:	e004      	b.n	8001cb0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	73fb      	strb	r3, [r7, #15]
 8001caa:	e001      	b.n	8001cb0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000190 	.word	0x20000190
 8001cc0:	20000034 	.word	0x20000034
 8001cc4:	2000018c 	.word	0x2000018c

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000190 	.word	0x20000190
 8001cec:	200003d8 	.word	0x200003d8

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	200003d8 	.word	0x200003d8

08001d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d10:	f7ff ffee 	bl	8001cf0 <HAL_GetTick>
 8001d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d20:	d005      	beq.n	8001d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <HAL_Delay+0x44>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d2e:	bf00      	nop
 8001d30:	f7ff ffde 	bl	8001cf0 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d8f7      	bhi.n	8001d30 <HAL_Delay+0x28>
  {
  }
}
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000190 	.word	0x20000190

08001d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	; (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	f003 0307 	and.w	r3, r3, #7
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db0b      	blt.n	8001dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	f003 021f 	and.w	r2, r3, #31
 8001dcc:	4907      	ldr	r1, [pc, #28]	; (8001dec <__NVIC_EnableIRQ+0x38>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	; (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	; (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	; 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00f      	b.n	8001ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <SysTick_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eca:	210f      	movs	r1, #15
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f7ff ff8e 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <SysTick_Config+0x40>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	; (8001eec <SysTick_Config+0x40>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff29 	bl	8001d50 <__NVIC_SetPriorityGrouping>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f18:	f7ff ff3e 	bl	8001d98 <__NVIC_GetPriorityGrouping>
 8001f1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	6978      	ldr	r0, [r7, #20]
 8001f24:	f7ff ff8e 	bl	8001e44 <NVIC_EncodePriority>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff5d 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff31 	bl	8001db4 <__NVIC_EnableIRQ>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ffa2 	bl	8001eac <SysTick_Config>
 8001f68:	4603      	mov	r3, r0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d101      	bne.n	8001f84 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e014      	b.n	8001fae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	791b      	ldrb	r3, [r3, #4]
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff f8a7 	bl	80010e8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
 8001fbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	795b      	ldrb	r3, [r3, #5]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_DAC_Start+0x16>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e03b      	b.n	8002044 <HAL_DAC_Start+0x8e>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2202      	movs	r2, #2
 8001fd6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6819      	ldr	r1, [r3, #0]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	f003 0310 	and.w	r3, r3, #16
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	409a      	lsls	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10f      	bne.n	8002016 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002000:	2b04      	cmp	r3, #4
 8002002:	d118      	bne.n	8002036 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f042 0201 	orr.w	r2, r2, #1
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	e00f      	b.n	8002036 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002020:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002024:	d107      	bne.n	8002036 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f042 0202 	orr.w	r2, r2, #2
 8002034:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002062:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002066:	d120      	bne.n	80020aa <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800206e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002076:	d118      	bne.n	80020aa <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2204      	movs	r2, #4
 800207c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f043 0201 	orr.w	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002092:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020a2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f852 	bl	800214e <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020b8:	d120      	bne.n	80020fc <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020c8:	d118      	bne.n	80020fc <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2204      	movs	r2, #4
 80020ce:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	f043 0202 	orr.w	r2, r3, #2
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80020e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80020f4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f95a 	bl	80023b0 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
 8002110:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d105      	bne.n	800212e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	3308      	adds	r3, #8
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	e004      	b.n	8002138 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4413      	add	r3, r2
 8002134:	3314      	adds	r3, #20
 8002136:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	461a      	mov	r2, r3
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b088      	sub	sp, #32
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	795b      	ldrb	r3, [r3, #5]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d101      	bne.n	800217e <HAL_DAC_ConfigChannel+0x1c>
 800217a:	2302      	movs	r3, #2
 800217c:	e114      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x246>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2201      	movs	r2, #1
 8002182:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2202      	movs	r2, #2
 8002188:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b04      	cmp	r3, #4
 8002190:	f040 8081 	bne.w	8002296 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002194:	f7ff fdac 	bl	8001cf0 <HAL_GetTick>
 8002198:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d140      	bne.n	8002222 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021a0:	e018      	b.n	80021d4 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021a2:	f7ff fda5 	bl	8001cf0 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d911      	bls.n	80021d4 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	f043 0208 	orr.w	r2, r3, #8
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2203      	movs	r2, #3
 80021ce:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e0e9      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1df      	bne.n	80021a2 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80021e2:	2001      	movs	r0, #1
 80021e4:	f7ff fd90 	bl	8001d08 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68ba      	ldr	r2, [r7, #8]
 80021ee:	6992      	ldr	r2, [r2, #24]
 80021f0:	641a      	str	r2, [r3, #64]	; 0x40
 80021f2:	e023      	b.n	800223c <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021f4:	f7ff fd7c 	bl	8001cf0 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d90f      	bls.n	8002222 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002208:	2b00      	cmp	r3, #0
 800220a:	da0a      	bge.n	8002222 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	f043 0208 	orr.w	r2, r3, #8
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2203      	movs	r2, #3
 800221c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e0c2      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002228:	2b00      	cmp	r3, #0
 800222a:	dbe3      	blt.n	80021f4 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800222c:	2001      	movs	r0, #1
 800222e:	f7ff fd6b 	bl	8001d08 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	6992      	ldr	r2, [r2, #24]
 800223a:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f003 0310 	and.w	r3, r3, #16
 8002248:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800224c:	fa01 f303 	lsl.w	r3, r1, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	ea02 0103 	and.w	r1, r2, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	69da      	ldr	r2, [r3, #28]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f003 0310 	and.w	r3, r3, #16
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	21ff      	movs	r1, #255	; 0xff
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	ea02 0103 	and.w	r1, r2, r3
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	6a1a      	ldr	r2, [r3, #32]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	409a      	lsls	r2, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d11d      	bne.n	80022da <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a4:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	221f      	movs	r2, #31
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e0:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f003 0310 	and.w	r3, r3, #16
 80022e8:	2207      	movs	r2, #7
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	431a      	orrs	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	4313      	orrs	r3, r2
 8002306:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f003 0310 	and.w	r3, r3, #16
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6819      	ldr	r1, [r3, #0]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f003 0310 	and.w	r3, r3, #16
 800232e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43da      	mvns	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	400a      	ands	r2, r1
 800233e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f003 0310 	and.w	r3, r3, #16
 800234e:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0310 	and.w	r3, r3, #16
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6819      	ldr	r1, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	22c0      	movs	r2, #192	; 0xc0
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43da      	mvns	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	400a      	ands	r2, r1
 8002398:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2201      	movs	r2, #1
 800239e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d008      	beq.n	80023ee <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2204      	movs	r2, #4
 80023e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e022      	b.n	8002434 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 020e 	bic.w	r2, r2, #14
 80023fc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0201 	bic.w	r2, r2, #1
 800240c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	f003 021c 	and.w	r2, r3, #28
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	2101      	movs	r1, #1
 800241c:	fa01 f202 	lsl.w	r2, r1, r2
 8002420:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d005      	beq.n	8002464 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2204      	movs	r2, #4
 800245c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e029      	b.n	80024b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 020e 	bic.w	r2, r2, #14
 8002472:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0201 	bic.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	f003 021c 	and.w	r2, r3, #28
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	2101      	movs	r1, #1
 8002492:	fa01 f202 	lsl.w	r2, r1, r2
 8002496:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	4798      	blx	r3
    }
  }
  return status;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024d2:	e17f      	b.n	80027d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	2101      	movs	r1, #1
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	fa01 f303 	lsl.w	r3, r1, r3
 80024e0:	4013      	ands	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 8171 	beq.w	80027ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d005      	beq.n	8002504 <HAL_GPIO_Init+0x40>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d130      	bne.n	8002566 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	2203      	movs	r2, #3
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4013      	ands	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800253a:	2201      	movs	r2, #1
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	f003 0201 	and.w	r2, r3, #1
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 0303 	and.w	r3, r3, #3
 800256e:	2b03      	cmp	r3, #3
 8002570:	d118      	bne.n	80025a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002578:	2201      	movs	r2, #1
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4013      	ands	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	08db      	lsrs	r3, r3, #3
 800258e:	f003 0201 	and.w	r2, r3, #1
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d017      	beq.n	80025e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	2203      	movs	r2, #3
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	4013      	ands	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d123      	bne.n	8002634 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	08da      	lsrs	r2, r3, #3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3208      	adds	r2, #8
 80025f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	220f      	movs	r2, #15
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4013      	ands	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	691a      	ldr	r2, [r3, #16]
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	08da      	lsrs	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3208      	adds	r2, #8
 800262e:	6939      	ldr	r1, [r7, #16]
 8002630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	2203      	movs	r2, #3
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f003 0203 	and.w	r2, r3, #3
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 80ac 	beq.w	80027ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002676:	4b5f      	ldr	r3, [pc, #380]	; (80027f4 <HAL_GPIO_Init+0x330>)
 8002678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800267a:	4a5e      	ldr	r2, [pc, #376]	; (80027f4 <HAL_GPIO_Init+0x330>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	6613      	str	r3, [r2, #96]	; 0x60
 8002682:	4b5c      	ldr	r3, [pc, #368]	; (80027f4 <HAL_GPIO_Init+0x330>)
 8002684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	60bb      	str	r3, [r7, #8]
 800268c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800268e:	4a5a      	ldr	r2, [pc, #360]	; (80027f8 <HAL_GPIO_Init+0x334>)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	089b      	lsrs	r3, r3, #2
 8002694:	3302      	adds	r3, #2
 8002696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800269a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	220f      	movs	r2, #15
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4013      	ands	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026b8:	d025      	beq.n	8002706 <HAL_GPIO_Init+0x242>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a4f      	ldr	r2, [pc, #316]	; (80027fc <HAL_GPIO_Init+0x338>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d01f      	beq.n	8002702 <HAL_GPIO_Init+0x23e>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4e      	ldr	r2, [pc, #312]	; (8002800 <HAL_GPIO_Init+0x33c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0x23a>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4d      	ldr	r2, [pc, #308]	; (8002804 <HAL_GPIO_Init+0x340>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_GPIO_Init+0x236>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4c      	ldr	r2, [pc, #304]	; (8002808 <HAL_GPIO_Init+0x344>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00d      	beq.n	80026f6 <HAL_GPIO_Init+0x232>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4b      	ldr	r2, [pc, #300]	; (800280c <HAL_GPIO_Init+0x348>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x22e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4a      	ldr	r2, [pc, #296]	; (8002810 <HAL_GPIO_Init+0x34c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_Init+0x22a>
 80026ea:	2306      	movs	r3, #6
 80026ec:	e00c      	b.n	8002708 <HAL_GPIO_Init+0x244>
 80026ee:	2307      	movs	r3, #7
 80026f0:	e00a      	b.n	8002708 <HAL_GPIO_Init+0x244>
 80026f2:	2305      	movs	r3, #5
 80026f4:	e008      	b.n	8002708 <HAL_GPIO_Init+0x244>
 80026f6:	2304      	movs	r3, #4
 80026f8:	e006      	b.n	8002708 <HAL_GPIO_Init+0x244>
 80026fa:	2303      	movs	r3, #3
 80026fc:	e004      	b.n	8002708 <HAL_GPIO_Init+0x244>
 80026fe:	2302      	movs	r3, #2
 8002700:	e002      	b.n	8002708 <HAL_GPIO_Init+0x244>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_GPIO_Init+0x244>
 8002706:	2300      	movs	r3, #0
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	f002 0203 	and.w	r2, r2, #3
 800270e:	0092      	lsls	r2, r2, #2
 8002710:	4093      	lsls	r3, r2
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002718:	4937      	ldr	r1, [pc, #220]	; (80027f8 <HAL_GPIO_Init+0x334>)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	089b      	lsrs	r3, r3, #2
 800271e:	3302      	adds	r3, #2
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002726:	4b3b      	ldr	r3, [pc, #236]	; (8002814 <HAL_GPIO_Init+0x350>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	43db      	mvns	r3, r3
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4013      	ands	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800274a:	4a32      	ldr	r2, [pc, #200]	; (8002814 <HAL_GPIO_Init+0x350>)
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002750:	4b30      	ldr	r3, [pc, #192]	; (8002814 <HAL_GPIO_Init+0x350>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	43db      	mvns	r3, r3
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4313      	orrs	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002774:	4a27      	ldr	r2, [pc, #156]	; (8002814 <HAL_GPIO_Init+0x350>)
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800277a:	4b26      	ldr	r3, [pc, #152]	; (8002814 <HAL_GPIO_Init+0x350>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	43db      	mvns	r3, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800279e:	4a1d      	ldr	r2, [pc, #116]	; (8002814 <HAL_GPIO_Init+0x350>)
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <HAL_GPIO_Init+0x350>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	43db      	mvns	r3, r3
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d003      	beq.n	80027c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027c8:	4a12      	ldr	r2, [pc, #72]	; (8002814 <HAL_GPIO_Init+0x350>)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	3301      	adds	r3, #1
 80027d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa22 f303 	lsr.w	r3, r2, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f47f ae78 	bne.w	80024d4 <HAL_GPIO_Init+0x10>
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	371c      	adds	r7, #28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40010000 	.word	0x40010000
 80027fc:	48000400 	.word	0x48000400
 8002800:	48000800 	.word	0x48000800
 8002804:	48000c00 	.word	0x48000c00
 8002808:	48001000 	.word	0x48001000
 800280c:	48001400 	.word	0x48001400
 8002810:	48001800 	.word	0x48001800
 8002814:	40010400 	.word	0x40010400

08002818 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	887b      	ldrh	r3, [r7, #2]
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]
 8002834:	e001      	b.n	800283a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800283a:	7bfb      	ldrb	r3, [r7, #15]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002852:	4b08      	ldr	r3, [pc, #32]	; (8002874 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	4013      	ands	r3, r2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d006      	beq.n	800286c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800285e:	4a05      	ldr	r2, [pc, #20]	; (8002874 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002860:	88fb      	ldrh	r3, [r7, #6]
 8002862:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002864:	88fb      	ldrh	r3, [r7, #6]
 8002866:	4618      	mov	r0, r3
 8002868:	f7fe f8ae 	bl	80009c8 <HAL_GPIO_EXTI_Callback>
  }
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40010400 	.word	0x40010400

08002878 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e08d      	b.n	80029a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7fe fc68 	bl	8001174 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2224      	movs	r2, #36	; 0x24
 80028a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d107      	bne.n	80028f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	e006      	b.n	8002900 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80028fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	2b02      	cmp	r3, #2
 8002906:	d108      	bne.n	800291a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002916:	605a      	str	r2, [r3, #4]
 8002918:	e007      	b.n	800292a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002928:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002938:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800293c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800294c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691a      	ldr	r2, [r3, #16]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69d9      	ldr	r1, [r3, #28]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a1a      	ldr	r2, [r3, #32]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2220      	movs	r2, #32
 8002992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
	...

080029b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	461a      	mov	r2, r3
 80029bc:	460b      	mov	r3, r1
 80029be:	817b      	strh	r3, [r7, #10]
 80029c0:	4613      	mov	r3, r2
 80029c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b20      	cmp	r3, #32
 80029ce:	f040 80fd 	bne.w	8002bcc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_I2C_Master_Transmit+0x30>
 80029dc:	2302      	movs	r3, #2
 80029de:	e0f6      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029e8:	f7ff f982 	bl	8001cf0 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	2319      	movs	r3, #25
 80029f4:	2201      	movs	r2, #1
 80029f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 f914 	bl	8002c28 <I2C_WaitOnFlagUntilTimeout>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e0e1      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2221      	movs	r2, #33	; 0x21
 8002a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2210      	movs	r2, #16
 8002a16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	893a      	ldrh	r2, [r7, #8]
 8002a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2bff      	cmp	r3, #255	; 0xff
 8002a3a:	d906      	bls.n	8002a4a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	22ff      	movs	r2, #255	; 0xff
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002a42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	e007      	b.n	8002a5a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002a54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a58:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d024      	beq.n	8002aac <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	781a      	ldrb	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	8979      	ldrh	r1, [r7, #10]
 8002a9e:	4b4e      	ldr	r3, [pc, #312]	; (8002bd8 <HAL_I2C_Master_Transmit+0x228>)
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 fa79 	bl	8002f9c <I2C_TransferConfig>
 8002aaa:	e066      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	8979      	ldrh	r1, [r7, #10]
 8002ab4:	4b48      	ldr	r3, [pc, #288]	; (8002bd8 <HAL_I2C_Master_Transmit+0x228>)
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 fa6e 	bl	8002f9c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002ac0:	e05b      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	6a39      	ldr	r1, [r7, #32]
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 f8fd 	bl	8002cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e07b      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	781a      	ldrb	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d034      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0x1ca>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d130      	bne.n	8002b7a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	2180      	movs	r1, #128	; 0x80
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f880 	bl	8002c28 <I2C_WaitOnFlagUntilTimeout>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e04d      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	2bff      	cmp	r3, #255	; 0xff
 8002b3a:	d90e      	bls.n	8002b5a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	22ff      	movs	r2, #255	; 0xff
 8002b40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	8979      	ldrh	r1, [r7, #10]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fa22 	bl	8002f9c <I2C_TransferConfig>
 8002b58:	e00f      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	8979      	ldrh	r1, [r7, #10]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 fa11 	bl	8002f9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d19e      	bne.n	8002ac2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	6a39      	ldr	r1, [r7, #32]
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f000 f8e3 	bl	8002d54 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e01a      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6859      	ldr	r1, [r3, #4]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <HAL_I2C_Master_Transmit+0x22c>)
 8002bac:	400b      	ands	r3, r1
 8002bae:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	e000      	b.n	8002bce <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
  }
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	80002000 	.word	0x80002000
 8002bdc:	fe00e800 	.word	0xfe00e800

08002be0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d103      	bne.n	8002bfe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d007      	beq.n	8002c1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699a      	ldr	r2, [r3, #24]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0201 	orr.w	r2, r2, #1
 8002c1a:	619a      	str	r2, [r3, #24]
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	4613      	mov	r3, r2
 8002c36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c38:	e031      	b.n	8002c9e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c40:	d02d      	beq.n	8002c9e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c42:	f7ff f855 	bl	8001cf0 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d302      	bcc.n	8002c58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d122      	bne.n	8002c9e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699a      	ldr	r2, [r3, #24]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	4013      	ands	r3, r2
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d113      	bne.n	8002c9e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7a:	f043 0220 	orr.w	r2, r3, #32
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2220      	movs	r2, #32
 8002c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e00f      	b.n	8002cbe <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	68ba      	ldr	r2, [r7, #8]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	bf0c      	ite	eq
 8002cae:	2301      	moveq	r3, #1
 8002cb0:	2300      	movne	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d0be      	beq.n	8002c3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b084      	sub	sp, #16
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	60f8      	str	r0, [r7, #12]
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cd2:	e033      	b.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	68b9      	ldr	r1, [r7, #8]
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f000 f87f 	bl	8002ddc <I2C_IsErrorOccurred>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e031      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cee:	d025      	beq.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf0:	f7fe fffe 	bl	8001cf0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d302      	bcc.n	8002d06 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11a      	bne.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d013      	beq.n	8002d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d18:	f043 0220 	orr.w	r2, r3, #32
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2220      	movs	r2, #32
 8002d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e007      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d1c4      	bne.n	8002cd4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d60:	e02f      	b.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 f838 	bl	8002ddc <I2C_IsErrorOccurred>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e02d      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d76:	f7fe ffbb 	bl	8001cf0 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d302      	bcc.n	8002d8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d11a      	bne.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	f003 0320 	and.w	r3, r3, #32
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d013      	beq.n	8002dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	f043 0220 	orr.w	r2, r3, #32
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e007      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0320 	and.w	r3, r3, #32
 8002dcc:	2b20      	cmp	r3, #32
 8002dce:	d1c8      	bne.n	8002d62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002df6:	2300      	movs	r3, #0
 8002df8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d068      	beq.n	8002eda <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2210      	movs	r2, #16
 8002e0e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e10:	e049      	b.n	8002ea6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e18:	d045      	beq.n	8002ea6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e1a:	f7fe ff69 	bl	8001cf0 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d302      	bcc.n	8002e30 <I2C_IsErrorOccurred+0x54>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d13a      	bne.n	8002ea6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e42:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e52:	d121      	bne.n	8002e98 <I2C_IsErrorOccurred+0xbc>
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e5a:	d01d      	beq.n	8002e98 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d01a      	beq.n	8002e98 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e70:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e72:	f7fe ff3d 	bl	8001cf0 <HAL_GetTick>
 8002e76:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e78:	e00e      	b.n	8002e98 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e7a:	f7fe ff39 	bl	8001cf0 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b19      	cmp	r3, #25
 8002e86:	d907      	bls.n	8002e98 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e88:	6a3b      	ldr	r3, [r7, #32]
 8002e8a:	f043 0320 	orr.w	r3, r3, #32
 8002e8e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002e96:	e006      	b.n	8002ea6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f003 0320 	and.w	r3, r3, #32
 8002ea2:	2b20      	cmp	r3, #32
 8002ea4:	d1e9      	bne.n	8002e7a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f003 0320 	and.w	r3, r3, #32
 8002eb0:	2b20      	cmp	r3, #32
 8002eb2:	d003      	beq.n	8002ebc <I2C_IsErrorOccurred+0xe0>
 8002eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0aa      	beq.n	8002e12 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d103      	bne.n	8002ecc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	f043 0304 	orr.w	r3, r3, #4
 8002ed2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00b      	beq.n	8002f04 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002eec:	6a3b      	ldr	r3, [r7, #32]
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002efc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00b      	beq.n	8002f26 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	f043 0308 	orr.w	r3, r3, #8
 8002f14:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00b      	beq.n	8002f48 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	f043 0302 	orr.w	r3, r3, #2
 8002f36:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002f48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01c      	beq.n	8002f8a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f7ff fe45 	bl	8002be0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <I2C_IsErrorOccurred+0x1bc>)
 8002f62:	400b      	ands	r3, r1
 8002f64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002f8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3728      	adds	r7, #40	; 0x28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	fe00e800 	.word	0xfe00e800

08002f9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	607b      	str	r3, [r7, #4]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	817b      	strh	r3, [r7, #10]
 8002faa:	4613      	mov	r3, r2
 8002fac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fae:	897b      	ldrh	r3, [r7, #10]
 8002fb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fb4:	7a7b      	ldrb	r3, [r7, #9]
 8002fb6:	041b      	lsls	r3, r3, #16
 8002fb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fbc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002fca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	0d5b      	lsrs	r3, r3, #21
 8002fd6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002fda:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <I2C_TransferConfig+0x60>)
 8002fdc:	430b      	orrs	r3, r1
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	ea02 0103 	and.w	r1, r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002fee:	bf00      	nop
 8002ff0:	371c      	adds	r7, #28
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	03ff63ff 	.word	0x03ff63ff

08003000 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b20      	cmp	r3, #32
 8003014:	d138      	bne.n	8003088 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003020:	2302      	movs	r3, #2
 8003022:	e032      	b.n	800308a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2224      	movs	r2, #36	; 0x24
 8003030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0201 	bic.w	r2, r2, #1
 8003042:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003052:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6819      	ldr	r1, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2220      	movs	r2, #32
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003084:	2300      	movs	r3, #0
 8003086:	e000      	b.n	800308a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003088:	2302      	movs	r3, #2
  }
}
 800308a:	4618      	mov	r0, r3
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003096:	b480      	push	{r7}
 8003098:	b085      	sub	sp, #20
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
 800309e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d139      	bne.n	8003120 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e033      	b.n	8003122 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2224      	movs	r2, #36	; 0x24
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0201 	bic.w	r2, r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	e000      	b.n	8003122 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003120:	2302      	movs	r3, #2
  }
}
 8003122:	4618      	mov	r0, r3
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
	...

08003130 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <HAL_PWREx_GetVoltageRange+0x18>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40007000 	.word	0x40007000

0800314c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800315a:	d130      	bne.n	80031be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800315c:	4b23      	ldr	r3, [pc, #140]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003168:	d038      	beq.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800316a:	4b20      	ldr	r3, [pc, #128]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003172:	4a1e      	ldr	r2, [pc, #120]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003174:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003178:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2232      	movs	r2, #50	; 0x32
 8003180:	fb02 f303 	mul.w	r3, r2, r3
 8003184:	4a1b      	ldr	r2, [pc, #108]	; (80031f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	0c9b      	lsrs	r3, r3, #18
 800318c:	3301      	adds	r3, #1
 800318e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003190:	e002      	b.n	8003198 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	3b01      	subs	r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003198:	4b14      	ldr	r3, [pc, #80]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a4:	d102      	bne.n	80031ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f2      	bne.n	8003192 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031ac:	4b0f      	ldr	r3, [pc, #60]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b8:	d110      	bne.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00f      	b.n	80031de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031be:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ca:	d007      	beq.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031cc:	4b07      	ldr	r3, [pc, #28]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031d4:	4a05      	ldr	r2, [pc, #20]	; (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40007000 	.word	0x40007000
 80031f0:	20000034 	.word	0x20000034
 80031f4:	431bde83 	.word	0x431bde83

080031f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e3ca      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320a:	4b97      	ldr	r3, [pc, #604]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003214:	4b94      	ldr	r3, [pc, #592]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	f003 0303 	and.w	r3, r3, #3
 800321c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 80e4 	beq.w	80033f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d007      	beq.n	8003242 <HAL_RCC_OscConfig+0x4a>
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	2b0c      	cmp	r3, #12
 8003236:	f040 808b 	bne.w	8003350 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2b01      	cmp	r3, #1
 800323e:	f040 8087 	bne.w	8003350 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003242:	4b89      	ldr	r3, [pc, #548]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d005      	beq.n	800325a <HAL_RCC_OscConfig+0x62>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e3a2      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1a      	ldr	r2, [r3, #32]
 800325e:	4b82      	ldr	r3, [pc, #520]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0308 	and.w	r3, r3, #8
 8003266:	2b00      	cmp	r3, #0
 8003268:	d004      	beq.n	8003274 <HAL_RCC_OscConfig+0x7c>
 800326a:	4b7f      	ldr	r3, [pc, #508]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003272:	e005      	b.n	8003280 <HAL_RCC_OscConfig+0x88>
 8003274:	4b7c      	ldr	r3, [pc, #496]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003280:	4293      	cmp	r3, r2
 8003282:	d223      	bcs.n	80032cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4618      	mov	r0, r3
 800328a:	f000 fd55 	bl	8003d38 <RCC_SetFlashLatencyFromMSIRange>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e383      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003298:	4b73      	ldr	r3, [pc, #460]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a72      	ldr	r2, [pc, #456]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800329e:	f043 0308 	orr.w	r3, r3, #8
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	4b70      	ldr	r3, [pc, #448]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	496d      	ldr	r1, [pc, #436]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032b6:	4b6c      	ldr	r3, [pc, #432]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	4968      	ldr	r1, [pc, #416]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	604b      	str	r3, [r1, #4]
 80032ca:	e025      	b.n	8003318 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032cc:	4b66      	ldr	r3, [pc, #408]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a65      	ldr	r2, [pc, #404]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032d2:	f043 0308 	orr.w	r3, r3, #8
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4b63      	ldr	r3, [pc, #396]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4960      	ldr	r1, [pc, #384]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ea:	4b5f      	ldr	r3, [pc, #380]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	495b      	ldr	r1, [pc, #364]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d109      	bne.n	8003318 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4618      	mov	r0, r3
 800330a:	f000 fd15 	bl	8003d38 <RCC_SetFlashLatencyFromMSIRange>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e343      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003318:	f000 fc4a 	bl	8003bb0 <HAL_RCC_GetSysClockFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b52      	ldr	r3, [pc, #328]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	091b      	lsrs	r3, r3, #4
 8003324:	f003 030f 	and.w	r3, r3, #15
 8003328:	4950      	ldr	r1, [pc, #320]	; (800346c <HAL_RCC_OscConfig+0x274>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
 8003334:	4a4e      	ldr	r2, [pc, #312]	; (8003470 <HAL_RCC_OscConfig+0x278>)
 8003336:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003338:	4b4e      	ldr	r3, [pc, #312]	; (8003474 <HAL_RCC_OscConfig+0x27c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7fe fc87 	bl	8001c50 <HAL_InitTick>
 8003342:	4603      	mov	r3, r0
 8003344:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d052      	beq.n	80033f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800334c:	7bfb      	ldrb	r3, [r7, #15]
 800334e:	e327      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d032      	beq.n	80033be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003358:	4b43      	ldr	r3, [pc, #268]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a42      	ldr	r2, [pc, #264]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800335e:	f043 0301 	orr.w	r3, r3, #1
 8003362:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003364:	f7fe fcc4 	bl	8001cf0 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800336c:	f7fe fcc0 	bl	8001cf0 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e310      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800337e:	4b3a      	ldr	r3, [pc, #232]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800338a:	4b37      	ldr	r3, [pc, #220]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a36      	ldr	r2, [pc, #216]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003390:	f043 0308 	orr.w	r3, r3, #8
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	4b34      	ldr	r3, [pc, #208]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	4931      	ldr	r1, [pc, #196]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a8:	4b2f      	ldr	r3, [pc, #188]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	021b      	lsls	r3, r3, #8
 80033b6:	492c      	ldr	r1, [pc, #176]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	604b      	str	r3, [r1, #4]
 80033bc:	e01a      	b.n	80033f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033be:	4b2a      	ldr	r3, [pc, #168]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a29      	ldr	r2, [pc, #164]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033c4:	f023 0301 	bic.w	r3, r3, #1
 80033c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033ca:	f7fe fc91 	bl	8001cf0 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d2:	f7fe fc8d 	bl	8001cf0 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e2dd      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033e4:	4b20      	ldr	r3, [pc, #128]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x1da>
 80033f0:	e000      	b.n	80033f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d074      	beq.n	80034ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	2b08      	cmp	r3, #8
 8003404:	d005      	beq.n	8003412 <HAL_RCC_OscConfig+0x21a>
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	2b0c      	cmp	r3, #12
 800340a:	d10e      	bne.n	800342a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b03      	cmp	r3, #3
 8003410:	d10b      	bne.n	800342a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003412:	4b15      	ldr	r3, [pc, #84]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d064      	beq.n	80034e8 <HAL_RCC_OscConfig+0x2f0>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d160      	bne.n	80034e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e2ba      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003432:	d106      	bne.n	8003442 <HAL_RCC_OscConfig+0x24a>
 8003434:	4b0c      	ldr	r3, [pc, #48]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a0b      	ldr	r2, [pc, #44]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800343a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	e026      	b.n	8003490 <HAL_RCC_OscConfig+0x298>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800344a:	d115      	bne.n	8003478 <HAL_RCC_OscConfig+0x280>
 800344c:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a05      	ldr	r2, [pc, #20]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 8003452:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b03      	ldr	r3, [pc, #12]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a02      	ldr	r2, [pc, #8]	; (8003468 <HAL_RCC_OscConfig+0x270>)
 800345e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	e014      	b.n	8003490 <HAL_RCC_OscConfig+0x298>
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
 800346c:	08006b4c 	.word	0x08006b4c
 8003470:	20000034 	.word	0x20000034
 8003474:	2000018c 	.word	0x2000018c
 8003478:	4ba0      	ldr	r3, [pc, #640]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a9f      	ldr	r2, [pc, #636]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800347e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	4b9d      	ldr	r3, [pc, #628]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a9c      	ldr	r2, [pc, #624]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800348a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800348e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d013      	beq.n	80034c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fe fc2a 	bl	8001cf0 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fe fc26 	bl	8001cf0 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	; 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e276      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034b2:	4b92      	ldr	r3, [pc, #584]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0x2a8>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c0:	f7fe fc16 	bl	8001cf0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c8:	f7fe fc12 	bl	8001cf0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	; 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e262      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034da:	4b88      	ldr	r3, [pc, #544]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0x2d0>
 80034e6:	e000      	b.n	80034ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d060      	beq.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_OscConfig+0x310>
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2b0c      	cmp	r3, #12
 8003500:	d119      	bne.n	8003536 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b02      	cmp	r3, #2
 8003506:	d116      	bne.n	8003536 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003508:	4b7c      	ldr	r3, [pc, #496]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_RCC_OscConfig+0x328>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e23f      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003520:	4b76      	ldr	r3, [pc, #472]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	4973      	ldr	r1, [pc, #460]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003534:	e040      	b.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d023      	beq.n	8003586 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800353e:	4b6f      	ldr	r3, [pc, #444]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a6e      	ldr	r2, [pc, #440]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fe fbd1 	bl	8001cf0 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003552:	f7fe fbcd 	bl	8001cf0 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e21d      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003564:	4b65      	ldr	r3, [pc, #404]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003570:	4b62      	ldr	r3, [pc, #392]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	061b      	lsls	r3, r3, #24
 800357e:	495f      	ldr	r1, [pc, #380]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]
 8003584:	e018      	b.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003586:	4b5d      	ldr	r3, [pc, #372]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a5c      	ldr	r2, [pc, #368]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800358c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003592:	f7fe fbad 	bl	8001cf0 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359a:	f7fe fba9 	bl	8001cf0 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e1f9      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035ac:	4b53      	ldr	r3, [pc, #332]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1f0      	bne.n	800359a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d03c      	beq.n	800363e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01c      	beq.n	8003606 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035cc:	4b4b      	ldr	r3, [pc, #300]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80035ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d2:	4a4a      	ldr	r2, [pc, #296]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80035d4:	f043 0301 	orr.w	r3, r3, #1
 80035d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035dc:	f7fe fb88 	bl	8001cf0 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e4:	f7fe fb84 	bl	8001cf0 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e1d4      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035f6:	4b41      	ldr	r3, [pc, #260]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80035f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0ef      	beq.n	80035e4 <HAL_RCC_OscConfig+0x3ec>
 8003604:	e01b      	b.n	800363e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003606:	4b3d      	ldr	r3, [pc, #244]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800360c:	4a3b      	ldr	r2, [pc, #236]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800360e:	f023 0301 	bic.w	r3, r3, #1
 8003612:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003616:	f7fe fb6b 	bl	8001cf0 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361e:	f7fe fb67 	bl	8001cf0 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e1b7      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003630:	4b32      	ldr	r3, [pc, #200]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ef      	bne.n	800361e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80a6 	beq.w	8003798 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800364c:	2300      	movs	r3, #0
 800364e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003650:	4b2a      	ldr	r3, [pc, #168]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10d      	bne.n	8003678 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365c:	4b27      	ldr	r3, [pc, #156]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003660:	4a26      	ldr	r2, [pc, #152]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 8003662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003666:	6593      	str	r3, [r2, #88]	; 0x58
 8003668:	4b24      	ldr	r3, [pc, #144]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 800366a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003674:	2301      	movs	r3, #1
 8003676:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003678:	4b21      	ldr	r3, [pc, #132]	; (8003700 <HAL_RCC_OscConfig+0x508>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d118      	bne.n	80036b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003684:	4b1e      	ldr	r3, [pc, #120]	; (8003700 <HAL_RCC_OscConfig+0x508>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a1d      	ldr	r2, [pc, #116]	; (8003700 <HAL_RCC_OscConfig+0x508>)
 800368a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800368e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003690:	f7fe fb2e 	bl	8001cf0 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003698:	f7fe fb2a 	bl	8001cf0 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e17a      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <HAL_RCC_OscConfig+0x508>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d108      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4d8>
 80036be:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c4:	4a0d      	ldr	r2, [pc, #52]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036ce:	e029      	b.n	8003724 <HAL_RCC_OscConfig+0x52c>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b05      	cmp	r3, #5
 80036d6:	d115      	bne.n	8003704 <HAL_RCC_OscConfig+0x50c>
 80036d8:	4b08      	ldr	r3, [pc, #32]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036de:	4a07      	ldr	r2, [pc, #28]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036e0:	f043 0304 	orr.w	r3, r3, #4
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036e8:	4b04      	ldr	r3, [pc, #16]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ee:	4a03      	ldr	r2, [pc, #12]	; (80036fc <HAL_RCC_OscConfig+0x504>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036f8:	e014      	b.n	8003724 <HAL_RCC_OscConfig+0x52c>
 80036fa:	bf00      	nop
 80036fc:	40021000 	.word	0x40021000
 8003700:	40007000 	.word	0x40007000
 8003704:	4b9c      	ldr	r3, [pc, #624]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370a:	4a9b      	ldr	r2, [pc, #620]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800370c:	f023 0301 	bic.w	r3, r3, #1
 8003710:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003714:	4b98      	ldr	r3, [pc, #608]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	4a97      	ldr	r2, [pc, #604]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800371c:	f023 0304 	bic.w	r3, r3, #4
 8003720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d016      	beq.n	800375a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800372c:	f7fe fae0 	bl	8001cf0 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003732:	e00a      	b.n	800374a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003734:	f7fe fadc 	bl	8001cf0 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003742:	4293      	cmp	r3, r2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e12a      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800374a:	4b8b      	ldr	r3, [pc, #556]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800374c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ed      	beq.n	8003734 <HAL_RCC_OscConfig+0x53c>
 8003758:	e015      	b.n	8003786 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375a:	f7fe fac9 	bl	8001cf0 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe fac5 	bl	8001cf0 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e113      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003778:	4b7f      	ldr	r3, [pc, #508]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800377a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1ed      	bne.n	8003762 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003786:	7ffb      	ldrb	r3, [r7, #31]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d105      	bne.n	8003798 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378c:	4b7a      	ldr	r3, [pc, #488]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003790:	4a79      	ldr	r2, [pc, #484]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003796:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 80fe 	beq.w	800399e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	f040 80d0 	bne.w	800394c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037ac:	4b72      	ldr	r3, [pc, #456]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	f003 0203 	and.w	r2, r3, #3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	429a      	cmp	r2, r3
 80037be:	d130      	bne.n	8003822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	3b01      	subs	r3, #1
 80037cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d127      	bne.n	8003822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037de:	429a      	cmp	r2, r3
 80037e0:	d11f      	bne.n	8003822 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037ec:	2a07      	cmp	r2, #7
 80037ee:	bf14      	ite	ne
 80037f0:	2201      	movne	r2, #1
 80037f2:	2200      	moveq	r2, #0
 80037f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d113      	bne.n	8003822 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003804:	085b      	lsrs	r3, r3, #1
 8003806:	3b01      	subs	r3, #1
 8003808:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800380a:	429a      	cmp	r2, r3
 800380c:	d109      	bne.n	8003822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	085b      	lsrs	r3, r3, #1
 800381a:	3b01      	subs	r3, #1
 800381c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d06e      	beq.n	8003900 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	2b0c      	cmp	r3, #12
 8003826:	d069      	beq.n	80038fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003828:	4b53      	ldr	r3, [pc, #332]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d105      	bne.n	8003840 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003834:	4b50      	ldr	r3, [pc, #320]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e0ad      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003844:	4b4c      	ldr	r3, [pc, #304]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a4b      	ldr	r2, [pc, #300]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800384a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800384e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003850:	f7fe fa4e 	bl	8001cf0 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003858:	f7fe fa4a 	bl	8001cf0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e09a      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800386a:	4b43      	ldr	r3, [pc, #268]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003876:	4b40      	ldr	r3, [pc, #256]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	4b40      	ldr	r3, [pc, #256]	; (800397c <HAL_RCC_OscConfig+0x784>)
 800387c:	4013      	ands	r3, r2
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003886:	3a01      	subs	r2, #1
 8003888:	0112      	lsls	r2, r2, #4
 800388a:	4311      	orrs	r1, r2
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003890:	0212      	lsls	r2, r2, #8
 8003892:	4311      	orrs	r1, r2
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003898:	0852      	lsrs	r2, r2, #1
 800389a:	3a01      	subs	r2, #1
 800389c:	0552      	lsls	r2, r2, #21
 800389e:	4311      	orrs	r1, r2
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038a4:	0852      	lsrs	r2, r2, #1
 80038a6:	3a01      	subs	r2, #1
 80038a8:	0652      	lsls	r2, r2, #25
 80038aa:	4311      	orrs	r1, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038b0:	0912      	lsrs	r2, r2, #4
 80038b2:	0452      	lsls	r2, r2, #17
 80038b4:	430a      	orrs	r2, r1
 80038b6:	4930      	ldr	r1, [pc, #192]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80038bc:	4b2e      	ldr	r3, [pc, #184]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a2d      	ldr	r2, [pc, #180]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038c8:	4b2b      	ldr	r3, [pc, #172]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	4a2a      	ldr	r2, [pc, #168]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038d4:	f7fe fa0c 	bl	8001cf0 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038dc:	f7fe fa08 	bl	8001cf0 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e058      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ee:	4b22      	ldr	r3, [pc, #136]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038fa:	e050      	b.n	800399e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e04f      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003900:	4b1d      	ldr	r3, [pc, #116]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d148      	bne.n	800399e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800390c:	4b1a      	ldr	r3, [pc, #104]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a19      	ldr	r2, [pc, #100]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003912:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003916:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003918:	4b17      	ldr	r3, [pc, #92]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	4a16      	ldr	r2, [pc, #88]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 800391e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003922:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003924:	f7fe f9e4 	bl	8001cf0 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392c:	f7fe f9e0 	bl	8001cf0 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e030      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800393e:	4b0e      	ldr	r3, [pc, #56]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0f0      	beq.n	800392c <HAL_RCC_OscConfig+0x734>
 800394a:	e028      	b.n	800399e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	2b0c      	cmp	r3, #12
 8003950:	d023      	beq.n	800399a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a08      	ldr	r2, [pc, #32]	; (8003978 <HAL_RCC_OscConfig+0x780>)
 8003958:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800395c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395e:	f7fe f9c7 	bl	8001cf0 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003964:	e00c      	b.n	8003980 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003966:	f7fe f9c3 	bl	8001cf0 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d905      	bls.n	8003980 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e013      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
 8003978:	40021000 	.word	0x40021000
 800397c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003980:	4b09      	ldr	r3, [pc, #36]	; (80039a8 <HAL_RCC_OscConfig+0x7b0>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1ec      	bne.n	8003966 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800398c:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <HAL_RCC_OscConfig+0x7b0>)
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	4905      	ldr	r1, [pc, #20]	; (80039a8 <HAL_RCC_OscConfig+0x7b0>)
 8003992:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_RCC_OscConfig+0x7b4>)
 8003994:	4013      	ands	r3, r2
 8003996:	60cb      	str	r3, [r1, #12]
 8003998:	e001      	b.n	800399e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e000      	b.n	80039a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3720      	adds	r7, #32
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40021000 	.word	0x40021000
 80039ac:	feeefffc 	.word	0xfeeefffc

080039b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e0e7      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c4:	4b75      	ldr	r3, [pc, #468]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d910      	bls.n	80039f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d2:	4b72      	ldr	r3, [pc, #456]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 0207 	bic.w	r2, r3, #7
 80039da:	4970      	ldr	r1, [pc, #448]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	4313      	orrs	r3, r2
 80039e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e2:	4b6e      	ldr	r3, [pc, #440]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d001      	beq.n	80039f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e0cf      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d010      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	4b66      	ldr	r3, [pc, #408]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d908      	bls.n	8003a22 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a10:	4b63      	ldr	r3, [pc, #396]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4960      	ldr	r1, [pc, #384]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d04c      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d107      	bne.n	8003a46 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a36:	4b5a      	ldr	r3, [pc, #360]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d121      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e0a6      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d107      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a4e:	4b54      	ldr	r3, [pc, #336]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d115      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e09a      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a66:	4b4e      	ldr	r3, [pc, #312]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e08e      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a76:	4b4a      	ldr	r3, [pc, #296]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e086      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a86:	4b46      	ldr	r3, [pc, #280]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f023 0203 	bic.w	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4943      	ldr	r1, [pc, #268]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a98:	f7fe f92a 	bl	8001cf0 <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9e:	e00a      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa0:	f7fe f926 	bl	8001cf0 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e06e      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	4b3a      	ldr	r3, [pc, #232]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 020c 	and.w	r2, r3, #12
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d1eb      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d010      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	4b31      	ldr	r3, [pc, #196]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d208      	bcs.n	8003af6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae4:	4b2e      	ldr	r3, [pc, #184]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	492b      	ldr	r1, [pc, #172]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003af6:	4b29      	ldr	r3, [pc, #164]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d210      	bcs.n	8003b26 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b04:	4b25      	ldr	r3, [pc, #148]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f023 0207 	bic.w	r2, r3, #7
 8003b0c:	4923      	ldr	r1, [pc, #140]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b14:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <HAL_RCC_ClockConfig+0x1ec>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d001      	beq.n	8003b26 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e036      	b.n	8003b94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d008      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b32:	4b1b      	ldr	r3, [pc, #108]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	4918      	ldr	r1, [pc, #96]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d009      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b50:	4b13      	ldr	r3, [pc, #76]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	4910      	ldr	r1, [pc, #64]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b64:	f000 f824 	bl	8003bb0 <HAL_RCC_GetSysClockFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	091b      	lsrs	r3, r3, #4
 8003b70:	f003 030f 	and.w	r3, r3, #15
 8003b74:	490b      	ldr	r1, [pc, #44]	; (8003ba4 <HAL_RCC_ClockConfig+0x1f4>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003b80:	4a09      	ldr	r2, [pc, #36]	; (8003ba8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b84:	4b09      	ldr	r3, [pc, #36]	; (8003bac <HAL_RCC_ClockConfig+0x1fc>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe f861 	bl	8001c50 <HAL_InitTick>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b92:	7afb      	ldrb	r3, [r7, #11]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40022000 	.word	0x40022000
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	08006b4c 	.word	0x08006b4c
 8003ba8:	20000034 	.word	0x20000034
 8003bac:	2000018c 	.word	0x2000018c

08003bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b089      	sub	sp, #36	; 0x24
 8003bb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61fb      	str	r3, [r7, #28]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bbe:	4b3e      	ldr	r3, [pc, #248]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f003 030c 	and.w	r3, r3, #12
 8003bc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bc8:	4b3b      	ldr	r3, [pc, #236]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x34>
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	2b0c      	cmp	r3, #12
 8003bdc:	d121      	bne.n	8003c22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d11e      	bne.n	8003c22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003be4:	4b34      	ldr	r3, [pc, #208]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0308 	and.w	r3, r3, #8
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d107      	bne.n	8003c00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003bf0:	4b31      	ldr	r3, [pc, #196]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	f003 030f 	and.w	r3, r3, #15
 8003bfc:	61fb      	str	r3, [r7, #28]
 8003bfe:	e005      	b.n	8003c0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c00:	4b2d      	ldr	r3, [pc, #180]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	f003 030f 	and.w	r3, r3, #15
 8003c0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c0c:	4a2b      	ldr	r2, [pc, #172]	; (8003cbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10d      	bne.n	8003c38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c20:	e00a      	b.n	8003c38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d102      	bne.n	8003c2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c28:	4b25      	ldr	r3, [pc, #148]	; (8003cc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c2a:	61bb      	str	r3, [r7, #24]
 8003c2c:	e004      	b.n	8003c38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d101      	bne.n	8003c38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c34:	4b23      	ldr	r3, [pc, #140]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	2b0c      	cmp	r3, #12
 8003c3c:	d134      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c3e:	4b1e      	ldr	r3, [pc, #120]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d003      	beq.n	8003c56 <HAL_RCC_GetSysClockFreq+0xa6>
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2b03      	cmp	r3, #3
 8003c52:	d003      	beq.n	8003c5c <HAL_RCC_GetSysClockFreq+0xac>
 8003c54:	e005      	b.n	8003c62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c56:	4b1a      	ldr	r3, [pc, #104]	; (8003cc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c58:	617b      	str	r3, [r7, #20]
      break;
 8003c5a:	e005      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c5c:	4b19      	ldr	r3, [pc, #100]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c5e:	617b      	str	r3, [r7, #20]
      break;
 8003c60:	e002      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	617b      	str	r3, [r7, #20]
      break;
 8003c66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c68:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	3301      	adds	r3, #1
 8003c74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c76:	4b10      	ldr	r3, [pc, #64]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	0a1b      	lsrs	r3, r3, #8
 8003c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	fb03 f202 	mul.w	r2, r3, r2
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	0e5b      	lsrs	r3, r3, #25
 8003c94:	f003 0303 	and.w	r3, r3, #3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3724      	adds	r7, #36	; 0x24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	08006b64 	.word	0x08006b64
 8003cc0:	00f42400 	.word	0x00f42400
 8003cc4:	007a1200 	.word	0x007a1200

08003cc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ccc:	4b03      	ldr	r3, [pc, #12]	; (8003cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003cce:	681b      	ldr	r3, [r3, #0]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	20000034 	.word	0x20000034

08003ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ce4:	f7ff fff0 	bl	8003cc8 <HAL_RCC_GetHCLKFreq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	0a1b      	lsrs	r3, r3, #8
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	4904      	ldr	r1, [pc, #16]	; (8003d08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cf6:	5ccb      	ldrb	r3, [r1, r3]
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40021000 	.word	0x40021000
 8003d08:	08006b5c 	.word	0x08006b5c

08003d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d10:	f7ff ffda 	bl	8003cc8 <HAL_RCC_GetHCLKFreq>
 8003d14:	4602      	mov	r2, r0
 8003d16:	4b06      	ldr	r3, [pc, #24]	; (8003d30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	0adb      	lsrs	r3, r3, #11
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	4904      	ldr	r1, [pc, #16]	; (8003d34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d22:	5ccb      	ldrb	r3, [r1, r3]
 8003d24:	f003 031f 	and.w	r3, r3, #31
 8003d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40021000 	.word	0x40021000
 8003d34:	08006b5c 	.word	0x08006b5c

08003d38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d40:	2300      	movs	r3, #0
 8003d42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d44:	4b2a      	ldr	r3, [pc, #168]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d50:	f7ff f9ee 	bl	8003130 <HAL_PWREx_GetVoltageRange>
 8003d54:	6178      	str	r0, [r7, #20]
 8003d56:	e014      	b.n	8003d82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d58:	4b25      	ldr	r3, [pc, #148]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5c:	4a24      	ldr	r2, [pc, #144]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d62:	6593      	str	r3, [r2, #88]	; 0x58
 8003d64:	4b22      	ldr	r3, [pc, #136]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d70:	f7ff f9de 	bl	8003130 <HAL_PWREx_GetVoltageRange>
 8003d74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d76:	4b1e      	ldr	r3, [pc, #120]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7a:	4a1d      	ldr	r2, [pc, #116]	; (8003df0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d80:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d88:	d10b      	bne.n	8003da2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b80      	cmp	r3, #128	; 0x80
 8003d8e:	d919      	bls.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2ba0      	cmp	r3, #160	; 0xa0
 8003d94:	d902      	bls.n	8003d9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d96:	2302      	movs	r3, #2
 8003d98:	613b      	str	r3, [r7, #16]
 8003d9a:	e013      	b.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	613b      	str	r3, [r7, #16]
 8003da0:	e010      	b.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b80      	cmp	r3, #128	; 0x80
 8003da6:	d902      	bls.n	8003dae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003da8:	2303      	movs	r3, #3
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	e00a      	b.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b80      	cmp	r3, #128	; 0x80
 8003db2:	d102      	bne.n	8003dba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003db4:	2302      	movs	r3, #2
 8003db6:	613b      	str	r3, [r7, #16]
 8003db8:	e004      	b.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b70      	cmp	r3, #112	; 0x70
 8003dbe:	d101      	bne.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003dc4:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f023 0207 	bic.w	r2, r3, #7
 8003dcc:	4909      	ldr	r1, [pc, #36]	; (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003dd4:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d001      	beq.n	8003de6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40022000 	.word	0x40022000

08003df8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e00:	2300      	movs	r3, #0
 8003e02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e04:	2300      	movs	r3, #0
 8003e06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d041      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e18:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e1c:	d02a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e1e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e22:	d824      	bhi.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e28:	d008      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e2e:	d81e      	bhi.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00a      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003e34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e38:	d010      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e3a:	e018      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e3c:	4b86      	ldr	r3, [pc, #536]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	4a85      	ldr	r2, [pc, #532]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e46:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e48:	e015      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 fabb 	bl	80043cc <RCCEx_PLLSAI1_Config>
 8003e56:	4603      	mov	r3, r0
 8003e58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e5a:	e00c      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3320      	adds	r3, #32
 8003e60:	2100      	movs	r1, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fba6 	bl	80045b4 <RCCEx_PLLSAI2_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e6c:	e003      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	74fb      	strb	r3, [r7, #19]
      break;
 8003e72:	e000      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003e74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e76:	7cfb      	ldrb	r3, [r7, #19]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10b      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e7c:	4b76      	ldr	r3, [pc, #472]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e8a:	4973      	ldr	r1, [pc, #460]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e92:	e001      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e94:	7cfb      	ldrb	r3, [r7, #19]
 8003e96:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d041      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ea8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003eac:	d02a      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003eae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003eb2:	d824      	bhi.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003eb4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003eb8:	d008      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003eba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ebe:	d81e      	bhi.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ec4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ec8:	d010      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003eca:	e018      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ecc:	4b62      	ldr	r3, [pc, #392]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4a61      	ldr	r2, [pc, #388]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ed6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ed8:	e015      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	3304      	adds	r3, #4
 8003ede:	2100      	movs	r1, #0
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fa73 	bl	80043cc <RCCEx_PLLSAI1_Config>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eea:	e00c      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3320      	adds	r3, #32
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fb5e 	bl	80045b4 <RCCEx_PLLSAI2_Config>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003efc:	e003      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	74fb      	strb	r3, [r7, #19]
      break;
 8003f02:	e000      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003f04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f06:	7cfb      	ldrb	r3, [r7, #19]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10b      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f0c:	4b52      	ldr	r3, [pc, #328]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f1a:	494f      	ldr	r1, [pc, #316]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f22:	e001      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f24:	7cfb      	ldrb	r3, [r7, #19]
 8003f26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 80a0 	beq.w	8004076 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f36:	2300      	movs	r3, #0
 8003f38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f3a:	4b47      	ldr	r3, [pc, #284]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003f46:	2301      	movs	r3, #1
 8003f48:	e000      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00d      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f50:	4b41      	ldr	r3, [pc, #260]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f54:	4a40      	ldr	r2, [pc, #256]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f5a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f5c:	4b3e      	ldr	r3, [pc, #248]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f6c:	4b3b      	ldr	r3, [pc, #236]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a3a      	ldr	r2, [pc, #232]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f78:	f7fd feba 	bl	8001cf0 <HAL_GetTick>
 8003f7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f7e:	e009      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f80:	f7fd feb6 	bl	8001cf0 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d902      	bls.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	74fb      	strb	r3, [r7, #19]
        break;
 8003f92:	e005      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f94:	4b31      	ldr	r3, [pc, #196]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0ef      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003fa0:	7cfb      	ldrb	r3, [r7, #19]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d15c      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fa6:	4b2c      	ldr	r3, [pc, #176]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01f      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d019      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fc4:	4b24      	ldr	r3, [pc, #144]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fd0:	4b21      	ldr	r3, [pc, #132]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd6:	4a20      	ldr	r2, [pc, #128]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fe0:	4b1d      	ldr	r3, [pc, #116]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe6:	4a1c      	ldr	r2, [pc, #112]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ff0:	4a19      	ldr	r2, [pc, #100]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004002:	f7fd fe75 	bl	8001cf0 <HAL_GetTick>
 8004006:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004008:	e00b      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400a:	f7fd fe71 	bl	8001cf0 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	f241 3288 	movw	r2, #5000	; 0x1388
 8004018:	4293      	cmp	r3, r2
 800401a:	d902      	bls.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	74fb      	strb	r3, [r7, #19]
            break;
 8004020:	e006      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0ec      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004030:	7cfb      	ldrb	r3, [r7, #19]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d10c      	bne.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004036:	4b08      	ldr	r3, [pc, #32]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004046:	4904      	ldr	r1, [pc, #16]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800404e:	e009      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004050:	7cfb      	ldrb	r3, [r7, #19]
 8004052:	74bb      	strb	r3, [r7, #18]
 8004054:	e006      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004056:	bf00      	nop
 8004058:	40021000 	.word	0x40021000
 800405c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004064:	7c7b      	ldrb	r3, [r7, #17]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d105      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800406a:	4b9e      	ldr	r3, [pc, #632]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406e:	4a9d      	ldr	r2, [pc, #628]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004070:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004074:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004082:	4b98      	ldr	r3, [pc, #608]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004088:	f023 0203 	bic.w	r2, r3, #3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004090:	4994      	ldr	r1, [pc, #592]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040a4:	4b8f      	ldr	r3, [pc, #572]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040aa:	f023 020c 	bic.w	r2, r3, #12
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b2:	498c      	ldr	r1, [pc, #560]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040c6:	4b87      	ldr	r3, [pc, #540]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	4983      	ldr	r1, [pc, #524]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040e8:	4b7e      	ldr	r3, [pc, #504]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f6:	497b      	ldr	r1, [pc, #492]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800410a:	4b76      	ldr	r3, [pc, #472]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004118:	4972      	ldr	r1, [pc, #456]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00a      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800412c:	4b6d      	ldr	r3, [pc, #436]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004132:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800413a:	496a      	ldr	r1, [pc, #424]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800414e:	4b65      	ldr	r3, [pc, #404]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004154:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800415c:	4961      	ldr	r1, [pc, #388]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00a      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004170:	4b5c      	ldr	r3, [pc, #368]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004176:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800417e:	4959      	ldr	r1, [pc, #356]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00a      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004192:	4b54      	ldr	r3, [pc, #336]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004198:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041a0:	4950      	ldr	r1, [pc, #320]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00a      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041b4:	4b4b      	ldr	r3, [pc, #300]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c2:	4948      	ldr	r1, [pc, #288]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00a      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041d6:	4b43      	ldr	r3, [pc, #268]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e4:	493f      	ldr	r1, [pc, #252]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d028      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041f8:	4b3a      	ldr	r3, [pc, #232]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004206:	4937      	ldr	r1, [pc, #220]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004208:	4313      	orrs	r3, r2
 800420a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004212:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004216:	d106      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004218:	4b32      	ldr	r3, [pc, #200]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4a31      	ldr	r2, [pc, #196]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004222:	60d3      	str	r3, [r2, #12]
 8004224:	e011      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800422a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800422e:	d10c      	bne.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	3304      	adds	r3, #4
 8004234:	2101      	movs	r1, #1
 8004236:	4618      	mov	r0, r3
 8004238:	f000 f8c8 	bl	80043cc <RCCEx_PLLSAI1_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004240:	7cfb      	ldrb	r3, [r7, #19]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004246:	7cfb      	ldrb	r3, [r7, #19]
 8004248:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d028      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004256:	4b23      	ldr	r3, [pc, #140]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004264:	491f      	ldr	r1, [pc, #124]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004270:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004274:	d106      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004276:	4b1b      	ldr	r3, [pc, #108]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	4a1a      	ldr	r2, [pc, #104]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004280:	60d3      	str	r3, [r2, #12]
 8004282:	e011      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800428c:	d10c      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3304      	adds	r3, #4
 8004292:	2101      	movs	r1, #1
 8004294:	4618      	mov	r0, r3
 8004296:	f000 f899 	bl	80043cc <RCCEx_PLLSAI1_Config>
 800429a:	4603      	mov	r3, r0
 800429c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800429e:	7cfb      	ldrb	r3, [r7, #19]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80042a4:	7cfb      	ldrb	r3, [r7, #19]
 80042a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02b      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042b4:	4b0b      	ldr	r3, [pc, #44]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042c2:	4908      	ldr	r1, [pc, #32]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042d2:	d109      	bne.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042d4:	4b03      	ldr	r3, [pc, #12]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4a02      	ldr	r2, [pc, #8]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042de:	60d3      	str	r3, [r2, #12]
 80042e0:	e014      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80042e2:	bf00      	nop
 80042e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042f0:	d10c      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	3304      	adds	r3, #4
 80042f6:	2101      	movs	r1, #1
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 f867 	bl	80043cc <RCCEx_PLLSAI1_Config>
 80042fe:	4603      	mov	r3, r0
 8004300:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004302:	7cfb      	ldrb	r3, [r7, #19]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d02f      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004318:	4b2b      	ldr	r3, [pc, #172]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800431a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800431e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004326:	4928      	ldr	r1, [pc, #160]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004328:	4313      	orrs	r3, r2
 800432a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004332:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004336:	d10d      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3304      	adds	r3, #4
 800433c:	2102      	movs	r1, #2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f844 	bl	80043cc <RCCEx_PLLSAI1_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004348:	7cfb      	ldrb	r3, [r7, #19]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d014      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800434e:	7cfb      	ldrb	r3, [r7, #19]
 8004350:	74bb      	strb	r3, [r7, #18]
 8004352:	e011      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004358:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800435c:	d10c      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3320      	adds	r3, #32
 8004362:	2102      	movs	r1, #2
 8004364:	4618      	mov	r0, r3
 8004366:	f000 f925 	bl	80045b4 <RCCEx_PLLSAI2_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800436e:	7cfb      	ldrb	r3, [r7, #19]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004384:	4b10      	ldr	r3, [pc, #64]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004392:	490d      	ldr	r1, [pc, #52]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004394:	4313      	orrs	r3, r2
 8004396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00b      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043a6:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043b6:	4904      	ldr	r1, [pc, #16]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043be:	7cbb      	ldrb	r3, [r7, #18]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40021000 	.word	0x40021000

080043cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043d6:	2300      	movs	r3, #0
 80043d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043da:	4b75      	ldr	r3, [pc, #468]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d018      	beq.n	8004418 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80043e6:	4b72      	ldr	r3, [pc, #456]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f003 0203 	and.w	r2, r3, #3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d10d      	bne.n	8004412 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
       ||
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80043fe:	4b6c      	ldr	r3, [pc, #432]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	091b      	lsrs	r3, r3, #4
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	1c5a      	adds	r2, r3, #1
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
       ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d047      	beq.n	80044a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	73fb      	strb	r3, [r7, #15]
 8004416:	e044      	b.n	80044a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2b03      	cmp	r3, #3
 800441e:	d018      	beq.n	8004452 <RCCEx_PLLSAI1_Config+0x86>
 8004420:	2b03      	cmp	r3, #3
 8004422:	d825      	bhi.n	8004470 <RCCEx_PLLSAI1_Config+0xa4>
 8004424:	2b01      	cmp	r3, #1
 8004426:	d002      	beq.n	800442e <RCCEx_PLLSAI1_Config+0x62>
 8004428:	2b02      	cmp	r3, #2
 800442a:	d009      	beq.n	8004440 <RCCEx_PLLSAI1_Config+0x74>
 800442c:	e020      	b.n	8004470 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800442e:	4b60      	ldr	r3, [pc, #384]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d11d      	bne.n	8004476 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800443e:	e01a      	b.n	8004476 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004440:	4b5b      	ldr	r3, [pc, #364]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004448:	2b00      	cmp	r3, #0
 800444a:	d116      	bne.n	800447a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004450:	e013      	b.n	800447a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004452:	4b57      	ldr	r3, [pc, #348]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10f      	bne.n	800447e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800445e:	4b54      	ldr	r3, [pc, #336]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d109      	bne.n	800447e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800446e:	e006      	b.n	800447e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
      break;
 8004474:	e004      	b.n	8004480 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004476:	bf00      	nop
 8004478:	e002      	b.n	8004480 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800447a:	bf00      	nop
 800447c:	e000      	b.n	8004480 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800447e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10d      	bne.n	80044a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004486:	4b4a      	ldr	r3, [pc, #296]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6819      	ldr	r1, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	3b01      	subs	r3, #1
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	430b      	orrs	r3, r1
 800449c:	4944      	ldr	r1, [pc, #272]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d17d      	bne.n	80045a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80044a8:	4b41      	ldr	r3, [pc, #260]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a40      	ldr	r2, [pc, #256]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b4:	f7fd fc1c 	bl	8001cf0 <HAL_GetTick>
 80044b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044ba:	e009      	b.n	80044d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044bc:	f7fd fc18 	bl	8001cf0 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d902      	bls.n	80044d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	73fb      	strb	r3, [r7, #15]
        break;
 80044ce:	e005      	b.n	80044dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044d0:	4b37      	ldr	r3, [pc, #220]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1ef      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d160      	bne.n	80045a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d111      	bne.n	800450c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044e8:	4b31      	ldr	r3, [pc, #196]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80044f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6892      	ldr	r2, [r2, #8]
 80044f8:	0211      	lsls	r1, r2, #8
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	68d2      	ldr	r2, [r2, #12]
 80044fe:	0912      	lsrs	r2, r2, #4
 8004500:	0452      	lsls	r2, r2, #17
 8004502:	430a      	orrs	r2, r1
 8004504:	492a      	ldr	r1, [pc, #168]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004506:	4313      	orrs	r3, r2
 8004508:	610b      	str	r3, [r1, #16]
 800450a:	e027      	b.n	800455c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d112      	bne.n	8004538 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004512:	4b27      	ldr	r3, [pc, #156]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800451a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6892      	ldr	r2, [r2, #8]
 8004522:	0211      	lsls	r1, r2, #8
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6912      	ldr	r2, [r2, #16]
 8004528:	0852      	lsrs	r2, r2, #1
 800452a:	3a01      	subs	r2, #1
 800452c:	0552      	lsls	r2, r2, #21
 800452e:	430a      	orrs	r2, r1
 8004530:	491f      	ldr	r1, [pc, #124]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004532:	4313      	orrs	r3, r2
 8004534:	610b      	str	r3, [r1, #16]
 8004536:	e011      	b.n	800455c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004538:	4b1d      	ldr	r3, [pc, #116]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004540:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6892      	ldr	r2, [r2, #8]
 8004548:	0211      	lsls	r1, r2, #8
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6952      	ldr	r2, [r2, #20]
 800454e:	0852      	lsrs	r2, r2, #1
 8004550:	3a01      	subs	r2, #1
 8004552:	0652      	lsls	r2, r2, #25
 8004554:	430a      	orrs	r2, r1
 8004556:	4916      	ldr	r1, [pc, #88]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004558:	4313      	orrs	r3, r2
 800455a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800455c:	4b14      	ldr	r3, [pc, #80]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a13      	ldr	r2, [pc, #76]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004562:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004566:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004568:	f7fd fbc2 	bl	8001cf0 <HAL_GetTick>
 800456c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800456e:	e009      	b.n	8004584 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004570:	f7fd fbbe 	bl	8001cf0 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d902      	bls.n	8004584 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	73fb      	strb	r3, [r7, #15]
          break;
 8004582:	e005      	b.n	8004590 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004584:	4b0a      	ldr	r3, [pc, #40]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0ef      	beq.n	8004570 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d106      	bne.n	80045a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004596:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	4904      	ldr	r1, [pc, #16]	; (80045b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40021000 	.word	0x40021000

080045b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045c2:	4b6a      	ldr	r3, [pc, #424]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d018      	beq.n	8004600 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80045ce:	4b67      	ldr	r3, [pc, #412]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 0203 	and.w	r2, r3, #3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d10d      	bne.n	80045fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
       ||
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80045e6:	4b61      	ldr	r3, [pc, #388]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	091b      	lsrs	r3, r3, #4
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	1c5a      	adds	r2, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
       ||
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d047      	beq.n	800468a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	e044      	b.n	800468a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b03      	cmp	r3, #3
 8004606:	d018      	beq.n	800463a <RCCEx_PLLSAI2_Config+0x86>
 8004608:	2b03      	cmp	r3, #3
 800460a:	d825      	bhi.n	8004658 <RCCEx_PLLSAI2_Config+0xa4>
 800460c:	2b01      	cmp	r3, #1
 800460e:	d002      	beq.n	8004616 <RCCEx_PLLSAI2_Config+0x62>
 8004610:	2b02      	cmp	r3, #2
 8004612:	d009      	beq.n	8004628 <RCCEx_PLLSAI2_Config+0x74>
 8004614:	e020      	b.n	8004658 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004616:	4b55      	ldr	r3, [pc, #340]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d11d      	bne.n	800465e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004626:	e01a      	b.n	800465e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004628:	4b50      	ldr	r3, [pc, #320]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004630:	2b00      	cmp	r3, #0
 8004632:	d116      	bne.n	8004662 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004638:	e013      	b.n	8004662 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800463a:	4b4c      	ldr	r3, [pc, #304]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10f      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004646:	4b49      	ldr	r3, [pc, #292]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d109      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004656:	e006      	b.n	8004666 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	73fb      	strb	r3, [r7, #15]
      break;
 800465c:	e004      	b.n	8004668 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800465e:	bf00      	nop
 8004660:	e002      	b.n	8004668 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004662:	bf00      	nop
 8004664:	e000      	b.n	8004668 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004666:	bf00      	nop
    }

    if(status == HAL_OK)
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10d      	bne.n	800468a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800466e:	4b3f      	ldr	r3, [pc, #252]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6819      	ldr	r1, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	430b      	orrs	r3, r1
 8004684:	4939      	ldr	r1, [pc, #228]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004686:	4313      	orrs	r3, r2
 8004688:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d167      	bne.n	8004760 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004690:	4b36      	ldr	r3, [pc, #216]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a35      	ldr	r2, [pc, #212]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800469a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800469c:	f7fd fb28 	bl	8001cf0 <HAL_GetTick>
 80046a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046a2:	e009      	b.n	80046b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046a4:	f7fd fb24 	bl	8001cf0 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d902      	bls.n	80046b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	73fb      	strb	r3, [r7, #15]
        break;
 80046b6:	e005      	b.n	80046c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046b8:	4b2c      	ldr	r3, [pc, #176]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1ef      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d14a      	bne.n	8004760 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d111      	bne.n	80046f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046d0:	4b26      	ldr	r3, [pc, #152]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80046d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6892      	ldr	r2, [r2, #8]
 80046e0:	0211      	lsls	r1, r2, #8
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	68d2      	ldr	r2, [r2, #12]
 80046e6:	0912      	lsrs	r2, r2, #4
 80046e8:	0452      	lsls	r2, r2, #17
 80046ea:	430a      	orrs	r2, r1
 80046ec:	491f      	ldr	r1, [pc, #124]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	614b      	str	r3, [r1, #20]
 80046f2:	e011      	b.n	8004718 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80046fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6892      	ldr	r2, [r2, #8]
 8004704:	0211      	lsls	r1, r2, #8
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	6912      	ldr	r2, [r2, #16]
 800470a:	0852      	lsrs	r2, r2, #1
 800470c:	3a01      	subs	r2, #1
 800470e:	0652      	lsls	r2, r2, #25
 8004710:	430a      	orrs	r2, r1
 8004712:	4916      	ldr	r1, [pc, #88]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004714:	4313      	orrs	r3, r2
 8004716:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004718:	4b14      	ldr	r3, [pc, #80]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a13      	ldr	r2, [pc, #76]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 800471e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004722:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004724:	f7fd fae4 	bl	8001cf0 <HAL_GetTick>
 8004728:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800472a:	e009      	b.n	8004740 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800472c:	f7fd fae0 	bl	8001cf0 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d902      	bls.n	8004740 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	73fb      	strb	r3, [r7, #15]
          break;
 800473e:	e005      	b.n	800474c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004740:	4b0a      	ldr	r3, [pc, #40]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0ef      	beq.n	800472c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d106      	bne.n	8004760 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004752:	4b06      	ldr	r3, [pc, #24]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004754:	695a      	ldr	r2, [r3, #20]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4904      	ldr	r1, [pc, #16]	; (800476c <RCCEx_PLLSAI2_Config+0x1b8>)
 800475c:	4313      	orrs	r3, r2
 800475e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004760:	7bfb      	ldrb	r3, [r7, #15]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000

08004770 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e049      	b.n	8004816 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fc fd4a 	bl	8001230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	3304      	adds	r3, #4
 80047ac:	4619      	mov	r1, r3
 80047ae:	4610      	mov	r0, r2
 80047b0:	f000 fa9a 	bl	8004ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
	...

08004820 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b01      	cmp	r3, #1
 8004832:	d001      	beq.n	8004838 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e04f      	b.n	80048d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2202      	movs	r2, #2
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a23      	ldr	r2, [pc, #140]	; (80048e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d01d      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004862:	d018      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a1f      	ldr	r2, [pc, #124]	; (80048e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d013      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a1e      	ldr	r2, [pc, #120]	; (80048ec <HAL_TIM_Base_Start_IT+0xcc>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d00e      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a1c      	ldr	r2, [pc, #112]	; (80048f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d009      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a1b      	ldr	r2, [pc, #108]	; (80048f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d004      	beq.n	8004896 <HAL_TIM_Base_Start_IT+0x76>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a19      	ldr	r2, [pc, #100]	; (80048f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d115      	bne.n	80048c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	4b17      	ldr	r3, [pc, #92]	; (80048fc <HAL_TIM_Base_Start_IT+0xdc>)
 800489e:	4013      	ands	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2b06      	cmp	r3, #6
 80048a6:	d015      	beq.n	80048d4 <HAL_TIM_Base_Start_IT+0xb4>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048ae:	d011      	beq.n	80048d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c0:	e008      	b.n	80048d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e000      	b.n	80048d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	40012c00 	.word	0x40012c00
 80048e8:	40000400 	.word	0x40000400
 80048ec:	40000800 	.word	0x40000800
 80048f0:	40000c00 	.word	0x40000c00
 80048f4:	40013400 	.word	0x40013400
 80048f8:	40014000 	.word	0x40014000
 80048fc:	00010007 	.word	0x00010007

08004900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d020      	beq.n	8004964 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01b      	beq.n	8004964 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f06f 0202 	mvn.w	r2, #2
 8004934:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d003      	beq.n	8004952 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f9ad 	bl	8004caa <HAL_TIM_IC_CaptureCallback>
 8004950:	e005      	b.n	800495e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f99f 	bl	8004c96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f9b0 	bl	8004cbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	f003 0304 	and.w	r3, r3, #4
 800496a:	2b00      	cmp	r3, #0
 800496c:	d020      	beq.n	80049b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d01b      	beq.n	80049b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0204 	mvn.w	r2, #4
 8004980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2202      	movs	r2, #2
 8004986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f987 	bl	8004caa <HAL_TIM_IC_CaptureCallback>
 800499c:	e005      	b.n	80049aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f979 	bl	8004c96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f98a 	bl	8004cbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d020      	beq.n	80049fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d01b      	beq.n	80049fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f06f 0208 	mvn.w	r2, #8
 80049cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2204      	movs	r2, #4
 80049d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f961 	bl	8004caa <HAL_TIM_IC_CaptureCallback>
 80049e8:	e005      	b.n	80049f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f953 	bl	8004c96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f964 	bl	8004cbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d020      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d01b      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f06f 0210 	mvn.w	r2, #16
 8004a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f93b 	bl	8004caa <HAL_TIM_IC_CaptureCallback>
 8004a34:	e005      	b.n	8004a42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f92d 	bl	8004c96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 f93e 	bl	8004cbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d007      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f06f 0201 	mvn.w	r2, #1
 8004a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fc f8b6 	bl	8000bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00c      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d007      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 faf2 	bl	8005074 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00c      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d007      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 faea 	bl	8005088 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00c      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f8fd 	bl	8004cd2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00c      	beq.n	8004afc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0320 	and.w	r3, r3, #32
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d007      	beq.n	8004afc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0220 	mvn.w	r2, #32
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fab2 	bl	8005060 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d101      	bne.n	8004b20 <HAL_TIM_ConfigClockSource+0x1c>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	e0b6      	b.n	8004c8e <HAL_TIM_ConfigClockSource+0x18a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b5c:	d03e      	beq.n	8004bdc <HAL_TIM_ConfigClockSource+0xd8>
 8004b5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b62:	f200 8087 	bhi.w	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b6a:	f000 8086 	beq.w	8004c7a <HAL_TIM_ConfigClockSource+0x176>
 8004b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b72:	d87f      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b74:	2b70      	cmp	r3, #112	; 0x70
 8004b76:	d01a      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0xaa>
 8004b78:	2b70      	cmp	r3, #112	; 0x70
 8004b7a:	d87b      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b7c:	2b60      	cmp	r3, #96	; 0x60
 8004b7e:	d050      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x11e>
 8004b80:	2b60      	cmp	r3, #96	; 0x60
 8004b82:	d877      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b84:	2b50      	cmp	r3, #80	; 0x50
 8004b86:	d03c      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0xfe>
 8004b88:	2b50      	cmp	r3, #80	; 0x50
 8004b8a:	d873      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b8c:	2b40      	cmp	r3, #64	; 0x40
 8004b8e:	d058      	beq.n	8004c42 <HAL_TIM_ConfigClockSource+0x13e>
 8004b90:	2b40      	cmp	r3, #64	; 0x40
 8004b92:	d86f      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b94:	2b30      	cmp	r3, #48	; 0x30
 8004b96:	d064      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x15e>
 8004b98:	2b30      	cmp	r3, #48	; 0x30
 8004b9a:	d86b      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d060      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x15e>
 8004ba0:	2b20      	cmp	r3, #32
 8004ba2:	d867      	bhi.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d05c      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x15e>
 8004ba8:	2b10      	cmp	r3, #16
 8004baa:	d05a      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x15e>
 8004bac:	e062      	b.n	8004c74 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bbe:	f000 f9a7 	bl	8004f10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	609a      	str	r2, [r3, #8]
      break;
 8004bda:	e04f      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bec:	f000 f990 	bl	8004f10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689a      	ldr	r2, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bfe:	609a      	str	r2, [r3, #8]
      break;
 8004c00:	e03c      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c0e:	461a      	mov	r2, r3
 8004c10:	f000 f904 	bl	8004e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2150      	movs	r1, #80	; 0x50
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 f95d 	bl	8004eda <TIM_ITRx_SetConfig>
      break;
 8004c20:	e02c      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f000 f923 	bl	8004e7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2160      	movs	r1, #96	; 0x60
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f94d 	bl	8004eda <TIM_ITRx_SetConfig>
      break;
 8004c40:	e01c      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f000 f8e4 	bl	8004e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2140      	movs	r1, #64	; 0x40
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 f93d 	bl	8004eda <TIM_ITRx_SetConfig>
      break;
 8004c60:	e00c      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	f000 f934 	bl	8004eda <TIM_ITRx_SetConfig>
      break;
 8004c72:	e003      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	73fb      	strb	r3, [r7, #15]
      break;
 8004c78:	e000      	b.n	8004c7c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004c7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3710      	adds	r7, #16
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cb2:	bf00      	nop
 8004cb4:	370c      	adds	r7, #12
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b083      	sub	sp, #12
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
	...

08004ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a40      	ldr	r2, [pc, #256]	; (8004dfc <TIM_Base_SetConfig+0x114>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d013      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d06:	d00f      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a3d      	ldr	r2, [pc, #244]	; (8004e00 <TIM_Base_SetConfig+0x118>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a3c      	ldr	r2, [pc, #240]	; (8004e04 <TIM_Base_SetConfig+0x11c>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d007      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a3b      	ldr	r2, [pc, #236]	; (8004e08 <TIM_Base_SetConfig+0x120>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d003      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a3a      	ldr	r2, [pc, #232]	; (8004e0c <TIM_Base_SetConfig+0x124>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d108      	bne.n	8004d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a2f      	ldr	r2, [pc, #188]	; (8004dfc <TIM_Base_SetConfig+0x114>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d01f      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d48:	d01b      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a2c      	ldr	r2, [pc, #176]	; (8004e00 <TIM_Base_SetConfig+0x118>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d017      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a2b      	ldr	r2, [pc, #172]	; (8004e04 <TIM_Base_SetConfig+0x11c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a2a      	ldr	r2, [pc, #168]	; (8004e08 <TIM_Base_SetConfig+0x120>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00f      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a29      	ldr	r2, [pc, #164]	; (8004e0c <TIM_Base_SetConfig+0x124>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00b      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a28      	ldr	r2, [pc, #160]	; (8004e10 <TIM_Base_SetConfig+0x128>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d007      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a27      	ldr	r2, [pc, #156]	; (8004e14 <TIM_Base_SetConfig+0x12c>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d003      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a26      	ldr	r2, [pc, #152]	; (8004e18 <TIM_Base_SetConfig+0x130>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d108      	bne.n	8004d94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a10      	ldr	r2, [pc, #64]	; (8004dfc <TIM_Base_SetConfig+0x114>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00f      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a12      	ldr	r2, [pc, #72]	; (8004e0c <TIM_Base_SetConfig+0x124>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00b      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a11      	ldr	r2, [pc, #68]	; (8004e10 <TIM_Base_SetConfig+0x128>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a10      	ldr	r2, [pc, #64]	; (8004e14 <TIM_Base_SetConfig+0x12c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d003      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a0f      	ldr	r2, [pc, #60]	; (8004e18 <TIM_Base_SetConfig+0x130>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d103      	bne.n	8004de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	615a      	str	r2, [r3, #20]
}
 8004dee:	bf00      	nop
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40012c00 	.word	0x40012c00
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40000800 	.word	0x40000800
 8004e08:	40000c00 	.word	0x40000c00
 8004e0c:	40013400 	.word	0x40013400
 8004e10:	40014000 	.word	0x40014000
 8004e14:	40014400 	.word	0x40014400
 8004e18:	40014800 	.word	0x40014800

08004e1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	f023 0201 	bic.w	r2, r3, #1
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f023 030a 	bic.w	r3, r3, #10
 8004e58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	621a      	str	r2, [r3, #32]
}
 8004e6e:	bf00      	nop
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b087      	sub	sp, #28
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f023 0210 	bic.w	r2, r3, #16
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	031b      	lsls	r3, r3, #12
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004eb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	621a      	str	r2, [r3, #32]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b085      	sub	sp, #20
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	f043 0307 	orr.w	r3, r3, #7
 8004efc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	609a      	str	r2, [r3, #8]
}
 8004f04:	bf00      	nop
 8004f06:	3714      	adds	r7, #20
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
 8004f1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	021a      	lsls	r2, r3, #8
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	431a      	orrs	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	697a      	ldr	r2, [r7, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	609a      	str	r2, [r3, #8]
}
 8004f44:	bf00      	nop
 8004f46:	371c      	adds	r7, #28
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e068      	b.n	800503a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a2e      	ldr	r2, [pc, #184]	; (8005048 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a2d      	ldr	r2, [pc, #180]	; (800504c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d108      	bne.n	8004fae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004fa2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a1e      	ldr	r2, [pc, #120]	; (8005048 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d01d      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fda:	d018      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1b      	ldr	r2, [pc, #108]	; (8005050 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d013      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1a      	ldr	r2, [pc, #104]	; (8005054 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d00e      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a18      	ldr	r2, [pc, #96]	; (8005058 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d009      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a13      	ldr	r2, [pc, #76]	; (800504c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d004      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a14      	ldr	r2, [pc, #80]	; (800505c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d10c      	bne.n	8005028 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005014:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	4313      	orrs	r3, r2
 800501e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	40012c00 	.word	0x40012c00
 800504c:	40013400 	.word	0x40013400
 8005050:	40000400 	.word	0x40000400
 8005054:	40000800 	.word	0x40000800
 8005058:	40000c00 	.word	0x40000c00
 800505c:	40014000 	.word	0x40014000

08005060 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e040      	b.n	8005130 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d106      	bne.n	80050c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7fc f8dc 	bl	800127c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2224      	movs	r2, #36	; 0x24
 80050c8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0201 	bic.w	r2, r2, #1
 80050d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 fdea 	bl	8005cbc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 fb2f 	bl	800574c <UART_SetConfig>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d101      	bne.n	80050f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e01b      	b.n	8005130 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005106:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005116:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 0201 	orr.w	r2, r2, #1
 8005126:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fe69 	bl	8005e00 <UART_CheckIdleState>
 800512e:	4603      	mov	r3, r0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b0ba      	sub	sp, #232	; 0xe8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	69db      	ldr	r3, [r3, #28]
 8005146:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800515e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005162:	f640 030f 	movw	r3, #2063	; 0x80f
 8005166:	4013      	ands	r3, r2
 8005168:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800516c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005170:	2b00      	cmp	r3, #0
 8005172:	d115      	bne.n	80051a0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005178:	f003 0320 	and.w	r3, r3, #32
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00f      	beq.n	80051a0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005184:	f003 0320 	and.w	r3, r3, #32
 8005188:	2b00      	cmp	r3, #0
 800518a:	d009      	beq.n	80051a0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 82ae 	beq.w	80056f2 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	4798      	blx	r3
      }
      return;
 800519e:	e2a8      	b.n	80056f2 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80051a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8117 	beq.w	80053d8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80051aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80051ba:	4b85      	ldr	r3, [pc, #532]	; (80053d0 <HAL_UART_IRQHandler+0x298>)
 80051bc:	4013      	ands	r3, r2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 810a 	beq.w	80053d8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d011      	beq.n	80051f4 <HAL_UART_IRQHandler+0xbc>
 80051d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00b      	beq.n	80051f4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2201      	movs	r2, #1
 80051e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ea:	f043 0201 	orr.w	r2, r3, #1
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d011      	beq.n	8005224 <HAL_UART_IRQHandler+0xec>
 8005200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00b      	beq.n	8005224 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2202      	movs	r2, #2
 8005212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800521a:	f043 0204 	orr.w	r2, r3, #4
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b00      	cmp	r3, #0
 800522e:	d011      	beq.n	8005254 <HAL_UART_IRQHandler+0x11c>
 8005230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00b      	beq.n	8005254 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2204      	movs	r2, #4
 8005242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800524a:	f043 0202 	orr.w	r2, r3, #2
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d017      	beq.n	8005290 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	2b00      	cmp	r3, #0
 800526a:	d105      	bne.n	8005278 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800526c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005270:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00b      	beq.n	8005290 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2208      	movs	r2, #8
 800527e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005286:	f043 0208 	orr.w	r2, r3, #8
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005294:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005298:	2b00      	cmp	r3, #0
 800529a:	d012      	beq.n	80052c2 <HAL_UART_IRQHandler+0x18a>
 800529c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00c      	beq.n	80052c2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b8:	f043 0220 	orr.w	r2, r3, #32
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 8214 	beq.w	80056f6 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00d      	beq.n	80052f6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052de:	f003 0320 	and.w	r3, r3, #32
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800530a:	2b40      	cmp	r3, #64	; 0x40
 800530c:	d005      	beq.n	800531a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800530e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005312:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005316:	2b00      	cmp	r3, #0
 8005318:	d04f      	beq.n	80053ba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 fe7f 	bl	800601e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532a:	2b40      	cmp	r3, #64	; 0x40
 800532c:	d141      	bne.n	80053b2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3308      	adds	r3, #8
 8005334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800534c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3308      	adds	r3, #8
 8005356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800535a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800535e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800536a:	e841 2300 	strex	r3, r2, [r1]
 800536e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1d9      	bne.n	800532e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800537e:	2b00      	cmp	r3, #0
 8005380:	d013      	beq.n	80053aa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005386:	4a13      	ldr	r2, [pc, #76]	; (80053d4 <HAL_UART_IRQHandler+0x29c>)
 8005388:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800538e:	4618      	mov	r0, r3
 8005390:	f7fd f856 	bl	8002440 <HAL_DMA_Abort_IT>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d017      	beq.n	80053ca <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800539e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80053a4:	4610      	mov	r0, r2
 80053a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a8:	e00f      	b.n	80053ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f9b8 	bl	8005720 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b0:	e00b      	b.n	80053ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f9b4 	bl	8005720 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b8:	e007      	b.n	80053ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f9b0 	bl	8005720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80053c8:	e195      	b.n	80056f6 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ca:	bf00      	nop
    return;
 80053cc:	e193      	b.n	80056f6 <HAL_UART_IRQHandler+0x5be>
 80053ce:	bf00      	nop
 80053d0:	04000120 	.word	0x04000120
 80053d4:	080060e7 	.word	0x080060e7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053dc:	2b01      	cmp	r3, #1
 80053de:	f040 814e 	bne.w	800567e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e6:	f003 0310 	and.w	r3, r3, #16
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 8147 	beq.w	800567e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80053f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053f4:	f003 0310 	and.w	r3, r3, #16
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f000 8140 	beq.w	800567e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2210      	movs	r2, #16
 8005404:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b40      	cmp	r3, #64	; 0x40
 8005412:	f040 80b8 	bne.w	8005586 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005422:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 8167 	beq.w	80056fa <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005436:	429a      	cmp	r2, r3
 8005438:	f080 815f 	bcs.w	80056fa <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005442:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0320 	and.w	r3, r3, #32
 8005452:	2b00      	cmp	r3, #0
 8005454:	f040 8086 	bne.w	8005564 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800546c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005474:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	461a      	mov	r2, r3
 800547e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005482:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005486:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800548e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005492:	e841 2300 	strex	r3, r2, [r1]
 8005496:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800549a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1da      	bne.n	8005458 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3308      	adds	r3, #8
 80054a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054ac:	e853 3f00 	ldrex	r3, [r3]
 80054b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80054b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054b4:	f023 0301 	bic.w	r3, r3, #1
 80054b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3308      	adds	r3, #8
 80054c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80054c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80054ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80054ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80054d2:	e841 2300 	strex	r3, r2, [r1]
 80054d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80054d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1e1      	bne.n	80054a2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3308      	adds	r3, #8
 80054e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80054ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3308      	adds	r3, #8
 80054fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005502:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005504:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005508:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005510:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e3      	bne.n	80054de <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800552c:	e853 3f00 	ldrex	r3, [r3]
 8005530:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005532:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005534:	f023 0310 	bic.w	r3, r3, #16
 8005538:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	461a      	mov	r2, r3
 8005542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005546:	65bb      	str	r3, [r7, #88]	; 0x58
 8005548:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800554c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800554e:	e841 2300 	strex	r3, r2, [r1]
 8005552:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005554:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1e4      	bne.n	8005524 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800555e:	4618      	mov	r0, r3
 8005560:	f7fc ff30 	bl	80023c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005576:	b29b      	uxth	r3, r3
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	b29b      	uxth	r3, r3
 800557c:	4619      	mov	r1, r3
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f8d8 	bl	8005734 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005584:	e0b9      	b.n	80056fa <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005592:	b29b      	uxth	r3, r3
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 80ab 	beq.w	80056fe <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 80055a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 80a6 	beq.w	80056fe <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80055d4:	647b      	str	r3, [r7, #68]	; 0x44
 80055d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055dc:	e841 2300 	strex	r3, r2, [r1]
 80055e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e4      	bne.n	80055b2 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	623b      	str	r3, [r7, #32]
   return(result);
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	3308      	adds	r3, #8
 8005608:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800560c:	633a      	str	r2, [r7, #48]	; 0x30
 800560e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005612:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800561a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e3      	bne.n	80055e8 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	e853 3f00 	ldrex	r3, [r3]
 8005640:	60fb      	str	r3, [r7, #12]
   return(result);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f023 0310 	bic.w	r3, r3, #16
 8005648:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005656:	61fb      	str	r3, [r7, #28]
 8005658:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	69b9      	ldr	r1, [r7, #24]
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	617b      	str	r3, [r7, #20]
   return(result);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e4      	bne.n	8005634 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2202      	movs	r2, #2
 800566e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005674:	4619      	mov	r1, r3
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f85c 	bl	8005734 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800567c:	e03f      	b.n	80056fe <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800567e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00e      	beq.n	80056a8 <HAL_UART_IRQHandler+0x570>
 800568a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800568e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d008      	beq.n	80056a8 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800569e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 fd60 	bl	8006166 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056a6:	e02d      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80056a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00e      	beq.n	80056d2 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80056b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d01c      	beq.n	8005702 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	4798      	blx	r3
    }
    return;
 80056d0:	e017      	b.n	8005702 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d012      	beq.n	8005704 <HAL_UART_IRQHandler+0x5cc>
 80056de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00c      	beq.n	8005704 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 fd11 	bl	8006112 <UART_EndTransmit_IT>
    return;
 80056f0:	e008      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
      return;
 80056f2:	bf00      	nop
 80056f4:	e006      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
    return;
 80056f6:	bf00      	nop
 80056f8:	e004      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
      return;
 80056fa:	bf00      	nop
 80056fc:	e002      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
      return;
 80056fe:	bf00      	nop
 8005700:	e000      	b.n	8005704 <HAL_UART_IRQHandler+0x5cc>
    return;
 8005702:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005704:	37e8      	adds	r7, #232	; 0xe8
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop

0800570c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	460b      	mov	r3, r1
 800573e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800574c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005750:	b08a      	sub	sp, #40	; 0x28
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	431a      	orrs	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	431a      	orrs	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	4313      	orrs	r3, r2
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	4ba4      	ldr	r3, [pc, #656]	; (8005a0c <UART_SetConfig+0x2c0>)
 800577c:	4013      	ands	r3, r2
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	6812      	ldr	r2, [r2, #0]
 8005782:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005784:	430b      	orrs	r3, r1
 8005786:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a99      	ldr	r2, [pc, #612]	; (8005a10 <UART_SetConfig+0x2c4>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d004      	beq.n	80057b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057b4:	4313      	orrs	r3, r2
 80057b6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c8:	430a      	orrs	r2, r1
 80057ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a90      	ldr	r2, [pc, #576]	; (8005a14 <UART_SetConfig+0x2c8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d126      	bne.n	8005824 <UART_SetConfig+0xd8>
 80057d6:	4b90      	ldr	r3, [pc, #576]	; (8005a18 <UART_SetConfig+0x2cc>)
 80057d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057dc:	f003 0303 	and.w	r3, r3, #3
 80057e0:	2b03      	cmp	r3, #3
 80057e2:	d81b      	bhi.n	800581c <UART_SetConfig+0xd0>
 80057e4:	a201      	add	r2, pc, #4	; (adr r2, 80057ec <UART_SetConfig+0xa0>)
 80057e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ea:	bf00      	nop
 80057ec:	080057fd 	.word	0x080057fd
 80057f0:	0800580d 	.word	0x0800580d
 80057f4:	08005805 	.word	0x08005805
 80057f8:	08005815 	.word	0x08005815
 80057fc:	2301      	movs	r3, #1
 80057fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005802:	e116      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005804:	2302      	movs	r3, #2
 8005806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800580a:	e112      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800580c:	2304      	movs	r3, #4
 800580e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005812:	e10e      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005814:	2308      	movs	r3, #8
 8005816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800581a:	e10a      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800581c:	2310      	movs	r3, #16
 800581e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005822:	e106      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a7c      	ldr	r2, [pc, #496]	; (8005a1c <UART_SetConfig+0x2d0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d138      	bne.n	80058a0 <UART_SetConfig+0x154>
 800582e:	4b7a      	ldr	r3, [pc, #488]	; (8005a18 <UART_SetConfig+0x2cc>)
 8005830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005834:	f003 030c 	and.w	r3, r3, #12
 8005838:	2b0c      	cmp	r3, #12
 800583a:	d82d      	bhi.n	8005898 <UART_SetConfig+0x14c>
 800583c:	a201      	add	r2, pc, #4	; (adr r2, 8005844 <UART_SetConfig+0xf8>)
 800583e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005842:	bf00      	nop
 8005844:	08005879 	.word	0x08005879
 8005848:	08005899 	.word	0x08005899
 800584c:	08005899 	.word	0x08005899
 8005850:	08005899 	.word	0x08005899
 8005854:	08005889 	.word	0x08005889
 8005858:	08005899 	.word	0x08005899
 800585c:	08005899 	.word	0x08005899
 8005860:	08005899 	.word	0x08005899
 8005864:	08005881 	.word	0x08005881
 8005868:	08005899 	.word	0x08005899
 800586c:	08005899 	.word	0x08005899
 8005870:	08005899 	.word	0x08005899
 8005874:	08005891 	.word	0x08005891
 8005878:	2300      	movs	r3, #0
 800587a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800587e:	e0d8      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005880:	2302      	movs	r3, #2
 8005882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005886:	e0d4      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005888:	2304      	movs	r3, #4
 800588a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800588e:	e0d0      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005890:	2308      	movs	r3, #8
 8005892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005896:	e0cc      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005898:	2310      	movs	r3, #16
 800589a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800589e:	e0c8      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a5e      	ldr	r2, [pc, #376]	; (8005a20 <UART_SetConfig+0x2d4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d125      	bne.n	80058f6 <UART_SetConfig+0x1aa>
 80058aa:	4b5b      	ldr	r3, [pc, #364]	; (8005a18 <UART_SetConfig+0x2cc>)
 80058ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058b4:	2b30      	cmp	r3, #48	; 0x30
 80058b6:	d016      	beq.n	80058e6 <UART_SetConfig+0x19a>
 80058b8:	2b30      	cmp	r3, #48	; 0x30
 80058ba:	d818      	bhi.n	80058ee <UART_SetConfig+0x1a2>
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d00a      	beq.n	80058d6 <UART_SetConfig+0x18a>
 80058c0:	2b20      	cmp	r3, #32
 80058c2:	d814      	bhi.n	80058ee <UART_SetConfig+0x1a2>
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <UART_SetConfig+0x182>
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d008      	beq.n	80058de <UART_SetConfig+0x192>
 80058cc:	e00f      	b.n	80058ee <UART_SetConfig+0x1a2>
 80058ce:	2300      	movs	r3, #0
 80058d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058d4:	e0ad      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058d6:	2302      	movs	r3, #2
 80058d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058dc:	e0a9      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058de:	2304      	movs	r3, #4
 80058e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058e4:	e0a5      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058e6:	2308      	movs	r3, #8
 80058e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058ec:	e0a1      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058ee:	2310      	movs	r3, #16
 80058f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058f4:	e09d      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a4a      	ldr	r2, [pc, #296]	; (8005a24 <UART_SetConfig+0x2d8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d125      	bne.n	800594c <UART_SetConfig+0x200>
 8005900:	4b45      	ldr	r3, [pc, #276]	; (8005a18 <UART_SetConfig+0x2cc>)
 8005902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005906:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800590a:	2bc0      	cmp	r3, #192	; 0xc0
 800590c:	d016      	beq.n	800593c <UART_SetConfig+0x1f0>
 800590e:	2bc0      	cmp	r3, #192	; 0xc0
 8005910:	d818      	bhi.n	8005944 <UART_SetConfig+0x1f8>
 8005912:	2b80      	cmp	r3, #128	; 0x80
 8005914:	d00a      	beq.n	800592c <UART_SetConfig+0x1e0>
 8005916:	2b80      	cmp	r3, #128	; 0x80
 8005918:	d814      	bhi.n	8005944 <UART_SetConfig+0x1f8>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <UART_SetConfig+0x1d8>
 800591e:	2b40      	cmp	r3, #64	; 0x40
 8005920:	d008      	beq.n	8005934 <UART_SetConfig+0x1e8>
 8005922:	e00f      	b.n	8005944 <UART_SetConfig+0x1f8>
 8005924:	2300      	movs	r3, #0
 8005926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800592a:	e082      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800592c:	2302      	movs	r3, #2
 800592e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005932:	e07e      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005934:	2304      	movs	r3, #4
 8005936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800593a:	e07a      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800593c:	2308      	movs	r3, #8
 800593e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005942:	e076      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005944:	2310      	movs	r3, #16
 8005946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800594a:	e072      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a35      	ldr	r2, [pc, #212]	; (8005a28 <UART_SetConfig+0x2dc>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d12a      	bne.n	80059ac <UART_SetConfig+0x260>
 8005956:	4b30      	ldr	r3, [pc, #192]	; (8005a18 <UART_SetConfig+0x2cc>)
 8005958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800595c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005960:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005964:	d01a      	beq.n	800599c <UART_SetConfig+0x250>
 8005966:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800596a:	d81b      	bhi.n	80059a4 <UART_SetConfig+0x258>
 800596c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005970:	d00c      	beq.n	800598c <UART_SetConfig+0x240>
 8005972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005976:	d815      	bhi.n	80059a4 <UART_SetConfig+0x258>
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <UART_SetConfig+0x238>
 800597c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005980:	d008      	beq.n	8005994 <UART_SetConfig+0x248>
 8005982:	e00f      	b.n	80059a4 <UART_SetConfig+0x258>
 8005984:	2300      	movs	r3, #0
 8005986:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800598a:	e052      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800598c:	2302      	movs	r3, #2
 800598e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005992:	e04e      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005994:	2304      	movs	r3, #4
 8005996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800599a:	e04a      	b.n	8005a32 <UART_SetConfig+0x2e6>
 800599c:	2308      	movs	r3, #8
 800599e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059a2:	e046      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80059a4:	2310      	movs	r3, #16
 80059a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059aa:	e042      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a17      	ldr	r2, [pc, #92]	; (8005a10 <UART_SetConfig+0x2c4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d13a      	bne.n	8005a2c <UART_SetConfig+0x2e0>
 80059b6:	4b18      	ldr	r3, [pc, #96]	; (8005a18 <UART_SetConfig+0x2cc>)
 80059b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059c4:	d01a      	beq.n	80059fc <UART_SetConfig+0x2b0>
 80059c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059ca:	d81b      	bhi.n	8005a04 <UART_SetConfig+0x2b8>
 80059cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d0:	d00c      	beq.n	80059ec <UART_SetConfig+0x2a0>
 80059d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d6:	d815      	bhi.n	8005a04 <UART_SetConfig+0x2b8>
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d003      	beq.n	80059e4 <UART_SetConfig+0x298>
 80059dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059e0:	d008      	beq.n	80059f4 <UART_SetConfig+0x2a8>
 80059e2:	e00f      	b.n	8005a04 <UART_SetConfig+0x2b8>
 80059e4:	2300      	movs	r3, #0
 80059e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ea:	e022      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80059ec:	2302      	movs	r3, #2
 80059ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059f2:	e01e      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80059f4:	2304      	movs	r3, #4
 80059f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059fa:	e01a      	b.n	8005a32 <UART_SetConfig+0x2e6>
 80059fc:	2308      	movs	r3, #8
 80059fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a02:	e016      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005a04:	2310      	movs	r3, #16
 8005a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a0a:	e012      	b.n	8005a32 <UART_SetConfig+0x2e6>
 8005a0c:	efff69f3 	.word	0xefff69f3
 8005a10:	40008000 	.word	0x40008000
 8005a14:	40013800 	.word	0x40013800
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	40004400 	.word	0x40004400
 8005a20:	40004800 	.word	0x40004800
 8005a24:	40004c00 	.word	0x40004c00
 8005a28:	40005000 	.word	0x40005000
 8005a2c:	2310      	movs	r3, #16
 8005a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a9f      	ldr	r2, [pc, #636]	; (8005cb4 <UART_SetConfig+0x568>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d17a      	bne.n	8005b32 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a40:	2b08      	cmp	r3, #8
 8005a42:	d824      	bhi.n	8005a8e <UART_SetConfig+0x342>
 8005a44:	a201      	add	r2, pc, #4	; (adr r2, 8005a4c <UART_SetConfig+0x300>)
 8005a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4a:	bf00      	nop
 8005a4c:	08005a71 	.word	0x08005a71
 8005a50:	08005a8f 	.word	0x08005a8f
 8005a54:	08005a79 	.word	0x08005a79
 8005a58:	08005a8f 	.word	0x08005a8f
 8005a5c:	08005a7f 	.word	0x08005a7f
 8005a60:	08005a8f 	.word	0x08005a8f
 8005a64:	08005a8f 	.word	0x08005a8f
 8005a68:	08005a8f 	.word	0x08005a8f
 8005a6c:	08005a87 	.word	0x08005a87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a70:	f7fe f936 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 8005a74:	61f8      	str	r0, [r7, #28]
        break;
 8005a76:	e010      	b.n	8005a9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a78:	4b8f      	ldr	r3, [pc, #572]	; (8005cb8 <UART_SetConfig+0x56c>)
 8005a7a:	61fb      	str	r3, [r7, #28]
        break;
 8005a7c:	e00d      	b.n	8005a9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a7e:	f7fe f897 	bl	8003bb0 <HAL_RCC_GetSysClockFreq>
 8005a82:	61f8      	str	r0, [r7, #28]
        break;
 8005a84:	e009      	b.n	8005a9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a8a:	61fb      	str	r3, [r7, #28]
        break;
 8005a8c:	e005      	b.n	8005a9a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005a98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 80fb 	beq.w	8005c98 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	4413      	add	r3, r2
 8005aac:	69fa      	ldr	r2, [r7, #28]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d305      	bcc.n	8005abe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ab8:	69fa      	ldr	r2, [r7, #28]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d903      	bls.n	8005ac6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005ac4:	e0e8      	b.n	8005c98 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	461c      	mov	r4, r3
 8005acc:	4615      	mov	r5, r2
 8005ace:	f04f 0200 	mov.w	r2, #0
 8005ad2:	f04f 0300 	mov.w	r3, #0
 8005ad6:	022b      	lsls	r3, r5, #8
 8005ad8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005adc:	0222      	lsls	r2, r4, #8
 8005ade:	68f9      	ldr	r1, [r7, #12]
 8005ae0:	6849      	ldr	r1, [r1, #4]
 8005ae2:	0849      	lsrs	r1, r1, #1
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	4688      	mov	r8, r1
 8005ae8:	4681      	mov	r9, r0
 8005aea:	eb12 0a08 	adds.w	sl, r2, r8
 8005aee:	eb43 0b09 	adc.w	fp, r3, r9
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	603b      	str	r3, [r7, #0]
 8005afa:	607a      	str	r2, [r7, #4]
 8005afc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b00:	4650      	mov	r0, sl
 8005b02:	4659      	mov	r1, fp
 8005b04:	f7fa fbb4 	bl	8000270 <__aeabi_uldivmod>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b16:	d308      	bcc.n	8005b2a <UART_SetConfig+0x3de>
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b1e:	d204      	bcs.n	8005b2a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	60da      	str	r2, [r3, #12]
 8005b28:	e0b6      	b.n	8005c98 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005b30:	e0b2      	b.n	8005c98 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b3a:	d15e      	bne.n	8005bfa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005b3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d828      	bhi.n	8005b96 <UART_SetConfig+0x44a>
 8005b44:	a201      	add	r2, pc, #4	; (adr r2, 8005b4c <UART_SetConfig+0x400>)
 8005b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b4a:	bf00      	nop
 8005b4c:	08005b71 	.word	0x08005b71
 8005b50:	08005b79 	.word	0x08005b79
 8005b54:	08005b81 	.word	0x08005b81
 8005b58:	08005b97 	.word	0x08005b97
 8005b5c:	08005b87 	.word	0x08005b87
 8005b60:	08005b97 	.word	0x08005b97
 8005b64:	08005b97 	.word	0x08005b97
 8005b68:	08005b97 	.word	0x08005b97
 8005b6c:	08005b8f 	.word	0x08005b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b70:	f7fe f8b6 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 8005b74:	61f8      	str	r0, [r7, #28]
        break;
 8005b76:	e014      	b.n	8005ba2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b78:	f7fe f8c8 	bl	8003d0c <HAL_RCC_GetPCLK2Freq>
 8005b7c:	61f8      	str	r0, [r7, #28]
        break;
 8005b7e:	e010      	b.n	8005ba2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b80:	4b4d      	ldr	r3, [pc, #308]	; (8005cb8 <UART_SetConfig+0x56c>)
 8005b82:	61fb      	str	r3, [r7, #28]
        break;
 8005b84:	e00d      	b.n	8005ba2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b86:	f7fe f813 	bl	8003bb0 <HAL_RCC_GetSysClockFreq>
 8005b8a:	61f8      	str	r0, [r7, #28]
        break;
 8005b8c:	e009      	b.n	8005ba2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b92:	61fb      	str	r3, [r7, #28]
        break;
 8005b94:	e005      	b.n	8005ba2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005ba0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d077      	beq.n	8005c98 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	005a      	lsls	r2, r3, #1
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	085b      	lsrs	r3, r3, #1
 8005bb2:	441a      	add	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bbc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	2b0f      	cmp	r3, #15
 8005bc2:	d916      	bls.n	8005bf2 <UART_SetConfig+0x4a6>
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bca:	d212      	bcs.n	8005bf2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	f023 030f 	bic.w	r3, r3, #15
 8005bd4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	085b      	lsrs	r3, r3, #1
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	f003 0307 	and.w	r3, r3, #7
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	8afb      	ldrh	r3, [r7, #22]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	8afa      	ldrh	r2, [r7, #22]
 8005bee:	60da      	str	r2, [r3, #12]
 8005bf0:	e052      	b.n	8005c98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005bf8:	e04e      	b.n	8005c98 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005bfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bfe:	2b08      	cmp	r3, #8
 8005c00:	d827      	bhi.n	8005c52 <UART_SetConfig+0x506>
 8005c02:	a201      	add	r2, pc, #4	; (adr r2, 8005c08 <UART_SetConfig+0x4bc>)
 8005c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	08005c53 	.word	0x08005c53
 8005c18:	08005c43 	.word	0x08005c43
 8005c1c:	08005c53 	.word	0x08005c53
 8005c20:	08005c53 	.word	0x08005c53
 8005c24:	08005c53 	.word	0x08005c53
 8005c28:	08005c4b 	.word	0x08005c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c2c:	f7fe f858 	bl	8003ce0 <HAL_RCC_GetPCLK1Freq>
 8005c30:	61f8      	str	r0, [r7, #28]
        break;
 8005c32:	e014      	b.n	8005c5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7fe f86a 	bl	8003d0c <HAL_RCC_GetPCLK2Freq>
 8005c38:	61f8      	str	r0, [r7, #28]
        break;
 8005c3a:	e010      	b.n	8005c5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c3c:	4b1e      	ldr	r3, [pc, #120]	; (8005cb8 <UART_SetConfig+0x56c>)
 8005c3e:	61fb      	str	r3, [r7, #28]
        break;
 8005c40:	e00d      	b.n	8005c5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c42:	f7fd ffb5 	bl	8003bb0 <HAL_RCC_GetSysClockFreq>
 8005c46:	61f8      	str	r0, [r7, #28]
        break;
 8005c48:	e009      	b.n	8005c5e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c4e:	61fb      	str	r3, [r7, #28]
        break;
 8005c50:	e005      	b.n	8005c5e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c5c:	bf00      	nop
    }

    if (pclk != 0U)
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d019      	beq.n	8005c98 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	085a      	lsrs	r2, r3, #1
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	441a      	add	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c76:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	2b0f      	cmp	r3, #15
 8005c7c:	d909      	bls.n	8005c92 <UART_SetConfig+0x546>
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c84:	d205      	bcs.n	8005c92 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	60da      	str	r2, [r3, #12]
 8005c90:	e002      	b.n	8005c98 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005ca4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3728      	adds	r7, #40	; 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40008000 	.word	0x40008000
 8005cb8:	00f42400 	.word	0x00f42400

08005cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc8:	f003 0308 	and.w	r3, r3, #8
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00a      	beq.n	8005d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00a      	beq.n	8005d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00a      	beq.n	8005d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01a      	beq.n	8005dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dba:	d10a      	bne.n	8005dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	605a      	str	r2, [r3, #4]
  }
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b098      	sub	sp, #96	; 0x60
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e10:	f7fb ff6e 	bl	8001cf0 <HAL_GetTick>
 8005e14:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0308 	and.w	r3, r3, #8
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d12e      	bne.n	8005e82 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f88c 	bl	8005f50 <UART_WaitOnFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d021      	beq.n	8005e82 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e52:	653b      	str	r3, [r7, #80]	; 0x50
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e5c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e5e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e6      	bne.n	8005e3e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2220      	movs	r2, #32
 8005e74:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e062      	b.n	8005f48 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d149      	bne.n	8005f24 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f856 	bl	8005f50 <UART_WaitOnFlagUntilTimeout>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d03c      	beq.n	8005f24 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb2:	e853 3f00 	ldrex	r3, [r3]
 8005eb6:	623b      	str	r3, [r7, #32]
   return(result);
 8005eb8:	6a3b      	ldr	r3, [r7, #32]
 8005eba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ec8:	633b      	str	r3, [r7, #48]	; 0x30
 8005eca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ecc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ece:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ed0:	e841 2300 	strex	r3, r2, [r1]
 8005ed4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1e6      	bne.n	8005eaa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3308      	adds	r3, #8
 8005ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f023 0301 	bic.w	r3, r3, #1
 8005ef2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	3308      	adds	r3, #8
 8005efa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005efc:	61fa      	str	r2, [r7, #28]
 8005efe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	69b9      	ldr	r1, [r7, #24]
 8005f02:	69fa      	ldr	r2, [r7, #28]
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	617b      	str	r3, [r7, #20]
   return(result);
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e5      	bne.n	8005edc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e011      	b.n	8005f48 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2220      	movs	r2, #32
 8005f28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3758      	adds	r7, #88	; 0x58
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	603b      	str	r3, [r7, #0]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f60:	e049      	b.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f68:	d045      	beq.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f6a:	f7fb fec1 	bl	8001cf0 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d302      	bcc.n	8005f80 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e048      	b.n	8006016 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0304 	and.w	r3, r3, #4
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d031      	beq.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b08      	cmp	r3, #8
 8005f9e:	d110      	bne.n	8005fc2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2208      	movs	r2, #8
 8005fa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f000 f838 	bl	800601e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2208      	movs	r2, #8
 8005fb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e029      	b.n	8006016 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	69db      	ldr	r3, [r3, #28]
 8005fc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fd0:	d111      	bne.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 f81e 	bl	800601e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e00f      	b.n	8006016 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	69da      	ldr	r2, [r3, #28]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4013      	ands	r3, r2
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	429a      	cmp	r2, r3
 8006004:	bf0c      	ite	eq
 8006006:	2301      	moveq	r3, #1
 8006008:	2300      	movne	r3, #0
 800600a:	b2db      	uxtb	r3, r3
 800600c:	461a      	mov	r2, r3
 800600e:	79fb      	ldrb	r3, [r7, #7]
 8006010:	429a      	cmp	r2, r3
 8006012:	d0a6      	beq.n	8005f62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800601e:	b480      	push	{r7}
 8006020:	b095      	sub	sp, #84	; 0x54
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800602e:	e853 3f00 	ldrex	r3, [r3]
 8006032:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006036:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800603a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	461a      	mov	r2, r3
 8006042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006044:	643b      	str	r3, [r7, #64]	; 0x40
 8006046:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006048:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800604a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800604c:	e841 2300 	strex	r3, r2, [r1]
 8006050:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1e6      	bne.n	8006026 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3308      	adds	r3, #8
 800605e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	e853 3f00 	ldrex	r3, [r3]
 8006066:	61fb      	str	r3, [r7, #28]
   return(result);
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f023 0301 	bic.w	r3, r3, #1
 800606e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	3308      	adds	r3, #8
 8006076:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006078:	62fa      	str	r2, [r7, #44]	; 0x2c
 800607a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800607e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006080:	e841 2300 	strex	r3, r2, [r1]
 8006084:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d1e5      	bne.n	8006058 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006090:	2b01      	cmp	r3, #1
 8006092:	d118      	bne.n	80060c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f023 0310 	bic.w	r3, r3, #16
 80060a8:	647b      	str	r3, [r7, #68]	; 0x44
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060b2:	61bb      	str	r3, [r7, #24]
 80060b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b6:	6979      	ldr	r1, [r7, #20]
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	613b      	str	r3, [r7, #16]
   return(result);
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e6      	bne.n	8006094 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80060da:	bf00      	nop
 80060dc:	3754      	adds	r7, #84	; 0x54
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060e6:	b580      	push	{r7, lr}
 80060e8:	b084      	sub	sp, #16
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f7ff fb0b 	bl	8005720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800610a:	bf00      	nop
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b088      	sub	sp, #32
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	e853 3f00 	ldrex	r3, [r3]
 8006126:	60bb      	str	r3, [r7, #8]
   return(result);
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800612e:	61fb      	str	r3, [r7, #28]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	461a      	mov	r2, r3
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	61bb      	str	r3, [r7, #24]
 800613a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613c:	6979      	ldr	r1, [r7, #20]
 800613e:	69ba      	ldr	r2, [r7, #24]
 8006140:	e841 2300 	strex	r3, r2, [r1]
 8006144:	613b      	str	r3, [r7, #16]
   return(result);
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1e6      	bne.n	800611a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2220      	movs	r2, #32
 8006150:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff fad7 	bl	800570c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800615e:	bf00      	nop
 8006160:	3720      	adds	r7, #32
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006166:	b480      	push	{r7}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
	...

0800617c <sniprintf>:
 800617c:	b40c      	push	{r2, r3}
 800617e:	b530      	push	{r4, r5, lr}
 8006180:	4b17      	ldr	r3, [pc, #92]	; (80061e0 <sniprintf+0x64>)
 8006182:	1e0c      	subs	r4, r1, #0
 8006184:	681d      	ldr	r5, [r3, #0]
 8006186:	b09d      	sub	sp, #116	; 0x74
 8006188:	da08      	bge.n	800619c <sniprintf+0x20>
 800618a:	238b      	movs	r3, #139	; 0x8b
 800618c:	602b      	str	r3, [r5, #0]
 800618e:	f04f 30ff 	mov.w	r0, #4294967295
 8006192:	b01d      	add	sp, #116	; 0x74
 8006194:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006198:	b002      	add	sp, #8
 800619a:	4770      	bx	lr
 800619c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80061a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80061a4:	bf14      	ite	ne
 80061a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061aa:	4623      	moveq	r3, r4
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	9307      	str	r3, [sp, #28]
 80061b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80061b4:	9002      	str	r0, [sp, #8]
 80061b6:	9006      	str	r0, [sp, #24]
 80061b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80061bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80061be:	ab21      	add	r3, sp, #132	; 0x84
 80061c0:	a902      	add	r1, sp, #8
 80061c2:	4628      	mov	r0, r5
 80061c4:	9301      	str	r3, [sp, #4]
 80061c6:	f000 f993 	bl	80064f0 <_svfiprintf_r>
 80061ca:	1c43      	adds	r3, r0, #1
 80061cc:	bfbc      	itt	lt
 80061ce:	238b      	movlt	r3, #139	; 0x8b
 80061d0:	602b      	strlt	r3, [r5, #0]
 80061d2:	2c00      	cmp	r4, #0
 80061d4:	d0dd      	beq.n	8006192 <sniprintf+0x16>
 80061d6:	9b02      	ldr	r3, [sp, #8]
 80061d8:	2200      	movs	r2, #0
 80061da:	701a      	strb	r2, [r3, #0]
 80061dc:	e7d9      	b.n	8006192 <sniprintf+0x16>
 80061de:	bf00      	nop
 80061e0:	200001e0 	.word	0x200001e0

080061e4 <memset>:
 80061e4:	4402      	add	r2, r0
 80061e6:	4603      	mov	r3, r0
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d100      	bne.n	80061ee <memset+0xa>
 80061ec:	4770      	bx	lr
 80061ee:	f803 1b01 	strb.w	r1, [r3], #1
 80061f2:	e7f9      	b.n	80061e8 <memset+0x4>

080061f4 <__errno>:
 80061f4:	4b01      	ldr	r3, [pc, #4]	; (80061fc <__errno+0x8>)
 80061f6:	6818      	ldr	r0, [r3, #0]
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	200001e0 	.word	0x200001e0

08006200 <__libc_init_array>:
 8006200:	b570      	push	{r4, r5, r6, lr}
 8006202:	4d0d      	ldr	r5, [pc, #52]	; (8006238 <__libc_init_array+0x38>)
 8006204:	4c0d      	ldr	r4, [pc, #52]	; (800623c <__libc_init_array+0x3c>)
 8006206:	1b64      	subs	r4, r4, r5
 8006208:	10a4      	asrs	r4, r4, #2
 800620a:	2600      	movs	r6, #0
 800620c:	42a6      	cmp	r6, r4
 800620e:	d109      	bne.n	8006224 <__libc_init_array+0x24>
 8006210:	4d0b      	ldr	r5, [pc, #44]	; (8006240 <__libc_init_array+0x40>)
 8006212:	4c0c      	ldr	r4, [pc, #48]	; (8006244 <__libc_init_array+0x44>)
 8006214:	f000 fc6a 	bl	8006aec <_init>
 8006218:	1b64      	subs	r4, r4, r5
 800621a:	10a4      	asrs	r4, r4, #2
 800621c:	2600      	movs	r6, #0
 800621e:	42a6      	cmp	r6, r4
 8006220:	d105      	bne.n	800622e <__libc_init_array+0x2e>
 8006222:	bd70      	pop	{r4, r5, r6, pc}
 8006224:	f855 3b04 	ldr.w	r3, [r5], #4
 8006228:	4798      	blx	r3
 800622a:	3601      	adds	r6, #1
 800622c:	e7ee      	b.n	800620c <__libc_init_array+0xc>
 800622e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006232:	4798      	blx	r3
 8006234:	3601      	adds	r6, #1
 8006236:	e7f2      	b.n	800621e <__libc_init_array+0x1e>
 8006238:	0803ba7c 	.word	0x0803ba7c
 800623c:	0803ba7c 	.word	0x0803ba7c
 8006240:	0803ba7c 	.word	0x0803ba7c
 8006244:	0803ba80 	.word	0x0803ba80

08006248 <__retarget_lock_acquire_recursive>:
 8006248:	4770      	bx	lr

0800624a <__retarget_lock_release_recursive>:
 800624a:	4770      	bx	lr

0800624c <_free_r>:
 800624c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800624e:	2900      	cmp	r1, #0
 8006250:	d044      	beq.n	80062dc <_free_r+0x90>
 8006252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006256:	9001      	str	r0, [sp, #4]
 8006258:	2b00      	cmp	r3, #0
 800625a:	f1a1 0404 	sub.w	r4, r1, #4
 800625e:	bfb8      	it	lt
 8006260:	18e4      	addlt	r4, r4, r3
 8006262:	f000 f8df 	bl	8006424 <__malloc_lock>
 8006266:	4a1e      	ldr	r2, [pc, #120]	; (80062e0 <_free_r+0x94>)
 8006268:	9801      	ldr	r0, [sp, #4]
 800626a:	6813      	ldr	r3, [r2, #0]
 800626c:	b933      	cbnz	r3, 800627c <_free_r+0x30>
 800626e:	6063      	str	r3, [r4, #4]
 8006270:	6014      	str	r4, [r2, #0]
 8006272:	b003      	add	sp, #12
 8006274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006278:	f000 b8da 	b.w	8006430 <__malloc_unlock>
 800627c:	42a3      	cmp	r3, r4
 800627e:	d908      	bls.n	8006292 <_free_r+0x46>
 8006280:	6825      	ldr	r5, [r4, #0]
 8006282:	1961      	adds	r1, r4, r5
 8006284:	428b      	cmp	r3, r1
 8006286:	bf01      	itttt	eq
 8006288:	6819      	ldreq	r1, [r3, #0]
 800628a:	685b      	ldreq	r3, [r3, #4]
 800628c:	1949      	addeq	r1, r1, r5
 800628e:	6021      	streq	r1, [r4, #0]
 8006290:	e7ed      	b.n	800626e <_free_r+0x22>
 8006292:	461a      	mov	r2, r3
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	b10b      	cbz	r3, 800629c <_free_r+0x50>
 8006298:	42a3      	cmp	r3, r4
 800629a:	d9fa      	bls.n	8006292 <_free_r+0x46>
 800629c:	6811      	ldr	r1, [r2, #0]
 800629e:	1855      	adds	r5, r2, r1
 80062a0:	42a5      	cmp	r5, r4
 80062a2:	d10b      	bne.n	80062bc <_free_r+0x70>
 80062a4:	6824      	ldr	r4, [r4, #0]
 80062a6:	4421      	add	r1, r4
 80062a8:	1854      	adds	r4, r2, r1
 80062aa:	42a3      	cmp	r3, r4
 80062ac:	6011      	str	r1, [r2, #0]
 80062ae:	d1e0      	bne.n	8006272 <_free_r+0x26>
 80062b0:	681c      	ldr	r4, [r3, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	6053      	str	r3, [r2, #4]
 80062b6:	440c      	add	r4, r1
 80062b8:	6014      	str	r4, [r2, #0]
 80062ba:	e7da      	b.n	8006272 <_free_r+0x26>
 80062bc:	d902      	bls.n	80062c4 <_free_r+0x78>
 80062be:	230c      	movs	r3, #12
 80062c0:	6003      	str	r3, [r0, #0]
 80062c2:	e7d6      	b.n	8006272 <_free_r+0x26>
 80062c4:	6825      	ldr	r5, [r4, #0]
 80062c6:	1961      	adds	r1, r4, r5
 80062c8:	428b      	cmp	r3, r1
 80062ca:	bf04      	itt	eq
 80062cc:	6819      	ldreq	r1, [r3, #0]
 80062ce:	685b      	ldreq	r3, [r3, #4]
 80062d0:	6063      	str	r3, [r4, #4]
 80062d2:	bf04      	itt	eq
 80062d4:	1949      	addeq	r1, r1, r5
 80062d6:	6021      	streq	r1, [r4, #0]
 80062d8:	6054      	str	r4, [r2, #4]
 80062da:	e7ca      	b.n	8006272 <_free_r+0x26>
 80062dc:	b003      	add	sp, #12
 80062de:	bd30      	pop	{r4, r5, pc}
 80062e0:	2000051c 	.word	0x2000051c

080062e4 <sbrk_aligned>:
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	4e0e      	ldr	r6, [pc, #56]	; (8006320 <sbrk_aligned+0x3c>)
 80062e8:	460c      	mov	r4, r1
 80062ea:	6831      	ldr	r1, [r6, #0]
 80062ec:	4605      	mov	r5, r0
 80062ee:	b911      	cbnz	r1, 80062f6 <sbrk_aligned+0x12>
 80062f0:	f000 fba6 	bl	8006a40 <_sbrk_r>
 80062f4:	6030      	str	r0, [r6, #0]
 80062f6:	4621      	mov	r1, r4
 80062f8:	4628      	mov	r0, r5
 80062fa:	f000 fba1 	bl	8006a40 <_sbrk_r>
 80062fe:	1c43      	adds	r3, r0, #1
 8006300:	d00a      	beq.n	8006318 <sbrk_aligned+0x34>
 8006302:	1cc4      	adds	r4, r0, #3
 8006304:	f024 0403 	bic.w	r4, r4, #3
 8006308:	42a0      	cmp	r0, r4
 800630a:	d007      	beq.n	800631c <sbrk_aligned+0x38>
 800630c:	1a21      	subs	r1, r4, r0
 800630e:	4628      	mov	r0, r5
 8006310:	f000 fb96 	bl	8006a40 <_sbrk_r>
 8006314:	3001      	adds	r0, #1
 8006316:	d101      	bne.n	800631c <sbrk_aligned+0x38>
 8006318:	f04f 34ff 	mov.w	r4, #4294967295
 800631c:	4620      	mov	r0, r4
 800631e:	bd70      	pop	{r4, r5, r6, pc}
 8006320:	20000520 	.word	0x20000520

08006324 <_malloc_r>:
 8006324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006328:	1ccd      	adds	r5, r1, #3
 800632a:	f025 0503 	bic.w	r5, r5, #3
 800632e:	3508      	adds	r5, #8
 8006330:	2d0c      	cmp	r5, #12
 8006332:	bf38      	it	cc
 8006334:	250c      	movcc	r5, #12
 8006336:	2d00      	cmp	r5, #0
 8006338:	4607      	mov	r7, r0
 800633a:	db01      	blt.n	8006340 <_malloc_r+0x1c>
 800633c:	42a9      	cmp	r1, r5
 800633e:	d905      	bls.n	800634c <_malloc_r+0x28>
 8006340:	230c      	movs	r3, #12
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	2600      	movs	r6, #0
 8006346:	4630      	mov	r0, r6
 8006348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800634c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006420 <_malloc_r+0xfc>
 8006350:	f000 f868 	bl	8006424 <__malloc_lock>
 8006354:	f8d8 3000 	ldr.w	r3, [r8]
 8006358:	461c      	mov	r4, r3
 800635a:	bb5c      	cbnz	r4, 80063b4 <_malloc_r+0x90>
 800635c:	4629      	mov	r1, r5
 800635e:	4638      	mov	r0, r7
 8006360:	f7ff ffc0 	bl	80062e4 <sbrk_aligned>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	4604      	mov	r4, r0
 8006368:	d155      	bne.n	8006416 <_malloc_r+0xf2>
 800636a:	f8d8 4000 	ldr.w	r4, [r8]
 800636e:	4626      	mov	r6, r4
 8006370:	2e00      	cmp	r6, #0
 8006372:	d145      	bne.n	8006400 <_malloc_r+0xdc>
 8006374:	2c00      	cmp	r4, #0
 8006376:	d048      	beq.n	800640a <_malloc_r+0xe6>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	4631      	mov	r1, r6
 800637c:	4638      	mov	r0, r7
 800637e:	eb04 0903 	add.w	r9, r4, r3
 8006382:	f000 fb5d 	bl	8006a40 <_sbrk_r>
 8006386:	4581      	cmp	r9, r0
 8006388:	d13f      	bne.n	800640a <_malloc_r+0xe6>
 800638a:	6821      	ldr	r1, [r4, #0]
 800638c:	1a6d      	subs	r5, r5, r1
 800638e:	4629      	mov	r1, r5
 8006390:	4638      	mov	r0, r7
 8006392:	f7ff ffa7 	bl	80062e4 <sbrk_aligned>
 8006396:	3001      	adds	r0, #1
 8006398:	d037      	beq.n	800640a <_malloc_r+0xe6>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	442b      	add	r3, r5
 800639e:	6023      	str	r3, [r4, #0]
 80063a0:	f8d8 3000 	ldr.w	r3, [r8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d038      	beq.n	800641a <_malloc_r+0xf6>
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	42a2      	cmp	r2, r4
 80063ac:	d12b      	bne.n	8006406 <_malloc_r+0xe2>
 80063ae:	2200      	movs	r2, #0
 80063b0:	605a      	str	r2, [r3, #4]
 80063b2:	e00f      	b.n	80063d4 <_malloc_r+0xb0>
 80063b4:	6822      	ldr	r2, [r4, #0]
 80063b6:	1b52      	subs	r2, r2, r5
 80063b8:	d41f      	bmi.n	80063fa <_malloc_r+0xd6>
 80063ba:	2a0b      	cmp	r2, #11
 80063bc:	d917      	bls.n	80063ee <_malloc_r+0xca>
 80063be:	1961      	adds	r1, r4, r5
 80063c0:	42a3      	cmp	r3, r4
 80063c2:	6025      	str	r5, [r4, #0]
 80063c4:	bf18      	it	ne
 80063c6:	6059      	strne	r1, [r3, #4]
 80063c8:	6863      	ldr	r3, [r4, #4]
 80063ca:	bf08      	it	eq
 80063cc:	f8c8 1000 	streq.w	r1, [r8]
 80063d0:	5162      	str	r2, [r4, r5]
 80063d2:	604b      	str	r3, [r1, #4]
 80063d4:	4638      	mov	r0, r7
 80063d6:	f104 060b 	add.w	r6, r4, #11
 80063da:	f000 f829 	bl	8006430 <__malloc_unlock>
 80063de:	f026 0607 	bic.w	r6, r6, #7
 80063e2:	1d23      	adds	r3, r4, #4
 80063e4:	1af2      	subs	r2, r6, r3
 80063e6:	d0ae      	beq.n	8006346 <_malloc_r+0x22>
 80063e8:	1b9b      	subs	r3, r3, r6
 80063ea:	50a3      	str	r3, [r4, r2]
 80063ec:	e7ab      	b.n	8006346 <_malloc_r+0x22>
 80063ee:	42a3      	cmp	r3, r4
 80063f0:	6862      	ldr	r2, [r4, #4]
 80063f2:	d1dd      	bne.n	80063b0 <_malloc_r+0x8c>
 80063f4:	f8c8 2000 	str.w	r2, [r8]
 80063f8:	e7ec      	b.n	80063d4 <_malloc_r+0xb0>
 80063fa:	4623      	mov	r3, r4
 80063fc:	6864      	ldr	r4, [r4, #4]
 80063fe:	e7ac      	b.n	800635a <_malloc_r+0x36>
 8006400:	4634      	mov	r4, r6
 8006402:	6876      	ldr	r6, [r6, #4]
 8006404:	e7b4      	b.n	8006370 <_malloc_r+0x4c>
 8006406:	4613      	mov	r3, r2
 8006408:	e7cc      	b.n	80063a4 <_malloc_r+0x80>
 800640a:	230c      	movs	r3, #12
 800640c:	603b      	str	r3, [r7, #0]
 800640e:	4638      	mov	r0, r7
 8006410:	f000 f80e 	bl	8006430 <__malloc_unlock>
 8006414:	e797      	b.n	8006346 <_malloc_r+0x22>
 8006416:	6025      	str	r5, [r4, #0]
 8006418:	e7dc      	b.n	80063d4 <_malloc_r+0xb0>
 800641a:	605b      	str	r3, [r3, #4]
 800641c:	deff      	udf	#255	; 0xff
 800641e:	bf00      	nop
 8006420:	2000051c 	.word	0x2000051c

08006424 <__malloc_lock>:
 8006424:	4801      	ldr	r0, [pc, #4]	; (800642c <__malloc_lock+0x8>)
 8006426:	f7ff bf0f 	b.w	8006248 <__retarget_lock_acquire_recursive>
 800642a:	bf00      	nop
 800642c:	20000518 	.word	0x20000518

08006430 <__malloc_unlock>:
 8006430:	4801      	ldr	r0, [pc, #4]	; (8006438 <__malloc_unlock+0x8>)
 8006432:	f7ff bf0a 	b.w	800624a <__retarget_lock_release_recursive>
 8006436:	bf00      	nop
 8006438:	20000518 	.word	0x20000518

0800643c <__ssputs_r>:
 800643c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006440:	688e      	ldr	r6, [r1, #8]
 8006442:	461f      	mov	r7, r3
 8006444:	42be      	cmp	r6, r7
 8006446:	680b      	ldr	r3, [r1, #0]
 8006448:	4682      	mov	sl, r0
 800644a:	460c      	mov	r4, r1
 800644c:	4690      	mov	r8, r2
 800644e:	d82c      	bhi.n	80064aa <__ssputs_r+0x6e>
 8006450:	898a      	ldrh	r2, [r1, #12]
 8006452:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006456:	d026      	beq.n	80064a6 <__ssputs_r+0x6a>
 8006458:	6965      	ldr	r5, [r4, #20]
 800645a:	6909      	ldr	r1, [r1, #16]
 800645c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006460:	eba3 0901 	sub.w	r9, r3, r1
 8006464:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006468:	1c7b      	adds	r3, r7, #1
 800646a:	444b      	add	r3, r9
 800646c:	106d      	asrs	r5, r5, #1
 800646e:	429d      	cmp	r5, r3
 8006470:	bf38      	it	cc
 8006472:	461d      	movcc	r5, r3
 8006474:	0553      	lsls	r3, r2, #21
 8006476:	d527      	bpl.n	80064c8 <__ssputs_r+0x8c>
 8006478:	4629      	mov	r1, r5
 800647a:	f7ff ff53 	bl	8006324 <_malloc_r>
 800647e:	4606      	mov	r6, r0
 8006480:	b360      	cbz	r0, 80064dc <__ssputs_r+0xa0>
 8006482:	6921      	ldr	r1, [r4, #16]
 8006484:	464a      	mov	r2, r9
 8006486:	f000 faeb 	bl	8006a60 <memcpy>
 800648a:	89a3      	ldrh	r3, [r4, #12]
 800648c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006494:	81a3      	strh	r3, [r4, #12]
 8006496:	6126      	str	r6, [r4, #16]
 8006498:	6165      	str	r5, [r4, #20]
 800649a:	444e      	add	r6, r9
 800649c:	eba5 0509 	sub.w	r5, r5, r9
 80064a0:	6026      	str	r6, [r4, #0]
 80064a2:	60a5      	str	r5, [r4, #8]
 80064a4:	463e      	mov	r6, r7
 80064a6:	42be      	cmp	r6, r7
 80064a8:	d900      	bls.n	80064ac <__ssputs_r+0x70>
 80064aa:	463e      	mov	r6, r7
 80064ac:	6820      	ldr	r0, [r4, #0]
 80064ae:	4632      	mov	r2, r6
 80064b0:	4641      	mov	r1, r8
 80064b2:	f000 faab 	bl	8006a0c <memmove>
 80064b6:	68a3      	ldr	r3, [r4, #8]
 80064b8:	1b9b      	subs	r3, r3, r6
 80064ba:	60a3      	str	r3, [r4, #8]
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	4433      	add	r3, r6
 80064c0:	6023      	str	r3, [r4, #0]
 80064c2:	2000      	movs	r0, #0
 80064c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c8:	462a      	mov	r2, r5
 80064ca:	f000 fad7 	bl	8006a7c <_realloc_r>
 80064ce:	4606      	mov	r6, r0
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d1e0      	bne.n	8006496 <__ssputs_r+0x5a>
 80064d4:	6921      	ldr	r1, [r4, #16]
 80064d6:	4650      	mov	r0, sl
 80064d8:	f7ff feb8 	bl	800624c <_free_r>
 80064dc:	230c      	movs	r3, #12
 80064de:	f8ca 3000 	str.w	r3, [sl]
 80064e2:	89a3      	ldrh	r3, [r4, #12]
 80064e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064e8:	81a3      	strh	r3, [r4, #12]
 80064ea:	f04f 30ff 	mov.w	r0, #4294967295
 80064ee:	e7e9      	b.n	80064c4 <__ssputs_r+0x88>

080064f0 <_svfiprintf_r>:
 80064f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f4:	4698      	mov	r8, r3
 80064f6:	898b      	ldrh	r3, [r1, #12]
 80064f8:	061b      	lsls	r3, r3, #24
 80064fa:	b09d      	sub	sp, #116	; 0x74
 80064fc:	4607      	mov	r7, r0
 80064fe:	460d      	mov	r5, r1
 8006500:	4614      	mov	r4, r2
 8006502:	d50e      	bpl.n	8006522 <_svfiprintf_r+0x32>
 8006504:	690b      	ldr	r3, [r1, #16]
 8006506:	b963      	cbnz	r3, 8006522 <_svfiprintf_r+0x32>
 8006508:	2140      	movs	r1, #64	; 0x40
 800650a:	f7ff ff0b 	bl	8006324 <_malloc_r>
 800650e:	6028      	str	r0, [r5, #0]
 8006510:	6128      	str	r0, [r5, #16]
 8006512:	b920      	cbnz	r0, 800651e <_svfiprintf_r+0x2e>
 8006514:	230c      	movs	r3, #12
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	e0d0      	b.n	80066c0 <_svfiprintf_r+0x1d0>
 800651e:	2340      	movs	r3, #64	; 0x40
 8006520:	616b      	str	r3, [r5, #20]
 8006522:	2300      	movs	r3, #0
 8006524:	9309      	str	r3, [sp, #36]	; 0x24
 8006526:	2320      	movs	r3, #32
 8006528:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800652c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006530:	2330      	movs	r3, #48	; 0x30
 8006532:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80066d8 <_svfiprintf_r+0x1e8>
 8006536:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800653a:	f04f 0901 	mov.w	r9, #1
 800653e:	4623      	mov	r3, r4
 8006540:	469a      	mov	sl, r3
 8006542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006546:	b10a      	cbz	r2, 800654c <_svfiprintf_r+0x5c>
 8006548:	2a25      	cmp	r2, #37	; 0x25
 800654a:	d1f9      	bne.n	8006540 <_svfiprintf_r+0x50>
 800654c:	ebba 0b04 	subs.w	fp, sl, r4
 8006550:	d00b      	beq.n	800656a <_svfiprintf_r+0x7a>
 8006552:	465b      	mov	r3, fp
 8006554:	4622      	mov	r2, r4
 8006556:	4629      	mov	r1, r5
 8006558:	4638      	mov	r0, r7
 800655a:	f7ff ff6f 	bl	800643c <__ssputs_r>
 800655e:	3001      	adds	r0, #1
 8006560:	f000 80a9 	beq.w	80066b6 <_svfiprintf_r+0x1c6>
 8006564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006566:	445a      	add	r2, fp
 8006568:	9209      	str	r2, [sp, #36]	; 0x24
 800656a:	f89a 3000 	ldrb.w	r3, [sl]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80a1 	beq.w	80066b6 <_svfiprintf_r+0x1c6>
 8006574:	2300      	movs	r3, #0
 8006576:	f04f 32ff 	mov.w	r2, #4294967295
 800657a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800657e:	f10a 0a01 	add.w	sl, sl, #1
 8006582:	9304      	str	r3, [sp, #16]
 8006584:	9307      	str	r3, [sp, #28]
 8006586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800658a:	931a      	str	r3, [sp, #104]	; 0x68
 800658c:	4654      	mov	r4, sl
 800658e:	2205      	movs	r2, #5
 8006590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006594:	4850      	ldr	r0, [pc, #320]	; (80066d8 <_svfiprintf_r+0x1e8>)
 8006596:	f7f9 fe1b 	bl	80001d0 <memchr>
 800659a:	9a04      	ldr	r2, [sp, #16]
 800659c:	b9d8      	cbnz	r0, 80065d6 <_svfiprintf_r+0xe6>
 800659e:	06d0      	lsls	r0, r2, #27
 80065a0:	bf44      	itt	mi
 80065a2:	2320      	movmi	r3, #32
 80065a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065a8:	0711      	lsls	r1, r2, #28
 80065aa:	bf44      	itt	mi
 80065ac:	232b      	movmi	r3, #43	; 0x2b
 80065ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065b2:	f89a 3000 	ldrb.w	r3, [sl]
 80065b6:	2b2a      	cmp	r3, #42	; 0x2a
 80065b8:	d015      	beq.n	80065e6 <_svfiprintf_r+0xf6>
 80065ba:	9a07      	ldr	r2, [sp, #28]
 80065bc:	4654      	mov	r4, sl
 80065be:	2000      	movs	r0, #0
 80065c0:	f04f 0c0a 	mov.w	ip, #10
 80065c4:	4621      	mov	r1, r4
 80065c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065ca:	3b30      	subs	r3, #48	; 0x30
 80065cc:	2b09      	cmp	r3, #9
 80065ce:	d94d      	bls.n	800666c <_svfiprintf_r+0x17c>
 80065d0:	b1b0      	cbz	r0, 8006600 <_svfiprintf_r+0x110>
 80065d2:	9207      	str	r2, [sp, #28]
 80065d4:	e014      	b.n	8006600 <_svfiprintf_r+0x110>
 80065d6:	eba0 0308 	sub.w	r3, r0, r8
 80065da:	fa09 f303 	lsl.w	r3, r9, r3
 80065de:	4313      	orrs	r3, r2
 80065e0:	9304      	str	r3, [sp, #16]
 80065e2:	46a2      	mov	sl, r4
 80065e4:	e7d2      	b.n	800658c <_svfiprintf_r+0x9c>
 80065e6:	9b03      	ldr	r3, [sp, #12]
 80065e8:	1d19      	adds	r1, r3, #4
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	9103      	str	r1, [sp, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	bfbb      	ittet	lt
 80065f2:	425b      	neglt	r3, r3
 80065f4:	f042 0202 	orrlt.w	r2, r2, #2
 80065f8:	9307      	strge	r3, [sp, #28]
 80065fa:	9307      	strlt	r3, [sp, #28]
 80065fc:	bfb8      	it	lt
 80065fe:	9204      	strlt	r2, [sp, #16]
 8006600:	7823      	ldrb	r3, [r4, #0]
 8006602:	2b2e      	cmp	r3, #46	; 0x2e
 8006604:	d10c      	bne.n	8006620 <_svfiprintf_r+0x130>
 8006606:	7863      	ldrb	r3, [r4, #1]
 8006608:	2b2a      	cmp	r3, #42	; 0x2a
 800660a:	d134      	bne.n	8006676 <_svfiprintf_r+0x186>
 800660c:	9b03      	ldr	r3, [sp, #12]
 800660e:	1d1a      	adds	r2, r3, #4
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	9203      	str	r2, [sp, #12]
 8006614:	2b00      	cmp	r3, #0
 8006616:	bfb8      	it	lt
 8006618:	f04f 33ff 	movlt.w	r3, #4294967295
 800661c:	3402      	adds	r4, #2
 800661e:	9305      	str	r3, [sp, #20]
 8006620:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80066e8 <_svfiprintf_r+0x1f8>
 8006624:	7821      	ldrb	r1, [r4, #0]
 8006626:	2203      	movs	r2, #3
 8006628:	4650      	mov	r0, sl
 800662a:	f7f9 fdd1 	bl	80001d0 <memchr>
 800662e:	b138      	cbz	r0, 8006640 <_svfiprintf_r+0x150>
 8006630:	9b04      	ldr	r3, [sp, #16]
 8006632:	eba0 000a 	sub.w	r0, r0, sl
 8006636:	2240      	movs	r2, #64	; 0x40
 8006638:	4082      	lsls	r2, r0
 800663a:	4313      	orrs	r3, r2
 800663c:	3401      	adds	r4, #1
 800663e:	9304      	str	r3, [sp, #16]
 8006640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006644:	4825      	ldr	r0, [pc, #148]	; (80066dc <_svfiprintf_r+0x1ec>)
 8006646:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800664a:	2206      	movs	r2, #6
 800664c:	f7f9 fdc0 	bl	80001d0 <memchr>
 8006650:	2800      	cmp	r0, #0
 8006652:	d038      	beq.n	80066c6 <_svfiprintf_r+0x1d6>
 8006654:	4b22      	ldr	r3, [pc, #136]	; (80066e0 <_svfiprintf_r+0x1f0>)
 8006656:	bb1b      	cbnz	r3, 80066a0 <_svfiprintf_r+0x1b0>
 8006658:	9b03      	ldr	r3, [sp, #12]
 800665a:	3307      	adds	r3, #7
 800665c:	f023 0307 	bic.w	r3, r3, #7
 8006660:	3308      	adds	r3, #8
 8006662:	9303      	str	r3, [sp, #12]
 8006664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006666:	4433      	add	r3, r6
 8006668:	9309      	str	r3, [sp, #36]	; 0x24
 800666a:	e768      	b.n	800653e <_svfiprintf_r+0x4e>
 800666c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006670:	460c      	mov	r4, r1
 8006672:	2001      	movs	r0, #1
 8006674:	e7a6      	b.n	80065c4 <_svfiprintf_r+0xd4>
 8006676:	2300      	movs	r3, #0
 8006678:	3401      	adds	r4, #1
 800667a:	9305      	str	r3, [sp, #20]
 800667c:	4619      	mov	r1, r3
 800667e:	f04f 0c0a 	mov.w	ip, #10
 8006682:	4620      	mov	r0, r4
 8006684:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006688:	3a30      	subs	r2, #48	; 0x30
 800668a:	2a09      	cmp	r2, #9
 800668c:	d903      	bls.n	8006696 <_svfiprintf_r+0x1a6>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0c6      	beq.n	8006620 <_svfiprintf_r+0x130>
 8006692:	9105      	str	r1, [sp, #20]
 8006694:	e7c4      	b.n	8006620 <_svfiprintf_r+0x130>
 8006696:	fb0c 2101 	mla	r1, ip, r1, r2
 800669a:	4604      	mov	r4, r0
 800669c:	2301      	movs	r3, #1
 800669e:	e7f0      	b.n	8006682 <_svfiprintf_r+0x192>
 80066a0:	ab03      	add	r3, sp, #12
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	462a      	mov	r2, r5
 80066a6:	4b0f      	ldr	r3, [pc, #60]	; (80066e4 <_svfiprintf_r+0x1f4>)
 80066a8:	a904      	add	r1, sp, #16
 80066aa:	4638      	mov	r0, r7
 80066ac:	f3af 8000 	nop.w
 80066b0:	1c42      	adds	r2, r0, #1
 80066b2:	4606      	mov	r6, r0
 80066b4:	d1d6      	bne.n	8006664 <_svfiprintf_r+0x174>
 80066b6:	89ab      	ldrh	r3, [r5, #12]
 80066b8:	065b      	lsls	r3, r3, #25
 80066ba:	f53f af2d 	bmi.w	8006518 <_svfiprintf_r+0x28>
 80066be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066c0:	b01d      	add	sp, #116	; 0x74
 80066c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c6:	ab03      	add	r3, sp, #12
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	462a      	mov	r2, r5
 80066cc:	4b05      	ldr	r3, [pc, #20]	; (80066e4 <_svfiprintf_r+0x1f4>)
 80066ce:	a904      	add	r1, sp, #16
 80066d0:	4638      	mov	r0, r7
 80066d2:	f000 f879 	bl	80067c8 <_printf_i>
 80066d6:	e7eb      	b.n	80066b0 <_svfiprintf_r+0x1c0>
 80066d8:	0803ba40 	.word	0x0803ba40
 80066dc:	0803ba4a 	.word	0x0803ba4a
 80066e0:	00000000 	.word	0x00000000
 80066e4:	0800643d 	.word	0x0800643d
 80066e8:	0803ba46 	.word	0x0803ba46

080066ec <_printf_common>:
 80066ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f0:	4616      	mov	r6, r2
 80066f2:	4699      	mov	r9, r3
 80066f4:	688a      	ldr	r2, [r1, #8]
 80066f6:	690b      	ldr	r3, [r1, #16]
 80066f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066fc:	4293      	cmp	r3, r2
 80066fe:	bfb8      	it	lt
 8006700:	4613      	movlt	r3, r2
 8006702:	6033      	str	r3, [r6, #0]
 8006704:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006708:	4607      	mov	r7, r0
 800670a:	460c      	mov	r4, r1
 800670c:	b10a      	cbz	r2, 8006712 <_printf_common+0x26>
 800670e:	3301      	adds	r3, #1
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	0699      	lsls	r1, r3, #26
 8006716:	bf42      	ittt	mi
 8006718:	6833      	ldrmi	r3, [r6, #0]
 800671a:	3302      	addmi	r3, #2
 800671c:	6033      	strmi	r3, [r6, #0]
 800671e:	6825      	ldr	r5, [r4, #0]
 8006720:	f015 0506 	ands.w	r5, r5, #6
 8006724:	d106      	bne.n	8006734 <_printf_common+0x48>
 8006726:	f104 0a19 	add.w	sl, r4, #25
 800672a:	68e3      	ldr	r3, [r4, #12]
 800672c:	6832      	ldr	r2, [r6, #0]
 800672e:	1a9b      	subs	r3, r3, r2
 8006730:	42ab      	cmp	r3, r5
 8006732:	dc26      	bgt.n	8006782 <_printf_common+0x96>
 8006734:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006738:	1e13      	subs	r3, r2, #0
 800673a:	6822      	ldr	r2, [r4, #0]
 800673c:	bf18      	it	ne
 800673e:	2301      	movne	r3, #1
 8006740:	0692      	lsls	r2, r2, #26
 8006742:	d42b      	bmi.n	800679c <_printf_common+0xb0>
 8006744:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006748:	4649      	mov	r1, r9
 800674a:	4638      	mov	r0, r7
 800674c:	47c0      	blx	r8
 800674e:	3001      	adds	r0, #1
 8006750:	d01e      	beq.n	8006790 <_printf_common+0xa4>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	6922      	ldr	r2, [r4, #16]
 8006756:	f003 0306 	and.w	r3, r3, #6
 800675a:	2b04      	cmp	r3, #4
 800675c:	bf02      	ittt	eq
 800675e:	68e5      	ldreq	r5, [r4, #12]
 8006760:	6833      	ldreq	r3, [r6, #0]
 8006762:	1aed      	subeq	r5, r5, r3
 8006764:	68a3      	ldr	r3, [r4, #8]
 8006766:	bf0c      	ite	eq
 8006768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800676c:	2500      	movne	r5, #0
 800676e:	4293      	cmp	r3, r2
 8006770:	bfc4      	itt	gt
 8006772:	1a9b      	subgt	r3, r3, r2
 8006774:	18ed      	addgt	r5, r5, r3
 8006776:	2600      	movs	r6, #0
 8006778:	341a      	adds	r4, #26
 800677a:	42b5      	cmp	r5, r6
 800677c:	d11a      	bne.n	80067b4 <_printf_common+0xc8>
 800677e:	2000      	movs	r0, #0
 8006780:	e008      	b.n	8006794 <_printf_common+0xa8>
 8006782:	2301      	movs	r3, #1
 8006784:	4652      	mov	r2, sl
 8006786:	4649      	mov	r1, r9
 8006788:	4638      	mov	r0, r7
 800678a:	47c0      	blx	r8
 800678c:	3001      	adds	r0, #1
 800678e:	d103      	bne.n	8006798 <_printf_common+0xac>
 8006790:	f04f 30ff 	mov.w	r0, #4294967295
 8006794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006798:	3501      	adds	r5, #1
 800679a:	e7c6      	b.n	800672a <_printf_common+0x3e>
 800679c:	18e1      	adds	r1, r4, r3
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	2030      	movs	r0, #48	; 0x30
 80067a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067a6:	4422      	add	r2, r4
 80067a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067b0:	3302      	adds	r3, #2
 80067b2:	e7c7      	b.n	8006744 <_printf_common+0x58>
 80067b4:	2301      	movs	r3, #1
 80067b6:	4622      	mov	r2, r4
 80067b8:	4649      	mov	r1, r9
 80067ba:	4638      	mov	r0, r7
 80067bc:	47c0      	blx	r8
 80067be:	3001      	adds	r0, #1
 80067c0:	d0e6      	beq.n	8006790 <_printf_common+0xa4>
 80067c2:	3601      	adds	r6, #1
 80067c4:	e7d9      	b.n	800677a <_printf_common+0x8e>
	...

080067c8 <_printf_i>:
 80067c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067cc:	7e0f      	ldrb	r7, [r1, #24]
 80067ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067d0:	2f78      	cmp	r7, #120	; 0x78
 80067d2:	4691      	mov	r9, r2
 80067d4:	4680      	mov	r8, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	469a      	mov	sl, r3
 80067da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067de:	d807      	bhi.n	80067f0 <_printf_i+0x28>
 80067e0:	2f62      	cmp	r7, #98	; 0x62
 80067e2:	d80a      	bhi.n	80067fa <_printf_i+0x32>
 80067e4:	2f00      	cmp	r7, #0
 80067e6:	f000 80d4 	beq.w	8006992 <_printf_i+0x1ca>
 80067ea:	2f58      	cmp	r7, #88	; 0x58
 80067ec:	f000 80c0 	beq.w	8006970 <_printf_i+0x1a8>
 80067f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067f8:	e03a      	b.n	8006870 <_printf_i+0xa8>
 80067fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067fe:	2b15      	cmp	r3, #21
 8006800:	d8f6      	bhi.n	80067f0 <_printf_i+0x28>
 8006802:	a101      	add	r1, pc, #4	; (adr r1, 8006808 <_printf_i+0x40>)
 8006804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006808:	08006861 	.word	0x08006861
 800680c:	08006875 	.word	0x08006875
 8006810:	080067f1 	.word	0x080067f1
 8006814:	080067f1 	.word	0x080067f1
 8006818:	080067f1 	.word	0x080067f1
 800681c:	080067f1 	.word	0x080067f1
 8006820:	08006875 	.word	0x08006875
 8006824:	080067f1 	.word	0x080067f1
 8006828:	080067f1 	.word	0x080067f1
 800682c:	080067f1 	.word	0x080067f1
 8006830:	080067f1 	.word	0x080067f1
 8006834:	08006979 	.word	0x08006979
 8006838:	080068a1 	.word	0x080068a1
 800683c:	08006933 	.word	0x08006933
 8006840:	080067f1 	.word	0x080067f1
 8006844:	080067f1 	.word	0x080067f1
 8006848:	0800699b 	.word	0x0800699b
 800684c:	080067f1 	.word	0x080067f1
 8006850:	080068a1 	.word	0x080068a1
 8006854:	080067f1 	.word	0x080067f1
 8006858:	080067f1 	.word	0x080067f1
 800685c:	0800693b 	.word	0x0800693b
 8006860:	682b      	ldr	r3, [r5, #0]
 8006862:	1d1a      	adds	r2, r3, #4
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	602a      	str	r2, [r5, #0]
 8006868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800686c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006870:	2301      	movs	r3, #1
 8006872:	e09f      	b.n	80069b4 <_printf_i+0x1ec>
 8006874:	6820      	ldr	r0, [r4, #0]
 8006876:	682b      	ldr	r3, [r5, #0]
 8006878:	0607      	lsls	r7, r0, #24
 800687a:	f103 0104 	add.w	r1, r3, #4
 800687e:	6029      	str	r1, [r5, #0]
 8006880:	d501      	bpl.n	8006886 <_printf_i+0xbe>
 8006882:	681e      	ldr	r6, [r3, #0]
 8006884:	e003      	b.n	800688e <_printf_i+0xc6>
 8006886:	0646      	lsls	r6, r0, #25
 8006888:	d5fb      	bpl.n	8006882 <_printf_i+0xba>
 800688a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800688e:	2e00      	cmp	r6, #0
 8006890:	da03      	bge.n	800689a <_printf_i+0xd2>
 8006892:	232d      	movs	r3, #45	; 0x2d
 8006894:	4276      	negs	r6, r6
 8006896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800689a:	485a      	ldr	r0, [pc, #360]	; (8006a04 <_printf_i+0x23c>)
 800689c:	230a      	movs	r3, #10
 800689e:	e012      	b.n	80068c6 <_printf_i+0xfe>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	6820      	ldr	r0, [r4, #0]
 80068a4:	1d19      	adds	r1, r3, #4
 80068a6:	6029      	str	r1, [r5, #0]
 80068a8:	0605      	lsls	r5, r0, #24
 80068aa:	d501      	bpl.n	80068b0 <_printf_i+0xe8>
 80068ac:	681e      	ldr	r6, [r3, #0]
 80068ae:	e002      	b.n	80068b6 <_printf_i+0xee>
 80068b0:	0641      	lsls	r1, r0, #25
 80068b2:	d5fb      	bpl.n	80068ac <_printf_i+0xe4>
 80068b4:	881e      	ldrh	r6, [r3, #0]
 80068b6:	4853      	ldr	r0, [pc, #332]	; (8006a04 <_printf_i+0x23c>)
 80068b8:	2f6f      	cmp	r7, #111	; 0x6f
 80068ba:	bf0c      	ite	eq
 80068bc:	2308      	moveq	r3, #8
 80068be:	230a      	movne	r3, #10
 80068c0:	2100      	movs	r1, #0
 80068c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068c6:	6865      	ldr	r5, [r4, #4]
 80068c8:	60a5      	str	r5, [r4, #8]
 80068ca:	2d00      	cmp	r5, #0
 80068cc:	bfa2      	ittt	ge
 80068ce:	6821      	ldrge	r1, [r4, #0]
 80068d0:	f021 0104 	bicge.w	r1, r1, #4
 80068d4:	6021      	strge	r1, [r4, #0]
 80068d6:	b90e      	cbnz	r6, 80068dc <_printf_i+0x114>
 80068d8:	2d00      	cmp	r5, #0
 80068da:	d04b      	beq.n	8006974 <_printf_i+0x1ac>
 80068dc:	4615      	mov	r5, r2
 80068de:	fbb6 f1f3 	udiv	r1, r6, r3
 80068e2:	fb03 6711 	mls	r7, r3, r1, r6
 80068e6:	5dc7      	ldrb	r7, [r0, r7]
 80068e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068ec:	4637      	mov	r7, r6
 80068ee:	42bb      	cmp	r3, r7
 80068f0:	460e      	mov	r6, r1
 80068f2:	d9f4      	bls.n	80068de <_printf_i+0x116>
 80068f4:	2b08      	cmp	r3, #8
 80068f6:	d10b      	bne.n	8006910 <_printf_i+0x148>
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	07de      	lsls	r6, r3, #31
 80068fc:	d508      	bpl.n	8006910 <_printf_i+0x148>
 80068fe:	6923      	ldr	r3, [r4, #16]
 8006900:	6861      	ldr	r1, [r4, #4]
 8006902:	4299      	cmp	r1, r3
 8006904:	bfde      	ittt	le
 8006906:	2330      	movle	r3, #48	; 0x30
 8006908:	f805 3c01 	strble.w	r3, [r5, #-1]
 800690c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006910:	1b52      	subs	r2, r2, r5
 8006912:	6122      	str	r2, [r4, #16]
 8006914:	f8cd a000 	str.w	sl, [sp]
 8006918:	464b      	mov	r3, r9
 800691a:	aa03      	add	r2, sp, #12
 800691c:	4621      	mov	r1, r4
 800691e:	4640      	mov	r0, r8
 8006920:	f7ff fee4 	bl	80066ec <_printf_common>
 8006924:	3001      	adds	r0, #1
 8006926:	d14a      	bne.n	80069be <_printf_i+0x1f6>
 8006928:	f04f 30ff 	mov.w	r0, #4294967295
 800692c:	b004      	add	sp, #16
 800692e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006932:	6823      	ldr	r3, [r4, #0]
 8006934:	f043 0320 	orr.w	r3, r3, #32
 8006938:	6023      	str	r3, [r4, #0]
 800693a:	4833      	ldr	r0, [pc, #204]	; (8006a08 <_printf_i+0x240>)
 800693c:	2778      	movs	r7, #120	; 0x78
 800693e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	6829      	ldr	r1, [r5, #0]
 8006946:	061f      	lsls	r7, r3, #24
 8006948:	f851 6b04 	ldr.w	r6, [r1], #4
 800694c:	d402      	bmi.n	8006954 <_printf_i+0x18c>
 800694e:	065f      	lsls	r7, r3, #25
 8006950:	bf48      	it	mi
 8006952:	b2b6      	uxthmi	r6, r6
 8006954:	07df      	lsls	r7, r3, #31
 8006956:	bf48      	it	mi
 8006958:	f043 0320 	orrmi.w	r3, r3, #32
 800695c:	6029      	str	r1, [r5, #0]
 800695e:	bf48      	it	mi
 8006960:	6023      	strmi	r3, [r4, #0]
 8006962:	b91e      	cbnz	r6, 800696c <_printf_i+0x1a4>
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	f023 0320 	bic.w	r3, r3, #32
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	2310      	movs	r3, #16
 800696e:	e7a7      	b.n	80068c0 <_printf_i+0xf8>
 8006970:	4824      	ldr	r0, [pc, #144]	; (8006a04 <_printf_i+0x23c>)
 8006972:	e7e4      	b.n	800693e <_printf_i+0x176>
 8006974:	4615      	mov	r5, r2
 8006976:	e7bd      	b.n	80068f4 <_printf_i+0x12c>
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	6826      	ldr	r6, [r4, #0]
 800697c:	6961      	ldr	r1, [r4, #20]
 800697e:	1d18      	adds	r0, r3, #4
 8006980:	6028      	str	r0, [r5, #0]
 8006982:	0635      	lsls	r5, r6, #24
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	d501      	bpl.n	800698c <_printf_i+0x1c4>
 8006988:	6019      	str	r1, [r3, #0]
 800698a:	e002      	b.n	8006992 <_printf_i+0x1ca>
 800698c:	0670      	lsls	r0, r6, #25
 800698e:	d5fb      	bpl.n	8006988 <_printf_i+0x1c0>
 8006990:	8019      	strh	r1, [r3, #0]
 8006992:	2300      	movs	r3, #0
 8006994:	6123      	str	r3, [r4, #16]
 8006996:	4615      	mov	r5, r2
 8006998:	e7bc      	b.n	8006914 <_printf_i+0x14c>
 800699a:	682b      	ldr	r3, [r5, #0]
 800699c:	1d1a      	adds	r2, r3, #4
 800699e:	602a      	str	r2, [r5, #0]
 80069a0:	681d      	ldr	r5, [r3, #0]
 80069a2:	6862      	ldr	r2, [r4, #4]
 80069a4:	2100      	movs	r1, #0
 80069a6:	4628      	mov	r0, r5
 80069a8:	f7f9 fc12 	bl	80001d0 <memchr>
 80069ac:	b108      	cbz	r0, 80069b2 <_printf_i+0x1ea>
 80069ae:	1b40      	subs	r0, r0, r5
 80069b0:	6060      	str	r0, [r4, #4]
 80069b2:	6863      	ldr	r3, [r4, #4]
 80069b4:	6123      	str	r3, [r4, #16]
 80069b6:	2300      	movs	r3, #0
 80069b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069bc:	e7aa      	b.n	8006914 <_printf_i+0x14c>
 80069be:	6923      	ldr	r3, [r4, #16]
 80069c0:	462a      	mov	r2, r5
 80069c2:	4649      	mov	r1, r9
 80069c4:	4640      	mov	r0, r8
 80069c6:	47d0      	blx	sl
 80069c8:	3001      	adds	r0, #1
 80069ca:	d0ad      	beq.n	8006928 <_printf_i+0x160>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	079b      	lsls	r3, r3, #30
 80069d0:	d413      	bmi.n	80069fa <_printf_i+0x232>
 80069d2:	68e0      	ldr	r0, [r4, #12]
 80069d4:	9b03      	ldr	r3, [sp, #12]
 80069d6:	4298      	cmp	r0, r3
 80069d8:	bfb8      	it	lt
 80069da:	4618      	movlt	r0, r3
 80069dc:	e7a6      	b.n	800692c <_printf_i+0x164>
 80069de:	2301      	movs	r3, #1
 80069e0:	4632      	mov	r2, r6
 80069e2:	4649      	mov	r1, r9
 80069e4:	4640      	mov	r0, r8
 80069e6:	47d0      	blx	sl
 80069e8:	3001      	adds	r0, #1
 80069ea:	d09d      	beq.n	8006928 <_printf_i+0x160>
 80069ec:	3501      	adds	r5, #1
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	9903      	ldr	r1, [sp, #12]
 80069f2:	1a5b      	subs	r3, r3, r1
 80069f4:	42ab      	cmp	r3, r5
 80069f6:	dcf2      	bgt.n	80069de <_printf_i+0x216>
 80069f8:	e7eb      	b.n	80069d2 <_printf_i+0x20a>
 80069fa:	2500      	movs	r5, #0
 80069fc:	f104 0619 	add.w	r6, r4, #25
 8006a00:	e7f5      	b.n	80069ee <_printf_i+0x226>
 8006a02:	bf00      	nop
 8006a04:	0803ba51 	.word	0x0803ba51
 8006a08:	0803ba62 	.word	0x0803ba62

08006a0c <memmove>:
 8006a0c:	4288      	cmp	r0, r1
 8006a0e:	b510      	push	{r4, lr}
 8006a10:	eb01 0402 	add.w	r4, r1, r2
 8006a14:	d902      	bls.n	8006a1c <memmove+0x10>
 8006a16:	4284      	cmp	r4, r0
 8006a18:	4623      	mov	r3, r4
 8006a1a:	d807      	bhi.n	8006a2c <memmove+0x20>
 8006a1c:	1e43      	subs	r3, r0, #1
 8006a1e:	42a1      	cmp	r1, r4
 8006a20:	d008      	beq.n	8006a34 <memmove+0x28>
 8006a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a2a:	e7f8      	b.n	8006a1e <memmove+0x12>
 8006a2c:	4402      	add	r2, r0
 8006a2e:	4601      	mov	r1, r0
 8006a30:	428a      	cmp	r2, r1
 8006a32:	d100      	bne.n	8006a36 <memmove+0x2a>
 8006a34:	bd10      	pop	{r4, pc}
 8006a36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a3e:	e7f7      	b.n	8006a30 <memmove+0x24>

08006a40 <_sbrk_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4d06      	ldr	r5, [pc, #24]	; (8006a5c <_sbrk_r+0x1c>)
 8006a44:	2300      	movs	r3, #0
 8006a46:	4604      	mov	r4, r0
 8006a48:	4608      	mov	r0, r1
 8006a4a:	602b      	str	r3, [r5, #0]
 8006a4c:	f7fa fd0a 	bl	8001464 <_sbrk>
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d102      	bne.n	8006a5a <_sbrk_r+0x1a>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	b103      	cbz	r3, 8006a5a <_sbrk_r+0x1a>
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	20000514 	.word	0x20000514

08006a60 <memcpy>:
 8006a60:	440a      	add	r2, r1
 8006a62:	4291      	cmp	r1, r2
 8006a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a68:	d100      	bne.n	8006a6c <memcpy+0xc>
 8006a6a:	4770      	bx	lr
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a76:	4291      	cmp	r1, r2
 8006a78:	d1f9      	bne.n	8006a6e <memcpy+0xe>
 8006a7a:	bd10      	pop	{r4, pc}

08006a7c <_realloc_r>:
 8006a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a80:	4680      	mov	r8, r0
 8006a82:	4614      	mov	r4, r2
 8006a84:	460e      	mov	r6, r1
 8006a86:	b921      	cbnz	r1, 8006a92 <_realloc_r+0x16>
 8006a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8c:	4611      	mov	r1, r2
 8006a8e:	f7ff bc49 	b.w	8006324 <_malloc_r>
 8006a92:	b92a      	cbnz	r2, 8006aa0 <_realloc_r+0x24>
 8006a94:	f7ff fbda 	bl	800624c <_free_r>
 8006a98:	4625      	mov	r5, r4
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa0:	f000 f81b 	bl	8006ada <_malloc_usable_size_r>
 8006aa4:	4284      	cmp	r4, r0
 8006aa6:	4607      	mov	r7, r0
 8006aa8:	d802      	bhi.n	8006ab0 <_realloc_r+0x34>
 8006aaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006aae:	d812      	bhi.n	8006ad6 <_realloc_r+0x5a>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	f7ff fc36 	bl	8006324 <_malloc_r>
 8006ab8:	4605      	mov	r5, r0
 8006aba:	2800      	cmp	r0, #0
 8006abc:	d0ed      	beq.n	8006a9a <_realloc_r+0x1e>
 8006abe:	42bc      	cmp	r4, r7
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	bf28      	it	cs
 8006ac6:	463a      	movcs	r2, r7
 8006ac8:	f7ff ffca 	bl	8006a60 <memcpy>
 8006acc:	4631      	mov	r1, r6
 8006ace:	4640      	mov	r0, r8
 8006ad0:	f7ff fbbc 	bl	800624c <_free_r>
 8006ad4:	e7e1      	b.n	8006a9a <_realloc_r+0x1e>
 8006ad6:	4635      	mov	r5, r6
 8006ad8:	e7df      	b.n	8006a9a <_realloc_r+0x1e>

08006ada <_malloc_usable_size_r>:
 8006ada:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ade:	1f18      	subs	r0, r3, #4
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	bfbc      	itt	lt
 8006ae4:	580b      	ldrlt	r3, [r1, r0]
 8006ae6:	18c0      	addlt	r0, r0, r3
 8006ae8:	4770      	bx	lr
	...

08006aec <_init>:
 8006aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aee:	bf00      	nop
 8006af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af2:	bc08      	pop	{r3}
 8006af4:	469e      	mov	lr, r3
 8006af6:	4770      	bx	lr

08006af8 <_fini>:
 8006af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afa:	bf00      	nop
 8006afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006afe:	bc08      	pop	{r3}
 8006b00:	469e      	mov	lr, r3
 8006b02:	4770      	bx	lr
