//! SIMD åŠ é€Ÿçš„ SQL ç®—å­
//!
//! æä¾›é«˜æ€§èƒ½çš„èšåˆã€è¿‡æ»¤å’Œæ‰«ææ“ä½œï¼š
//! - x86_64: AVX2/SSE2
//! - aarch64: NEON
//! - fallback: æ ‡é‡å®ç°

use crate::types::Value;

/// SIMD åŠ é€Ÿçš„ SUM èšåˆ
pub fn simd_sum_i64(values: &[i64]) -> i64 {
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        unsafe { simd_sum_i64_avx2(values) }
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        unsafe { simd_sum_i64_neon(values) }
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        simd_sum_i64_fallback(values)
    }
}

/// SIMD åŠ é€Ÿçš„ SUM (f64)
pub fn simd_sum_f64(values: &[f64]) -> f64 {
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        unsafe { simd_sum_f64_avx2(values) }
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        unsafe { simd_sum_f64_neon(values) }
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        simd_sum_f64_fallback(values)
    }
}

/// SIMD åŠ é€Ÿçš„ MIN (i64)
pub fn simd_min_i64(values: &[i64]) -> Option<i64> {
    if values.is_empty() {
        return None;
    }
    
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        Some(unsafe { simd_min_i64_avx2(values) })
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        Some(unsafe { simd_min_i64_neon(values) })
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        Some(simd_min_i64_fallback(values))
    }
}

/// SIMD åŠ é€Ÿçš„ MAX (i64)
pub fn simd_max_i64(values: &[i64]) -> Option<i64> {
    if values.is_empty() {
        return None;
    }
    
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        Some(unsafe { simd_max_i64_avx2(values) })
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        Some(unsafe { simd_max_i64_neon(values) })
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        Some(simd_max_i64_fallback(values))
    }
}

/// SIMD åŠ é€Ÿçš„ WHERE è¿‡æ»¤ (ç­‰å€¼æ¯”è¾ƒ)
/// è¿”å›æ»¡è¶³æ¡ä»¶çš„ç´¢å¼•
pub fn simd_filter_eq_i64(values: &[i64], target: i64) -> Vec<usize> {
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        unsafe { simd_filter_eq_i64_avx2(values, target) }
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        unsafe { simd_filter_eq_i64_neon(values, target) }
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        simd_filter_eq_i64_fallback(values, target)
    }
}

/// SIMD åŠ é€Ÿçš„èŒƒå›´è¿‡æ»¤ (min <= value <= max)
pub fn simd_filter_range_i64(values: &[i64], min: i64, max: i64) -> Vec<usize> {
    #[cfg(all(target_arch = "x86_64", target_feature = "avx2"))]
    {
        unsafe { simd_filter_range_i64_avx2(values, min, max) }
    }
    
    #[cfg(all(
        target_arch = "aarch64",
        target_feature = "neon",
        not(all(target_arch = "x86_64", target_feature = "avx2"))
    ))]
    {
        unsafe { simd_filter_range_i64_neon(values, min, max) }
    }
    
    #[cfg(not(any(
        all(target_arch = "x86_64", target_feature = "avx2"),
        all(target_arch = "aarch64", target_feature = "neon")
    )))]
    {
        simd_filter_range_i64_fallback(values, min, max)
    }
}

//=============================================================================
// Fallback implementations (æ ‡é‡)
//=============================================================================

fn simd_sum_i64_fallback(values: &[i64]) -> i64 {
    values.iter().sum()
}

fn simd_sum_f64_fallback(values: &[f64]) -> f64 {
    values.iter().sum()
}

fn simd_min_i64_fallback(values: &[i64]) -> i64 {
    values.iter().min().copied().unwrap_or(i64::MAX)
}

fn simd_max_i64_fallback(values: &[i64]) -> i64 {
    values.iter().max().copied().unwrap_or(i64::MIN)
}

fn simd_filter_eq_i64_fallback(values: &[i64], target: i64) -> Vec<usize> {
    values.iter()
        .enumerate()
        .filter_map(|(i, &v)| if v == target { Some(i) } else { None })
        .collect()
}

fn simd_filter_range_i64_fallback(values: &[i64], min: i64, max: i64) -> Vec<usize> {
    values.iter()
        .enumerate()
        .filter_map(|(i, &v)| if v >= min && v <= max { Some(i) } else { None })
        .collect()
}

//=============================================================================
// AVX2 implementations (x86_64)
//=============================================================================

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_sum_i64_avx2(values: &[i64]) -> i64 {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    let mut sum = _mm256_setzero_si256();
    
    // å¤„ç† 4 ä¸ª i64 çš„å— (AVX2 = 256-bit = 4 Ã— 64-bit)
    let chunks = len / 4;
    let remainder = len % 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_si256(values.as_ptr().add(idx) as *const __m256i);
        sum = _mm256_add_epi64(sum, data);
    }
    
    // æ°´å¹³æ±‚å’Œ
    let mut result = [0i64; 4];
    _mm256_storeu_si256(result.as_mut_ptr() as *mut __m256i, sum);
    let mut total = result.iter().sum::<i64>();
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 4)..len {
        total += values[i];
    }
    
    total
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_sum_f64_avx2(values: &[f64]) -> f64 {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    let mut sum = _mm256_setzero_pd();
    
    // å¤„ç† 4 ä¸ª f64 çš„å—
    let chunks = len / 4;
    let remainder = len % 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_pd(values.as_ptr().add(idx));
        sum = _mm256_add_pd(sum, data);
    }
    
    // æ°´å¹³æ±‚å’Œ
    let mut result = [0.0f64; 4];
    _mm256_storeu_pd(result.as_mut_ptr(), sum);
    let mut total = result.iter().sum::<f64>();
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 4)..len {
        total += values[i];
    }
    
    total
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_min_i64_avx2(values: &[i64]) -> i64 {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    if len == 0 {
        return i64::MAX;
    }
    
    // åˆå§‹åŒ–ä¸ºç¬¬ä¸€ä¸ªå…ƒç´ 
    let mut min_vec = _mm256_set1_epi64x(values[0]);
    
    // å¤„ç† 4 ä¸ª i64 çš„å—
    let chunks = len / 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_si256(values.as_ptr().add(idx) as *const __m256i);
        
        // AVX2 æ²¡æœ‰ç›´æ¥çš„ i64 minï¼Œä½¿ç”¨æ¯”è¾ƒ + blend
        let cmp = _mm256_cmpgt_epi64(min_vec, data);
        min_vec = _mm256_blendv_epi8(min_vec, data, cmp);
    }
    
    // æå–æœ€å°å€¼
    let mut result = [0i64; 4];
    _mm256_storeu_si256(result.as_mut_ptr() as *mut __m256i, min_vec);
    let mut min_val = result.iter().min().copied().unwrap_or(i64::MAX);
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 4)..len {
        min_val = min_val.min(values[i]);
    }
    
    min_val
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_max_i64_avx2(values: &[i64]) -> i64 {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    if len == 0 {
        return i64::MIN;
    }
    
    let mut max_vec = _mm256_set1_epi64x(values[0]);
    
    let chunks = len / 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_si256(values.as_ptr().add(idx) as *const __m256i);
        
        // ä½¿ç”¨æ¯”è¾ƒ + blend
        let cmp = _mm256_cmpgt_epi64(data, max_vec);
        max_vec = _mm256_blendv_epi8(max_vec, data, cmp);
    }
    
    let mut result = [0i64; 4];
    _mm256_storeu_si256(result.as_mut_ptr() as *mut __m256i, max_vec);
    let mut max_val = result.iter().max().copied().unwrap_or(i64::MIN);
    
    for i in (chunks * 4)..len {
        max_val = max_val.max(values[i]);
    }
    
    max_val
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_filter_eq_i64_avx2(values: &[i64], target: i64) -> Vec<usize> {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    // ğŸš€ P1 ä¼˜åŒ–ï¼šé¢„åˆ†é…å®¹é‡ï¼ˆä¼°ç®— 25% åŒ¹é…ç‡ï¼‰
    let mut results = Vec::with_capacity(len / 4);
    
    let target_vec = _mm256_set1_epi64x(target);
    let chunks = len / 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_si256(values.as_ptr().add(idx) as *const __m256i);
        
        // æ¯”è¾ƒç›¸ç­‰
        let cmp = _mm256_cmpeq_epi64(data, target_vec);
        let mask = _mm256_movemask_pd(_mm256_castsi256_pd(cmp));
        
        // æ£€æŸ¥æ¯ä¸ªä½
        if mask & 0x1 != 0 { results.push(idx); }
        if mask & 0x2 != 0 { results.push(idx + 1); }
        if mask & 0x4 != 0 { results.push(idx + 2); }
        if mask & 0x8 != 0 { results.push(idx + 3); }
    }
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 4)..len {
        if values[i] == target {
            results.push(i);
        }
    }
    
    results
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_filter_range_i64_avx2(values: &[i64], min: i64, max: i64) -> Vec<usize> {
    #[cfg(target_arch = "x86_64")]
    use std::arch::x86_64::*;
    
    let len = values.len();
    // ğŸš€ P1 ä¼˜åŒ–ï¼šé¢„åˆ†é…å®¹é‡ï¼ˆä¼°ç®— 50% åŒ¹é…ç‡ï¼‰
    let mut results = Vec::with_capacity(len / 2);
    
    let min_vec = _mm256_set1_epi64x(min);
    let max_vec = _mm256_set1_epi64x(max);
    let chunks = len / 4;
    
    for i in 0..chunks {
        let idx = i * 4;
        let data = _mm256_loadu_si256(values.as_ptr().add(idx) as *const __m256i);
        
        // value >= min
        let cmp_min = _mm256_or_si256(
            _mm256_cmpgt_epi64(data, min_vec),
            _mm256_cmpeq_epi64(data, min_vec)
        );
        
        // value <= max
        let cmp_max = _mm256_or_si256(
            _mm256_cmpgt_epi64(max_vec, data),
            _mm256_cmpeq_epi64(data, max_vec)
        );
        
        // min <= value <= max
        let cmp = _mm256_and_si256(cmp_min, cmp_max);
        let mask = _mm256_movemask_pd(_mm256_castsi256_pd(cmp));
        
        if mask & 0x1 != 0 { results.push(idx); }
        if mask & 0x2 != 0 { results.push(idx + 1); }
        if mask & 0x4 != 0 { results.push(idx + 2); }
        if mask & 0x8 != 0 { results.push(idx + 3); }
    }
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 4)..len {
        if values[i] >= min && values[i] <= max {
            results.push(i);
        }
    }
    
    results
}

//=============================================================================
// NEON implementations (aarch64)
//=============================================================================

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_sum_i64_neon(values: &[i64]) -> i64 {
    #[cfg(target_arch = "aarch64")]
    use std::arch::aarch64::*;
    
    let len = values.len();
    let mut sum = vdupq_n_s64(0);
    
    // å¤„ç† 2 ä¸ª i64 çš„å— (NEON = 128-bit = 2 Ã— 64-bit)
    let chunks = len / 2;
    let remainder = len % 2;
    
    for i in 0..chunks {
        let idx = i * 2;
        let data = vld1q_s64(values.as_ptr().add(idx));
        sum = vaddq_s64(sum, data);
    }
    
    // æå–ç»“æœ
    let result = [vgetq_lane_s64(sum, 0), vgetq_lane_s64(sum, 1)];
    let mut total = result.iter().sum::<i64>();
    
    // å¤„ç†å‰©ä½™å…ƒç´ 
    for i in (chunks * 2)..len {
        total += values[i];
    }
    
    total
}

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_sum_f64_neon(values: &[f64]) -> f64 {
    #[cfg(target_arch = "aarch64")]
    use std::arch::aarch64::*;
    
    let len = values.len();
    let mut sum = vdupq_n_f64(0.0);
    
    let chunks = len / 2;
    
    for i in 0..chunks {
        let idx = i * 2;
        let data = vld1q_f64(values.as_ptr().add(idx));
        sum = vaddq_f64(sum, data);
    }
    
    let result = [vgetq_lane_f64(sum, 0), vgetq_lane_f64(sum, 1)];
    let mut total = result.iter().sum::<f64>();
    
    for i in (chunks * 2)..len {
        total += values[i];
    }
    
    total
}

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_min_i64_neon(values: &[i64]) -> i64 {
    // NEON ä¸ç›´æ¥æ”¯æŒ i64 minï¼Œå›é€€åˆ°æ ‡é‡
    simd_min_i64_fallback(values)
}

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_max_i64_neon(values: &[i64]) -> i64 {
    // NEON ä¸ç›´æ¥æ”¯æŒ i64 maxï¼Œå›é€€åˆ°æ ‡é‡
    simd_max_i64_fallback(values)
}

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_filter_eq_i64_neon(values: &[i64], target: i64) -> Vec<usize> {
    #[cfg(target_arch = "aarch64")]
    use std::arch::aarch64::*;
    
    let len = values.len();
    // ğŸš€ P1 ä¼˜åŒ–ï¼šé¢„åˆ†é…å®¹é‡ï¼ˆä¼°ç®— 25% åŒ¹é…ç‡ï¼‰
    let mut results = Vec::with_capacity(len / 4);
    
    let target_vec = vdupq_n_s64(target);
    let chunks = len / 2;
    
    for i in 0..chunks {
        let idx = i * 2;
        let data = vld1q_s64(values.as_ptr().add(idx));
        let cmp = vceqq_s64(data, target_vec);
        
        // æå–æ¯”è¾ƒç»“æœ (cmp is uint64x2_t from vceqq_s64)
        let result_arr = [vgetq_lane_u64(cmp, 0), vgetq_lane_u64(cmp, 1)];
        
        if result_arr[0] != 0 {
            results.push(idx);
        }
        if result_arr[1] != 0 {
            results.push(idx + 1);
        }
    }
    
    for i in (chunks * 2)..len {
        if values[i] == target {
            results.push(i);
        }
    }
    
    results
}

#[cfg(target_arch = "aarch64")]
#[target_feature(enable = "neon")]
unsafe fn simd_filter_range_i64_neon(values: &[i64], min: i64, max: i64) -> Vec<usize> {
    #[cfg(target_arch = "aarch64")]
    use std::arch::aarch64::*;
    
    let len = values.len();
    // ğŸš€ P1 ä¼˜åŒ–ï¼šé¢„åˆ†é…å®¹é‡ï¼ˆä¼°ç®— 50% åŒ¹é…ç‡ï¼‰
    let mut results = Vec::with_capacity(len / 2);
    
    let min_vec = vdupq_n_s64(min);
    let max_vec = vdupq_n_s64(max);
    let chunks = len / 2;
    
    for i in 0..chunks {
        let idx = i * 2;
        let data = vld1q_s64(values.as_ptr().add(idx));
        
        // value >= min
        let cmp_min = vcgeq_s64(data, min_vec);
        // value <= max
        let cmp_max = vcleq_s64(data, max_vec);
        // AND
        let cmp = vandq_u64(cmp_min, cmp_max);
        
        if vgetq_lane_u64(cmp, 0) != 0 {
            results.push(idx);
        }
        if vgetq_lane_u64(cmp, 1) != 0 {
            results.push(idx + 1);
        }
    }
    
    for i in (chunks * 2)..len {
        if values[i] >= min && values[i] <= max {
            results.push(i);
        }
    }
    
    results
}

#[cfg(test)]
mod tests {
    use super::*;
    
    #[test]
    fn test_simd_sum_i64() {
        let values = vec![1, 2, 3, 4, 5, 6, 7, 8, 9, 10];
        let sum = simd_sum_i64(&values);
        assert_eq!(sum, 55);
    }
    
    #[test]
    fn test_simd_sum_f64() {
        let values = vec![1.0, 2.0, 3.0, 4.0, 5.0];
        let sum = simd_sum_f64(&values);
        assert!((sum - 15.0).abs() < 1e-10);
    }
    
    #[test]
    fn test_simd_min_max() {
        let values = vec![5, 2, 9, 1, 7, 3];
        assert_eq!(simd_min_i64(&values), Some(1));
        assert_eq!(simd_max_i64(&values), Some(9));
    }
    
    #[test]
    fn test_simd_filter_eq() {
        let values = vec![1, 2, 3, 2, 4, 2, 5];
        let indices = simd_filter_eq_i64(&values, 2);
        assert_eq!(indices, vec![1, 3, 5]);
    }
    
    #[test]
    fn test_simd_filter_range() {
        let values = vec![1, 5, 10, 15, 20, 25, 30];
        let indices = simd_filter_range_i64(&values, 10, 20);
        assert_eq!(indices, vec![2, 3, 4]);
    }
    
    #[test]
    fn test_large_dataset() {
        // æµ‹è¯•å¤§æ•°æ®é›† (100K å…ƒç´ )
        let values: Vec<i64> = (0..100_000).collect();
        let sum = simd_sum_i64(&values);
        assert_eq!(sum, 4_999_950_000);
    }
}
