

================================================================
== Vivado HLS Report for 'pattern_generator_cross'
================================================================
* Date:           Fri May 24 12:03:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PATTERN_GENERATOR_CROSS_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.451|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  735423|  735423|  735423|  735423|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  735420|  735420|      1442|          -|          -|   510|    no    |
        | + Loop 1.1  |    1440|    1440|         2|          -|          -|   720|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    299|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     262|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     262|    421|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |storemerge4_fu_275_p2            |     +    |      0|  0|  39|          32|          32|
    |storemerge_fu_251_p2             |     +    |      0|  0|  39|          32|          32|
    |x_1_fu_190_p2                    |     +    |      0|  0|  14|          10|           1|
    |y_1_fu_141_p2                    |     +    |      0|  0|  15|           9|           1|
    |ap_predicate_op48_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state4   |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_202_p2                |    and   |      0|  0|   2|           1|           1|
    |outputStream_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outputStream_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond5_fu_135_p2              |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_fu_184_p2               |   icmp   |      0|  0|  13|          10|          10|
    |outputStream_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_147_p2                  |   icmp   |      0|  0|  13|           9|           7|
    |tmp_2_fu_163_p2                  |   icmp   |      0|  0|  18|          32|          10|
    |tmp_4_fu_196_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |tmp_6_fu_217_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_7_fu_207_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_153_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_222_p2                  |   icmp   |      0|  0|  18|          32|           9|
    |tmp_fu_158_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state3_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io               |    or    |      0|  0|   2|           1|           1|
    |or_cond7_fu_212_p2               |    or    |      0|  0|   2|           1|           1|
    |storemerge4_v_cast_c_fu_267_p3   |  select  |      0|  0|   2|           1|           2|
    |storemerge_v_cast_ca_fu_243_p3   |  select  |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 299|         327|         196|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |outputStream_V_1_data_in    |  15|          3|    8|         24|
    |outputStream_V_1_data_out   |   9|          2|    8|         16|
    |outputStream_V_1_state      |  15|          3|    2|          6|
    |outputStream_V_TDATA_blk_n  |   9|          2|    1|          2|
    |tmp_5_reg_101               |   9|          2|   32|         64|
    |tmp_s_reg_112               |   9|          2|   32|         64|
    |x_reg_90                    |   9|          2|   10|         20|
    |y_reg_79                    |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 122|         25|  103|        221|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   6|   0|    6|          0|
    |dirX                        |   1|   0|    1|          0|
    |dirY                        |   1|   0|    1|          0|
    |lineX                       |  32|   0|   32|          0|
    |lineX_load_reg_287          |  32|   0|   32|          0|
    |lineY                       |  32|   0|   32|          0|
    |lineY_load_reg_295          |  32|   0|   32|          0|
    |or_cond7_reg_339            |   1|   0|    1|          0|
    |or_cond_reg_335             |   1|   0|    1|          0|
    |outputStream_V_1_payload_A  |   8|   0|    8|          0|
    |outputStream_V_1_payload_B  |   8|   0|    8|          0|
    |outputStream_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStream_V_1_sel_wr     |   1|   0|    1|          0|
    |outputStream_V_1_state      |   2|   0|    2|          0|
    |tmp_1_reg_311               |   1|   0|    1|          0|
    |tmp_5_reg_101               |  32|   0|   32|          0|
    |tmp_8_reg_316               |   1|   0|    1|          0|
    |tmp_s_reg_112               |  32|   0|   32|          0|
    |x_1_reg_330                 |  10|   0|   10|          0|
    |x_reg_90                    |  10|   0|   10|          0|
    |y_1_reg_306                 |   9|   0|    9|          0|
    |y_reg_79                    |   9|   0|    9|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 262|   0|  262|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none | pattern_generator_cross | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none | pattern_generator_cross | return value |
|outputStream_V_TDATA   | out |    8|     axis     |      outputStream_V     |    pointer   |
|outputStream_V_TVALID  | out |    1|     axis     |      outputStream_V     |    pointer   |
|outputStream_V_TREADY  |  in |    1|     axis     |      outputStream_V     |    pointer   |
+-----------------------+-----+-----+--------------+-------------------------+--------------+

