$date
	Mon Mar 12 20:59:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_tb $end
$var wire 1 ! nm1d $end
$var wire 1 " nwait $end
$var reg 1 # clk $end
$var reg 1 $ nextwait $end
$var reg 1 % nm1 $end
$scope module dut $end
$var wire 1 # clock $end
$var wire 1 $ nextwait $end
$var wire 1 ! nm1d $end
$var wire 1 " nwait $end
$var wire 1 & vcc $end
$var wire 1 ' wire2 $end
$var wire 1 ( wire1 $end
$scope module u1_1 $end
$var wire 1 # clk $end
$var wire 1 ! d $end
$var wire 1 $ ncl $end
$var wire 1 ( q $end
$var wire 1 ) nq $end
$var wire 1 ' npr $end
$var reg 1 * data $end
$upscope $end
$scope module u1_2 $end
$var wire 1 # clk $end
$var wire 1 ( d $end
$var wire 1 & ncl $end
$var wire 1 $ npr $end
$var wire 1 ' q $end
$var wire 1 + nq $end
$var reg 1 , data $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
1&
1%
1$
1#
x"
x!
$end
