#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14666a130 .scope module, "singleCycleCpu" "singleCycleCpu" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x14668ca30_0 .net "ALUctr", 2 0, L_0x14668ea90;  1 drivers
v0x14668cb60_0 .net "ALUsrc", 0 0, L_0x14668e0e0;  1 drivers
v0x14668cbf0_0 .net "ExtOp", 0 0, L_0x14668e790;  1 drivers
v0x14668cd00_0 .net "MemWr", 0 0, L_0x14668e400;  1 drivers
v0x14668ce10_0 .net "MemtoReg", 0 0, L_0x14668e2c0;  1 drivers
v0x14668cea0_0 .net "RegDst", 0 0, L_0x14668e250;  1 drivers
v0x14668cfb0_0 .net "RegWr", 0 0, L_0x14668de50;  1 drivers
v0x14668d040_0 .net "branch", 0 0, L_0x14668e470;  1 drivers
o0x148051fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14668d150_0 .net "clk", 0 0, o0x148051fc0;  0 drivers
v0x14668d260_0 .net "func", 5 0, L_0x14668f270;  1 drivers
v0x14668d2f0_0 .net "jump", 0 0, L_0x14668e5c0;  1 drivers
v0x14668d400_0 .net "op", 5 0, L_0x14668f150;  1 drivers
v0x14668d490_0 .net "rtype", 0 0, L_0x14668db80;  1 drivers
S_0x14665fe00 .scope module, "ctr" "cpuCtr" 2 22, 3 6 0, S_0x14666a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ExtOp";
    .port_info 10 /OUTPUT 3 "ALUctr";
    .port_info 11 /OUTPUT 1 "rtype";
v0x14667f160_0 .net "ALUOp0", 2 0, L_0x14668e8f0;  1 drivers
v0x146680650_0 .net "ALUOp1", 2 0, v0x14663ad50_0;  1 drivers
v0x146680700_0 .net "ALUSrc", 0 0, L_0x14668e0e0;  alias, 1 drivers
v0x1466807d0_0 .net "ALUctr", 2 0, L_0x14668ea90;  alias, 1 drivers
v0x146680860_0 .net "ExtOp", 0 0, L_0x14668e790;  alias, 1 drivers
v0x146680930_0 .net "Jump", 0 0, L_0x14668e5c0;  alias, 1 drivers
v0x1466809e0_0 .net "MemWr", 0 0, L_0x14668e400;  alias, 1 drivers
v0x146680aa0_0 .net "MemtoReg", 0 0, L_0x14668e2c0;  alias, 1 drivers
v0x146680b30_0 .net "RegDst", 0 0, L_0x14668e250;  alias, 1 drivers
v0x146680c60_0 .net "RegWr", 0 0, L_0x14668de50;  alias, 1 drivers
v0x146680cf0_0 .net "Rtype", 0 0, L_0x14668d520;  1 drivers
v0x146680dc0_0 .net "addiu", 0 0, L_0x14668d6e0;  1 drivers
v0x146680e90_0 .net "beq", 0 0, L_0x14668da00;  1 drivers
v0x146680f60_0 .net "branch", 0 0, L_0x14668e470;  alias, 1 drivers
v0x146680ff0_0 .net "func", 5 0, L_0x14668f270;  alias, 1 drivers
v0x146681080_0 .net "jump", 0 0, L_0x14668daa0;  1 drivers
v0x146681150_0 .net "lw", 0 0, L_0x14668d780;  1 drivers
v0x146681320_0 .net "op", 5 0, L_0x14668f150;  alias, 1 drivers
v0x1466813b0_0 .net "ori", 0 0, L_0x14668d640;  1 drivers
v0x146681440_0 .net "rtype", 0 0, L_0x14668db80;  alias, 1 drivers
v0x1466814d0_0 .net "sw", 0 0, L_0x14668d820;  1 drivers
L_0x14668ea90 .functor MUXZ 3, L_0x14668e8f0, v0x14663ad50_0, L_0x14668d520, C4<>;
S_0x146661cc0 .scope module, "u_aluCtr" "aluCtr" 3 64, 4 1 0, S_0x14665fe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v0x14663ad50_0 .var "ALUctr", 2 0;
v0x14667e0f0_0 .net "func", 5 0, L_0x14668f270;  alias, 1 drivers
E_0x146669960 .event anyedge, v0x14667e0f0_0;
S_0x14667e1b0 .scope module, "u_insDecoder" "insDecoder" 3 30, 5 1 0, S_0x14665fe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "ori";
    .port_info 3 /OUTPUT 1 "addiu";
    .port_info 4 /OUTPUT 1 "lw";
    .port_info 5 /OUTPUT 1 "sw";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /OUTPUT 1 "jump";
v0x14667e470_0 .net "Rtype", 0 0, L_0x14668d520;  alias, 1 drivers
L_0x148098010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14667e510_0 .net/2u *"_ivl_0", 5 0, L_0x148098010;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14667e5c0_0 .net/2u *"_ivl_12", 5 0, L_0x1480980e8;  1 drivers
L_0x148098130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14667e680_0 .net/2u *"_ivl_16", 5 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14667e730_0 .net/2u *"_ivl_20", 5 0, L_0x148098178;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x14667e820_0 .net/2u *"_ivl_24", 5 0, L_0x1480981c0;  1 drivers
L_0x148098058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x14667e8d0_0 .net/2u *"_ivl_4", 5 0, L_0x148098058;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14667e980_0 .net/2u *"_ivl_8", 5 0, L_0x1480980a0;  1 drivers
v0x14667ea30_0 .net "addiu", 0 0, L_0x14668d6e0;  alias, 1 drivers
v0x14667eb40_0 .net "beq", 0 0, L_0x14668da00;  alias, 1 drivers
v0x14667ebd0_0 .net "jump", 0 0, L_0x14668daa0;  alias, 1 drivers
v0x14667ec70_0 .net "lw", 0 0, L_0x14668d780;  alias, 1 drivers
v0x14667ed10_0 .net "op", 5 0, L_0x14668f150;  alias, 1 drivers
v0x14667edc0_0 .net "ori", 0 0, L_0x14668d640;  alias, 1 drivers
v0x14667ee60_0 .net "sw", 0 0, L_0x14668d820;  alias, 1 drivers
L_0x14668d520 .cmp/eq 6, L_0x14668f150, L_0x148098010;
L_0x14668d640 .cmp/eq 6, L_0x14668f150, L_0x148098058;
L_0x14668d6e0 .cmp/eq 6, L_0x14668f150, L_0x1480980a0;
L_0x14668d780 .cmp/eq 6, L_0x14668f150, L_0x1480980e8;
L_0x14668d820 .cmp/eq 6, L_0x14668f150, L_0x148098130;
L_0x14668da00 .cmp/eq 6, L_0x14668f150, L_0x148098178;
L_0x14668daa0 .cmp/eq 6, L_0x14668f150, L_0x1480981c0;
S_0x14667ef80 .scope module, "u_mainCtr" "mainCtr" 3 43, 6 1 0, S_0x14665fe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rtype";
    .port_info 1 /INPUT 1 "ori";
    .port_info 2 /INPUT 1 "addiu";
    .port_info 3 /INPUT 1 "lw";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "beq";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "MemWr";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "Jump";
    .port_info 14 /OUTPUT 1 "ExtOp";
    .port_info 15 /OUTPUT 3 "ALUOp";
    .port_info 16 /OUTPUT 1 "rtype";
L_0x14668db80 .functor BUFZ 1, L_0x14668d520, C4<0>, C4<0>, C4<0>;
L_0x14668dc70 .functor OR 1, L_0x14668d520, L_0x14668d640, C4<0>, C4<0>;
L_0x14668dd60 .functor OR 1, L_0x14668dc70, L_0x14668d6e0, C4<0>, C4<0>;
L_0x14668de50 .functor OR 1, L_0x14668dd60, L_0x14668d780, C4<0>, C4<0>;
L_0x14668dfc0 .functor OR 1, L_0x14668d640, L_0x14668d6e0, C4<0>, C4<0>;
L_0x14668e030 .functor OR 1, L_0x14668dfc0, L_0x14668d780, C4<0>, C4<0>;
L_0x14668e0e0 .functor OR 1, L_0x14668e030, L_0x14668d820, C4<0>, C4<0>;
L_0x14668e250 .functor BUFZ 1, L_0x14668d520, C4<0>, C4<0>, C4<0>;
L_0x14668e2c0 .functor BUFZ 1, L_0x14668d780, C4<0>, C4<0>, C4<0>;
L_0x14668e400 .functor BUFZ 1, L_0x14668d820, C4<0>, C4<0>, C4<0>;
L_0x14668e470 .functor BUFZ 1, L_0x14668da00, C4<0>, C4<0>, C4<0>;
L_0x14668e5c0 .functor BUFZ 1, L_0x14668daa0, C4<0>, C4<0>, C4<0>;
L_0x14668e6b0 .functor OR 1, L_0x14668d6e0, L_0x14668d780, C4<0>, C4<0>;
L_0x14668e790 .functor OR 1, L_0x14668e6b0, L_0x14668d820, C4<0>, C4<0>;
L_0x14668e800 .functor BUFZ 1, L_0x14668da00, C4<0>, C4<0>, C4<0>;
L_0x14668e720 .functor BUFZ 1, L_0x14668d640, C4<0>, C4<0>, C4<0>;
L_0x14668e990 .functor BUFZ 1, L_0x14668d520, C4<0>, C4<0>, C4<0>;
v0x14667f390_0 .net "ALUOp", 2 0, L_0x14668e8f0;  alias, 1 drivers
v0x14667f420_0 .net "ALUSrc", 0 0, L_0x14668e0e0;  alias, 1 drivers
v0x14667f4b0_0 .net "ExtOp", 0 0, L_0x14668e790;  alias, 1 drivers
v0x14667f560_0 .net "Jump", 0 0, L_0x14668e5c0;  alias, 1 drivers
v0x14667f5f0_0 .net "MemWr", 0 0, L_0x14668e400;  alias, 1 drivers
v0x14667f6d0_0 .net "MemtoReg", 0 0, L_0x14668e2c0;  alias, 1 drivers
v0x14667f770_0 .net "RegDst", 0 0, L_0x14668e250;  alias, 1 drivers
v0x14667f810_0 .net "RegWr", 0 0, L_0x14668de50;  alias, 1 drivers
v0x14667f8b0_0 .net "Rtype", 0 0, L_0x14668d520;  alias, 1 drivers
v0x14667f9c0_0 .net *"_ivl_10", 0 0, L_0x14668e030;  1 drivers
v0x14667fa50_0 .net *"_ivl_2", 0 0, L_0x14668dc70;  1 drivers
v0x14667fae0_0 .net *"_ivl_24", 0 0, L_0x14668e6b0;  1 drivers
v0x14667fb80_0 .net *"_ivl_31", 0 0, L_0x14668e800;  1 drivers
v0x14667fc30_0 .net *"_ivl_35", 0 0, L_0x14668e720;  1 drivers
v0x14667fce0_0 .net *"_ivl_4", 0 0, L_0x14668dd60;  1 drivers
v0x14667fd90_0 .net *"_ivl_40", 0 0, L_0x14668e990;  1 drivers
v0x14667fe40_0 .net *"_ivl_8", 0 0, L_0x14668dfc0;  1 drivers
v0x14667fff0_0 .net "addiu", 0 0, L_0x14668d6e0;  alias, 1 drivers
v0x1466800a0_0 .net "beq", 0 0, L_0x14668da00;  alias, 1 drivers
v0x146680130_0 .net "branch", 0 0, L_0x14668e470;  alias, 1 drivers
v0x1466801c0_0 .net "jump", 0 0, L_0x14668daa0;  alias, 1 drivers
v0x146680250_0 .net "lw", 0 0, L_0x14668d780;  alias, 1 drivers
v0x1466802e0_0 .net "ori", 0 0, L_0x14668d640;  alias, 1 drivers
v0x146680370_0 .net "rtype", 0 0, L_0x14668db80;  alias, 1 drivers
v0x146680400_0 .net "sw", 0 0, L_0x14668d820;  alias, 1 drivers
L_0x14668e8f0 .concat8 [ 1 1 1 0], L_0x14668e990, L_0x14668e720, L_0x14668e800;
S_0x1466815c0 .scope module, "dp" "datapath" 2 36, 7 8 0, S_0x14666a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "ExtOp";
    .port_info 3 /INPUT 3 "ALUctr";
    .port_info 4 /INPUT 1 "ALUsrc";
    .port_info 5 /INPUT 1 "MemWr";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /OUTPUT 6 "op";
    .port_info 11 /OUTPUT 6 "func";
L_0x14668f820 .functor AND 1, L_0x14668de50, L_0x14668f740, C4<1>, C4<1>;
v0x14668b4d0_0 .net "ALUctr", 2 0, L_0x14668ea90;  alias, 1 drivers
v0x14668b580_0 .net "ALUsrc", 0 0, L_0x14668e0e0;  alias, 1 drivers
v0x14668b620_0 .net "B", 31 0, L_0x146690180;  1 drivers
v0x14668b6b0_0 .net "ExtOp", 0 0, L_0x14668e790;  alias, 1 drivers
v0x14668b740_0 .net "MemWr", 0 0, L_0x14668e400;  alias, 1 drivers
v0x14668b810_0 .net "MemtoReg", 0 0, L_0x14668e2c0;  alias, 1 drivers
v0x14668b8e0_0 .net "Rd", 4 0, L_0x14668f4d0;  1 drivers
v0x14668b970_0 .net "RegDst", 0 0, L_0x14668e250;  alias, 1 drivers
v0x14668ba00_0 .net "RegWr", 0 0, L_0x14668de50;  alias, 1 drivers
v0x14668bb10_0 .net "RegWr_real", 0 0, L_0x14668f820;  1 drivers
v0x14668bba0_0 .net "Rs", 4 0, L_0x14668f390;  1 drivers
v0x14668bc30_0 .net "Rt", 4 0, L_0x14668f430;  1 drivers
v0x14668bd00_0 .net "Rw", 4 0, L_0x14668f910;  1 drivers
v0x14668bdd0_0 .net *"_ivl_13", 0 0, L_0x14668f740;  1 drivers
v0x14668be60_0 .net "branch", 0 0, L_0x14668e470;  alias, 1 drivers
v0x14668bef0_0 .net "busA", 31 0, v0x14668ae60_0;  1 drivers
v0x14668c000_0 .net "busB", 31 0, v0x14668aef0_0;  1 drivers
v0x14668c190_0 .net "busW", 31 0, L_0x146691680;  1 drivers
v0x14668c220_0 .net "clk", 0 0, o0x148051fc0;  alias, 0 drivers
v0x14668c2b0_0 .net "func", 5 0, L_0x14668f270;  alias, 1 drivers
v0x14668c340_0 .net "imm16", 15 0, L_0x14668f6a0;  1 drivers
v0x14668c3e0_0 .net "imm32", 31 0, L_0x1466900a0;  1 drivers
v0x14668c490_0 .net "instruction", 31 0, v0x146687a90_0;  1 drivers
v0x14668c560_0 .net "jump", 0 0, L_0x14668e5c0;  alias, 1 drivers
v0x14668c5f0_0 .net "memdata", 31 0, v0x146688ed0_0;  1 drivers
v0x14668c690_0 .net "op", 5 0, L_0x14668f150;  alias, 1 drivers
v0x14668c760_0 .net "overflow", 0 0, L_0x1466913c0;  1 drivers
v0x14668c7f0_0 .net "result", 31 0, v0x146684b20_0;  1 drivers
v0x14668c880_0 .net "zero", 0 0, L_0x1466912d0;  1 drivers
L_0x14668f150 .part v0x146687a90_0, 26, 6;
L_0x14668f270 .part v0x146687a90_0, 0, 6;
L_0x14668f390 .part v0x146687a90_0, 21, 5;
L_0x14668f430 .part v0x146687a90_0, 16, 5;
L_0x14668f4d0 .part v0x146687a90_0, 11, 5;
L_0x14668f6a0 .part v0x146687a90_0, 0, 16;
L_0x14668f740 .reduce/nor L_0x1466913c0;
L_0x146690180 .functor MUXZ 32, v0x14668aef0_0, L_0x1466900a0, L_0x14668e0e0, C4<>;
L_0x146691680 .functor MUXZ 32, v0x146684b20_0, v0x146688ed0_0, L_0x14668e2c0, C4<>;
S_0x1466818a0 .scope module, "alu" "ALU" 7 73, 8 10 0, S_0x1466815c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x146681a60 .param/l "n" 0 8 11, +C4<00000000000000000000000000100000>;
L_0x1466913c0 .functor AND 1, L_0x146691000, v0x146683960_0, C4<1>, C4<1>;
L_0x146691430 .functor XOR 1, v0x146683ab0_0, L_0x146690ac0, C4<0>, C4<0>;
L_0x1466914e0 .functor XOR 1, L_0x146691000, L_0x1466910f0, C4<0>, C4<0>;
v0x1466857c0_0 .net "A", 31 0, v0x14668ae60_0;  alias, 1 drivers
v0x1466858b0_0 .net "ALUctr", 2 0, L_0x14668ea90;  alias, 1 drivers
v0x146685980_0 .net "Add_Carry", 0 0, L_0x146690ac0;  1 drivers
v0x146685a10_0 .net "Add_Overflow", 0 0, L_0x146691000;  1 drivers
v0x146685aa0_0 .net "Add_Result", 31 0, L_0x146690340;  1 drivers
v0x146685bb0_0 .net "Add_Sign", 0 0, L_0x1466910f0;  1 drivers
v0x146685c40_0 .net "B", 31 0, L_0x146690180;  alias, 1 drivers
v0x146685d10_0 .net "B_to_add", 31 0, v0x146685720_0;  1 drivers
v0x146685de0_0 .net "OPctr", 1 0, v0x1466838c0_0;  1 drivers
v0x146685ef0_0 .net "OVctr", 0 0, v0x146683960_0;  1 drivers
v0x146685f80_0 .net "Overflow", 0 0, L_0x1466913c0;  alias, 1 drivers
v0x146686010_0 .net "Result", 31 0, v0x146684b20_0;  alias, 1 drivers
v0x1466860a0_0 .net "SIGctr", 0 0, v0x146683a10_0;  1 drivers
v0x146686170_0 .net "SUBctr", 0 0, v0x146683ab0_0;  1 drivers
v0x146686200_0 .net "SUBctr_ext", 31 0, v0x1466833b0_0;  1 drivers
v0x1466862d0_0 .net "Zero", 0 0, L_0x1466912d0;  alias, 1 drivers
v0x146686360_0 .net "less", 0 0, v0x146684000_0;  1 drivers
v0x146686530_0 .net "mux2_op1", 0 0, L_0x146691430;  1 drivers
v0x1466865c0_0 .net "mux2_op2", 0 0, L_0x1466914e0;  1 drivers
v0x146686650_0 .net "mux3_op2", 31 0, L_0x146691610;  1 drivers
v0x1466866e0_0 .net "mux3_op3", 31 0, v0x146684400_0;  1 drivers
S_0x146681c20 .scope module, "adder" "adder32" 8 38, 9 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x146681de0 .param/l "n" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x146690a10 .functor XOR 1, L_0x1466902a0, v0x146683ab0_0, C4<0>, C4<0>;
L_0x146690ac0 .functor NOT 1, L_0x146690a10, C4<0>, C4<0>, C4<0>;
L_0x146690cd0 .functor XOR 1, L_0x1466902a0, L_0x146690bb0, C4<0>, C4<0>;
L_0x146690e30 .functor XOR 1, L_0x146690cd0, L_0x146690d40, C4<0>, C4<0>;
L_0x146691000 .functor XOR 1, L_0x146690e30, L_0x146690ee0, C4<0>, C4<0>;
L_0x1466912d0 .functor NOT 1, L_0x146691230, C4<0>, C4<0>, C4<0>;
v0x146681f80_0 .net "A", 31 0, v0x14668ae60_0;  alias, 1 drivers
v0x146682040_0 .net "Add_Carry", 0 0, L_0x146690ac0;  alias, 1 drivers
v0x1466820e0_0 .net "Add_Overflow", 0 0, L_0x146691000;  alias, 1 drivers
v0x146682170_0 .net "Add_Result", 31 0, L_0x146690340;  alias, 1 drivers
v0x146682200_0 .net "Add_Sign", 0 0, L_0x1466910f0;  alias, 1 drivers
v0x1466822a0_0 .net "B", 31 0, v0x146685720_0;  alias, 1 drivers
v0x146682350_0 .net "Cin", 0 0, v0x146683ab0_0;  alias, 1 drivers
v0x1466823f0_0 .net "Zero", 0 0, L_0x1466912d0;  alias, 1 drivers
L_0x1480982e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146682490_0 .net *"_ivl_10", 0 0, L_0x1480982e0;  1 drivers
v0x1466825a0_0 .net *"_ivl_11", 32 0, L_0x1466905c0;  1 drivers
v0x146682650_0 .net *"_ivl_13", 32 0, L_0x146690730;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146682700_0 .net *"_ivl_16", 31 0, L_0x148098328;  1 drivers
v0x1466827b0_0 .net *"_ivl_17", 32 0, L_0x146690890;  1 drivers
v0x146682860_0 .net *"_ivl_19", 0 0, L_0x146690a10;  1 drivers
v0x146682910_0 .net *"_ivl_24", 0 0, L_0x146690bb0;  1 drivers
v0x1466829c0_0 .net *"_ivl_25", 0 0, L_0x146690cd0;  1 drivers
v0x146682a70_0 .net *"_ivl_28", 0 0, L_0x146690d40;  1 drivers
v0x146682c00_0 .net *"_ivl_29", 0 0, L_0x146690e30;  1 drivers
v0x146682c90_0 .net *"_ivl_3", 32 0, L_0x1466903e0;  1 drivers
v0x146682d40_0 .net *"_ivl_32", 0 0, L_0x146690ee0;  1 drivers
v0x146682df0_0 .net *"_ivl_38", 0 0, L_0x146691230;  1 drivers
L_0x148098298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146682e90_0 .net *"_ivl_6", 0 0, L_0x148098298;  1 drivers
v0x146682f40_0 .net *"_ivl_7", 32 0, L_0x1466904c0;  1 drivers
v0x146682ff0_0 .net "cout", 0 0, L_0x1466902a0;  1 drivers
L_0x1466902a0 .part L_0x146690890, 32, 1;
L_0x146690340 .part L_0x146690890, 0, 32;
L_0x1466903e0 .concat [ 32 1 0 0], v0x14668ae60_0, L_0x148098298;
L_0x1466904c0 .concat [ 32 1 0 0], v0x146685720_0, L_0x1480982e0;
L_0x1466905c0 .arith/sum 33, L_0x1466903e0, L_0x1466904c0;
L_0x146690730 .concat [ 1 32 0 0], v0x146683ab0_0, L_0x148098328;
L_0x146690890 .arith/sum 33, L_0x1466905c0, L_0x146690730;
L_0x146690bb0 .part L_0x146690340, 31, 1;
L_0x146690d40 .part v0x14668ae60_0, 31, 1;
L_0x146690ee0 .part v0x146685720_0, 31, 1;
L_0x1466910f0 .part L_0x146690340, 31, 1;
L_0x146691230 .reduce/or L_0x146690340;
S_0x146683150 .scope module, "extend" "extend32" 8 34, 10 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x146683300_0 .net "SUBctr", 0 0, v0x146683ab0_0;  alias, 1 drivers
v0x1466833b0_0 .var "extend_out", 31 0;
E_0x1466832c0 .event anyedge, v0x146682350_0;
S_0x146683480 .scope module, "gen" "crtgenerator" 8 31, 11 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x146683660 .param/l "n" 0 11 2, +C4<00000000000000000000000000000011>;
v0x1466837f0_0 .net "ALUctr", 2 0, L_0x14668ea90;  alias, 1 drivers
v0x1466838c0_0 .var "OPctr", 1 0;
v0x146683960_0 .var "OVctr", 0 0;
v0x146683a10_0 .var "SIGctr", 0 0;
v0x146683ab0_0 .var "SUBctr", 0 0;
E_0x1466837b0 .event anyedge, v0x1466807d0_0;
S_0x146683c20 .scope module, "mux1" "mux2to1_1bit" 8 49, 12 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x146683eb0_0 .net "choice1", 0 0, L_0x146691430;  alias, 1 drivers
v0x146683f60_0 .net "choice2", 0 0, L_0x1466914e0;  alias, 1 drivers
v0x146684000_0 .var "out", 0 0;
v0x146684090_0 .net "sel", 0 0, v0x146683a10_0;  alias, 1 drivers
E_0x146683e40 .event anyedge, v0x146683a10_0, v0x146683eb0_0, v0x146683f60_0;
S_0x146684180 .scope module, "mux2" "mux2to1_32bit_01mux" 8 52, 13 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x146684400_0 .var "out", 31 0;
v0x1466844c0_0 .net "sel", 0 0, v0x146684000_0;  alias, 1 drivers
E_0x1466843b0 .event anyedge, v0x146684000_0;
S_0x146684570 .scope module, "mux3" "mux3to1_32bit" 8 56, 14 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x146684730 .param/l "n" 0 14 2, +C4<00000000000000000000000000100000>;
v0x1466848e0_0 .net "choice1", 31 0, L_0x146690340;  alias, 1 drivers
v0x1466849b0_0 .net "choice2", 31 0, L_0x146691610;  alias, 1 drivers
v0x146684a50_0 .net "choice3", 31 0, v0x146684400_0;  alias, 1 drivers
v0x146684b20_0 .var "out", 31 0;
v0x146684bc0_0 .net "sel", 1 0, v0x1466838c0_0;  alias, 1 drivers
E_0x146684880 .event anyedge, v0x1466838c0_0, v0x146682170_0, v0x1466849b0_0, v0x146684400_0;
S_0x146684d10 .scope module, "or_gate" "or32" 8 54, 15 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x146684ed0 .param/l "n" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x146691610 .functor OR 32, v0x14668ae60_0, L_0x146690180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146685040_0 .net "operendA", 31 0, v0x14668ae60_0;  alias, 1 drivers
v0x146685100_0 .net "operendB", 31 0, L_0x146690180;  alias, 1 drivers
v0x146685190_0 .net "out", 31 0, L_0x146691610;  alias, 1 drivers
S_0x146685230 .scope module, "x" "xor32" 8 36, 16 1 0, S_0x1466818a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x1466853f0 .param/l "n" 0 16 2, +C4<00000000000000000000000000100000>;
v0x1466855c0_0 .net "operendA", 31 0, L_0x146690180;  alias, 1 drivers
v0x146685690_0 .net "operendB", 31 0, v0x1466833b0_0;  alias, 1 drivers
v0x146685720_0 .var "out", 31 0;
E_0x146685560 .event anyedge, v0x146685100_0, v0x1466833b0_0;
S_0x1466867b0 .scope module, "extendByExtop" "extendByExtop" 7 67, 17 1 0, S_0x1466815c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "imm32";
v0x1466869c0_0 .net "ExtOp", 0 0, L_0x14668e790;  alias, 1 drivers
v0x146686a90_0 .net *"_ivl_1", 0 0, L_0x14668fa30;  1 drivers
v0x146686b20_0 .net *"_ivl_2", 15 0, L_0x14668fad0;  1 drivers
v0x146686bc0_0 .net *"_ivl_4", 31 0, L_0x14668fc80;  1 drivers
L_0x148098250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146686c70_0 .net/2u *"_ivl_6", 15 0, L_0x148098250;  1 drivers
v0x146686d60_0 .net *"_ivl_8", 31 0, L_0x146690000;  1 drivers
v0x146686e10_0 .net "imm16", 15 0, L_0x14668f6a0;  alias, 1 drivers
v0x146686ec0_0 .net "imm32", 31 0, L_0x1466900a0;  alias, 1 drivers
L_0x14668fa30 .part L_0x14668f6a0, 15, 1;
LS_0x14668fad0_0_0 .concat [ 1 1 1 1], L_0x14668fa30, L_0x14668fa30, L_0x14668fa30, L_0x14668fa30;
LS_0x14668fad0_0_4 .concat [ 1 1 1 1], L_0x14668fa30, L_0x14668fa30, L_0x14668fa30, L_0x14668fa30;
LS_0x14668fad0_0_8 .concat [ 1 1 1 1], L_0x14668fa30, L_0x14668fa30, L_0x14668fa30, L_0x14668fa30;
LS_0x14668fad0_0_12 .concat [ 1 1 1 1], L_0x14668fa30, L_0x14668fa30, L_0x14668fa30, L_0x14668fa30;
L_0x14668fad0 .concat [ 4 4 4 4], LS_0x14668fad0_0_0, LS_0x14668fad0_0_4, LS_0x14668fad0_0_8, LS_0x14668fad0_0_12;
L_0x14668fc80 .concat [ 16 16 0 0], L_0x14668f6a0, L_0x14668fad0;
L_0x146690000 .concat [ 16 16 0 0], L_0x14668f6a0, L_0x148098250;
L_0x1466900a0 .functor MUXZ 32, L_0x146690000, L_0x14668fc80, L_0x14668e790, C4<>;
S_0x146686fa0 .scope module, "ifu" "IFU" 7 38, 18 5 0, S_0x1466815c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x148098208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146688120_0 .net/2u *"_ivl_0", 1 0, L_0x148098208;  1 drivers
v0x1466881e0_0 .net "branch", 0 0, L_0x14668e470;  alias, 1 drivers
v0x1466882c0_0 .net "clk", 0 0, o0x148051fc0;  alias, 0 drivers
v0x146688350_0 .net "curAddr", 31 2, v0x146687f60_0;  1 drivers
v0x146688400_0 .net "extend_imme", 31 2, L_0x14668f010;  1 drivers
v0x1466884d0_0 .net "instruction", 31 0, v0x146687a90_0;  alias, 1 drivers
v0x146688580_0 .net "jump", 0 0, L_0x14668e5c0;  alias, 1 drivers
v0x146688650_0 .var "nextAddr", 31 2;
v0x1466886e0_0 .net "zero", 0 0, L_0x1466912d0;  alias, 1 drivers
E_0x146687210 .event anyedge, v0x146687f60_0;
L_0x14668ec30 .concat [ 2 30 0 0], L_0x148098208, v0x146687f60_0;
L_0x14668f0b0 .part v0x146687a90_0, 0, 16;
S_0x146687260 .scope module, "extend16to30" "Extend16to30" 18 31, 19 1 0, S_0x146686fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x146687470_0 .net *"_ivl_1", 0 0, L_0x14668ecd0;  1 drivers
v0x146687530_0 .net *"_ivl_2", 13 0, L_0x14668ed70;  1 drivers
v0x1466875e0_0 .net "in", 15 0, L_0x14668f0b0;  1 drivers
v0x1466876a0_0 .net "out", 29 0, L_0x14668f010;  alias, 1 drivers
L_0x14668ecd0 .part L_0x14668f0b0, 15, 1;
LS_0x14668ed70_0_0 .concat [ 1 1 1 1], L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0;
LS_0x14668ed70_0_4 .concat [ 1 1 1 1], L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0;
LS_0x14668ed70_0_8 .concat [ 1 1 1 1], L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0, L_0x14668ecd0;
LS_0x14668ed70_0_12 .concat [ 1 1 0 0], L_0x14668ecd0, L_0x14668ecd0;
L_0x14668ed70 .concat [ 4 4 4 2], LS_0x14668ed70_0_0, LS_0x14668ed70_0_4, LS_0x14668ed70_0_8, LS_0x14668ed70_0_12;
L_0x14668f010 .concat [ 16 14 0 0], L_0x14668f0b0, L_0x14668ed70;
S_0x146687780 .scope module, "insMem" "InsMEM" 18 26, 20 1 0, S_0x146686fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x1466879d0_0 .net "InsAddr", 31 0, L_0x14668ec30;  1 drivers
v0x146687a90_0 .var "InsData", 31 0;
v0x146687b40 .array "rom", 0 511, 7 0;
E_0x146687970 .event anyedge, v0x1466879d0_0;
S_0x146687c20 .scope module, "pc" "PC" 18 20, 21 1 0, S_0x146686fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x146687eb0_0 .net "clk", 0 0, o0x148051fc0;  alias, 0 drivers
v0x146687f60_0 .var "curAddr", 29 0;
v0x146688010_0 .net "nextAddr", 29 0, v0x146688650_0;  1 drivers
E_0x146687e70 .event posedge, v0x146687eb0_0;
S_0x146688840 .scope module, "mem" "MEM" 7 82, 22 3 0, S_0x1466815c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "dataout";
    .port_info 4 /INPUT 1 "clk";
P_0x146688a00 .param/l "n" 0 22 6, +C4<00000000000000000000000000100000>;
v0x146688ba0_0 .net "Address", 31 0, v0x146684b20_0;  alias, 1 drivers
v0x146688c90_0 .net "WE", 0 0, L_0x14668e400;  alias, 1 drivers
v0x146688d70_0 .net "clk", 0 0, o0x148051fc0;  alias, 0 drivers
v0x146688e40_0 .net "data", 31 0, v0x14668aef0_0;  alias, 1 drivers
v0x146688ed0_0 .var "dataout", 31 0;
v0x146688fa0 .array "mem", 0 255, 7 0;
v0x146688fa0_0 .array/port v0x146688fa0, 0;
v0x146688fa0_1 .array/port v0x146688fa0, 1;
v0x146688fa0_2 .array/port v0x146688fa0, 2;
E_0x146688b00/0 .event anyedge, v0x146684b20_0, v0x146688fa0_0, v0x146688fa0_1, v0x146688fa0_2;
v0x146688fa0_3 .array/port v0x146688fa0, 3;
v0x146688fa0_4 .array/port v0x146688fa0, 4;
v0x146688fa0_5 .array/port v0x146688fa0, 5;
v0x146688fa0_6 .array/port v0x146688fa0, 6;
E_0x146688b00/1 .event anyedge, v0x146688fa0_3, v0x146688fa0_4, v0x146688fa0_5, v0x146688fa0_6;
v0x146688fa0_7 .array/port v0x146688fa0, 7;
v0x146688fa0_8 .array/port v0x146688fa0, 8;
v0x146688fa0_9 .array/port v0x146688fa0, 9;
v0x146688fa0_10 .array/port v0x146688fa0, 10;
E_0x146688b00/2 .event anyedge, v0x146688fa0_7, v0x146688fa0_8, v0x146688fa0_9, v0x146688fa0_10;
v0x146688fa0_11 .array/port v0x146688fa0, 11;
v0x146688fa0_12 .array/port v0x146688fa0, 12;
v0x146688fa0_13 .array/port v0x146688fa0, 13;
v0x146688fa0_14 .array/port v0x146688fa0, 14;
E_0x146688b00/3 .event anyedge, v0x146688fa0_11, v0x146688fa0_12, v0x146688fa0_13, v0x146688fa0_14;
v0x146688fa0_15 .array/port v0x146688fa0, 15;
v0x146688fa0_16 .array/port v0x146688fa0, 16;
v0x146688fa0_17 .array/port v0x146688fa0, 17;
v0x146688fa0_18 .array/port v0x146688fa0, 18;
E_0x146688b00/4 .event anyedge, v0x146688fa0_15, v0x146688fa0_16, v0x146688fa0_17, v0x146688fa0_18;
v0x146688fa0_19 .array/port v0x146688fa0, 19;
v0x146688fa0_20 .array/port v0x146688fa0, 20;
v0x146688fa0_21 .array/port v0x146688fa0, 21;
v0x146688fa0_22 .array/port v0x146688fa0, 22;
E_0x146688b00/5 .event anyedge, v0x146688fa0_19, v0x146688fa0_20, v0x146688fa0_21, v0x146688fa0_22;
v0x146688fa0_23 .array/port v0x146688fa0, 23;
v0x146688fa0_24 .array/port v0x146688fa0, 24;
v0x146688fa0_25 .array/port v0x146688fa0, 25;
v0x146688fa0_26 .array/port v0x146688fa0, 26;
E_0x146688b00/6 .event anyedge, v0x146688fa0_23, v0x146688fa0_24, v0x146688fa0_25, v0x146688fa0_26;
v0x146688fa0_27 .array/port v0x146688fa0, 27;
v0x146688fa0_28 .array/port v0x146688fa0, 28;
v0x146688fa0_29 .array/port v0x146688fa0, 29;
v0x146688fa0_30 .array/port v0x146688fa0, 30;
E_0x146688b00/7 .event anyedge, v0x146688fa0_27, v0x146688fa0_28, v0x146688fa0_29, v0x146688fa0_30;
v0x146688fa0_31 .array/port v0x146688fa0, 31;
v0x146688fa0_32 .array/port v0x146688fa0, 32;
v0x146688fa0_33 .array/port v0x146688fa0, 33;
v0x146688fa0_34 .array/port v0x146688fa0, 34;
E_0x146688b00/8 .event anyedge, v0x146688fa0_31, v0x146688fa0_32, v0x146688fa0_33, v0x146688fa0_34;
v0x146688fa0_35 .array/port v0x146688fa0, 35;
v0x146688fa0_36 .array/port v0x146688fa0, 36;
v0x146688fa0_37 .array/port v0x146688fa0, 37;
v0x146688fa0_38 .array/port v0x146688fa0, 38;
E_0x146688b00/9 .event anyedge, v0x146688fa0_35, v0x146688fa0_36, v0x146688fa0_37, v0x146688fa0_38;
v0x146688fa0_39 .array/port v0x146688fa0, 39;
v0x146688fa0_40 .array/port v0x146688fa0, 40;
v0x146688fa0_41 .array/port v0x146688fa0, 41;
v0x146688fa0_42 .array/port v0x146688fa0, 42;
E_0x146688b00/10 .event anyedge, v0x146688fa0_39, v0x146688fa0_40, v0x146688fa0_41, v0x146688fa0_42;
v0x146688fa0_43 .array/port v0x146688fa0, 43;
v0x146688fa0_44 .array/port v0x146688fa0, 44;
v0x146688fa0_45 .array/port v0x146688fa0, 45;
v0x146688fa0_46 .array/port v0x146688fa0, 46;
E_0x146688b00/11 .event anyedge, v0x146688fa0_43, v0x146688fa0_44, v0x146688fa0_45, v0x146688fa0_46;
v0x146688fa0_47 .array/port v0x146688fa0, 47;
v0x146688fa0_48 .array/port v0x146688fa0, 48;
v0x146688fa0_49 .array/port v0x146688fa0, 49;
v0x146688fa0_50 .array/port v0x146688fa0, 50;
E_0x146688b00/12 .event anyedge, v0x146688fa0_47, v0x146688fa0_48, v0x146688fa0_49, v0x146688fa0_50;
v0x146688fa0_51 .array/port v0x146688fa0, 51;
v0x146688fa0_52 .array/port v0x146688fa0, 52;
v0x146688fa0_53 .array/port v0x146688fa0, 53;
v0x146688fa0_54 .array/port v0x146688fa0, 54;
E_0x146688b00/13 .event anyedge, v0x146688fa0_51, v0x146688fa0_52, v0x146688fa0_53, v0x146688fa0_54;
v0x146688fa0_55 .array/port v0x146688fa0, 55;
v0x146688fa0_56 .array/port v0x146688fa0, 56;
v0x146688fa0_57 .array/port v0x146688fa0, 57;
v0x146688fa0_58 .array/port v0x146688fa0, 58;
E_0x146688b00/14 .event anyedge, v0x146688fa0_55, v0x146688fa0_56, v0x146688fa0_57, v0x146688fa0_58;
v0x146688fa0_59 .array/port v0x146688fa0, 59;
v0x146688fa0_60 .array/port v0x146688fa0, 60;
v0x146688fa0_61 .array/port v0x146688fa0, 61;
v0x146688fa0_62 .array/port v0x146688fa0, 62;
E_0x146688b00/15 .event anyedge, v0x146688fa0_59, v0x146688fa0_60, v0x146688fa0_61, v0x146688fa0_62;
v0x146688fa0_63 .array/port v0x146688fa0, 63;
v0x146688fa0_64 .array/port v0x146688fa0, 64;
v0x146688fa0_65 .array/port v0x146688fa0, 65;
v0x146688fa0_66 .array/port v0x146688fa0, 66;
E_0x146688b00/16 .event anyedge, v0x146688fa0_63, v0x146688fa0_64, v0x146688fa0_65, v0x146688fa0_66;
v0x146688fa0_67 .array/port v0x146688fa0, 67;
v0x146688fa0_68 .array/port v0x146688fa0, 68;
v0x146688fa0_69 .array/port v0x146688fa0, 69;
v0x146688fa0_70 .array/port v0x146688fa0, 70;
E_0x146688b00/17 .event anyedge, v0x146688fa0_67, v0x146688fa0_68, v0x146688fa0_69, v0x146688fa0_70;
v0x146688fa0_71 .array/port v0x146688fa0, 71;
v0x146688fa0_72 .array/port v0x146688fa0, 72;
v0x146688fa0_73 .array/port v0x146688fa0, 73;
v0x146688fa0_74 .array/port v0x146688fa0, 74;
E_0x146688b00/18 .event anyedge, v0x146688fa0_71, v0x146688fa0_72, v0x146688fa0_73, v0x146688fa0_74;
v0x146688fa0_75 .array/port v0x146688fa0, 75;
v0x146688fa0_76 .array/port v0x146688fa0, 76;
v0x146688fa0_77 .array/port v0x146688fa0, 77;
v0x146688fa0_78 .array/port v0x146688fa0, 78;
E_0x146688b00/19 .event anyedge, v0x146688fa0_75, v0x146688fa0_76, v0x146688fa0_77, v0x146688fa0_78;
v0x146688fa0_79 .array/port v0x146688fa0, 79;
v0x146688fa0_80 .array/port v0x146688fa0, 80;
v0x146688fa0_81 .array/port v0x146688fa0, 81;
v0x146688fa0_82 .array/port v0x146688fa0, 82;
E_0x146688b00/20 .event anyedge, v0x146688fa0_79, v0x146688fa0_80, v0x146688fa0_81, v0x146688fa0_82;
v0x146688fa0_83 .array/port v0x146688fa0, 83;
v0x146688fa0_84 .array/port v0x146688fa0, 84;
v0x146688fa0_85 .array/port v0x146688fa0, 85;
v0x146688fa0_86 .array/port v0x146688fa0, 86;
E_0x146688b00/21 .event anyedge, v0x146688fa0_83, v0x146688fa0_84, v0x146688fa0_85, v0x146688fa0_86;
v0x146688fa0_87 .array/port v0x146688fa0, 87;
v0x146688fa0_88 .array/port v0x146688fa0, 88;
v0x146688fa0_89 .array/port v0x146688fa0, 89;
v0x146688fa0_90 .array/port v0x146688fa0, 90;
E_0x146688b00/22 .event anyedge, v0x146688fa0_87, v0x146688fa0_88, v0x146688fa0_89, v0x146688fa0_90;
v0x146688fa0_91 .array/port v0x146688fa0, 91;
v0x146688fa0_92 .array/port v0x146688fa0, 92;
v0x146688fa0_93 .array/port v0x146688fa0, 93;
v0x146688fa0_94 .array/port v0x146688fa0, 94;
E_0x146688b00/23 .event anyedge, v0x146688fa0_91, v0x146688fa0_92, v0x146688fa0_93, v0x146688fa0_94;
v0x146688fa0_95 .array/port v0x146688fa0, 95;
v0x146688fa0_96 .array/port v0x146688fa0, 96;
v0x146688fa0_97 .array/port v0x146688fa0, 97;
v0x146688fa0_98 .array/port v0x146688fa0, 98;
E_0x146688b00/24 .event anyedge, v0x146688fa0_95, v0x146688fa0_96, v0x146688fa0_97, v0x146688fa0_98;
v0x146688fa0_99 .array/port v0x146688fa0, 99;
v0x146688fa0_100 .array/port v0x146688fa0, 100;
v0x146688fa0_101 .array/port v0x146688fa0, 101;
v0x146688fa0_102 .array/port v0x146688fa0, 102;
E_0x146688b00/25 .event anyedge, v0x146688fa0_99, v0x146688fa0_100, v0x146688fa0_101, v0x146688fa0_102;
v0x146688fa0_103 .array/port v0x146688fa0, 103;
v0x146688fa0_104 .array/port v0x146688fa0, 104;
v0x146688fa0_105 .array/port v0x146688fa0, 105;
v0x146688fa0_106 .array/port v0x146688fa0, 106;
E_0x146688b00/26 .event anyedge, v0x146688fa0_103, v0x146688fa0_104, v0x146688fa0_105, v0x146688fa0_106;
v0x146688fa0_107 .array/port v0x146688fa0, 107;
v0x146688fa0_108 .array/port v0x146688fa0, 108;
v0x146688fa0_109 .array/port v0x146688fa0, 109;
v0x146688fa0_110 .array/port v0x146688fa0, 110;
E_0x146688b00/27 .event anyedge, v0x146688fa0_107, v0x146688fa0_108, v0x146688fa0_109, v0x146688fa0_110;
v0x146688fa0_111 .array/port v0x146688fa0, 111;
v0x146688fa0_112 .array/port v0x146688fa0, 112;
v0x146688fa0_113 .array/port v0x146688fa0, 113;
v0x146688fa0_114 .array/port v0x146688fa0, 114;
E_0x146688b00/28 .event anyedge, v0x146688fa0_111, v0x146688fa0_112, v0x146688fa0_113, v0x146688fa0_114;
v0x146688fa0_115 .array/port v0x146688fa0, 115;
v0x146688fa0_116 .array/port v0x146688fa0, 116;
v0x146688fa0_117 .array/port v0x146688fa0, 117;
v0x146688fa0_118 .array/port v0x146688fa0, 118;
E_0x146688b00/29 .event anyedge, v0x146688fa0_115, v0x146688fa0_116, v0x146688fa0_117, v0x146688fa0_118;
v0x146688fa0_119 .array/port v0x146688fa0, 119;
v0x146688fa0_120 .array/port v0x146688fa0, 120;
v0x146688fa0_121 .array/port v0x146688fa0, 121;
v0x146688fa0_122 .array/port v0x146688fa0, 122;
E_0x146688b00/30 .event anyedge, v0x146688fa0_119, v0x146688fa0_120, v0x146688fa0_121, v0x146688fa0_122;
v0x146688fa0_123 .array/port v0x146688fa0, 123;
v0x146688fa0_124 .array/port v0x146688fa0, 124;
v0x146688fa0_125 .array/port v0x146688fa0, 125;
v0x146688fa0_126 .array/port v0x146688fa0, 126;
E_0x146688b00/31 .event anyedge, v0x146688fa0_123, v0x146688fa0_124, v0x146688fa0_125, v0x146688fa0_126;
v0x146688fa0_127 .array/port v0x146688fa0, 127;
v0x146688fa0_128 .array/port v0x146688fa0, 128;
v0x146688fa0_129 .array/port v0x146688fa0, 129;
v0x146688fa0_130 .array/port v0x146688fa0, 130;
E_0x146688b00/32 .event anyedge, v0x146688fa0_127, v0x146688fa0_128, v0x146688fa0_129, v0x146688fa0_130;
v0x146688fa0_131 .array/port v0x146688fa0, 131;
v0x146688fa0_132 .array/port v0x146688fa0, 132;
v0x146688fa0_133 .array/port v0x146688fa0, 133;
v0x146688fa0_134 .array/port v0x146688fa0, 134;
E_0x146688b00/33 .event anyedge, v0x146688fa0_131, v0x146688fa0_132, v0x146688fa0_133, v0x146688fa0_134;
v0x146688fa0_135 .array/port v0x146688fa0, 135;
v0x146688fa0_136 .array/port v0x146688fa0, 136;
v0x146688fa0_137 .array/port v0x146688fa0, 137;
v0x146688fa0_138 .array/port v0x146688fa0, 138;
E_0x146688b00/34 .event anyedge, v0x146688fa0_135, v0x146688fa0_136, v0x146688fa0_137, v0x146688fa0_138;
v0x146688fa0_139 .array/port v0x146688fa0, 139;
v0x146688fa0_140 .array/port v0x146688fa0, 140;
v0x146688fa0_141 .array/port v0x146688fa0, 141;
v0x146688fa0_142 .array/port v0x146688fa0, 142;
E_0x146688b00/35 .event anyedge, v0x146688fa0_139, v0x146688fa0_140, v0x146688fa0_141, v0x146688fa0_142;
v0x146688fa0_143 .array/port v0x146688fa0, 143;
v0x146688fa0_144 .array/port v0x146688fa0, 144;
v0x146688fa0_145 .array/port v0x146688fa0, 145;
v0x146688fa0_146 .array/port v0x146688fa0, 146;
E_0x146688b00/36 .event anyedge, v0x146688fa0_143, v0x146688fa0_144, v0x146688fa0_145, v0x146688fa0_146;
v0x146688fa0_147 .array/port v0x146688fa0, 147;
v0x146688fa0_148 .array/port v0x146688fa0, 148;
v0x146688fa0_149 .array/port v0x146688fa0, 149;
v0x146688fa0_150 .array/port v0x146688fa0, 150;
E_0x146688b00/37 .event anyedge, v0x146688fa0_147, v0x146688fa0_148, v0x146688fa0_149, v0x146688fa0_150;
v0x146688fa0_151 .array/port v0x146688fa0, 151;
v0x146688fa0_152 .array/port v0x146688fa0, 152;
v0x146688fa0_153 .array/port v0x146688fa0, 153;
v0x146688fa0_154 .array/port v0x146688fa0, 154;
E_0x146688b00/38 .event anyedge, v0x146688fa0_151, v0x146688fa0_152, v0x146688fa0_153, v0x146688fa0_154;
v0x146688fa0_155 .array/port v0x146688fa0, 155;
v0x146688fa0_156 .array/port v0x146688fa0, 156;
v0x146688fa0_157 .array/port v0x146688fa0, 157;
v0x146688fa0_158 .array/port v0x146688fa0, 158;
E_0x146688b00/39 .event anyedge, v0x146688fa0_155, v0x146688fa0_156, v0x146688fa0_157, v0x146688fa0_158;
v0x146688fa0_159 .array/port v0x146688fa0, 159;
v0x146688fa0_160 .array/port v0x146688fa0, 160;
v0x146688fa0_161 .array/port v0x146688fa0, 161;
v0x146688fa0_162 .array/port v0x146688fa0, 162;
E_0x146688b00/40 .event anyedge, v0x146688fa0_159, v0x146688fa0_160, v0x146688fa0_161, v0x146688fa0_162;
v0x146688fa0_163 .array/port v0x146688fa0, 163;
v0x146688fa0_164 .array/port v0x146688fa0, 164;
v0x146688fa0_165 .array/port v0x146688fa0, 165;
v0x146688fa0_166 .array/port v0x146688fa0, 166;
E_0x146688b00/41 .event anyedge, v0x146688fa0_163, v0x146688fa0_164, v0x146688fa0_165, v0x146688fa0_166;
v0x146688fa0_167 .array/port v0x146688fa0, 167;
v0x146688fa0_168 .array/port v0x146688fa0, 168;
v0x146688fa0_169 .array/port v0x146688fa0, 169;
v0x146688fa0_170 .array/port v0x146688fa0, 170;
E_0x146688b00/42 .event anyedge, v0x146688fa0_167, v0x146688fa0_168, v0x146688fa0_169, v0x146688fa0_170;
v0x146688fa0_171 .array/port v0x146688fa0, 171;
v0x146688fa0_172 .array/port v0x146688fa0, 172;
v0x146688fa0_173 .array/port v0x146688fa0, 173;
v0x146688fa0_174 .array/port v0x146688fa0, 174;
E_0x146688b00/43 .event anyedge, v0x146688fa0_171, v0x146688fa0_172, v0x146688fa0_173, v0x146688fa0_174;
v0x146688fa0_175 .array/port v0x146688fa0, 175;
v0x146688fa0_176 .array/port v0x146688fa0, 176;
v0x146688fa0_177 .array/port v0x146688fa0, 177;
v0x146688fa0_178 .array/port v0x146688fa0, 178;
E_0x146688b00/44 .event anyedge, v0x146688fa0_175, v0x146688fa0_176, v0x146688fa0_177, v0x146688fa0_178;
v0x146688fa0_179 .array/port v0x146688fa0, 179;
v0x146688fa0_180 .array/port v0x146688fa0, 180;
v0x146688fa0_181 .array/port v0x146688fa0, 181;
v0x146688fa0_182 .array/port v0x146688fa0, 182;
E_0x146688b00/45 .event anyedge, v0x146688fa0_179, v0x146688fa0_180, v0x146688fa0_181, v0x146688fa0_182;
v0x146688fa0_183 .array/port v0x146688fa0, 183;
v0x146688fa0_184 .array/port v0x146688fa0, 184;
v0x146688fa0_185 .array/port v0x146688fa0, 185;
v0x146688fa0_186 .array/port v0x146688fa0, 186;
E_0x146688b00/46 .event anyedge, v0x146688fa0_183, v0x146688fa0_184, v0x146688fa0_185, v0x146688fa0_186;
v0x146688fa0_187 .array/port v0x146688fa0, 187;
v0x146688fa0_188 .array/port v0x146688fa0, 188;
v0x146688fa0_189 .array/port v0x146688fa0, 189;
v0x146688fa0_190 .array/port v0x146688fa0, 190;
E_0x146688b00/47 .event anyedge, v0x146688fa0_187, v0x146688fa0_188, v0x146688fa0_189, v0x146688fa0_190;
v0x146688fa0_191 .array/port v0x146688fa0, 191;
v0x146688fa0_192 .array/port v0x146688fa0, 192;
v0x146688fa0_193 .array/port v0x146688fa0, 193;
v0x146688fa0_194 .array/port v0x146688fa0, 194;
E_0x146688b00/48 .event anyedge, v0x146688fa0_191, v0x146688fa0_192, v0x146688fa0_193, v0x146688fa0_194;
v0x146688fa0_195 .array/port v0x146688fa0, 195;
v0x146688fa0_196 .array/port v0x146688fa0, 196;
v0x146688fa0_197 .array/port v0x146688fa0, 197;
v0x146688fa0_198 .array/port v0x146688fa0, 198;
E_0x146688b00/49 .event anyedge, v0x146688fa0_195, v0x146688fa0_196, v0x146688fa0_197, v0x146688fa0_198;
v0x146688fa0_199 .array/port v0x146688fa0, 199;
v0x146688fa0_200 .array/port v0x146688fa0, 200;
v0x146688fa0_201 .array/port v0x146688fa0, 201;
v0x146688fa0_202 .array/port v0x146688fa0, 202;
E_0x146688b00/50 .event anyedge, v0x146688fa0_199, v0x146688fa0_200, v0x146688fa0_201, v0x146688fa0_202;
v0x146688fa0_203 .array/port v0x146688fa0, 203;
v0x146688fa0_204 .array/port v0x146688fa0, 204;
v0x146688fa0_205 .array/port v0x146688fa0, 205;
v0x146688fa0_206 .array/port v0x146688fa0, 206;
E_0x146688b00/51 .event anyedge, v0x146688fa0_203, v0x146688fa0_204, v0x146688fa0_205, v0x146688fa0_206;
v0x146688fa0_207 .array/port v0x146688fa0, 207;
v0x146688fa0_208 .array/port v0x146688fa0, 208;
v0x146688fa0_209 .array/port v0x146688fa0, 209;
v0x146688fa0_210 .array/port v0x146688fa0, 210;
E_0x146688b00/52 .event anyedge, v0x146688fa0_207, v0x146688fa0_208, v0x146688fa0_209, v0x146688fa0_210;
v0x146688fa0_211 .array/port v0x146688fa0, 211;
v0x146688fa0_212 .array/port v0x146688fa0, 212;
v0x146688fa0_213 .array/port v0x146688fa0, 213;
v0x146688fa0_214 .array/port v0x146688fa0, 214;
E_0x146688b00/53 .event anyedge, v0x146688fa0_211, v0x146688fa0_212, v0x146688fa0_213, v0x146688fa0_214;
v0x146688fa0_215 .array/port v0x146688fa0, 215;
v0x146688fa0_216 .array/port v0x146688fa0, 216;
v0x146688fa0_217 .array/port v0x146688fa0, 217;
v0x146688fa0_218 .array/port v0x146688fa0, 218;
E_0x146688b00/54 .event anyedge, v0x146688fa0_215, v0x146688fa0_216, v0x146688fa0_217, v0x146688fa0_218;
v0x146688fa0_219 .array/port v0x146688fa0, 219;
v0x146688fa0_220 .array/port v0x146688fa0, 220;
v0x146688fa0_221 .array/port v0x146688fa0, 221;
v0x146688fa0_222 .array/port v0x146688fa0, 222;
E_0x146688b00/55 .event anyedge, v0x146688fa0_219, v0x146688fa0_220, v0x146688fa0_221, v0x146688fa0_222;
v0x146688fa0_223 .array/port v0x146688fa0, 223;
v0x146688fa0_224 .array/port v0x146688fa0, 224;
v0x146688fa0_225 .array/port v0x146688fa0, 225;
v0x146688fa0_226 .array/port v0x146688fa0, 226;
E_0x146688b00/56 .event anyedge, v0x146688fa0_223, v0x146688fa0_224, v0x146688fa0_225, v0x146688fa0_226;
v0x146688fa0_227 .array/port v0x146688fa0, 227;
v0x146688fa0_228 .array/port v0x146688fa0, 228;
v0x146688fa0_229 .array/port v0x146688fa0, 229;
v0x146688fa0_230 .array/port v0x146688fa0, 230;
E_0x146688b00/57 .event anyedge, v0x146688fa0_227, v0x146688fa0_228, v0x146688fa0_229, v0x146688fa0_230;
v0x146688fa0_231 .array/port v0x146688fa0, 231;
v0x146688fa0_232 .array/port v0x146688fa0, 232;
v0x146688fa0_233 .array/port v0x146688fa0, 233;
v0x146688fa0_234 .array/port v0x146688fa0, 234;
E_0x146688b00/58 .event anyedge, v0x146688fa0_231, v0x146688fa0_232, v0x146688fa0_233, v0x146688fa0_234;
v0x146688fa0_235 .array/port v0x146688fa0, 235;
v0x146688fa0_236 .array/port v0x146688fa0, 236;
v0x146688fa0_237 .array/port v0x146688fa0, 237;
v0x146688fa0_238 .array/port v0x146688fa0, 238;
E_0x146688b00/59 .event anyedge, v0x146688fa0_235, v0x146688fa0_236, v0x146688fa0_237, v0x146688fa0_238;
v0x146688fa0_239 .array/port v0x146688fa0, 239;
v0x146688fa0_240 .array/port v0x146688fa0, 240;
v0x146688fa0_241 .array/port v0x146688fa0, 241;
v0x146688fa0_242 .array/port v0x146688fa0, 242;
E_0x146688b00/60 .event anyedge, v0x146688fa0_239, v0x146688fa0_240, v0x146688fa0_241, v0x146688fa0_242;
v0x146688fa0_243 .array/port v0x146688fa0, 243;
v0x146688fa0_244 .array/port v0x146688fa0, 244;
v0x146688fa0_245 .array/port v0x146688fa0, 245;
v0x146688fa0_246 .array/port v0x146688fa0, 246;
E_0x146688b00/61 .event anyedge, v0x146688fa0_243, v0x146688fa0_244, v0x146688fa0_245, v0x146688fa0_246;
v0x146688fa0_247 .array/port v0x146688fa0, 247;
v0x146688fa0_248 .array/port v0x146688fa0, 248;
v0x146688fa0_249 .array/port v0x146688fa0, 249;
v0x146688fa0_250 .array/port v0x146688fa0, 250;
E_0x146688b00/62 .event anyedge, v0x146688fa0_247, v0x146688fa0_248, v0x146688fa0_249, v0x146688fa0_250;
v0x146688fa0_251 .array/port v0x146688fa0, 251;
v0x146688fa0_252 .array/port v0x146688fa0, 252;
v0x146688fa0_253 .array/port v0x146688fa0, 253;
v0x146688fa0_254 .array/port v0x146688fa0, 254;
E_0x146688b00/63 .event anyedge, v0x146688fa0_251, v0x146688fa0_252, v0x146688fa0_253, v0x146688fa0_254;
v0x146688fa0_255 .array/port v0x146688fa0, 255;
E_0x146688b00/64 .event anyedge, v0x146688fa0_255;
E_0x146688b00 .event/or E_0x146688b00/0, E_0x146688b00/1, E_0x146688b00/2, E_0x146688b00/3, E_0x146688b00/4, E_0x146688b00/5, E_0x146688b00/6, E_0x146688b00/7, E_0x146688b00/8, E_0x146688b00/9, E_0x146688b00/10, E_0x146688b00/11, E_0x146688b00/12, E_0x146688b00/13, E_0x146688b00/14, E_0x146688b00/15, E_0x146688b00/16, E_0x146688b00/17, E_0x146688b00/18, E_0x146688b00/19, E_0x146688b00/20, E_0x146688b00/21, E_0x146688b00/22, E_0x146688b00/23, E_0x146688b00/24, E_0x146688b00/25, E_0x146688b00/26, E_0x146688b00/27, E_0x146688b00/28, E_0x146688b00/29, E_0x146688b00/30, E_0x146688b00/31, E_0x146688b00/32, E_0x146688b00/33, E_0x146688b00/34, E_0x146688b00/35, E_0x146688b00/36, E_0x146688b00/37, E_0x146688b00/38, E_0x146688b00/39, E_0x146688b00/40, E_0x146688b00/41, E_0x146688b00/42, E_0x146688b00/43, E_0x146688b00/44, E_0x146688b00/45, E_0x146688b00/46, E_0x146688b00/47, E_0x146688b00/48, E_0x146688b00/49, E_0x146688b00/50, E_0x146688b00/51, E_0x146688b00/52, E_0x146688b00/53, E_0x146688b00/54, E_0x146688b00/55, E_0x146688b00/56, E_0x146688b00/57, E_0x146688b00/58, E_0x146688b00/59, E_0x146688b00/60, E_0x146688b00/61, E_0x146688b00/62, E_0x146688b00/63, E_0x146688b00/64;
E_0x146688b50 .event negedge, v0x146687eb0_0;
S_0x14668a0a0 .scope module, "muxReg" "muxReg" 7 52, 23 1 0, S_0x1466815c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rd";
    .port_info 1 /INPUT 5 "Rt";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "Rw";
v0x14668a300_0 .net "Rd", 4 0, L_0x14668f4d0;  alias, 1 drivers
v0x14668a390_0 .net "RegDst", 0 0, L_0x14668e250;  alias, 1 drivers
v0x14668a470_0 .net "Rt", 4 0, L_0x14668f430;  alias, 1 drivers
v0x14668a500_0 .net "Rw", 4 0, L_0x14668f910;  alias, 1 drivers
L_0x14668f910 .functor MUXZ 5, L_0x14668f430, L_0x14668f4d0, L_0x14668e250, C4<>;
S_0x14668a610 .scope module, "regs" "Reg" 7 58, 24 2 0, S_0x1466815c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x14668a7d0 .param/l "n" 0 24 5, +C4<00000000000000000000000000100000>;
v0x14668ab30_0 .net "Clock", 0 0, o0x148051fc0;  alias, 0 drivers
v0x14668abd0_0 .net "Ra", 4 0, L_0x14668f390;  alias, 1 drivers
v0x14668ac70_0 .net "Rb", 4 0, L_0x14668f430;  alias, 1 drivers
v0x14668ad00_0 .net "RegWr", 0 0, L_0x14668f820;  alias, 1 drivers
v0x14668ad90_0 .net "Rw", 4 0, L_0x14668f910;  alias, 1 drivers
v0x14668ae60_0 .var "busA", 31 0;
v0x14668aef0_0 .var "busB", 31 0;
v0x14668afa0_0 .net "busW", 31 0, L_0x146691680;  alias, 1 drivers
v0x14668b030 .array "mem", 31 0, 31 0;
v0x14668b030_0 .array/port v0x14668b030, 0;
v0x14668b030_1 .array/port v0x14668b030, 1;
v0x14668b030_2 .array/port v0x14668b030, 2;
E_0x14668a9d0/0 .event anyedge, v0x14668abd0_0, v0x14668b030_0, v0x14668b030_1, v0x14668b030_2;
v0x14668b030_3 .array/port v0x14668b030, 3;
v0x14668b030_4 .array/port v0x14668b030, 4;
v0x14668b030_5 .array/port v0x14668b030, 5;
v0x14668b030_6 .array/port v0x14668b030, 6;
E_0x14668a9d0/1 .event anyedge, v0x14668b030_3, v0x14668b030_4, v0x14668b030_5, v0x14668b030_6;
v0x14668b030_7 .array/port v0x14668b030, 7;
v0x14668b030_8 .array/port v0x14668b030, 8;
v0x14668b030_9 .array/port v0x14668b030, 9;
v0x14668b030_10 .array/port v0x14668b030, 10;
E_0x14668a9d0/2 .event anyedge, v0x14668b030_7, v0x14668b030_8, v0x14668b030_9, v0x14668b030_10;
v0x14668b030_11 .array/port v0x14668b030, 11;
v0x14668b030_12 .array/port v0x14668b030, 12;
v0x14668b030_13 .array/port v0x14668b030, 13;
v0x14668b030_14 .array/port v0x14668b030, 14;
E_0x14668a9d0/3 .event anyedge, v0x14668b030_11, v0x14668b030_12, v0x14668b030_13, v0x14668b030_14;
v0x14668b030_15 .array/port v0x14668b030, 15;
v0x14668b030_16 .array/port v0x14668b030, 16;
v0x14668b030_17 .array/port v0x14668b030, 17;
v0x14668b030_18 .array/port v0x14668b030, 18;
E_0x14668a9d0/4 .event anyedge, v0x14668b030_15, v0x14668b030_16, v0x14668b030_17, v0x14668b030_18;
v0x14668b030_19 .array/port v0x14668b030, 19;
v0x14668b030_20 .array/port v0x14668b030, 20;
v0x14668b030_21 .array/port v0x14668b030, 21;
v0x14668b030_22 .array/port v0x14668b030, 22;
E_0x14668a9d0/5 .event anyedge, v0x14668b030_19, v0x14668b030_20, v0x14668b030_21, v0x14668b030_22;
v0x14668b030_23 .array/port v0x14668b030, 23;
v0x14668b030_24 .array/port v0x14668b030, 24;
v0x14668b030_25 .array/port v0x14668b030, 25;
v0x14668b030_26 .array/port v0x14668b030, 26;
E_0x14668a9d0/6 .event anyedge, v0x14668b030_23, v0x14668b030_24, v0x14668b030_25, v0x14668b030_26;
v0x14668b030_27 .array/port v0x14668b030, 27;
v0x14668b030_28 .array/port v0x14668b030, 28;
v0x14668b030_29 .array/port v0x14668b030, 29;
v0x14668b030_30 .array/port v0x14668b030, 30;
E_0x14668a9d0/7 .event anyedge, v0x14668b030_27, v0x14668b030_28, v0x14668b030_29, v0x14668b030_30;
v0x14668b030_31 .array/port v0x14668b030, 31;
E_0x14668a9d0/8 .event anyedge, v0x14668b030_31, v0x14668a470_0;
E_0x14668a9d0 .event/or E_0x14668a9d0/0, E_0x14668a9d0/1, E_0x14668a9d0/2, E_0x14668a9d0/3, E_0x14668a9d0/4, E_0x14668a9d0/5, E_0x14668a9d0/6, E_0x14668a9d0/7, E_0x14668a9d0/8;
    .scope S_0x146661cc0;
T_0 ;
    %wait E_0x146669960;
    %load/vec4 v0x14667e0f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14663ad50_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x14663ad50_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14663ad50_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14663ad50_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x14663ad50_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x146687c20;
T_1 ;
    %wait E_0x146687e70;
    %load/vec4 v0x146688010_0;
    %store/vec4 v0x146687f60_0, 0, 30;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146687780;
T_2 ;
    %vpi_call 20 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x146687b40 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x146687780;
T_3 ;
    %wait E_0x146687970;
    %load/vec4 v0x1466879d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146687b40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146687a90_0, 4, 8;
    %load/vec4 v0x1466879d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146687b40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146687a90_0, 4, 8;
    %load/vec4 v0x1466879d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146687b40, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146687a90_0, 4, 8;
    %ix/getv 4, v0x1466879d0_0;
    %load/vec4a v0x146687b40, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146687a90_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x146686fa0;
T_4 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x146688650_0, 0, 30;
    %end;
    .thread T_4;
    .scope S_0x146686fa0;
T_5 ;
    %wait E_0x146687210;
    %load/vec4 v0x146688580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x146688350_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x1466884d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146688650_0, 0, 30;
    %vpi_call 18 39 "$display", "[DEBUG] jump curAddr: %h, nextAddr: %d", v0x146688350_0, v0x146688650_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1466881e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x1466886e0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %delay 10000, 0;
    %load/vec4 v0x146688350_0;
    %addi 1, 0, 30;
    %load/vec4 v0x146688400_0;
    %add;
    %store/vec4 v0x146688650_0, 0, 30;
    %vpi_call 18 43 "$display", "[DEBUG] branch curAddr: %d, nextAddr: %d branch=%d zero=%d", v0x146688350_0, v0x146688650_0, v0x1466881e0_0, v0x1466886e0_0 {0 0 0};
    %vpi_call 18 44 "$display", "[DEBUG] extend_imme: %d", v0x146688400_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x146688350_0;
    %addi 1, 0, 30;
    %store/vec4 v0x146688650_0, 0, 30;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14668a610;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14668b030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14668b030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14668b030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14668b030, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x14668a610;
T_7 ;
    %wait E_0x146688b50;
    %load/vec4 v0x14668ad00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14668afa0_0;
    %load/vec4 v0x14668ad90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14668b030, 0, 4;
    %vpi_call 24 36 "$display", "[DEBUG] write %h to reg%h", v0x14668afa0_0, v0x14668ad90_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14668a610;
T_8 ;
    %wait E_0x14668a9d0;
    %load/vec4 v0x14668abd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14668b030, 4;
    %assign/vec4 v0x14668ae60_0, 0;
    %load/vec4 v0x14668ac70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14668b030, 4;
    %assign/vec4 v0x14668aef0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x146683480;
T_9 ;
    %wait E_0x1466837b0;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x146683ab0_0, 0, 1;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x146683960_0, 0, 1;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x146683a10_0, 0, 1;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466838c0_0, 4, 1;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x1466837f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466838c0_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x146683150;
T_10 ;
    %wait E_0x1466832c0;
    %load/vec4 v0x146683300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1466833b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1466833b0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x146685230;
T_11 ;
    %wait E_0x146685560;
    %load/vec4 v0x1466855c0_0;
    %load/vec4 v0x146685690_0;
    %xor;
    %store/vec4 v0x146685720_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x146683c20;
T_12 ;
    %wait E_0x146683e40;
    %load/vec4 v0x146684090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x146683eb0_0;
    %store/vec4 v0x146684000_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x146683f60_0;
    %store/vec4 v0x146684000_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x146684180;
T_13 ;
    %wait E_0x1466843b0;
    %load/vec4 v0x1466844c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146684400_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x146684400_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x146684570;
T_14 ;
    %wait E_0x146684880;
    %load/vec4 v0x146684bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x1466848e0_0;
    %store/vec4 v0x146684b20_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x1466849b0_0;
    %store/vec4 v0x146684b20_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x146684a50_0;
    %store/vec4 v0x146684b20_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x146688840;
T_15 ;
    %vpi_call 22 22 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/data/data.txt", v0x146688fa0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x146688840;
T_16 ;
    %wait E_0x146688b50;
    %load/vec4 v0x146688c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x146688e40_0;
    %split/vec4 8;
    %ix/getv 4, v0x146688ba0_0;
    %store/vec4a v0x146688fa0, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x146688ba0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x146688fa0, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x146688ba0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x146688fa0, 4, 0;
    %load/vec4 v0x146688ba0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x146688fa0, 4, 0;
    %load/vec4 v0x146688ba0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %load/vec4 v0x146688ba0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146688ba0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x146688ba0_0;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 22 30 "$display", "[DEBUG] write %h to memory address:%h, %h", v0x146688e40_0, v0x146688ba0_0, S<0,vec4,u32> {1 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x146688840;
T_17 ;
    %wait E_0x146688b00;
    %load/vec4 v0x146688ba0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %load/vec4 v0x146688ba0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146688ba0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x146688ba0_0;
    %load/vec4a v0x146688fa0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146688ed0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "singleCycleCpu.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/cpuCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/aluCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/insDecoder.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/mainCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/datapath.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/extendByExtop.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/src/MEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/muxReg.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
