{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646741360584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646741360592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 13:09:20 2022 " "Processing started: Tue Mar 08 13:09:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646741360592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741360592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uppgift5 -c uppgift5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uppgift5 -c uppgift5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741360592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646741360842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646741360842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/linus/desktop/skal_lab3_2022/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/linus/desktop/skal_lab3_2022/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../../skal_lab3_2022/clock_divider.vhd" "" { Text "C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646741368246 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../../skal_lab3_2022/clock_divider.vhd" "" { Text "C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646741368246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uppgift5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uppgift5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uppgift5 " "Found entity 1: uppgift5" {  } { { "uppgift5.bdf" "" { Schematic "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/uppgift5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646741368246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/linus/desktop/digitalteknik quartos things/vhdltutorial/vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/linus/desktop/digitalteknik quartos things/vhdltutorial/vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 j_k_flip_flop-rtl " "Found design unit 1: j_k_flip_flop-rtl" {  } { { "../vhdltutorial/Vhdl1.vhd" "" { Text "C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646741368254 ""} { "Info" "ISGN_ENTITY_NAME" "1 j_k_flip_flop " "Found entity 1: j_k_flip_flop" {  } { { "../vhdltutorial/Vhdl1.vhd" "" { Text "C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646741368254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/skal_lab3_2022/clock_divider.vhd C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd " "File \"C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/skal_lab3_2022/clock_divider.vhd\" is a duplicate of already analyzed file \"C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1646741368254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skal_lab3_2022/clock_divider.vhd 0 0 " "Found 0 design units, including 0 entities, in source file skal_lab3_2022/clock_divider.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/vhdltutorial/Vhdl1.vhd C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd " "File \"C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/vhdltutorial/Vhdl1.vhd\" is a duplicate of already analyzed file \"C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1646741368254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdltutorial/vhdl1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdltutorial/vhdl1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uppgift5 " "Elaborating entity \"uppgift5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646741368279 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW_CLK " "Pin \"SW_CLK\" not connected" {  } { { "uppgift5.bdf" "" { Schematic "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/uppgift5.bdf" { { 408 56 232 424 "SW_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1646741368279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "j_k_flip_flop j_k_flip_flop:inst2 " "Elaborating entity \"j_k_flip_flop\" for hierarchy \"j_k_flip_flop:inst2\"" {  } { { "uppgift5.bdf" "inst2" { Schematic "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/uppgift5.bdf" { { 136 736 856 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646741368279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "uppgift5.bdf" "inst" { Schematic "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/uppgift5.bdf" { { 416 264 440 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646741368279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646741368577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646741368752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646741368811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646741368811 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_CLK " "No output dependent on input pin \"SW_CLK\"" {  } { { "uppgift5.bdf" "" { Schematic "C:/Users/linus/Desktop/digitalteknik quartos things/uppgift5/uppgift5.bdf" { { 408 56 232 424 "SW_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646741368828 "|uppgift5|SW_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646741368828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646741368828 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646741368828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646741368828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646741368828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646741368836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 13:09:28 2022 " "Processing ended: Tue Mar 08 13:09:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646741368836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646741368836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646741368836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646741368836 ""}
