Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sat Nov  5 12:59:27 2022
| Host         : DESKTOP-UK1IBPM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file M16_D4_timing_summary_routed.rpt -pb M16_D4_timing_summary_routed.pb -rpx M16_D4_timing_summary_routed.rpx -warn_on_violation
| Design       : M16_D4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EnableD4[1]
                            (input port)
  Destination:            Output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 5.154ns (51.667%)  route 4.822ns (48.333%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  EnableD4[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableD4[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  EnableD4_IBUF[1]_inst/O
                         net (fo=4, routed)           2.239     3.749    EnableD4_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     3.873 r  Output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.583     6.456    Output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.976 r  Output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.976    Output[0]
    H17                                                               r  Output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableD4[1]
                            (input port)
  Destination:            Output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.656ns  (logic 5.186ns (53.713%)  route 4.469ns (46.287%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  EnableD4[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableD4[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  EnableD4_IBUF[1]_inst/O
                         net (fo=4, routed)           1.942     3.452    demux_4_0/EnableD4_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  demux_4_0/Output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.527     6.103    Output_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.656 r  Output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.656    Output[2]
    J13                                                               r  Output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableD4[1]
                            (input port)
  Destination:            Output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 5.169ns (54.554%)  route 4.306ns (45.446%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  EnableD4[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableD4[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  EnableD4_IBUF[1]_inst/O
                         net (fo=4, routed)           2.242     3.752    demux_4_0/EnableD4_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.876 r  demux_4_0/Output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.064     5.940    Output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.475 r  Output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.475    Output[1]
    K15                                                               r  Output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableD4[1]
                            (input port)
  Destination:            Output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.847ns  (logic 5.184ns (58.599%)  route 3.663ns (41.401%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  EnableD4[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableD4[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  EnableD4_IBUF[1]_inst/O
                         net (fo=4, routed)           1.945     3.455    demux_4_0/EnableD4_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.579 r  demux_4_0/Output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     5.297    Output_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.847 r  Output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.847    Output[3]
    N14                                                               r  Output[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EnableM16[1]
                            (input port)
  Destination:            Output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.544ns (62.154%)  route 0.940ns (37.846%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  EnableM16[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableM16[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  EnableM16_IBUF[1]_inst/O
                         net (fo=4, routed)           0.579     0.827    demux_4_0/EnableM16_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.872 r  demux_4_0/Output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.360     1.232    Output_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.484 r  Output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.484    Output[3]
    N14                                                               r  Output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableM16[1]
                            (input port)
  Destination:            Output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.529ns (61.334%)  route 0.964ns (38.666%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  EnableM16[1] (IN)
                         net (fo=0)                   0.000     0.000    EnableM16[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  EnableM16_IBUF[1]_inst/O
                         net (fo=4, routed)           0.454     0.702    demux_4_0/EnableM16_IBUF[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  demux_4_0/Output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.256    Output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.492 r  Output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.492    Output[1]
    K15                                                               r  Output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableM16[2]
                            (input port)
  Destination:            Output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.519ns (57.314%)  route 1.132ns (42.686%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  EnableM16[2] (IN)
                         net (fo=0)                   0.000     0.000    EnableM16[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  EnableM16_IBUF[2]_inst/O
                         net (fo=4, routed)           0.410     0.663    EnableM16_IBUF[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.708 r  Output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.429    Output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.651 r  Output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.651    Output[0]
    H17                                                               r  Output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EnableM16[2]
                            (input port)
  Destination:            Output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.551ns (55.771%)  route 1.230ns (44.229%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  EnableM16[2] (IN)
                         net (fo=0)                   0.000     0.000    EnableM16[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  EnableM16_IBUF[2]_inst/O
                         net (fo=4, routed)           0.536     0.789    demux_4_0/EnableM16_IBUF[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.834 r  demux_4_0/Output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.528    Output_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.781 r  Output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.781    Output[2]
    J13                                                               r  Output[2] (OUT)
  -------------------------------------------------------------------    -------------------





