<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Tifm21-devel] lspci output for developers
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/tifm21-devel/2005-November/index.html" >
   <LINK REL="made" HREF="mailto:tifm21-devel%40lists.berlios.de?Subject=Re%3A%20%5BTifm21-devel%5D%20lspci%20output%20for%20developers&In-Reply-To=%3C200511201642.24219.syatmaz%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000006.html">
   <LINK REL="Next"  HREF="000007.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Tifm21-devel] lspci output for developers</H1>
    <B>Sava&#351; Yatmaz</B> 
    <A HREF="mailto:tifm21-devel%40lists.berlios.de?Subject=Re%3A%20%5BTifm21-devel%5D%20lspci%20output%20for%20developers&In-Reply-To=%3C200511201642.24219.syatmaz%40gmail.com%3E"
       TITLE="[Tifm21-devel] lspci output for developers">syatmaz at gmail.com
       </A><BR>
    <I>Sun Nov 20 15:42:24 CET 2005</I>
    <P><UL>
        <LI>Previous message: <A HREF="000006.html">[Tifm21-devel] Re: TI FlashMedia driver
</A></li>
        <LI>Next message: <A HREF="000007.html">[Tifm21-devel] irc channel :)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2">[ date ]</a>
              <a href="thread.html#2">[ thread ]</a>
              <a href="subject.html#2">[ subject ]</a>
              <a href="author.html#2">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Here is output of lspci -d 104c: -vvvxxx

06:09.0 CardBus bridge: Texas Instruments PCIxx21/x515 Cardbus Controller
        Subsystem: QUANTA Computer Inc: Unknown device 0729
        Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- 
Stepping- 
SERR- FastB2B-
        Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium &gt;TAbort- 
&lt;TAbort- 
&lt;MAbort- &gt;SERR- &lt;PERR-
        Latency: 168, cache line size 20
        Interrupt: pin A routed to IRQ 16
        Region 0: Memory at b0108000 (32-bit, non-prefetchable) [size=4K]
        Bus: primary=06, secondary=07, subordinate=08, sec-latency=176
        Memory window 0: 30000000-31fff000 (prefetchable)
        Memory window 1: 34000000-35fff000
        I/O window 0: 00002400-000024ff
        I/O window 1: 00002800-000028ff
        BridgeCtl: Parity- SERR- ISA- VGA- MAbort- &gt;Reset+ 16bInt+ PostWrite+
        16-bit legacy interface ports at 0001
00: 4c 10 31 80 07 00 10 02 00 00 07 06 20 a8 82 00
10: 00 80 10 b0 a0 00 00 02 06 07 08 b0 00 00 00 30
20: 00 f0 ff 31 00 00 00 34 00 f0 ff 35 00 24 00 00
30: fc 24 00 00 00 28 00 00 fc 28 00 00 0a 01 c0 05
40: 2d 15 29 07 01 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 79 50 44 08 19 00 d0 02 00 00 0f 00 22 1b c2 00
90: c0 02 64 60 00 00 00 00 00 00 00 00 00 00 00 00
a0: 01 00 12 fe 00 00 c0 00 00 00 00 00 00 00 00 00
b0: 00 00 00 08 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

06:09.2 FireWire (IEEE 1394): Texas Instruments OHCI Compliant IEEE 1394 Host 
Controller (prog-if 10 [OHCI])
        Subsystem: QUANTA Computer Inc: Unknown device 0729
        Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr- 
Stepping- 
SERR- FastB2B-
        Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium &gt;TAbort- 
&lt;TAbort- 
&lt;MAbort- &gt;SERR- &lt;PERR-
        Latency: 32 (750ns min, 1000ns max), cache line size 08
        Interrupt: pin C routed to IRQ 18
        Region 0: Memory at b0106800 (32-bit, non-prefetchable) [size=2K]
        Region 1: Memory at b0100000 (32-bit, non-prefetchable) [size=16K]
        Capabilities: [44] Power Management version 2
                Flags: PMEClk- DSI- D1+ D2+ AuxCurrent=0mA 
PME(D0+,D1+,D2+,D3hot+,D3cold-)
                Status: D0 PME-Enable- DSel=0 DScale=0 PME+
00: 4c 10 32 80 16 00 10 02 00 10 00 0c 08 20 80 00
10: 00 68 10 b0 00 00 10 b0 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 2d 15 29 07
30: 00 00 00 00 44 00 00 00 00 00 00 00 0a 03 03 04
40: 00 00 00 00 01 00 02 7e 00 80 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 08 00 00 00
f0: 00 00 00 00 82 10 00 00 2d 15 29 07 00 00 00 00

06:09.3 Mass storage controller: Texas Instruments PCIxx21 Integrated 
FlashMedia Controller
        Subsystem: QUANTA Computer Inc: Unknown device 0729
        Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- 
Stepping- 
SERR- FastB2B-
        Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium &gt;TAbort- 
&lt;TAbort- 
&lt;MAbort- &gt;SERR- &lt;PERR-
        Latency: 57 (1750ns min, 1000ns max), cache line size 08
        Interrupt: pin A routed to IRQ 16
        Region 0: Memory at b0104000 (32-bit, non-prefetchable) [size=8K]
        Capabilities: [44] Power Management version 2
                Flags: PMEClk- DSI- D1+ D2+ AuxCurrent=0mA 
PME(D0+,D1+,D2+,D3hot+,D3cold-)
                Status: D0 PME-Enable- DSel=0 DScale=0 PME-
00: 4c 10 33 80 06 00 10 02 00 00 80 01 08 39 80 00
10: 00 40 10 b0 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 2d 15 29 07
30: 00 00 00 00 44 00 00 00 00 00 00 00 0a 01 07 04
40: 00 00 00 00 01 00 02 7e 00 00 00 00 00 00 00 00
50: 2d 15 29 07 05 01 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000006.html">[Tifm21-devel] Re: TI FlashMedia driver
</A></li>
	<LI>Next message: <A HREF="000007.html">[Tifm21-devel] irc channel :)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2">[ date ]</a>
              <a href="thread.html#2">[ thread ]</a>
              <a href="subject.html#2">[ subject ]</a>
              <a href="author.html#2">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/tifm21-devel">More information about the Tifm21-devel
mailing list</a><br>
</body></html>
