// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/20/2019 18:26:21"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \3  (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	R13,
	BUS,
	\CONTINUE ,
	SINGLE,
	romA11,
	CLR,
	R20,
	R22,
	R21,
	R23,
	romA10,
	romA9,
	romA8,
	romA7,
	romA6,
	romA3,
	romA2,
	romA1,
	romA0,
	R03,
	R02,
	R01,
	R00,
	R12,
	R11,
	R10,
	ALUC3,
	ALUC2,
	ALUC1,
	ALUC0);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	R13;
output 	[7:0] BUS;
input 	\CONTINUE ;
input 	SINGLE;
output 	romA11;
input 	CLR;
output 	R20;
output 	R22;
output 	R21;
output 	R23;
output 	romA10;
output 	romA9;
output 	romA8;
output 	romA7;
output 	romA6;
output 	romA3;
output 	romA2;
output 	romA1;
output 	romA0;
output 	R03;
output 	R02;
output 	R01;
output 	R00;
output 	R12;
output 	R11;
output 	R10;
output 	ALUC3;
output 	ALUC2;
output 	ALUC1;
output 	ALUC0;

// Design Ports Information
// R13	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[7]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[6]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[5]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[4]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[3]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[2]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[1]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS[0]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA11	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R20	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R22	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R21	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R23	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA10	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA9	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA8	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA7	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA6	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA3	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA2	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA1	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romA0	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R03	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R02	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R01	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R00	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R12	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R11	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R10	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUC3	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUC2	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUC1	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUC0	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CONTINUE	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SINGLE	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst51|inst37~0_combout ;
wire \inst44|14~q ;
wire \inst51|inst13~1_combout ;
wire \inst44|13~q ;
wire \inst51|inst8~0_combout ;
wire \inst51|inst22~0_combout ;
wire \inst17|17~q ;
wire \inst44|15~q ;
wire \inst51|inst17~0_combout ;
wire \inst52|19~q ;
wire \inst11|inst80~1_combout ;
wire \inst2|inst6|inst1~combout ;
wire \inst2|inst5|inst1~combout ;
wire \inst2|inst11|inst|inst2~combout ;
wire \inst2|inst15|inst|inst2~combout ;
wire \inst2|inst14|inst1~combout ;
wire \inst2|inst14|inst|inst5~0_combout ;
wire \inst2|inst8|inst1~combout ;
wire \inst2|inst8|inst|inst5~0_combout ;
wire \inst49|15~q ;
wire \inst32|15~q ;
wire \inst11|inst56~0_combout ;
wire \inst72|inst1|43~0_combout ;
wire \inst32|14~q ;
wire \inst49|14~q ;
wire \inst11|inst50~0_combout ;
wire \inst72|inst1|47~0_combout ;
wire \inst49|13~q ;
wire \inst52|13~q ;
wire \inst11|inst44~1_combout ;
wire \inst72|inst1|45~0_combout ;
wire \inst51|inst4~2_combout ;
wire \inst72|inst1|51~0_combout ;
wire \inst72|inst1|77~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ;
wire \inst64|inst15~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \inst64|inst17~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout ;
wire \inst64|inst25~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout ;
wire \inst72|inst|78~2_combout ;
wire \inst72|inst|82~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout ;
wire \inst2|inst7|inst|inst~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout ;
wire \inst64|inst37~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst63|123~0_combout ;
wire \inst63|126~0_combout ;
wire \inst24~3_combout ;
wire \inst1|inst1|sub|104~0_combout ;
wire \inst1|inst2|sub|75~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst81~0_combout ;
wire \inst80~combout ;
wire \inst104~0_combout ;
wire \inst94~combout ;
wire \inst104~combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ;
wire \inst82~0_combout ;
wire \inst89~combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ;
wire \inst82~combout ;
wire \inst81~combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \SINGLE~input_o ;
wire \inst104~clkctrl_outclk ;
wire \inst80~clkctrl_outclk ;
wire \inst89~clkctrl_outclk ;
wire \inst82~clkctrl_outclk ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst32|15~feeder_combout ;
wire \inst49|13~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \~QIC_CREATED_GND~I_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst1|inst|sub|97~combout ;
wire \inst1|inst|sub|107~combout ;
wire \inst1|inst|sub|104~0_combout ;
wire \inst1|inst1|sub|75~2_combout ;
wire \inst1|inst1|sub|92~2_combout ;
wire \inst1|inst1|sub|106~1_combout ;
wire \inst1|inst1|sub|106~0_combout ;
wire \inst1|inst2|sub|106~0_combout ;
wire \inst1|inst2|sub|97~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst56|19~2_combout ;
wire \CLR~input_o ;
wire \inst52|14~q ;
wire \inst46|19~feeder_combout ;
wire \inst46|19~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst32|19~q ;
wire \inst49|19~q ;
wire \inst11|inst80~0_combout ;
wire \inst48|19~q ;
wire \inst56|19~4_combout ;
wire \inst11|inst80~combout ;
wire \inst63|128~0_combout ;
wire \inst63|128~1_combout ;
wire \inst63|120~q ;
wire \inst63|127~0_combout ;
wire \inst17|19~q ;
wire \inst51|inst37~1_combout ;
wire \inst44|18~q ;
wire \inst51|inst32~2_combout ;
wire \inst51|inst32~4_combout ;
wire \inst2|inst7|inst|inst2~0_combout ;
wire \inst2|inst6|inst|inst1~0_combout ;
wire \inst102|35~1_combout ;
wire \inst64|inst24~combout ;
wire \inst102|33~combout ;
wire \inst17|15~q ;
wire \inst51|inst17~1_combout ;
wire \inst17|14~q ;
wire \inst51|inst13~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ;
wire \inst17|18~q ;
wire \inst51|inst32~3_combout ;
wire \inst64|inst3~combout ;
wire \inst2|inst6|inst|inst5~0_combout ;
wire \inst2|inst5|inst|inst5~0_combout ;
wire \inst2|inst8|inst|inst~combout ;
wire \inst51|inst13~0_combout ;
wire \inst47|17~q ;
wire \inst51|inst27~0_combout ;
wire \inst51|inst27~1_combout ;
wire \inst2|inst9|inst1~combout ;
wire \inst52|18~q ;
wire \inst46|17~q ;
wire \inst46|16~feeder_combout ;
wire \inst46|16~q ;
wire \inst46|15~feeder_combout ;
wire \inst46|15~q ;
wire \inst46|14~q ;
wire \inst2|inst12|inst|inst1~combout ;
wire \inst72|inst1|46~0_combout ;
wire \inst72|inst1|79~0_combout ;
wire \inst72|inst1|74~0_combout ;
wire \inst72|inst1|82~combout ;
wire \inst63|123~1_combout ;
wire \inst63|115~q ;
wire \inst63|122~0_combout ;
wire \inst56|19~1_combout ;
wire \inst32|13~q ;
wire \inst11|inst44~0_combout ;
wire \inst48|13~q ;
wire \inst11|inst44~combout ;
wire \inst63|122~1_combout ;
wire \inst63|114~q ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout ;
wire \inst64|inst8~2_combout ;
wire \inst64|inst8~3_combout ;
wire \inst46|13~feeder_combout ;
wire \inst46|13~q ;
wire \inst46|12~feeder_combout ;
wire \inst46|12~q ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst11|inst74~1_combout ;
wire \inst48|18~q ;
wire \inst49|18~q ;
wire \inst11|inst74~0_combout ;
wire \inst11|inst74~combout ;
wire \inst2|inst10|inst1~combout ;
wire \inst2|inst10|inst|inst5~0_combout ;
wire \inst2|inst4|inst1~combout ;
wire \inst2|inst9|inst|inst5~0_combout ;
wire \inst2|inst13|inst1~combout ;
wire \inst2|inst13|inst|inst5~0_combout ;
wire \inst2|inst12|inst|inst5~0_combout ;
wire \inst32|12~q ;
wire \inst49|12~q ;
wire \inst11|inst38~0_combout ;
wire \inst48|12~q ;
wire \inst56|19~3_combout ;
wire \inst52|12~q ;
wire \inst11|inst38~1_combout ;
wire \inst11|inst38~combout ;
wire \inst63|121~0_combout ;
wire \inst63|113~q ;
wire \inst64|inst4~0_combout ;
wire \inst64|inst4~combout ;
wire \inst17|12~q ;
wire \inst17|13~q ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0_combout ;
wire \inst47|12~q ;
wire \inst51|inst4~1_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ;
wire \inst102|35~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ;
wire \inst64|inst27~0_combout ;
wire \inst64|inst27~combout ;
wire \inst49|17~q ;
wire \inst11|inst68~0_combout ;
wire \inst48|17~q ;
wire \inst52|17~q ;
wire \inst11|inst68~1_combout ;
wire \inst11|inst68~combout ;
wire \inst63|126~1_combout ;
wire \inst63|118~q ;
wire \inst63|127~1_combout ;
wire \inst63|119~q ;
wire \inst64|inst30~combout ;
wire \inst51|inst8~1_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ;
wire \inst64|inst32~0_combout ;
wire \inst72|inst|44~0_combout ;
wire \inst72|inst|43~0_combout ;
wire \inst72|inst|46~0_combout ;
wire \inst72|inst|79~0_combout ;
wire \inst72|inst|47~0_combout ;
wire \inst64|inst28~0_combout ;
wire \inst64|inst32~combout ;
wire \inst46|18~feeder_combout ;
wire \inst46|18~q ;
wire \inst11|inst50~1_combout ;
wire \inst48|14~q ;
wire \inst11|inst50~combout ;
wire \inst72|inst1|44~0_combout ;
wire \inst72|inst1|81~combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \inst64|inst12~combout ;
wire \inst2|inst13|inst|inst1~combout ;
wire \inst64|inst13~0_combout ;
wire \inst64|inst13~combout ;
wire \inst45|14~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst3|29~0_combout ;
wire \inst1|inst2|sub|109~0_combout ;
wire \inst1|inst2|sub|107~combout ;
wire \inst1|inst2|sub|109~1_combout ;
wire \inst1|inst2|sub|110~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst51|inst4~0_combout ;
wire \inst17|16~q ;
wire \inst51|inst22~1_combout ;
wire \inst72|inst|52~0_combout ;
wire \inst72|inst|51~0_combout ;
wire \inst72|inst|45~0_combout ;
wire \inst72|inst|78~0_combout ;
wire \inst72|inst|48~0_combout ;
wire \inst72|inst|74~0_combout ;
wire \inst72|inst|78~1_combout ;
wire \inst72|inst1|80~combout ;
wire \inst2|inst14|inst|inst1~0_combout ;
wire \inst2|inst9|inst|inst~combout ;
wire \inst64|inst14~combout ;
wire \inst64|inst17~combout ;
wire \inst45|15~q ;
wire \inst1|inst2|sub|102~0_combout ;
wire \inst1|inst2|sub|102~1_combout ;
wire \inst1|inst2|sub|99~q ;
wire \inst56|19~0_combout ;
wire \inst49|16~q ;
wire \inst32|16~feeder_combout ;
wire \inst32|16~q ;
wire \inst11|inst62~0_combout ;
wire \inst48|16~q ;
wire \inst52|16~q ;
wire \inst11|inst62~1_combout ;
wire \inst11|inst62~combout ;
wire \inst2|inst5|inst|inst~combout ;
wire \inst2|inst10|inst|inst1~combout ;
wire \inst64|inst19~combout ;
wire \inst72|inst|77~combout ;
wire \inst63|125~0_combout ;
wire \inst63|124~0_combout ;
wire \inst52|15~q ;
wire \inst11|inst56~1_combout ;
wire \inst48|15~q ;
wire \inst11|inst56~combout ;
wire \inst63|124~1_combout ;
wire \inst63|116~q ;
wire \inst63|125~1_combout ;
wire \inst63|117~q ;
wire \inst64|inst20~combout ;
wire \inst64|inst22~0_combout ;
wire \inst64|inst22~combout ;
wire \inst45|16~q ;
wire \inst1|inst2|sub|92~0_combout ;
wire \inst1|inst2|sub|92~1_combout ;
wire \inst1|inst2|sub|87~q ;
wire \inst72|inst1|48~0_combout ;
wire \inst72|inst1|78~0_combout ;
wire \inst72|inst1|52~0_combout ;
wire \inst72|inst1|78~1_combout ;
wire \inst73~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst24~4_combout ;
wire \inst47|18~q ;
wire \inst47|16~q ;
wire \inst55~0_combout ;
wire \inst47|13~q ;
wire \inst47|14~q ;
wire \inst47|15~q ;
wire \inst55~1_combout ;
wire \inst55~combout ;
wire \inst24~5_combout ;
wire \inst44|12~q ;
wire \inst33~combout ;
wire \inst24~6_combout ;
wire \inst24~8_combout ;
wire \inst24~7_combout ;
wire \inst45|17~q ;
wire \inst1|inst2|sub|75~1_combout ;
wire \inst1|inst2|sub|75~2_combout ;
wire \inst1|inst2|sub|9~q ;
wire \inst45|18~q ;
wire \inst1|inst1|sub|109~0_combout ;
wire \inst1|inst1|sub|109~1_combout ;
wire \inst1|inst1|sub|110~q ;
wire \inst64|inst34~combout ;
wire \inst72|inst|80~0_combout ;
wire \inst64|inst37~combout ;
wire \inst45|19~q ;
wire \inst1|inst1|sub|102~0_combout ;
wire \inst1|inst1|sub|102~1_combout ;
wire \inst1|inst1|sub|99~q ;
wire \inst1|inst1|sub|92~3_combout ;
wire \inst1|inst1|sub|87~q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst1|inst1|sub|75~3_combout ;
wire \inst1|inst1|sub|9~q ;
wire \inst1|inst|sub|109~0_combout ;
wire \inst1|inst|sub|110~q ;
wire \inst1|inst|sub|102~0_combout ;
wire \inst1|inst|sub|99~q ;
wire \inst1|inst|sub|92~0_combout ;
wire \inst1|inst|sub|92~1_combout ;
wire \inst1|inst|sub|87~q ;
wire \inst25~4_combout ;
wire \inst25~5_combout ;
wire \inst25~0_combout ;
wire \inst25~1_combout ;
wire \inst24~2_combout ;
wire \inst25~2_combout ;
wire \inst25~3_combout ;
wire \inst1|inst|sub|75~0_combout ;
wire \inst1|inst|sub|9~q ;
wire \inst4~q ;
wire \CONTINUE~input_o ;
wire \inst7~combout ;
wire \inst7~clkctrl_outclk ;
wire \inst19~combout ;
wire \inst19~clkctrl_outclk ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst77~0_combout ;
wire \inst77~combout ;
wire \inst77~clkctrl_outclk ;
wire \inst44|16~feeder_combout ;
wire \inst44|16~q ;
wire \inst88~combout ;
wire \inst88~clkctrl_outclk ;
wire \inst47|19~q ;
wire \inst79~combout ;
wire \inst79~clkctrl_outclk ;
wire \inst32|17~feeder_combout ;
wire \inst32|17~q ;
wire \inst32|18~feeder_combout ;
wire \inst32|18~q ;
wire \inst44|17~q ;
wire \inst44|19~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [27:0] \inst|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [27:0] \inst|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [27:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [11:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \inst14|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [7:0] \inst14|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [71:0] \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [17:0] \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [1];

assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];

assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \inst14|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A0000000000000000000000000000002A00000000000000000000000000000003000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst19~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst64|inst4~combout ,\inst64|inst8~3_combout ,\inst64|inst13~combout ,\inst64|inst17~combout ,\inst64|inst22~combout ,\inst64|inst27~combout ,\inst64|inst32~combout ,\inst64|inst37~combout }),
	.portaaddr({\inst46|12~q ,\inst46|13~q ,\inst46|14~q ,\inst46|15~q ,\inst46|16~q ,\inst46|17~q ,\inst46|18~q ,\inst46|19~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "RAM.mif";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "RAM:inst14|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017002D400150023C0019002D0001A0004C00B3000140001000080001000040004000600017002C80015001FC0019002C4001A0004C00B00000C000000008000100004000A000600017002B8001500068000E002AC00140;
defparam \inst14|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h0060000E002A8001400058000E0028C0006002A4001400050000E002A0001400048000E0029C001400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B002240016001E40016002BC0015001D80016002B400140004400AC0005000FF00004001000300000F001C8000D001B8000C001A0000B00190000A001800009002980004002940008002900007002880005002840004002800003000080002000180001;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037CC000000000000000000000000000F17F3000000000000000000000000000003F30000000000000000000000000000033D0000000000000000000000000003F5F300000000000000000000000000000FF300000000000000000000000000000DF30000000000000000000000000000000F0000000000000000000000000000000F0000000000000000000000000000033D000000000000000000000000000000D5;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h000000000000000000000000000003F3000000000000000000000000000000FF0000000000000000000000000003C7F30000000000000000000000000003C7F30000000000000000000000000000F3F30000000000000000000000000000F3F30000000000000000000000000000F3F30000000000000000000000000003FCC10000000000000000000000000003FCC500000000000000000000000000003FCC00000000000000000000000000003FCC00000000000000000000000000003FCD00000000000000000000000000003FCC000000000000000000000000000003F3000000000000000000000000000003F30000000000000000000000000000000F;
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\inst11|inst50~combout  & ((GND) # (!\inst51|inst37~1_combout ))) # (!\inst11|inst50~combout  & (\inst51|inst37~1_combout  $ (GND)))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\inst11|inst50~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst11|inst50~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))))) # (!\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\inst51|inst32~3_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ))) # (!\inst51|inst32~3_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )))

	.dataa(\inst51|inst32~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout  $ (\inst51|inst27~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ) # (!\inst51|inst27~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout  & (!\inst51|inst27~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datab(\inst51|inst27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = (\inst11|inst56~combout  & ((GND) # (!\inst51|inst37~1_combout ))) # (!\inst11|inst56~combout  & (\inst51|inst37~1_combout  $ (GND)))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1  = CARRY((\inst11|inst56~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst11|inst56~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout  & ((\inst51|inst32~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\inst51|inst32~3_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1  & VCC)))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout  & ((\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ) # (GND))) # (!\inst51|inst32~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout  & (\inst51|inst32~3_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout  & ((\inst51|inst32~3_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\inst51|inst32~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'h694D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout  $ (\inst51|inst27~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ) # (!\inst51|inst27~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout  & (!\inst51|inst27~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\inst51|inst27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # (GND))))) # (!\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\inst51|inst22~1_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ))) # (!\inst51|inst22~1_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\inst51|inst22~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout  = (\inst51|inst37~1_combout  & (\inst11|inst62~combout  $ (VCC))) # (!\inst51|inst37~1_combout  & ((\inst11|inst62~combout ) # (GND)))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1  = CARRY((\inst11|inst62~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst51|inst37~1_combout ),
	.datab(\inst11|inst62~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout  & ((\inst51|inst32~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\inst51|inst32~3_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1  & VCC)))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout  & ((\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ) # (GND))) # (!\inst51|inst32~3_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout  & (\inst51|inst32~3_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout  & ((\inst51|inst32~3_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.datab(\inst51|inst32~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .lut_mask = 16'h694D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout  = ((\inst51|inst27~1_combout  $ (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5  = CARRY((\inst51|inst27~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 )) # (!\inst51|inst27~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .lut_mask = 16'h964D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout  = (\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # (GND))))) # (!\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7  = CARRY((\inst51|inst22~1_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ))) # (!\inst51|inst22~1_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 )))

	.dataa(\inst51|inst22~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout  $ (\inst51|inst17~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ) # (!\inst51|inst17~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout  & (!\inst51|inst17~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datab(\inst51|inst17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  = !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .lut_mask = 16'h0F0F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout  = (\inst51|inst37~1_combout  & (\inst11|inst68~combout  $ (VCC))) # (!\inst51|inst37~1_combout  & ((\inst11|inst68~combout ) # (GND)))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1  = CARRY((\inst11|inst68~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst51|inst37~1_combout ),
	.datab(\inst11|inst68~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout  & ((\inst51|inst13~2_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\inst51|inst13~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9  & VCC)))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout  & ((\inst51|inst13~2_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ) # (GND))) # (!\inst51|inst13~2_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout  & (\inst51|inst13~2_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout  & ((\inst51|inst13~2_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.datab(\inst51|inst13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .lut_mask = 16'h694D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\inst11|inst74~combout  & ((GND) # (!\inst51|inst37~1_combout ))) # (!\inst11|inst74~combout  & (\inst51|inst37~1_combout  $ (GND)))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1  = CARRY((\inst11|inst74~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # (GND))))) # (!\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\inst51|inst32~3_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout ))) # (!\inst51|inst32~3_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 )))

	.dataa(\inst51|inst32~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = ((\inst51|inst27~1_combout  $ (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((\inst51|inst27~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )) # (!\inst51|inst27~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'h964D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # (GND))))) # (!\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((\inst51|inst22~1_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout ))) # (!\inst51|inst22~1_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 )))

	.dataa(\inst51|inst22~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout  = ((\inst51|inst17~1_combout  $ (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9  = CARRY((\inst51|inst17~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )) # (!\inst51|inst17~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ))))

	.dataa(\inst51|inst17~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .lut_mask = 16'h964D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = (\inst51|inst13~2_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # (GND))))) # (!\inst51|inst13~2_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = CARRY((\inst51|inst13~2_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout ))) # (!\inst51|inst13~2_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 )))

	.dataa(\inst51|inst13~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout  $ (\inst51|inst8~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ) # (!\inst51|inst8~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout  & (!\inst51|inst8~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.datab(\inst51|inst8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout  = CARRY((\inst11|inst80~combout ) # (!\inst51|inst37~1_combout ))

	.dataa(\inst11|inst80~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout  & (\inst51|inst32~3_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout  & ((\inst51|inst32~3_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.datab(\inst51|inst32~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 .lut_mask = 16'h004D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout  = CARRY((\inst51|inst27~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout )) # (!\inst51|inst27~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout ))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 .lut_mask = 16'h004D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout  & (\inst51|inst22~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout  & ((\inst51|inst22~1_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.datab(\inst51|inst22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 .lut_mask = 16'h004D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout ) # (!\inst51|inst17~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout  & (!\inst51|inst17~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout ),
	.datab(\inst51|inst17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h002B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout  & (\inst51|inst13~2_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout  & ((\inst51|inst13~2_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout ),
	.datab(\inst51|inst13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 .lut_mask = 16'h004D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout ) # (!\inst51|inst8~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout  & (!\inst51|inst8~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout ),
	.datab(\inst51|inst8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 .lut_mask = 16'h002B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout  & (\inst51|inst4~2_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout  & ((\inst51|inst4~2_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout ),
	.datab(\inst51|inst4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout ),
	.combout(),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 .lut_mask = 16'h004D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout  = \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .lut_mask = 16'hF0F0;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000000400000000000000000000000000000004000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000400000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000010000000000000000000000000000000040000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000004000000000000000000000000000000040000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000004000000000000000000000000000000040000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \inst51|inst37~0 (
// Equation(s):
// \inst51|inst37~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst47|19~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & 
// (\inst44|19~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(\inst44|19~q ),
	.datac(\inst47|19~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\inst51|inst37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst37~0 .lut_mask = 16'hE400;
defparam \inst51|inst37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \inst44|14 (
	.clk(\inst77~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|14 .is_wysiwyg = "true";
defparam \inst44|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \inst51|inst13~1 (
// Equation(s):
// \inst51|inst13~1_combout  = (\inst51|inst13~0_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst47|14~q )) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst44|14~q )))))

	.dataa(\inst51|inst13~0_combout ),
	.datab(\inst47|14~q ),
	.datac(\inst44|14~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst13~1 .lut_mask = 16'h88A0;
defparam \inst51|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \inst44|13 (
	.clk(\inst77~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst8~3_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|13 .is_wysiwyg = "true";
defparam \inst44|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \inst51|inst8~0 (
// Equation(s):
// \inst51|inst8~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst47|13~q )) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & 
// ((\inst44|13~q )))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\inst47|13~q ),
	.datac(\inst44|13~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst8~0 .lut_mask = 16'h88A0;
defparam \inst51|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \inst51|inst22~0 (
// Equation(s):
// \inst51|inst22~0_combout  = (\inst51|inst13~0_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst47|16~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst44|16~q ))))

	.dataa(\inst44|16~q ),
	.datab(\inst51|inst13~0_combout ),
	.datac(\inst47|16~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst22~0 .lut_mask = 16'hC088;
defparam \inst51|inst22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \inst17|17 (
	.clk(\inst80~clkctrl_outclk ),
	.d(\inst64|inst27~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|17 .is_wysiwyg = "true";
defparam \inst17|17 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \inst44|15 (
	.clk(\inst77~clkctrl_outclk ),
	.d(\inst64|inst17~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|15 .is_wysiwyg = "true";
defparam \inst44|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \inst51|inst17~0 (
// Equation(s):
// \inst51|inst17~0_combout  = (\inst51|inst13~0_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst47|15~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst44|15~q ))))

	.dataa(\inst44|15~q ),
	.datab(\inst51|inst13~0_combout ),
	.datac(\inst47|15~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst17~0 .lut_mask = 16'hC088;
defparam \inst51|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \inst52|19 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|19 .is_wysiwyg = "true";
defparam \inst52|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \inst11|inst80~1 (
// Equation(s):
// \inst11|inst80~1_combout  = (\inst56|19~3_combout  & ((\inst52|19~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [0])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|19~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst11|inst80~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst80~1 .lut_mask = 16'hECA0;
defparam \inst11|inst80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \inst2|inst6|inst1 (
// Equation(s):
// \inst2|inst6|inst1~combout  = (\inst11|inst74~combout  & \inst51|inst32~3_combout )

	.dataa(\inst11|inst74~combout ),
	.datab(gnd),
	.datac(\inst51|inst32~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst6|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst1 .lut_mask = 16'hA0A0;
defparam \inst2|inst6|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \inst2|inst5|inst1 (
// Equation(s):
// \inst2|inst5|inst1~combout  = (\inst11|inst68~combout  & \inst51|inst32~3_combout )

	.dataa(gnd),
	.datab(\inst11|inst68~combout ),
	.datac(\inst51|inst32~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst5|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst1 .lut_mask = 16'hC0C0;
defparam \inst2|inst5|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \inst2|inst11|inst|inst2 (
// Equation(s):
// \inst2|inst11|inst|inst2~combout  = (\inst51|inst27~1_combout  & (\inst2|inst6|inst|inst1~0_combout  & \inst11|inst80~combout ))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst2|inst6|inst|inst1~0_combout ),
	.datac(\inst11|inst80~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst11|inst|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst11|inst|inst2 .lut_mask = 16'h8080;
defparam \inst2|inst11|inst|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \inst2|inst15|inst|inst2 (
// Equation(s):
// \inst2|inst15|inst|inst2~combout  = (\inst11|inst80~combout  & (\inst2|inst10|inst|inst1~combout  & \inst51|inst22~1_combout ))

	.dataa(\inst11|inst80~combout ),
	.datab(\inst2|inst10|inst|inst1~combout ),
	.datac(\inst51|inst22~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst15|inst|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst15|inst|inst2 .lut_mask = 16'h8080;
defparam \inst2|inst15|inst|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \inst2|inst14|inst1 (
// Equation(s):
// \inst2|inst14|inst1~combout  = (\inst51|inst22~1_combout  & \inst11|inst74~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst11|inst74~combout ),
	.cin(gnd),
	.combout(\inst2|inst14|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14|inst1 .lut_mask = 16'hF000;
defparam \inst2|inst14|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \inst2|inst14|inst|inst5~0 (
// Equation(s):
// \inst2|inst14|inst|inst5~0_combout  = (\inst2|inst15|inst|inst2~combout  & ((\inst2|inst14|inst1~combout ) # (\inst2|inst10|inst|inst5~0_combout  $ (\inst2|inst9|inst|inst~combout )))) # (!\inst2|inst15|inst|inst2~combout  & (\inst2|inst14|inst1~combout  
// & (\inst2|inst10|inst|inst5~0_combout  $ (\inst2|inst9|inst|inst~combout ))))

	.dataa(\inst2|inst15|inst|inst2~combout ),
	.datab(\inst2|inst14|inst1~combout ),
	.datac(\inst2|inst10|inst|inst5~0_combout ),
	.datad(\inst2|inst9|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst2|inst14|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14|inst|inst5~0 .lut_mask = 16'h8EE8;
defparam \inst2|inst14|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \inst2|inst8|inst1 (
// Equation(s):
// \inst2|inst8|inst1~combout  = (\inst51|inst27~1_combout  & \inst11|inst62~combout )

	.dataa(\inst51|inst27~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|inst62~combout ),
	.cin(gnd),
	.combout(\inst2|inst8|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|inst1 .lut_mask = 16'hAA00;
defparam \inst2|inst8|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \inst2|inst8|inst|inst5~0 (
// Equation(s):
// \inst2|inst8|inst|inst5~0_combout  = (\inst2|inst8|inst1~combout  & ((\inst2|inst9|inst|inst5~0_combout ) # ((\inst2|inst4|inst1~combout  & \inst2|inst5|inst|inst5~0_combout )))) # (!\inst2|inst8|inst1~combout  & (\inst2|inst4|inst1~combout  & 
// (\inst2|inst9|inst|inst5~0_combout  & \inst2|inst5|inst|inst5~0_combout )))

	.dataa(\inst2|inst8|inst1~combout ),
	.datab(\inst2|inst4|inst1~combout ),
	.datac(\inst2|inst9|inst|inst5~0_combout ),
	.datad(\inst2|inst5|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst8|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|inst|inst5~0 .lut_mask = 16'hE8A0;
defparam \inst2|inst8|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \inst49|15 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|15 .is_wysiwyg = "true";
defparam \inst49|15 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \inst32|15 (
	.clk(\inst79~clkctrl_outclk ),
	.d(\inst32|15~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|15 .is_wysiwyg = "true";
defparam \inst32|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \inst11|inst56~0 (
// Equation(s):
// \inst11|inst56~0_combout  = (\inst56|19~1_combout  & ((\inst49|15~q ) # ((\inst56|19~0_combout  & \inst32|15~q )))) # (!\inst56|19~1_combout  & (\inst56|19~0_combout  & ((\inst32|15~q ))))

	.dataa(\inst56|19~1_combout ),
	.datab(\inst56|19~0_combout ),
	.datac(\inst49|15~q ),
	.datad(\inst32|15~q ),
	.cin(gnd),
	.combout(\inst11|inst56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst56~0 .lut_mask = 16'hECA0;
defparam \inst11|inst56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \inst72|inst1|43~0 (
// Equation(s):
// \inst72|inst1|43~0_combout  = (\inst11|inst56~combout ) # ((\inst51|inst17~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst17~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst51|inst17~1_combout ),
	.datac(\inst11|inst56~combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst1|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|43~0 .lut_mask = 16'hFEF2;
defparam \inst72|inst1|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \inst32|14 (
	.clk(\inst79~clkctrl_outclk ),
	.d(\inst64|inst13~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|14 .is_wysiwyg = "true";
defparam \inst32|14 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \inst49|14 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|14 .is_wysiwyg = "true";
defparam \inst49|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \inst11|inst50~0 (
// Equation(s):
// \inst11|inst50~0_combout  = (\inst32|14~q  & ((\inst56|19~0_combout ) # ((\inst49|14~q  & \inst56|19~1_combout )))) # (!\inst32|14~q  & (((\inst49|14~q  & \inst56|19~1_combout ))))

	.dataa(\inst32|14~q ),
	.datab(\inst56|19~0_combout ),
	.datac(\inst49|14~q ),
	.datad(\inst56|19~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst50~0 .lut_mask = 16'hF888;
defparam \inst11|inst50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \inst72|inst1|47~0 (
// Equation(s):
// \inst72|inst1|47~0_combout  = (\inst11|inst50~combout  & ((\inst51|inst13~2_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst13~2_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst51|inst13~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst11|inst50~combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst1|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|47~0 .lut_mask = 16'hE040;
defparam \inst72|inst1|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \inst49|13 (
	.clk(\inst94~combout ),
	.d(\inst49|13~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|13 .is_wysiwyg = "true";
defparam \inst49|13 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \inst52|13 (
	.clk(\inst104~clkctrl_outclk ),
	.d(\inst64|inst8~3_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|13 .is_wysiwyg = "true";
defparam \inst52|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \inst11|inst44~1 (
// Equation(s):
// \inst11|inst44~1_combout  = (\inst56|19~3_combout  & ((\inst52|13~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [6])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|13~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\inst11|inst44~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst44~1 .lut_mask = 16'hECA0;
defparam \inst11|inst44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \inst72|inst1|45~0 (
// Equation(s):
// \inst72|inst1|45~0_combout  = (\inst11|inst44~combout ) # ((\inst51|inst8~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\inst51|inst8~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst51|inst8~1_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst11|inst44~combout ),
	.cin(gnd),
	.combout(\inst72|inst1|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|45~0 .lut_mask = 16'hFFD8;
defparam \inst72|inst1|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \inst51|inst4~2 (
// Equation(s):
// \inst51|inst4~2_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst51|inst4~1_combout ) # ((\inst51|inst4~0_combout  & \inst17|12~q ))))

	.dataa(\inst51|inst4~1_combout ),
	.datab(\inst51|inst4~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst17|12~q ),
	.cin(gnd),
	.combout(\inst51|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst4~2 .lut_mask = 16'h0E0A;
defparam \inst51|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \inst72|inst1|51~0 (
// Equation(s):
// \inst72|inst1|51~0_combout  = (\inst11|inst38~combout ) # ((\inst51|inst4~2_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst4~2_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst11|inst38~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst51|inst4~2_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|51~0 .lut_mask = 16'hFCEE;
defparam \inst72|inst1|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \inst72|inst1|77 (
// Equation(s):
// \inst72|inst1|77~combout  = \inst72|inst1|52~0_combout  $ (\inst72|inst1|51~0_combout  $ (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst72|inst1|78~0_combout ))))

	.dataa(\inst72|inst1|52~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst72|inst1|78~0_combout ),
	.datad(\inst72|inst1|51~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|77~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|77 .lut_mask = 16'h659A;
defparam \inst72|inst1|77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout  = (\inst11|inst44~combout ) # (!\inst51|inst37~1_combout )

	.dataa(gnd),
	.datab(\inst11|inst44~combout ),
	.datac(\inst51|inst37~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = 16'hCFCF;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  = (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (!\inst51|inst13~2_combout  & !\inst51|inst17~1_combout ))

	.dataa(gnd),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datac(\inst51|inst13~2_combout ),
	.datad(\inst51|inst17~1_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3 .lut_mask = 16'h0003;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout  
// $ (\inst51|inst32~3_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1 .lut_mask = 16'h4C8C;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \inst64|inst15 (
// Equation(s):
// \inst64|inst15~combout  = (\inst63|116~q  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]))

	.dataa(\inst63|116~q ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst64|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst15 .lut_mask = 16'h0808;
defparam \inst64|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  = (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (!\inst51|inst22~1_combout  & (!\inst51|inst17~1_combout  & !\inst51|inst13~2_combout 
// )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datab(\inst51|inst22~1_combout ),
	.datac(\inst51|inst17~1_combout ),
	.datad(\inst51|inst13~2_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4 .lut_mask = 16'h0001;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout )))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 16'hF0D8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ))))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 16'hCCE4;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\inst11|inst50~combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout  & (\inst11|inst50~combout ))))

	.dataa(\inst11|inst50~combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~4_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'hB8AA;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \inst64|inst17~0 (
// Equation(s):
// \inst64|inst17~0_combout  = (\inst64|inst15~combout ) # ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// \inst102|35~0_combout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datab(\inst64|inst15~combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\inst102|35~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst17~0 .lut_mask = 16'hCECC;
defparam \inst64|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = 16'hCEC4;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = 16'hBA8A;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout )))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8 .lut_mask = 16'hFD20;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\inst11|inst56~combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (\inst11|inst56~combout ))))

	.dataa(\inst11|inst56~combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9 .lut_mask = 16'hBA8A;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \inst64|inst25 (
// Equation(s):
// \inst64|inst25~combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & \inst63|118~q ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst63|118~q ),
	.cin(gnd),
	.combout(\inst64|inst25~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst25 .lut_mask = 16'h0C00;
defparam \inst64|inst25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout )))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10 .lut_mask = 16'hFB40;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout )))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11 .lut_mask = 16'hF0B8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout )))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12 .lut_mask = 16'hFB40;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// (((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout )))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13 .lut_mask = 16'hFB40;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \inst72|inst|78~2 (
// Equation(s):
// \inst72|inst|78~2_combout  = (\inst72|inst|78~0_combout ) # (!\inst72|inst|44~0_combout )

	.dataa(gnd),
	.datab(\inst72|inst|44~0_combout ),
	.datac(\inst72|inst|78~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst72|inst|78~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|78~2 .lut_mask = 16'hF3F3;
defparam \inst72|inst|78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \inst72|inst|82 (
// Equation(s):
// \inst72|inst|82~combout  = \inst72|inst|45~0_combout  $ (\inst72|inst|48~0_combout  $ (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst72|inst|78~2_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst72|inst|45~0_combout ),
	.datac(\inst72|inst|78~2_combout ),
	.datad(\inst72|inst|48~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|82~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|82 .lut_mask = 16'h639C;
defparam \inst72|inst|82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15 .lut_mask = 16'hABA8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \inst2|inst7|inst|inst (
// Equation(s):
// \inst2|inst7|inst|inst~combout  = (\inst11|inst74~combout  & (\inst51|inst37~1_combout  $ (((\inst11|inst80~combout  & \inst51|inst32~3_combout ))))) # (!\inst11|inst74~combout  & (((\inst11|inst80~combout  & \inst51|inst32~3_combout ))))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst11|inst80~combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst2|inst7|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst|inst .lut_mask = 16'h7888;
defparam \inst2|inst7|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout  = (\inst51|inst4~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout )) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15_combout ),
	.datab(\inst51|inst4~2_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21 .lut_mask = 16'hABA8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout  = (\inst51|inst4~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout )) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout )))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22 .lut_mask = 16'hCDC8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout  = (\inst51|inst4~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout )) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout )))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23 .lut_mask = 16'hCDC8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst51|inst4~2_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout )) # (!\inst51|inst4~2_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datad(\inst51|inst4~2_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24 .lut_mask = 16'hCCD8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout  = (\inst51|inst4~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout )) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout )))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25 .lut_mask = 16'hCDC8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout  = (\inst51|inst4~2_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout )) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout )))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26 .lut_mask = 16'hCDC8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout  = (\inst51|inst4~2_combout  & (((\inst11|inst74~combout )))) # (!\inst51|inst4~2_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & ((\inst11|inst74~combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst11|inst74~combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27 .lut_mask = 16'hFE04;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \inst64|inst37~0 (
// Equation(s):
// \inst64|inst37~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst63|120~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(\inst63|120~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout ),
	.cin(gnd),
	.combout(\inst64|inst37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst37~0 .lut_mask = 16'h08A8;
defparam \inst64|inst37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF0E4;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \inst63|123~0 (
// Equation(s):
// \inst63|123~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst63|116~q ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & \inst63|115~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|116~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|115~q ),
	.cin(gnd),
	.combout(\inst63|123~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|123~0 .lut_mask = 16'hADA8;
defparam \inst63|123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \inst63|126~0 (
// Equation(s):
// \inst63|126~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst63|117~q )) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ((\inst63|118~q )))))

	.dataa(\inst63|117~q ),
	.datab(\inst63|118~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst63|126~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|126~0 .lut_mask = 16'hFA0C;
defparam \inst63|126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \inst24~3 (
// Equation(s):
// \inst24~3_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((!\inst33~combout ) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst33~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~3 .lut_mask = 16'h0700;
defparam \inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \inst1|inst1|sub|104~0 (
// Equation(s):
// \inst1|inst1|sub|104~0_combout  = (\inst1|inst1|sub|110~q  & (\inst1|inst1|sub|99~q  & (\inst1|inst1|sub|9~q  & \inst1|inst1|sub|87~q )))

	.dataa(\inst1|inst1|sub|110~q ),
	.datab(\inst1|inst1|sub|99~q ),
	.datac(\inst1|inst1|sub|9~q ),
	.datad(\inst1|inst1|sub|87~q ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|104~0 .lut_mask = 16'h8000;
defparam \inst1|inst1|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \inst1|inst2|sub|75~0 (
// Equation(s):
// \inst1|inst2|sub|75~0_combout  = (\inst24~7_combout  & (\inst1|inst2|sub|9~q  $ (((\inst1|inst1|sub|104~0_combout  & \inst1|inst|sub|104~0_combout )))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst1|sub|104~0_combout ),
	.datac(\inst1|inst2|sub|9~q ),
	.datad(\inst1|inst|sub|104~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|75~0 .lut_mask = 16'h28A0;
defparam \inst1|inst2|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \inst81~0 (
// Equation(s):
// \inst81~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst7~combout  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst7~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst81~0 .lut_mask = 16'h0002;
defparam \inst81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb inst80(
// Equation(s):
// \inst80~combout  = LCELL((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst77~0_combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst77~0_combout ),
	.cin(gnd),
	.combout(\inst80~combout ),
	.cout());
// synopsys translate_off
defparam inst80.lut_mask = 16'hC000;
defparam inst80.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \inst104~0 (
// Equation(s):
// \inst104~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst7~combout  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [10])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst7~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst104~0 .lut_mask = 16'h0100;
defparam \inst104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb inst94(
// Equation(s):
// \inst94~combout  = LCELL((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & \inst104~0_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(gnd),
	.datad(\inst104~0_combout ),
	.cin(gnd),
	.combout(\inst94~combout ),
	.cout());
// synopsys translate_off
defparam inst94.lut_mask = 16'h3300;
defparam inst94.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb inst104(
// Equation(s):
// \inst104~combout  = LCELL((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & \inst104~0_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(gnd),
	.datad(\inst104~0_combout ),
	.cin(gnd),
	.combout(\inst104~combout ),
	.cout());
// synopsys translate_off
defparam inst104.lut_mask = 16'hCC00;
defparam inst104.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .lut_mask = 16'h0080;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \inst82~0 (
// Equation(s):
// \inst82~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst7~combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst7~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst82~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst82~0 .lut_mask = 16'h0020;
defparam \inst82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb inst89(
// Equation(s):
// \inst89~combout  = LCELL((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst82~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst82~0_combout ),
	.cin(gnd),
	.combout(\inst89~combout ),
	.cout());
// synopsys translate_off
defparam inst89.lut_mask = 16'hF000;
defparam inst89.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h040F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h2100;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h3222;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFEF;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hA0FF;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .lut_mask = 16'hD5C0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb inst82(
// Equation(s):
// \inst82~combout  = LCELL((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst82~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst82~0_combout ),
	.cin(gnd),
	.combout(\inst82~combout ),
	.cout());
// synopsys translate_off
defparam inst82.lut_mask = 16'h0F00;
defparam inst82.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb inst81(
// Equation(s):
// \inst81~combout  = LCELL((\inst81~0_combout  & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]))

	.dataa(\inst81~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst81~combout ),
	.cout());
// synopsys translate_off
defparam inst81.lut_mask = 16'h0A0A;
defparam inst81.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hEAF5;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0084;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3230;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hC000;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hFCF2;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00B8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0A14;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h2100;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00EA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0080;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hDCCC;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h5140;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'h22EE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hD0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'hFFBE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'hA4AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hB1B1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0101;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .lut_mask = 16'hCCDC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h003A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hFFEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h1040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hF8FB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hAAAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h769E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \SINGLE~input (
	.i(SINGLE),
	.ibar(gnd),
	.o(\SINGLE~input_o ));
// synopsys translate_off
defparam \SINGLE~input .bus_hold = "false";
defparam \SINGLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst104~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst104~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst104~clkctrl_outclk ));
// synopsys translate_off
defparam \inst104~clkctrl .clock_type = "global clock";
defparam \inst104~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst80~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst80~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst80~clkctrl_outclk ));
// synopsys translate_off
defparam \inst80~clkctrl .clock_type = "global clock";
defparam \inst80~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst89~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst89~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst89~clkctrl_outclk ));
// synopsys translate_off
defparam \inst89~clkctrl .clock_type = "global clock";
defparam \inst89~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst82~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst82~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst82~clkctrl_outclk ));
// synopsys translate_off
defparam \inst82~clkctrl .clock_type = "global clock";
defparam \inst82~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \inst32|15~feeder (
// Equation(s):
// \inst32|15~feeder_combout  = \inst64|inst17~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst17~combout ),
	.cin(gnd),
	.combout(\inst32|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|15~feeder .lut_mask = 16'hFF00;
defparam \inst32|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \inst49|13~feeder (
// Equation(s):
// \inst49|13~feeder_combout  = \inst64|inst8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst8~3_combout ),
	.cin(gnd),
	.combout(\inst49|13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst49|13~feeder .lut_mask = 16'hFF00;
defparam \inst49|13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \R13~output (
	.i(\inst44|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R13),
	.obar());
// synopsys translate_off
defparam \R13~output .bus_hold = "false";
defparam \R13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \BUS[7]~output (
	.i(\inst64|inst4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[7]),
	.obar());
// synopsys translate_off
defparam \BUS[7]~output .bus_hold = "false";
defparam \BUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \BUS[6]~output (
	.i(\inst64|inst8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[6]),
	.obar());
// synopsys translate_off
defparam \BUS[6]~output .bus_hold = "false";
defparam \BUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \BUS[5]~output (
	.i(\inst64|inst13~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[5]),
	.obar());
// synopsys translate_off
defparam \BUS[5]~output .bus_hold = "false";
defparam \BUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \BUS[4]~output (
	.i(\inst64|inst17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[4]),
	.obar());
// synopsys translate_off
defparam \BUS[4]~output .bus_hold = "false";
defparam \BUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \BUS[3]~output (
	.i(\inst64|inst22~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[3]),
	.obar());
// synopsys translate_off
defparam \BUS[3]~output .bus_hold = "false";
defparam \BUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \BUS[2]~output (
	.i(\inst64|inst27~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[2]),
	.obar());
// synopsys translate_off
defparam \BUS[2]~output .bus_hold = "false";
defparam \BUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \BUS[1]~output (
	.i(\inst64|inst32~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[1]),
	.obar());
// synopsys translate_off
defparam \BUS[1]~output .bus_hold = "false";
defparam \BUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \BUS[0]~output (
	.i(\inst64|inst37~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS[0]),
	.obar());
// synopsys translate_off
defparam \BUS[0]~output .bus_hold = "false";
defparam \BUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \romA11~output (
	.i(\inst1|inst2|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA11),
	.obar());
// synopsys translate_off
defparam \romA11~output .bus_hold = "false";
defparam \romA11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \R20~output (
	.i(\inst47|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R20),
	.obar());
// synopsys translate_off
defparam \R20~output .bus_hold = "false";
defparam \R20~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \R22~output (
	.i(\inst47|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R22),
	.obar());
// synopsys translate_off
defparam \R22~output .bus_hold = "false";
defparam \R22~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \R21~output (
	.i(\inst47|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R21),
	.obar());
// synopsys translate_off
defparam \R21~output .bus_hold = "false";
defparam \R21~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \R23~output (
	.i(\inst47|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R23),
	.obar());
// synopsys translate_off
defparam \R23~output .bus_hold = "false";
defparam \R23~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \romA10~output (
	.i(\inst1|inst2|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA10),
	.obar());
// synopsys translate_off
defparam \romA10~output .bus_hold = "false";
defparam \romA10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \romA9~output (
	.i(\inst1|inst2|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA9),
	.obar());
// synopsys translate_off
defparam \romA9~output .bus_hold = "false";
defparam \romA9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \romA8~output (
	.i(\inst1|inst2|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA8),
	.obar());
// synopsys translate_off
defparam \romA8~output .bus_hold = "false";
defparam \romA8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \romA7~output (
	.i(\inst1|inst1|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA7),
	.obar());
// synopsys translate_off
defparam \romA7~output .bus_hold = "false";
defparam \romA7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \romA6~output (
	.i(\inst1|inst1|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA6),
	.obar());
// synopsys translate_off
defparam \romA6~output .bus_hold = "false";
defparam \romA6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \romA3~output (
	.i(\inst1|inst|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA3),
	.obar());
// synopsys translate_off
defparam \romA3~output .bus_hold = "false";
defparam \romA3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \romA2~output (
	.i(\inst1|inst|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA2),
	.obar());
// synopsys translate_off
defparam \romA2~output .bus_hold = "false";
defparam \romA2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \romA1~output (
	.i(\inst1|inst|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA1),
	.obar());
// synopsys translate_off
defparam \romA1~output .bus_hold = "false";
defparam \romA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \romA0~output (
	.i(\inst1|inst|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(romA0),
	.obar());
// synopsys translate_off
defparam \romA0~output .bus_hold = "false";
defparam \romA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \R03~output (
	.i(\inst32|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R03),
	.obar());
// synopsys translate_off
defparam \R03~output .bus_hold = "false";
defparam \R03~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \R02~output (
	.i(\inst32|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R02),
	.obar());
// synopsys translate_off
defparam \R02~output .bus_hold = "false";
defparam \R02~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \R01~output (
	.i(\inst32|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R01),
	.obar());
// synopsys translate_off
defparam \R01~output .bus_hold = "false";
defparam \R01~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \R00~output (
	.i(\inst32|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R00),
	.obar());
// synopsys translate_off
defparam \R00~output .bus_hold = "false";
defparam \R00~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \R12~output (
	.i(\inst44|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R12),
	.obar());
// synopsys translate_off
defparam \R12~output .bus_hold = "false";
defparam \R12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \R11~output (
	.i(\inst44|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R11),
	.obar());
// synopsys translate_off
defparam \R11~output .bus_hold = "false";
defparam \R11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \R10~output (
	.i(\inst44|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R10),
	.obar());
// synopsys translate_off
defparam \R10~output .bus_hold = "false";
defparam \R10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \ALUC3~output (
	.i(\inst63|117~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUC3),
	.obar());
// synopsys translate_off
defparam \ALUC3~output .bus_hold = "false";
defparam \ALUC3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \ALUC2~output (
	.i(\inst63|118~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUC2),
	.obar());
// synopsys translate_off
defparam \ALUC2~output .bus_hold = "false";
defparam \ALUC2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \ALUC1~output (
	.i(\inst63|119~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUC1),
	.obar());
// synopsys translate_off
defparam \ALUC1~output .bus_hold = "false";
defparam \ALUC1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \ALUC0~output (
	.i(\inst63|120~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUC0),
	.obar());
// synopsys translate_off
defparam \ALUC0~output .bus_hold = "false";
defparam \ALUC0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hEE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h7878;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 (
	.dataa(\~QIC_CREATED_GND~I_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .lut_mask = 16'hC800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .lut_mask = 16'hDCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hECCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'h8888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h33CC;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h3C3C;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hB0A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h8800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hF878;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h2800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'hCC40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hFFCD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h0705;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .lut_mask = 16'hE020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'hFAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hFBC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h8A80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .lut_mask = 16'hFFEE;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'hCC08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hFF08;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hDC50;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h6104;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h2F20;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2230;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hFFC8;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hEE22;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h00CC;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hBAAA;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFFD;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hC0EA;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hB080;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0003;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hCCEC;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h1001;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0044;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00F8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .lut_mask = 16'hFEAA;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h5410;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hB8B8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \inst1|inst|sub|97 (
// Equation(s):
// \inst1|inst|sub|97~combout  = \inst1|inst|sub|99~q  $ (((\inst1|inst|sub|87~q  & \inst1|inst|sub|9~q )))

	.dataa(\inst1|inst|sub|87~q ),
	.datab(gnd),
	.datac(\inst1|inst|sub|9~q ),
	.datad(\inst1|inst|sub|99~q ),
	.cin(gnd),
	.combout(\inst1|inst|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|97 .lut_mask = 16'h5FA0;
defparam \inst1|inst|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \inst1|inst|sub|107 (
// Equation(s):
// \inst1|inst|sub|107~combout  = \inst1|inst|sub|110~q  $ (((\inst1|inst|sub|87~q  & (\inst1|inst|sub|9~q  & \inst1|inst|sub|99~q ))))

	.dataa(\inst1|inst|sub|87~q ),
	.datab(\inst1|inst|sub|110~q ),
	.datac(\inst1|inst|sub|9~q ),
	.datad(\inst1|inst|sub|99~q ),
	.cin(gnd),
	.combout(\inst1|inst|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|107 .lut_mask = 16'h6CCC;
defparam \inst1|inst|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \inst1|inst|sub|104~0 (
// Equation(s):
// \inst1|inst|sub|104~0_combout  = (\inst1|inst|sub|87~q  & (\inst1|inst|sub|110~q  & (\inst1|inst|sub|9~q  & \inst1|inst|sub|99~q )))

	.dataa(\inst1|inst|sub|87~q ),
	.datab(\inst1|inst|sub|110~q ),
	.datac(\inst1|inst|sub|9~q ),
	.datad(\inst1|inst|sub|99~q ),
	.cin(gnd),
	.combout(\inst1|inst|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|104~0 .lut_mask = 16'h8000;
defparam \inst1|inst|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \inst1|inst1|sub|75~2 (
// Equation(s):
// \inst1|inst1|sub|75~2_combout  = (\inst24~7_combout  & (\inst1|inst|sub|104~0_combout  $ (\inst1|inst1|sub|9~q )))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst|sub|104~0_combout ),
	.datac(\inst1|inst1|sub|9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst1|sub|75~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|75~2 .lut_mask = 16'h2828;
defparam \inst1|inst1|sub|75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \inst1|inst1|sub|92~2 (
// Equation(s):
// \inst1|inst1|sub|92~2_combout  = (\inst24~7_combout  & (\inst1|inst1|sub|87~q  $ (((\inst1|inst1|sub|9~q  & \inst1|inst|sub|104~0_combout )))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst1|sub|87~q ),
	.datac(\inst1|inst1|sub|9~q ),
	.datad(\inst1|inst|sub|104~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|92~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|92~2 .lut_mask = 16'h2888;
defparam \inst1|inst1|sub|92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \inst1|inst1|sub|106~1 (
// Equation(s):
// \inst1|inst1|sub|106~1_combout  = (\inst1|inst|sub|104~0_combout  & (\inst1|inst1|sub|99~q  & (\inst1|inst1|sub|9~q  & \inst1|inst1|sub|87~q )))

	.dataa(\inst1|inst|sub|104~0_combout ),
	.datab(\inst1|inst1|sub|99~q ),
	.datac(\inst1|inst1|sub|9~q ),
	.datad(\inst1|inst1|sub|87~q ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|106~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|106~1 .lut_mask = 16'h8000;
defparam \inst1|inst1|sub|106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \inst1|inst1|sub|106~0 (
// Equation(s):
// \inst1|inst1|sub|106~0_combout  = (\inst1|inst|sub|104~0_combout  & (\inst1|inst1|sub|9~q  & \inst1|inst1|sub|87~q ))

	.dataa(\inst1|inst|sub|104~0_combout ),
	.datab(gnd),
	.datac(\inst1|inst1|sub|9~q ),
	.datad(\inst1|inst1|sub|87~q ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|106~0 .lut_mask = 16'hA000;
defparam \inst1|inst1|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \inst1|inst2|sub|106~0 (
// Equation(s):
// \inst1|inst2|sub|106~0_combout  = (\inst1|inst1|sub|110~q  & (\inst1|inst1|sub|99~q  & (\inst1|inst1|sub|106~0_combout  & \inst1|inst2|sub|9~q )))

	.dataa(\inst1|inst1|sub|110~q ),
	.datab(\inst1|inst1|sub|99~q ),
	.datac(\inst1|inst1|sub|106~0_combout ),
	.datad(\inst1|inst2|sub|9~q ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|106~0 .lut_mask = 16'h8000;
defparam \inst1|inst2|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \inst1|inst2|sub|97 (
// Equation(s):
// \inst1|inst2|sub|97~combout  = \inst1|inst2|sub|99~q  $ (((\inst1|inst2|sub|106~0_combout  & \inst1|inst2|sub|87~q )))

	.dataa(gnd),
	.datab(\inst1|inst2|sub|106~0_combout ),
	.datac(\inst1|inst2|sub|87~q ),
	.datad(\inst1|inst2|sub|99~q ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|97 .lut_mask = 16'h3FC0;
defparam \inst1|inst2|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA080;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h005F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 .lut_mask = 16'hD5C0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5 .lut_mask = 16'hD5C0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h5A5F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h3C3C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .lut_mask = 16'hECCC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 .lut_mask = 16'hFF20;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000022850000000000000000000000000000000500000000000000000000000000000005500000000000000000000000000008550000000000000000000000000000000500000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005500000000000000000000000000000005;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000050000000000000000000000000000000140000000000000000000000000000805000000000000000000000000000008050000000000000000000000000000020500000000000000000000000000000205000000000000000000000000000002050000000000000000000000000000014000000000000000000000000000000140000000000000000000000000000000140000000000000000000000000000001400000000000000000000000000000014000000000000000000000000000000140000000000000000000000000000000500000000000000000000000000000005000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFCFC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \inst56|19~2 (
// Equation(s):
// \inst56|19~2_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst56|19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst56|19~2 .lut_mask = 16'h000A;
defparam \inst56|19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \CLR~input (
	.i(CLR),
	.ibar(gnd),
	.o(\CLR~input_o ));
// synopsys translate_off
defparam \CLR~input .bus_hold = "false";
defparam \CLR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \inst52|14 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|14 .is_wysiwyg = "true";
defparam \inst52|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \inst46|19~feeder (
// Equation(s):
// \inst46|19~feeder_combout  = \inst64|inst37~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst37~combout ),
	.cin(gnd),
	.combout(\inst46|19~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|19~feeder .lut_mask = 16'hFF00;
defparam \inst46|19~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \inst46|19 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|19~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|19 .is_wysiwyg = "true";
defparam \inst46|19 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD000000000000000000000000000033CF4000000000000000000000000000000F40000000000000000000000000000003F0000000000000000000000000000CFF4000000000000000000000000000000F4000000000000000000000000000003F400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000003F;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h000000000000000000000000000000F40000000000000000000000000000003C0000000000000000000000000000C8F40000000000000000000000000000C8F4000000000000000000000000000030F4000000000000000000000000000030F4000000000000000000000000000030F400000000000000000000000000003D0500000000000000000000000000003D01000000000000000000000000000003D0000000000000000000000000000003D0000000000000000000000000000003D2000000000000000000000000000003D1000000000000000000000000000000F4000000000000000000000000000000F40000000000000000000000000000001F;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCACA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAFA0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA8000000000000000000000000000A2EAA000000000000000000000000000002AA0000000000000000000000000000022A0000000000000000000000000002ABAA00000000000000000000000000000AAA00000000000000000000000000000AAA0000000000000000000000000000000A0000000000000000000000000000000A0000000000000000000000000000022A000000000000000000000000000000AB;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h000000000000000000000000000002AA000000000000000000000000000000AA000000000000000000000000000282AA000000000000000000000000000282AA0000000000000000000000000000A2AA0000000000000000000000000000A2AA0000000000000000000000000000A2AA0000000000000000000000000002AA800000000000000000000000000002AA8000000000000000000000000000002AA800000000000000000000000000002AA800000000000000000000000000002AA800000000000000000000000000002AAB000000000000000000000000000002AA000000000000000000000000000002AA0000000000000000000000000000002A;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hCFC0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hF0AA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAAF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \inst32|19 (
	.clk(\inst79~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|19 .is_wysiwyg = "true";
defparam \inst32|19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \inst49|19 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|19 .is_wysiwyg = "true";
defparam \inst49|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \inst11|inst80~0 (
// Equation(s):
// \inst11|inst80~0_combout  = (\inst56|19~1_combout  & ((\inst49|19~q ) # ((\inst32|19~q  & \inst56|19~0_combout )))) # (!\inst56|19~1_combout  & (\inst32|19~q  & ((\inst56|19~0_combout ))))

	.dataa(\inst56|19~1_combout ),
	.datab(\inst32|19~q ),
	.datac(\inst49|19~q ),
	.datad(\inst56|19~0_combout ),
	.cin(gnd),
	.combout(\inst11|inst80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst80~0 .lut_mask = 16'hECA0;
defparam \inst11|inst80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \inst48|19 (
	.clk(\inst89~clkctrl_outclk ),
	.d(\inst64|inst37~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|19 .is_wysiwyg = "true";
defparam \inst48|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \inst56|19~4 (
// Equation(s):
// \inst56|19~4_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst56|19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst56|19~4 .lut_mask = 16'h0500;
defparam \inst56|19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \inst11|inst80 (
// Equation(s):
// \inst11|inst80~combout  = (\inst11|inst80~1_combout ) # ((\inst11|inst80~0_combout ) # ((\inst48|19~q  & \inst56|19~4_combout )))

	.dataa(\inst11|inst80~1_combout ),
	.datab(\inst11|inst80~0_combout ),
	.datac(\inst48|19~q ),
	.datad(\inst56|19~4_combout ),
	.cin(gnd),
	.combout(\inst11|inst80~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst80 .lut_mask = 16'hFEEE;
defparam \inst11|inst80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \inst63|128~0 (
// Equation(s):
// \inst63|128~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ((\inst63|119~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (\inst63|120~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|120~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|119~q ),
	.cin(gnd),
	.combout(\inst63|128~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|128~0 .lut_mask = 16'h5404;
defparam \inst63|128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \inst63|128~1 (
// Equation(s):
// \inst63|128~1_combout  = (\inst63|128~0_combout ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst11|inst80~combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst11|inst80~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|128~0_combout ),
	.cin(gnd),
	.combout(\inst63|128~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|128~1 .lut_mask = 16'hFF80;
defparam \inst63|128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \inst63|120 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|128~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|120~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|120 .is_wysiwyg = "true";
defparam \inst63|120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \inst63|127~0 (
// Equation(s):
// \inst63|127~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst63|120~q ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & \inst63|119~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|120~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|119~q ),
	.cin(gnd),
	.combout(\inst63|127~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|127~0 .lut_mask = 16'hADA8;
defparam \inst63|127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \inst17|19 (
	.clk(\inst80~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|19 .is_wysiwyg = "true";
defparam \inst17|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \inst51|inst37~1 (
// Equation(s):
// \inst51|inst37~1_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst51|inst37~0_combout ) # ((\inst17|19~q  & \inst51|inst4~0_combout ))))

	.dataa(\inst51|inst37~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst17|19~q ),
	.datad(\inst51|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst51|inst37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst37~1 .lut_mask = 16'h3222;
defparam \inst51|inst37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \inst44|18 (
	.clk(\inst77~clkctrl_outclk ),
	.d(\inst64|inst32~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|18 .is_wysiwyg = "true";
defparam \inst44|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \inst51|inst32~2 (
// Equation(s):
// \inst51|inst32~2_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst47|18~q )) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & 
// ((\inst44|18~q )))))

	.dataa(\inst47|18~q ),
	.datab(\inst44|18~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst32~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst32~2 .lut_mask = 16'hA0C0;
defparam \inst51|inst32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \inst51|inst32~4 (
// Equation(s):
// \inst51|inst32~4_combout  = (\inst51|inst32~2_combout ) # ((\inst17|18~q  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [12])))

	.dataa(\inst17|18~q ),
	.datab(\inst51|inst32~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst32~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst32~4 .lut_mask = 16'hCECC;
defparam \inst51|inst32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \inst2|inst7|inst|inst2~0 (
// Equation(s):
// \inst2|inst7|inst|inst2~0_combout  = (\inst11|inst74~combout  & (\inst51|inst37~1_combout  & (\inst11|inst80~combout  & \inst51|inst32~4_combout )))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst11|inst80~combout ),
	.datad(\inst51|inst32~4_combout ),
	.cin(gnd),
	.combout(\inst2|inst7|inst|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst|inst2~0 .lut_mask = 16'h8000;
defparam \inst2|inst7|inst|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \inst2|inst6|inst|inst1~0 (
// Equation(s):
// \inst2|inst6|inst|inst1~0_combout  = \inst2|inst6|inst1~combout  $ (\inst2|inst7|inst|inst2~0_combout  $ (((\inst51|inst37~1_combout  & \inst11|inst68~combout ))))

	.dataa(\inst2|inst6|inst1~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst11|inst68~combout ),
	.datad(\inst2|inst7|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst6|inst|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst|inst1~0 .lut_mask = 16'h956A;
defparam \inst2|inst6|inst|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \inst102|35~1 (
// Equation(s):
// \inst102|35~1_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [25])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst102|35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst102|35~1 .lut_mask = 16'h3030;
defparam \inst102|35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \inst64|inst24 (
// Equation(s):
// \inst64|inst24~combout  = (\inst102|35~1_combout  & (\inst2|inst6|inst|inst1~0_combout  $ (((\inst51|inst27~1_combout  & \inst11|inst80~combout )))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst2|inst6|inst|inst1~0_combout ),
	.datac(\inst11|inst80~combout ),
	.datad(\inst102|35~1_combout ),
	.cin(gnd),
	.combout(\inst64|inst24~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst24 .lut_mask = 16'h6C00;
defparam \inst64|inst24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \inst102|33 (
// Equation(s):
// \inst102|33~combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]) # (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst102|33~combout ),
	.cout());
// synopsys translate_off
defparam \inst102|33 .lut_mask = 16'hFCFC;
defparam \inst102|33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \inst17|15 (
	.clk(\inst80~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|15 .is_wysiwyg = "true";
defparam \inst17|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \inst51|inst17~1 (
// Equation(s):
// \inst51|inst17~1_combout  = (\inst51|inst17~0_combout ) # ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\inst17|15~q  & \inst51|inst4~0_combout )))

	.dataa(\inst51|inst17~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst17|15~q ),
	.datad(\inst51|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst51|inst17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst17~1 .lut_mask = 16'hBAAA;
defparam \inst51|inst17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \inst17|14 (
	.clk(\inst80~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|14 .is_wysiwyg = "true";
defparam \inst17|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \inst51|inst13~2 (
// Equation(s):
// \inst51|inst13~2_combout  = (\inst51|inst13~1_combout ) # ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & (\inst17|14~q  & \inst51|inst4~0_combout )))

	.dataa(\inst51|inst13~1_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst17|14~q ),
	.datad(\inst51|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst51|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst13~2 .lut_mask = 16'hBAAA;
defparam \inst51|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  = (!\inst51|inst13~2_combout  & !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst51|inst13~2_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0 .lut_mask = 16'h000F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout  = (!\inst51|inst27~1_combout  & (!\inst51|inst17~1_combout  & (!\inst51|inst22~1_combout  & \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout 
// )))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst51|inst17~1_combout ),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1 .lut_mask = 16'h0100;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \inst17|18 (
	.clk(\inst80~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|18 .is_wysiwyg = "true";
defparam \inst17|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \inst51|inst32~3 (
// Equation(s):
// \inst51|inst32~3_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst51|inst32~2_combout ) # ((\inst51|inst4~0_combout  & \inst17|18~q ))))

	.dataa(\inst51|inst4~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst17|18~q ),
	.datad(\inst51|inst32~2_combout ),
	.cin(gnd),
	.combout(\inst51|inst32~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst32~3 .lut_mask = 16'h3320;
defparam \inst51|inst32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0] = ((\inst51|inst32~3_combout ) # ((!\inst11|inst38~combout  & \inst51|inst37~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout )

	.dataa(\inst11|inst38~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] .lut_mask = 16'hFF4F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \inst64|inst3 (
// Equation(s):
// \inst64|inst3~combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(gnd),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose [0]),
	.cin(gnd),
	.combout(\inst64|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst3 .lut_mask = 16'h0088;
defparam \inst64|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \inst2|inst6|inst|inst5~0 (
// Equation(s):
// \inst2|inst6|inst|inst5~0_combout  = (\inst2|inst6|inst1~combout  & ((\inst2|inst7|inst|inst2~0_combout ) # ((\inst51|inst37~1_combout  & \inst11|inst68~combout )))) # (!\inst2|inst6|inst1~combout  & (\inst51|inst37~1_combout  & (\inst11|inst68~combout  & 
// \inst2|inst7|inst|inst2~0_combout )))

	.dataa(\inst2|inst6|inst1~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst11|inst68~combout ),
	.datad(\inst2|inst7|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst6|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst|inst5~0 .lut_mask = 16'hEA80;
defparam \inst2|inst6|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \inst2|inst5|inst|inst5~0 (
// Equation(s):
// \inst2|inst5|inst|inst5~0_combout  = (\inst2|inst5|inst1~combout  & ((\inst2|inst6|inst|inst5~0_combout ) # ((\inst11|inst62~combout  & \inst51|inst37~1_combout )))) # (!\inst2|inst5|inst1~combout  & (\inst11|inst62~combout  & (\inst51|inst37~1_combout  & 
// \inst2|inst6|inst|inst5~0_combout )))

	.dataa(\inst2|inst5|inst1~combout ),
	.datab(\inst11|inst62~combout ),
	.datac(\inst51|inst37~1_combout ),
	.datad(\inst2|inst6|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst5|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst|inst5~0 .lut_mask = 16'hEA80;
defparam \inst2|inst5|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \inst2|inst8|inst|inst (
// Equation(s):
// \inst2|inst8|inst|inst~combout  = (\inst11|inst62~combout  & (\inst51|inst27~1_combout  $ (((\inst2|inst5|inst|inst5~0_combout  & \inst51|inst32~3_combout )))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst2|inst5|inst|inst5~0_combout ),
	.datac(\inst51|inst32~3_combout ),
	.datad(\inst11|inst62~combout ),
	.cin(gnd),
	.combout(\inst2|inst8|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|inst|inst .lut_mask = 16'h6A00;
defparam \inst2|inst8|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \inst51|inst13~0 (
// Equation(s):
// \inst51|inst13~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [13])

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst51|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst13~0 .lut_mask = 16'h3030;
defparam \inst51|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \inst47|17 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|17 .is_wysiwyg = "true";
defparam \inst47|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \inst51|inst27~0 (
// Equation(s):
// \inst51|inst27~0_combout  = (\inst51|inst13~0_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst47|17~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (\inst44|17~q ))))

	.dataa(\inst44|17~q ),
	.datab(\inst51|inst13~0_combout ),
	.datac(\inst47|17~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst27~0 .lut_mask = 16'hC088;
defparam \inst51|inst27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \inst51|inst27~1 (
// Equation(s):
// \inst51|inst27~1_combout  = (\inst51|inst27~0_combout ) # ((\inst17|17~q  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \inst51|inst4~0_combout )))

	.dataa(\inst17|17~q ),
	.datab(\inst51|inst27~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst51|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst51|inst27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst27~1 .lut_mask = 16'hCECC;
defparam \inst51|inst27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \inst2|inst9|inst1 (
// Equation(s):
// \inst2|inst9|inst1~combout  = (\inst11|inst68~combout  & \inst51|inst27~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|inst68~combout ),
	.datad(\inst51|inst27~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|inst1 .lut_mask = 16'hF000;
defparam \inst2|inst9|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \inst52|18 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|18 .is_wysiwyg = "true";
defparam \inst52|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \inst46|17 (
	.clk(\inst82~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|17 .is_wysiwyg = "true";
defparam \inst46|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \inst46|16~feeder (
// Equation(s):
// \inst46|16~feeder_combout  = \inst64|inst22~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst22~combout ),
	.cin(gnd),
	.combout(\inst46|16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|16~feeder .lut_mask = 16'hFF00;
defparam \inst46|16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \inst46|16 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|16~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|16 .is_wysiwyg = "true";
defparam \inst46|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \inst46|15~feeder (
// Equation(s):
// \inst46|15~feeder_combout  = \inst64|inst17~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst17~combout ),
	.cin(gnd),
	.combout(\inst46|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|15~feeder .lut_mask = 16'hFF00;
defparam \inst46|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \inst46|15 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|15~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|15 .is_wysiwyg = "true";
defparam \inst46|15 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \inst46|14 (
	.clk(\inst82~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|14 .is_wysiwyg = "true";
defparam \inst46|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \inst2|inst12|inst|inst1 (
// Equation(s):
// \inst2|inst12|inst|inst1~combout  = \inst2|inst8|inst|inst5~0_combout  $ (\inst2|inst13|inst|inst5~0_combout  $ (((\inst51|inst22~1_combout  & \inst11|inst62~combout ))))

	.dataa(\inst2|inst8|inst|inst5~0_combout ),
	.datab(\inst51|inst22~1_combout ),
	.datac(\inst2|inst13|inst|inst5~0_combout ),
	.datad(\inst11|inst62~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|inst|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|inst|inst1 .lut_mask = 16'h965A;
defparam \inst2|inst12|inst|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \inst72|inst1|46~0 (
// Equation(s):
// \inst72|inst1|46~0_combout  = (\inst11|inst56~combout  & ((\inst51|inst17~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst17~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst11|inst56~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst51|inst17~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst1|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|46~0 .lut_mask = 16'hA808;
defparam \inst72|inst1|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \inst72|inst1|79~0 (
// Equation(s):
// \inst72|inst1|79~0_combout  = ((\inst72|inst|78~1_combout  & !\inst72|inst1|46~0_combout )) # (!\inst72|inst1|43~0_combout )

	.dataa(\inst72|inst1|43~0_combout ),
	.datab(\inst72|inst|78~1_combout ),
	.datac(gnd),
	.datad(\inst72|inst1|46~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|79~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|79~0 .lut_mask = 16'h55DD;
defparam \inst72|inst1|79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \inst72|inst1|74~0 (
// Equation(s):
// \inst72|inst1|74~0_combout  = ((!\inst72|inst1|47~0_combout  & \inst72|inst1|79~0_combout )) # (!\inst72|inst1|44~0_combout )

	.dataa(\inst72|inst1|47~0_combout ),
	.datab(\inst72|inst1|44~0_combout ),
	.datac(gnd),
	.datad(\inst72|inst1|79~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|74~0 .lut_mask = 16'h7733;
defparam \inst72|inst1|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \inst72|inst1|82 (
// Equation(s):
// \inst72|inst1|82~combout  = \inst72|inst1|45~0_combout  $ (\inst72|inst1|48~0_combout  $ (((\inst72|inst1|74~0_combout  & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst72|inst1|45~0_combout ),
	.datab(\inst72|inst1|74~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst72|inst1|48~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|82~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|82 .lut_mask = 16'h59A6;
defparam \inst72|inst1|82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \inst63|123~1 (
// Equation(s):
// \inst63|123~1_combout  = (\inst63|123~0_combout  & (((\inst11|inst50~combout ) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst63|123~0_combout  & (\inst63|114~q  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a 
// [20])))

	.dataa(\inst63|123~0_combout ),
	.datab(\inst63|114~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst11|inst50~combout ),
	.cin(gnd),
	.combout(\inst63|123~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|123~1 .lut_mask = 16'hEA4A;
defparam \inst63|123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \inst63|115 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|123~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|115~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|115 .is_wysiwyg = "true";
defparam \inst63|115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \inst63|122~0 (
// Equation(s):
// \inst63|122~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst63|115~q ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & \inst63|114~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|115~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|114~q ),
	.cin(gnd),
	.combout(\inst63|122~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|122~0 .lut_mask = 16'hADA8;
defparam \inst63|122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \inst56|19~1 (
// Equation(s):
// \inst56|19~1_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst56|19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst56|19~1 .lut_mask = 16'h00C0;
defparam \inst56|19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \inst32|13 (
	.clk(\inst79~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst8~3_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|13 .is_wysiwyg = "true";
defparam \inst32|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \inst11|inst44~0 (
// Equation(s):
// \inst11|inst44~0_combout  = (\inst49|13~q  & ((\inst56|19~1_combout ) # ((\inst32|13~q  & \inst56|19~0_combout )))) # (!\inst49|13~q  & (((\inst32|13~q  & \inst56|19~0_combout ))))

	.dataa(\inst49|13~q ),
	.datab(\inst56|19~1_combout ),
	.datac(\inst32|13~q ),
	.datad(\inst56|19~0_combout ),
	.cin(gnd),
	.combout(\inst11|inst44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst44~0 .lut_mask = 16'hF888;
defparam \inst11|inst44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \inst48|13 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst8~3_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|13 .is_wysiwyg = "true";
defparam \inst48|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \inst11|inst44 (
// Equation(s):
// \inst11|inst44~combout  = (\inst11|inst44~1_combout ) # ((\inst11|inst44~0_combout ) # ((\inst48|13~q  & \inst56|19~4_combout )))

	.dataa(\inst11|inst44~1_combout ),
	.datab(\inst11|inst44~0_combout ),
	.datac(\inst48|13~q ),
	.datad(\inst56|19~4_combout ),
	.cin(gnd),
	.combout(\inst11|inst44~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst44 .lut_mask = 16'hFEEE;
defparam \inst11|inst44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \inst63|122~1 (
// Equation(s):
// \inst63|122~1_combout  = (\inst63|122~0_combout  & (((\inst11|inst44~combout ) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst63|122~0_combout  & (\inst63|113~q  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a 
// [20])))

	.dataa(\inst63|113~q ),
	.datab(\inst63|122~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst11|inst44~combout ),
	.cin(gnd),
	.combout(\inst63|122~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|122~1 .lut_mask = 16'hEC2C;
defparam \inst63|122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \inst63|114 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|122~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|114~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|114 .is_wysiwyg = "true";
defparam \inst63|114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout  = (\inst11|inst38~combout  & (((\inst51|inst32~3_combout ) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout )) # 
// (!\inst51|inst37~1_combout )))

	.dataa(\inst11|inst38~combout ),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 16'hAA2A;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout  
// & \inst51|inst32~3_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout  & ((\inst51|inst32~3_combout ) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout )))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout )

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]~1_combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2 .lut_mask = 16'h7F1F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \inst64|inst8~2 (
// Equation(s):
// \inst64|inst8~2_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout ))) # 
// (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst63|114~q )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst63|114~q ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout ),
	.cin(gnd),
	.combout(\inst64|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst8~2 .lut_mask = 16'h31B9;
defparam \inst64|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \inst64|inst8~3 (
// Equation(s):
// \inst64|inst8~3_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (((\inst64|inst8~2_combout )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & ((\inst64|inst8~2_combout  & ((!\inst72|inst1|82~combout ))) 
// # (!\inst64|inst8~2_combout  & (\inst2|inst12|inst|inst1~combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(\inst2|inst12|inst|inst1~combout ),
	.datac(\inst72|inst1|82~combout ),
	.datad(\inst64|inst8~2_combout ),
	.cin(gnd),
	.combout(\inst64|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst8~3 .lut_mask = 16'hAF44;
defparam \inst64|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \inst46|13~feeder (
// Equation(s):
// \inst46|13~feeder_combout  = \inst64|inst8~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst8~3_combout ),
	.cin(gnd),
	.combout(\inst46|13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|13~feeder .lut_mask = 16'hFF00;
defparam \inst46|13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \inst46|13 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|13~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|13 .is_wysiwyg = "true";
defparam \inst46|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \inst46|12~feeder (
// Equation(s):
// \inst46|12~feeder_combout  = \inst64|inst4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst4~combout ),
	.cin(gnd),
	.combout(\inst46|12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|12~feeder .lut_mask = 16'hFF00;
defparam \inst46|12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \inst46|12 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|12~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|12 .is_wysiwyg = "true";
defparam \inst46|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 16'h25F0;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 16'h34F0;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h25A5;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'h8000;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hABA8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h37FF;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hEFEF;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCDC8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hABA8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCDC8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hABA8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF1E0;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF1E0;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \inst11|inst74~1 (
// Equation(s):
// \inst11|inst74~1_combout  = (\inst56|19~3_combout  & ((\inst52|18~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [1])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|18~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst11|inst74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst74~1 .lut_mask = 16'hECA0;
defparam \inst11|inst74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \inst48|18 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|18 .is_wysiwyg = "true";
defparam \inst48|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \inst49|18 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|18 .is_wysiwyg = "true";
defparam \inst49|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \inst11|inst74~0 (
// Equation(s):
// \inst11|inst74~0_combout  = (\inst32|18~q  & ((\inst56|19~0_combout ) # ((\inst49|18~q  & \inst56|19~1_combout )))) # (!\inst32|18~q  & (((\inst49|18~q  & \inst56|19~1_combout ))))

	.dataa(\inst32|18~q ),
	.datab(\inst56|19~0_combout ),
	.datac(\inst49|18~q ),
	.datad(\inst56|19~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst74~0 .lut_mask = 16'hF888;
defparam \inst11|inst74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \inst11|inst74 (
// Equation(s):
// \inst11|inst74~combout  = (\inst11|inst74~1_combout ) # ((\inst11|inst74~0_combout ) # ((\inst56|19~4_combout  & \inst48|18~q )))

	.dataa(\inst56|19~4_combout ),
	.datab(\inst11|inst74~1_combout ),
	.datac(\inst48|18~q ),
	.datad(\inst11|inst74~0_combout ),
	.cin(gnd),
	.combout(\inst11|inst74~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst74 .lut_mask = 16'hFFEC;
defparam \inst11|inst74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \inst2|inst10|inst1 (
// Equation(s):
// \inst2|inst10|inst1~combout  = (\inst51|inst27~1_combout  & \inst11|inst74~combout )

	.dataa(\inst51|inst27~1_combout ),
	.datab(gnd),
	.datac(\inst11|inst74~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst10|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst1 .lut_mask = 16'hA0A0;
defparam \inst2|inst10|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \inst2|inst10|inst|inst5~0 (
// Equation(s):
// \inst2|inst10|inst|inst5~0_combout  = (\inst2|inst11|inst|inst2~combout  & ((\inst2|inst10|inst1~combout ) # (\inst2|inst5|inst|inst~combout  $ (\inst2|inst6|inst|inst5~0_combout )))) # (!\inst2|inst11|inst|inst2~combout  & (\inst2|inst10|inst1~combout  & 
// (\inst2|inst5|inst|inst~combout  $ (\inst2|inst6|inst|inst5~0_combout ))))

	.dataa(\inst2|inst11|inst|inst2~combout ),
	.datab(\inst2|inst5|inst|inst~combout ),
	.datac(\inst2|inst10|inst1~combout ),
	.datad(\inst2|inst6|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst|inst5~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst10|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \inst2|inst4|inst1 (
// Equation(s):
// \inst2|inst4|inst1~combout  = (\inst51|inst32~3_combout  & \inst11|inst62~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst51|inst32~3_combout ),
	.datad(\inst11|inst62~combout ),
	.cin(gnd),
	.combout(\inst2|inst4|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst1 .lut_mask = 16'hF000;
defparam \inst2|inst4|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \inst2|inst9|inst|inst5~0 (
// Equation(s):
// \inst2|inst9|inst|inst5~0_combout  = (\inst2|inst9|inst1~combout  & ((\inst2|inst10|inst|inst5~0_combout ) # (\inst2|inst5|inst|inst5~0_combout  $ (\inst2|inst4|inst1~combout )))) # (!\inst2|inst9|inst1~combout  & (\inst2|inst10|inst|inst5~0_combout  & 
// (\inst2|inst5|inst|inst5~0_combout  $ (\inst2|inst4|inst1~combout ))))

	.dataa(\inst2|inst5|inst|inst5~0_combout ),
	.datab(\inst2|inst9|inst1~combout ),
	.datac(\inst2|inst10|inst|inst5~0_combout ),
	.datad(\inst2|inst4|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|inst9|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|inst|inst5~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst9|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \inst2|inst13|inst1 (
// Equation(s):
// \inst2|inst13|inst1~combout  = (\inst51|inst22~1_combout  & \inst11|inst68~combout )

	.dataa(gnd),
	.datab(\inst51|inst22~1_combout ),
	.datac(\inst11|inst68~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst13|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|inst1 .lut_mask = 16'hC0C0;
defparam \inst2|inst13|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \inst2|inst13|inst|inst5~0 (
// Equation(s):
// \inst2|inst13|inst|inst5~0_combout  = (\inst2|inst14|inst|inst5~0_combout  & ((\inst2|inst13|inst1~combout ) # (\inst2|inst8|inst|inst~combout  $ (\inst2|inst9|inst|inst5~0_combout )))) # (!\inst2|inst14|inst|inst5~0_combout  & 
// (\inst2|inst13|inst1~combout  & (\inst2|inst8|inst|inst~combout  $ (\inst2|inst9|inst|inst5~0_combout ))))

	.dataa(\inst2|inst14|inst|inst5~0_combout ),
	.datab(\inst2|inst8|inst|inst~combout ),
	.datac(\inst2|inst9|inst|inst5~0_combout ),
	.datad(\inst2|inst13|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|inst|inst5~0 .lut_mask = 16'hBE28;
defparam \inst2|inst13|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \inst2|inst12|inst|inst5~0 (
// Equation(s):
// \inst2|inst12|inst|inst5~0_combout  = (\inst2|inst8|inst|inst5~0_combout  & ((\inst2|inst13|inst|inst5~0_combout ) # ((\inst51|inst22~1_combout  & \inst11|inst62~combout )))) # (!\inst2|inst8|inst|inst5~0_combout  & (\inst51|inst22~1_combout  & 
// (\inst2|inst13|inst|inst5~0_combout  & \inst11|inst62~combout )))

	.dataa(\inst2|inst8|inst|inst5~0_combout ),
	.datab(\inst51|inst22~1_combout ),
	.datac(\inst2|inst13|inst|inst5~0_combout ),
	.datad(\inst11|inst62~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|inst|inst5~0 .lut_mask = 16'hE8A0;
defparam \inst2|inst12|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \inst32|12 (
	.clk(\inst79~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|12 .is_wysiwyg = "true";
defparam \inst32|12 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \inst49|12 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|12 .is_wysiwyg = "true";
defparam \inst49|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \inst11|inst38~0 (
// Equation(s):
// \inst11|inst38~0_combout  = (\inst56|19~1_combout  & ((\inst49|12~q ) # ((\inst32|12~q  & \inst56|19~0_combout )))) # (!\inst56|19~1_combout  & (\inst32|12~q  & ((\inst56|19~0_combout ))))

	.dataa(\inst56|19~1_combout ),
	.datab(\inst32|12~q ),
	.datac(\inst49|12~q ),
	.datad(\inst56|19~0_combout ),
	.cin(gnd),
	.combout(\inst11|inst38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst38~0 .lut_mask = 16'hECA0;
defparam \inst11|inst38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \inst48|12 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|12 .is_wysiwyg = "true";
defparam \inst48|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \inst56|19~3 (
// Equation(s):
// \inst56|19~3_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst56|19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst56|19~3 .lut_mask = 16'h5000;
defparam \inst56|19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \inst52|12 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|12 .is_wysiwyg = "true";
defparam \inst52|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \inst11|inst38~1 (
// Equation(s):
// \inst11|inst38~1_combout  = (\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\inst56|19~2_combout ) # ((\inst56|19~3_combout  & \inst52|12~q )))) # (!\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [7] & 
// (\inst56|19~3_combout  & (\inst52|12~q )))

	.dataa(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\inst56|19~3_combout ),
	.datac(\inst52|12~q ),
	.datad(\inst56|19~2_combout ),
	.cin(gnd),
	.combout(\inst11|inst38~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst38~1 .lut_mask = 16'hEAC0;
defparam \inst11|inst38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \inst11|inst38 (
// Equation(s):
// \inst11|inst38~combout  = (\inst11|inst38~0_combout ) # ((\inst11|inst38~1_combout ) # ((\inst56|19~4_combout  & \inst48|12~q )))

	.dataa(\inst56|19~4_combout ),
	.datab(\inst11|inst38~0_combout ),
	.datac(\inst48|12~q ),
	.datad(\inst11|inst38~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst38~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst38 .lut_mask = 16'hFFEC;
defparam \inst11|inst38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \inst63|121~0 (
// Equation(s):
// \inst63|121~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ((\inst11|inst38~combout ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst63|114~q ))

	.dataa(gnd),
	.datab(\inst63|114~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst11|inst38~combout ),
	.cin(gnd),
	.combout(\inst63|121~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|121~0 .lut_mask = 16'hFC0C;
defparam \inst63|121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \inst63|113 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|121~0_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|113~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|113 .is_wysiwyg = "true";
defparam \inst63|113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \inst64|inst4~0 (
// Equation(s):
// \inst64|inst4~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ((\inst63|113~q )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & 
// (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst2|inst12|inst|inst5~0_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst2|inst12|inst|inst5~0_combout ),
	.datad(\inst63|113~q ),
	.cin(gnd),
	.combout(\inst64|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst4~0 .lut_mask = 16'h6240;
defparam \inst64|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \inst64|inst4 (
// Equation(s):
// \inst64|inst4~combout  = (\inst64|inst3~combout ) # ((\inst64|inst4~0_combout ) # ((!\inst72|inst1|77~combout  & !\inst102|33~combout )))

	.dataa(\inst72|inst1|77~combout ),
	.datab(\inst64|inst3~combout ),
	.datac(\inst102|33~combout ),
	.datad(\inst64|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst4 .lut_mask = 16'hFFCD;
defparam \inst64|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \inst17|12 (
	.clk(\inst80~clkctrl_outclk ),
	.d(\inst64|inst4~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|12 .is_wysiwyg = "true";
defparam \inst17|12 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \inst17|13 (
	.clk(\inst80~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst8~3_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|13 .is_wysiwyg = "true";
defparam \inst17|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst17|12~q ) # (\inst17|13~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\inst17|12~q ),
	.datac(\inst17|13~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0 .lut_mask = 16'h5400;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \inst47|12 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|12 .is_wysiwyg = "true";
defparam \inst47|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \inst51|inst4~1 (
// Equation(s):
// \inst51|inst4~1_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & ((\inst47|12~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12] & 
// (\inst44|12~q ))))

	.dataa(\inst44|12~q ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datac(\inst47|12~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst4~1 .lut_mask = 16'hC088;
defparam \inst51|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst51|inst8~0_combout ) # 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0_combout ) # (\inst51|inst4~1_combout ))))

	.dataa(\inst51|inst8~0_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst51|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1 .lut_mask = 16'h0F0E;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \inst102|35~0 (
// Equation(s):
// \inst102|35~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.cin(gnd),
	.combout(\inst102|35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst102|35~0 .lut_mask = 16'hF000;
defparam \inst102|35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\inst11|inst62~combout )) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout  & (\inst11|inst62~combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\inst11|inst62~combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14 .lut_mask = 16'hD8CC;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout  = (\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # (GND))))) # (!\inst51|inst32~3_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1  & VCC)) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3  = CARRY((\inst51|inst32~3_combout  & ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout ))) # (!\inst51|inst32~3_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 )))

	.dataa(\inst51|inst32~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .lut_mask = 16'h692B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout  $ (\inst51|inst27~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ) # (!\inst51|inst27~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout  & (!\inst51|inst27~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout ),
	.datab(\inst51|inst27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout  & ((\inst51|inst22~1_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\inst51|inst22~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5  & VCC)))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout  & ((\inst51|inst22~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ) # (GND))) # (!\inst51|inst22~1_combout  & 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout  & (\inst51|inst22~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout  & ((\inst51|inst22~1_combout ) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.datab(\inst51|inst22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .lut_mask = 16'h694D;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout  = ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout  $ (\inst51|inst17~1_combout  $ 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))) # (GND)
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9  = CARRY((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout  & 
// ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ) # (!\inst51|inst17~1_combout ))) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout  & (!\inst51|inst17~1_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout ),
	.datab(\inst51|inst17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.cout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9 ));
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .lut_mask = 16'h962B;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  = \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .lut_mask = 16'hF0F0;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \inst64|inst27~0 (
// Equation(s):
// \inst64|inst27~0_combout  = (\inst64|inst25~combout ) # ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst102|35~0_combout  & 
// !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout )))

	.dataa(\inst64|inst25~combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datac(\inst102|35~0_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\inst64|inst27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst27~0 .lut_mask = 16'hAABA;
defparam \inst64|inst27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \inst64|inst27 (
// Equation(s):
// \inst64|inst27~combout  = (\inst64|inst24~combout ) # ((\inst64|inst27~0_combout ) # ((!\inst72|inst|82~combout  & !\inst102|33~combout )))

	.dataa(\inst72|inst|82~combout ),
	.datab(\inst64|inst24~combout ),
	.datac(\inst102|33~combout ),
	.datad(\inst64|inst27~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst27~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst27 .lut_mask = 16'hFFCD;
defparam \inst64|inst27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \inst49|17 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|17 .is_wysiwyg = "true";
defparam \inst49|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \inst11|inst68~0 (
// Equation(s):
// \inst11|inst68~0_combout  = (\inst32|17~q  & ((\inst56|19~0_combout ) # ((\inst49|17~q  & \inst56|19~1_combout )))) # (!\inst32|17~q  & (((\inst49|17~q  & \inst56|19~1_combout ))))

	.dataa(\inst32|17~q ),
	.datab(\inst56|19~0_combout ),
	.datac(\inst49|17~q ),
	.datad(\inst56|19~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst68~0 .lut_mask = 16'hF888;
defparam \inst11|inst68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \inst48|17 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|17 .is_wysiwyg = "true";
defparam \inst48|17 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \inst52|17 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|17 .is_wysiwyg = "true";
defparam \inst52|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \inst11|inst68~1 (
// Equation(s):
// \inst11|inst68~1_combout  = (\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst56|19~2_combout ) # ((\inst56|19~3_combout  & \inst52|17~q )))) # (!\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\inst56|19~3_combout  & (\inst52|17~q )))

	.dataa(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst56|19~3_combout ),
	.datac(\inst52|17~q ),
	.datad(\inst56|19~2_combout ),
	.cin(gnd),
	.combout(\inst11|inst68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst68~1 .lut_mask = 16'hEAC0;
defparam \inst11|inst68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \inst11|inst68 (
// Equation(s):
// \inst11|inst68~combout  = (\inst11|inst68~0_combout ) # ((\inst11|inst68~1_combout ) # ((\inst56|19~4_combout  & \inst48|17~q )))

	.dataa(\inst56|19~4_combout ),
	.datab(\inst11|inst68~0_combout ),
	.datac(\inst48|17~q ),
	.datad(\inst11|inst68~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst68~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst68 .lut_mask = 16'hFFEC;
defparam \inst11|inst68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \inst63|126~1 (
// Equation(s):
// \inst63|126~1_combout  = (\inst63|126~0_combout  & ((\inst11|inst68~combout ) # ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst63|126~0_combout  & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// \inst63|119~q ))))

	.dataa(\inst63|126~0_combout ),
	.datab(\inst11|inst68~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst63|119~q ),
	.cin(gnd),
	.combout(\inst63|126~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|126~1 .lut_mask = 16'hDA8A;
defparam \inst63|126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \inst63|118 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|126~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|118~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|118 .is_wysiwyg = "true";
defparam \inst63|118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \inst63|127~1 (
// Equation(s):
// \inst63|127~1_combout  = (\inst63|127~0_combout  & ((\inst11|inst74~combout ) # ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst63|127~0_combout  & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// \inst63|118~q ))))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst63|127~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|118~q ),
	.cin(gnd),
	.combout(\inst63|127~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|127~1 .lut_mask = 16'hBC8C;
defparam \inst63|127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \inst63|119 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|127~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|119~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|119 .is_wysiwyg = "true";
defparam \inst63|119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \inst64|inst30 (
// Equation(s):
// \inst64|inst30~combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \inst63|119~q ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\inst63|119~q ),
	.cin(gnd),
	.combout(\inst64|inst30~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst30 .lut_mask = 16'h3000;
defparam \inst64|inst30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \inst51|inst8~1 (
// Equation(s):
// \inst51|inst8~1_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & ((\inst51|inst8~0_combout ) # ((\inst51|inst4~0_combout  & \inst17|13~q ))))

	.dataa(\inst51|inst8~0_combout ),
	.datab(\inst51|inst4~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst17|13~q ),
	.cin(gnd),
	.combout(\inst51|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst8~1 .lut_mask = 16'h0E0A;
defparam \inst51|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout 
// )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16 .lut_mask = 16'hAAB8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17 .lut_mask = 16'hABA8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18 .lut_mask = 16'hABA8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout 
// )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout )) # (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & 
// ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout )))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14_combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19 .lut_mask = 16'hCCD8;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & (((\inst11|inst68~combout )))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout  & ((\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & ((\inst11|inst68~combout ))) # 
// (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout  & (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ))))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout ),
	.datab(\inst11|inst68~combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|sel[45]~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20 .lut_mask = 16'hCCCA;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  = !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .lut_mask = 16'h0F0F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \inst64|inst32~0 (
// Equation(s):
// \inst64|inst32~0_combout  = (\inst64|inst30~combout ) # ((!\inst51|inst4~2_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout  & \inst102|35~0_combout )))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst64|inst30~combout ),
	.datac(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout ),
	.datad(\inst102|35~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst32~0 .lut_mask = 16'hCDCC;
defparam \inst64|inst32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \inst72|inst|44~0 (
// Equation(s):
// \inst72|inst|44~0_combout  = (\inst11|inst74~combout ) # ((\inst51|inst32~3_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst32~3_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst51|inst32~3_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|44~0 .lut_mask = 16'hFEAE;
defparam \inst72|inst|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \inst72|inst|43~0 (
// Equation(s):
// \inst72|inst|43~0_combout  = (\inst11|inst80~combout ) # ((\inst51|inst37~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst37~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst51|inst37~1_combout ),
	.datac(\inst11|inst80~combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|43~0 .lut_mask = 16'hFEF2;
defparam \inst72|inst|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \inst72|inst|46~0 (
// Equation(s):
// \inst72|inst|46~0_combout  = (\inst11|inst80~combout  & ((\inst51|inst37~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst37~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst51|inst37~1_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst11|inst80~combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|46~0 .lut_mask = 16'hE040;
defparam \inst72|inst|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \inst72|inst|79~0 (
// Equation(s):
// \inst72|inst|79~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [19] & !\inst72|inst|46~0_combout )) # (!\inst72|inst|43~0_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst72|inst|43~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst72|inst|46~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|79~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|79~0 .lut_mask = 16'h1151;
defparam \inst72|inst|79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \inst72|inst|47~0 (
// Equation(s):
// \inst72|inst|47~0_combout  = (\inst11|inst74~combout  & ((\inst51|inst32~3_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst32~3_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst11|inst74~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst51|inst32~3_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|47~0 .lut_mask = 16'hA808;
defparam \inst72|inst|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \inst64|inst28~0 (
// Equation(s):
// \inst64|inst28~0_combout  = (!\inst102|33~combout  & (\inst72|inst|44~0_combout  $ (\inst72|inst|79~0_combout  $ (!\inst72|inst|47~0_combout ))))

	.dataa(\inst102|33~combout ),
	.datab(\inst72|inst|44~0_combout ),
	.datac(\inst72|inst|79~0_combout ),
	.datad(\inst72|inst|47~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst28~0 .lut_mask = 16'h1441;
defparam \inst64|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \inst64|inst32 (
// Equation(s):
// \inst64|inst32~combout  = (\inst64|inst32~0_combout ) # ((\inst64|inst28~0_combout ) # ((\inst2|inst7|inst|inst~combout  & \inst102|35~1_combout )))

	.dataa(\inst2|inst7|inst|inst~combout ),
	.datab(\inst64|inst32~0_combout ),
	.datac(\inst102|35~1_combout ),
	.datad(\inst64|inst28~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst32~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst32 .lut_mask = 16'hFFEC;
defparam \inst64|inst32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \inst46|18~feeder (
// Equation(s):
// \inst46|18~feeder_combout  = \inst64|inst32~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst32~combout ),
	.cin(gnd),
	.combout(\inst46|18~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst46|18~feeder .lut_mask = 16'hFF00;
defparam \inst46|18~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \inst46|18 (
	.clk(\inst82~clkctrl_outclk ),
	.d(\inst46|18~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst46|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst46|18 .is_wysiwyg = "true";
defparam \inst46|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \inst11|inst50~1 (
// Equation(s):
// \inst11|inst50~1_combout  = (\inst56|19~3_combout  & ((\inst52|14~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|14~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\inst11|inst50~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst50~1 .lut_mask = 16'hECA0;
defparam \inst11|inst50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \inst48|14 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|14 .is_wysiwyg = "true";
defparam \inst48|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \inst11|inst50 (
// Equation(s):
// \inst11|inst50~combout  = (\inst11|inst50~0_combout ) # ((\inst11|inst50~1_combout ) # ((\inst48|14~q  & \inst56|19~4_combout )))

	.dataa(\inst11|inst50~0_combout ),
	.datab(\inst11|inst50~1_combout ),
	.datac(\inst48|14~q ),
	.datad(\inst56|19~4_combout ),
	.cin(gnd),
	.combout(\inst11|inst50~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst50 .lut_mask = 16'hFEEE;
defparam \inst11|inst50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \inst72|inst1|44~0 (
// Equation(s):
// \inst72|inst1|44~0_combout  = (\inst11|inst50~combout ) # ((\inst51|inst13~2_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst13~2_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst11|inst50~combout ),
	.datac(\inst51|inst13~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst1|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|44~0 .lut_mask = 16'hFECE;
defparam \inst72|inst1|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \inst72|inst1|81 (
// Equation(s):
// \inst72|inst1|81~combout  = \inst72|inst1|47~0_combout  $ (\inst72|inst1|44~0_combout  $ (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst72|inst1|79~0_combout ))))

	.dataa(\inst72|inst1|47~0_combout ),
	.datab(\inst72|inst1|44~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst72|inst1|79~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|81~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|81 .lut_mask = 16'h6966;
defparam \inst72|inst1|81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout  = \inst11|inst44~combout  $ (((\inst51|inst37~1_combout  & !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout )))

	.dataa(gnd),
	.datab(\inst11|inst44~combout ),
	.datac(\inst51|inst37~1_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2_combout ),
	.cin(gnd),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2 .lut_mask = 16'hCC3C;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \inst64|inst12 (
// Equation(s):
// \inst64|inst12~combout  = (\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout  & (!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (!\inst51|inst22~1_combout  & 
// \inst102|35~0_combout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~3_combout ),
	.datab(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst102|35~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst12 .lut_mask = 16'h0200;
defparam \inst64|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \inst2|inst13|inst|inst1 (
// Equation(s):
// \inst2|inst13|inst|inst1~combout  = \inst2|inst14|inst|inst5~0_combout  $ (\inst2|inst8|inst|inst~combout  $ (\inst2|inst9|inst|inst5~0_combout  $ (\inst2|inst13|inst1~combout )))

	.dataa(\inst2|inst14|inst|inst5~0_combout ),
	.datab(\inst2|inst8|inst|inst~combout ),
	.datac(\inst2|inst9|inst|inst5~0_combout ),
	.datad(\inst2|inst13|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|inst|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|inst|inst1 .lut_mask = 16'h6996;
defparam \inst2|inst13|inst|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \inst64|inst13~0 (
// Equation(s):
// \inst64|inst13~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst2|inst13|inst|inst1~combout  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]))) # 
// (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \inst63|115~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst2|inst13|inst|inst1~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\inst63|115~q ),
	.cin(gnd),
	.combout(\inst64|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst13~0 .lut_mask = 16'h5808;
defparam \inst64|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \inst64|inst13 (
// Equation(s):
// \inst64|inst13~combout  = (\inst64|inst12~combout ) # ((\inst64|inst13~0_combout ) # ((!\inst102|33~combout  & !\inst72|inst1|81~combout )))

	.dataa(\inst102|33~combout ),
	.datab(\inst72|inst1|81~combout ),
	.datac(\inst64|inst12~combout ),
	.datad(\inst64|inst13~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst13~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst13 .lut_mask = 16'hFFF1;
defparam \inst64|inst13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \inst45|14 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|14 .is_wysiwyg = "true";
defparam \inst45|14 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000001000000000000000000000000000000004000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hF0AA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \inst3|29~0 (
// Equation(s):
// \inst3|29~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst3|29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|29~0 .lut_mask = 16'h0008;
defparam \inst3|29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \inst1|inst2|sub|109~0 (
// Equation(s):
// \inst1|inst2|sub|109~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst25~3_combout ) # ((\inst45|14~q  & \inst3|29~0_combout )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst45|14~q  & 
// \inst3|29~0_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst25~3_combout ),
	.datac(\inst45|14~q ),
	.datad(\inst3|29~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|109~0 .lut_mask = 16'hF888;
defparam \inst1|inst2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \inst1|inst2|sub|107 (
// Equation(s):
// \inst1|inst2|sub|107~combout  = \inst1|inst2|sub|110~q  $ (((\inst1|inst2|sub|99~q  & (\inst1|inst2|sub|106~0_combout  & \inst1|inst2|sub|87~q ))))

	.dataa(\inst1|inst2|sub|99~q ),
	.datab(\inst1|inst2|sub|106~0_combout ),
	.datac(\inst1|inst2|sub|87~q ),
	.datad(\inst1|inst2|sub|110~q ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|107 .lut_mask = 16'h7F80;
defparam \inst1|inst2|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \inst1|inst2|sub|109~1 (
// Equation(s):
// \inst1|inst2|sub|109~1_combout  = (\inst24~7_combout  & ((\inst1|inst2|sub|107~combout ))) # (!\inst24~7_combout  & (\inst1|inst2|sub|109~0_combout ))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst2|sub|109~0_combout ),
	.datac(\inst1|inst2|sub|107~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst2|sub|109~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|109~1 .lut_mask = 16'hE4E4;
defparam \inst1|inst2|sub|109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \inst1|inst2|sub|110 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst2|sub|109~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|sub|110 .is_wysiwyg = "true";
defparam \inst1|inst2|sub|110 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000002800000000000000000000000000000000000000000000000000000000000000008200000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820000000000000000000000000000002A;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A0000000000000000000000000000002A00000000000000000000000000000002000000000000000000000000000000020000000000000000000000000000000200000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCACA;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101400000000000000000000000000040105000000000000000000000000000001050000000000000000000000000000010000000000000000000000000000011005000000000000000000000000000006050000000000000000000000000000040500000000000000000000000000000007000000000000000000000000000000070000000000000000000000000000010000000000000000000000000000000040;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h000000000000000000000000000001050000000000000000000000000000004100000000000000000000000000010905000000000000000000000000000109050000000000000000000000000000410500000000000000000000000000004105000000000000000000000000000041050000000000000000000000000001C1400000000000000000000000000001C14000000000000000000000000000001C1600000000000000000000000000001C1600000000000000000000000000001C1600000000000000000000000000001C16000000000000000000000000000001050000000000000000000000000000010500000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \inst51|inst4~0 (
// Equation(s):
// \inst51|inst4~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst51|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst4~0 .lut_mask = 16'h0F00;
defparam \inst51|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \inst17|16 (
	.clk(\inst80~clkctrl_outclk ),
	.d(\inst64|inst22~combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|16 .is_wysiwyg = "true";
defparam \inst17|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \inst51|inst22~1 (
// Equation(s):
// \inst51|inst22~1_combout  = (\inst51|inst22~0_combout ) # ((\inst51|inst4~0_combout  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \inst17|16~q )))

	.dataa(\inst51|inst22~0_combout ),
	.datab(\inst51|inst4~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\inst17|16~q ),
	.cin(gnd),
	.combout(\inst51|inst22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst51|inst22~1 .lut_mask = 16'hAEAA;
defparam \inst51|inst22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \inst72|inst|52~0 (
// Equation(s):
// \inst72|inst|52~0_combout  = (\inst11|inst62~combout  & ((\inst51|inst22~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst22~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst11|inst62~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|52~0 .lut_mask = 16'hA808;
defparam \inst72|inst|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \inst72|inst|51~0 (
// Equation(s):
// \inst72|inst|51~0_combout  = (\inst11|inst62~combout ) # ((\inst51|inst22~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst22~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst11|inst62~combout ),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|51~0 .lut_mask = 16'hFECE;
defparam \inst72|inst|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \inst72|inst|45~0 (
// Equation(s):
// \inst72|inst|45~0_combout  = (\inst11|inst68~combout ) # ((\inst51|inst27~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) # (!\inst51|inst27~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst11|inst68~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst51|inst27~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst72|inst|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|45~0 .lut_mask = 16'hFEAE;
defparam \inst72|inst|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \inst72|inst|78~0 (
// Equation(s):
// \inst72|inst|78~0_combout  = (!\inst72|inst|47~0_combout  & (((!\inst72|inst|46~0_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\inst72|inst|43~0_combout )))

	.dataa(\inst72|inst|43~0_combout ),
	.datab(\inst72|inst|46~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst72|inst|47~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|78~0 .lut_mask = 16'h0075;
defparam \inst72|inst|78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \inst72|inst|48~0 (
// Equation(s):
// \inst72|inst|48~0_combout  = (\inst11|inst68~combout  & ((\inst51|inst27~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst27~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst11|inst68~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst51|inst27~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|48~0 .lut_mask = 16'hA808;
defparam \inst72|inst|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \inst72|inst|74~0 (
// Equation(s):
// \inst72|inst|74~0_combout  = ((!\inst72|inst|48~0_combout  & ((\inst72|inst|78~0_combout ) # (!\inst72|inst|44~0_combout )))) # (!\inst72|inst|45~0_combout )

	.dataa(\inst72|inst|44~0_combout ),
	.datab(\inst72|inst|45~0_combout ),
	.datac(\inst72|inst|78~0_combout ),
	.datad(\inst72|inst|48~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|74~0 .lut_mask = 16'h33F7;
defparam \inst72|inst|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \inst72|inst|78~1 (
// Equation(s):
// \inst72|inst|78~1_combout  = ((!\inst72|inst|52~0_combout  & \inst72|inst|74~0_combout )) # (!\inst72|inst|51~0_combout )

	.dataa(gnd),
	.datab(\inst72|inst|52~0_combout ),
	.datac(\inst72|inst|51~0_combout ),
	.datad(\inst72|inst|74~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|78~1 .lut_mask = 16'h3F0F;
defparam \inst72|inst|78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \inst72|inst1|80 (
// Equation(s):
// \inst72|inst1|80~combout  = \inst72|inst1|43~0_combout  $ (\inst72|inst1|46~0_combout  $ (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # (!\inst72|inst|78~1_combout ))))

	.dataa(\inst72|inst1|43~0_combout ),
	.datab(\inst72|inst|78~1_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst72|inst1|46~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|80~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|80 .lut_mask = 16'hA659;
defparam \inst72|inst1|80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \inst2|inst14|inst|inst1~0 (
// Equation(s):
// \inst2|inst14|inst|inst1~0_combout  = \inst2|inst10|inst|inst5~0_combout  $ (((\inst51|inst22~1_combout  & \inst11|inst74~combout )))

	.dataa(\inst2|inst10|inst|inst5~0_combout ),
	.datab(gnd),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst11|inst74~combout ),
	.cin(gnd),
	.combout(\inst2|inst14|inst|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14|inst|inst1~0 .lut_mask = 16'h5AAA;
defparam \inst2|inst14|inst|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \inst2|inst9|inst|inst (
// Equation(s):
// \inst2|inst9|inst|inst~combout  = \inst2|inst4|inst1~combout  $ (\inst2|inst5|inst|inst5~0_combout  $ (((\inst51|inst27~1_combout  & \inst11|inst68~combout ))))

	.dataa(\inst51|inst27~1_combout ),
	.datab(\inst2|inst4|inst1~combout ),
	.datac(\inst11|inst68~combout ),
	.datad(\inst2|inst5|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|inst|inst .lut_mask = 16'h936C;
defparam \inst2|inst9|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \inst64|inst14 (
// Equation(s):
// \inst64|inst14~combout  = (\inst102|35~1_combout  & (\inst2|inst15|inst|inst2~combout  $ (\inst2|inst14|inst|inst1~0_combout  $ (\inst2|inst9|inst|inst~combout ))))

	.dataa(\inst2|inst15|inst|inst2~combout ),
	.datab(\inst2|inst14|inst|inst1~0_combout ),
	.datac(\inst102|35~1_combout ),
	.datad(\inst2|inst9|inst|inst~combout ),
	.cin(gnd),
	.combout(\inst64|inst14~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst14 .lut_mask = 16'h9060;
defparam \inst64|inst14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \inst64|inst17 (
// Equation(s):
// \inst64|inst17~combout  = (\inst64|inst17~0_combout ) # ((\inst64|inst14~combout ) # ((\inst72|inst1|80~combout  & !\inst102|33~combout )))

	.dataa(\inst64|inst17~0_combout ),
	.datab(\inst72|inst1|80~combout ),
	.datac(\inst102|33~combout ),
	.datad(\inst64|inst14~combout ),
	.cin(gnd),
	.combout(\inst64|inst17~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst17 .lut_mask = 16'hFFAE;
defparam \inst64|inst17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \inst45|15 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|15 .is_wysiwyg = "true";
defparam \inst45|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \inst1|inst2|sub|102~0 (
// Equation(s):
// \inst1|inst2|sub|102~0_combout  = (\inst3|29~0_combout  & ((\inst45|15~q ) # ((\inst25~3_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst3|29~0_combout  & (\inst25~3_combout  & 
// ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst3|29~0_combout ),
	.datab(\inst25~3_combout ),
	.datac(\inst45|15~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst1|inst2|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|102~0 .lut_mask = 16'hECA0;
defparam \inst1|inst2|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \inst1|inst2|sub|102~1 (
// Equation(s):
// \inst1|inst2|sub|102~1_combout  = (\inst24~7_combout  & (\inst1|inst2|sub|97~combout )) # (!\inst24~7_combout  & ((\inst1|inst2|sub|102~0_combout )))

	.dataa(\inst24~7_combout ),
	.datab(gnd),
	.datac(\inst1|inst2|sub|97~combout ),
	.datad(\inst1|inst2|sub|102~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|102~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|102~1 .lut_mask = 16'hF5A0;
defparam \inst1|inst2|sub|102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \inst1|inst2|sub|99 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst2|sub|102~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|sub|99 .is_wysiwyg = "true";
defparam \inst1|inst2|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \inst56|19~0 (
// Equation(s):
// \inst56|19~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst56|19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst56|19~0 .lut_mask = 16'h000C;
defparam \inst56|19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \inst49|16 (
	.clk(\inst94~combout ),
	.d(gnd),
	.asdata(\inst64|inst22~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst49|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst49|16 .is_wysiwyg = "true";
defparam \inst49|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \inst32|16~feeder (
// Equation(s):
// \inst32|16~feeder_combout  = \inst64|inst22~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst22~combout ),
	.cin(gnd),
	.combout(\inst32|16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|16~feeder .lut_mask = 16'hFF00;
defparam \inst32|16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \inst32|16 (
	.clk(\inst79~clkctrl_outclk ),
	.d(\inst32|16~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|16 .is_wysiwyg = "true";
defparam \inst32|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \inst11|inst62~0 (
// Equation(s):
// \inst11|inst62~0_combout  = (\inst56|19~1_combout  & ((\inst49|16~q ) # ((\inst56|19~0_combout  & \inst32|16~q )))) # (!\inst56|19~1_combout  & (\inst56|19~0_combout  & ((\inst32|16~q ))))

	.dataa(\inst56|19~1_combout ),
	.datab(\inst56|19~0_combout ),
	.datac(\inst49|16~q ),
	.datad(\inst32|16~q ),
	.cin(gnd),
	.combout(\inst11|inst62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst62~0 .lut_mask = 16'hECA0;
defparam \inst11|inst62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \inst48|16 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst22~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|16 .is_wysiwyg = "true";
defparam \inst48|16 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \inst52|16 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst22~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|16 .is_wysiwyg = "true";
defparam \inst52|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \inst11|inst62~1 (
// Equation(s):
// \inst11|inst62~1_combout  = (\inst56|19~3_combout  & ((\inst52|16~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|16~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst11|inst62~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst62~1 .lut_mask = 16'hECA0;
defparam \inst11|inst62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \inst11|inst62 (
// Equation(s):
// \inst11|inst62~combout  = (\inst11|inst62~0_combout ) # ((\inst11|inst62~1_combout ) # ((\inst56|19~4_combout  & \inst48|16~q )))

	.dataa(\inst56|19~4_combout ),
	.datab(\inst11|inst62~0_combout ),
	.datac(\inst48|16~q ),
	.datad(\inst11|inst62~1_combout ),
	.cin(gnd),
	.combout(\inst11|inst62~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst62 .lut_mask = 16'hFFEC;
defparam \inst11|inst62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \inst2|inst5|inst|inst (
// Equation(s):
// \inst2|inst5|inst|inst~combout  = (\inst51|inst37~1_combout  & (\inst11|inst62~combout  $ (((\inst11|inst68~combout  & \inst51|inst32~3_combout ))))) # (!\inst51|inst37~1_combout  & (((\inst11|inst68~combout  & \inst51|inst32~3_combout ))))

	.dataa(\inst51|inst37~1_combout ),
	.datab(\inst11|inst62~combout ),
	.datac(\inst11|inst68~combout ),
	.datad(\inst51|inst32~3_combout ),
	.cin(gnd),
	.combout(\inst2|inst5|inst|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst|inst .lut_mask = 16'h7888;
defparam \inst2|inst5|inst|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \inst2|inst10|inst|inst1 (
// Equation(s):
// \inst2|inst10|inst|inst1~combout  = \inst2|inst11|inst|inst2~combout  $ (\inst2|inst5|inst|inst~combout  $ (\inst2|inst10|inst1~combout  $ (\inst2|inst6|inst|inst5~0_combout )))

	.dataa(\inst2|inst11|inst|inst2~combout ),
	.datab(\inst2|inst5|inst|inst~combout ),
	.datac(\inst2|inst10|inst1~combout ),
	.datad(\inst2|inst6|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst|inst1 .lut_mask = 16'h6996;
defparam \inst2|inst10|inst|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \inst64|inst19 (
// Equation(s):
// \inst64|inst19~combout  = (\inst102|35~1_combout  & (\inst2|inst10|inst|inst1~combout  $ (((\inst11|inst80~combout  & \inst51|inst22~1_combout )))))

	.dataa(\inst11|inst80~combout ),
	.datab(\inst2|inst10|inst|inst1~combout ),
	.datac(\inst51|inst22~1_combout ),
	.datad(\inst102|35~1_combout ),
	.cin(gnd),
	.combout(\inst64|inst19~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst19 .lut_mask = 16'h6C00;
defparam \inst64|inst19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \inst72|inst|77 (
// Equation(s):
// \inst72|inst|77~combout  = \inst72|inst|51~0_combout  $ (\inst72|inst|52~0_combout  $ (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst72|inst|74~0_combout ))))

	.dataa(\inst72|inst|51~0_combout ),
	.datab(\inst72|inst|52~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst72|inst|74~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|77~combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|77 .lut_mask = 16'h6966;
defparam \inst72|inst|77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \inst63|125~0 (
// Equation(s):
// \inst63|125~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst63|118~q ) # (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// (\inst63|117~q  & ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\inst63|117~q ),
	.datab(\inst63|118~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst63|125~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|125~0 .lut_mask = 16'hF0CA;
defparam \inst63|125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \inst63|124~0 (
// Equation(s):
// \inst63|124~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ((\inst63|115~q ))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst63|116~q ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|116~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst63|115~q ),
	.cin(gnd),
	.combout(\inst63|124~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|124~0 .lut_mask = 16'hF4A4;
defparam \inst63|124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \inst52|15 (
	.clk(\inst104~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst52|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst52|15 .is_wysiwyg = "true";
defparam \inst52|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \inst11|inst56~1 (
// Equation(s):
// \inst11|inst56~1_combout  = (\inst56|19~3_combout  & ((\inst52|15~q ) # ((\inst56|19~2_combout  & \inst14|altsyncram_component|auto_generated|altsyncram1|q_a [4])))) # (!\inst56|19~3_combout  & (\inst56|19~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\inst56|19~3_combout ),
	.datab(\inst56|19~2_combout ),
	.datac(\inst52|15~q ),
	.datad(\inst14|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\inst11|inst56~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst56~1 .lut_mask = 16'hECA0;
defparam \inst11|inst56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \inst48|15 (
	.clk(\inst89~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst48|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst48|15 .is_wysiwyg = "true";
defparam \inst48|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \inst11|inst56 (
// Equation(s):
// \inst11|inst56~combout  = (\inst11|inst56~0_combout ) # ((\inst11|inst56~1_combout ) # ((\inst48|15~q  & \inst56|19~4_combout )))

	.dataa(\inst11|inst56~0_combout ),
	.datab(\inst11|inst56~1_combout ),
	.datac(\inst48|15~q ),
	.datad(\inst56|19~4_combout ),
	.cin(gnd),
	.combout(\inst11|inst56~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst56 .lut_mask = 16'hFEEE;
defparam \inst11|inst56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \inst63|124~1 (
// Equation(s):
// \inst63|124~1_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst63|124~0_combout  & ((\inst11|inst56~combout ))) # (!\inst63|124~0_combout  & (\inst63|117~q )))) # 
// (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst63|124~0_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst63|124~0_combout ),
	.datac(\inst63|117~q ),
	.datad(\inst11|inst56~combout ),
	.cin(gnd),
	.combout(\inst63|124~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|124~1 .lut_mask = 16'hEC64;
defparam \inst63|124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \inst63|116 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|124~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|116~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|116 .is_wysiwyg = "true";
defparam \inst63|116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \inst63|125~1 (
// Equation(s):
// \inst63|125~1_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ((\inst63|125~0_combout  & (\inst11|inst62~combout )) # (!\inst63|125~0_combout  & ((\inst63|116~q ))))) # 
// (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst63|125~0_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst63|125~0_combout ),
	.datac(\inst11|inst62~combout ),
	.datad(\inst63|116~q ),
	.cin(gnd),
	.combout(\inst63|125~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst63|125~1 .lut_mask = 16'hE6C4;
defparam \inst63|125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \inst63|117 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst63|125~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst63|117~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst63|117 .is_wysiwyg = "true";
defparam \inst63|117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \inst64|inst20 (
// Equation(s):
// \inst64|inst20~combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & \inst63|117~q ))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst63|117~q ),
	.cin(gnd),
	.combout(\inst64|inst20~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst20 .lut_mask = 16'h0A00;
defparam \inst64|inst20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \inst64|inst22~0 (
// Equation(s):
// \inst64|inst22~0_combout  = (\inst64|inst20~combout ) # ((!\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout  & (\inst102|35~0_combout  & 
// \inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout )))

	.dataa(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout ),
	.datab(\inst64|inst20~combout ),
	.datac(\inst102|35~0_combout ),
	.datad(\inst21|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst22~0 .lut_mask = 16'hDCCC;
defparam \inst64|inst22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \inst64|inst22 (
// Equation(s):
// \inst64|inst22~combout  = (\inst64|inst19~combout ) # ((\inst64|inst22~0_combout ) # ((!\inst102|33~combout  & !\inst72|inst|77~combout )))

	.dataa(\inst102|33~combout ),
	.datab(\inst64|inst19~combout ),
	.datac(\inst72|inst|77~combout ),
	.datad(\inst64|inst22~0_combout ),
	.cin(gnd),
	.combout(\inst64|inst22~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst22 .lut_mask = 16'hFFCD;
defparam \inst64|inst22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \inst45|16 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst22~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|16 .is_wysiwyg = "true";
defparam \inst45|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \inst1|inst2|sub|92~0 (
// Equation(s):
// \inst1|inst2|sub|92~0_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst25~3_combout ) # ((\inst45|16~q  & \inst3|29~0_combout )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst45|16~q  & 
// \inst3|29~0_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst25~3_combout ),
	.datac(\inst45|16~q ),
	.datad(\inst3|29~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|92~0 .lut_mask = 16'hF888;
defparam \inst1|inst2|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \inst1|inst2|sub|92~1 (
// Equation(s):
// \inst1|inst2|sub|92~1_combout  = (\inst24~7_combout  & (\inst1|inst2|sub|106~0_combout  $ ((\inst1|inst2|sub|87~q )))) # (!\inst24~7_combout  & (((\inst1|inst2|sub|92~0_combout ))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst2|sub|106~0_combout ),
	.datac(\inst1|inst2|sub|87~q ),
	.datad(\inst1|inst2|sub|92~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|92~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|92~1 .lut_mask = 16'h7D28;
defparam \inst1|inst2|sub|92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \inst1|inst2|sub|87 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst2|sub|92~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|sub|87 .is_wysiwyg = "true";
defparam \inst1|inst2|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \inst72|inst1|48~0 (
// Equation(s):
// \inst72|inst1|48~0_combout  = (\inst11|inst44~combout  & ((\inst51|inst8~1_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst8~1_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst11|inst44~combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst51|inst8~1_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst1|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|48~0 .lut_mask = 16'hA808;
defparam \inst72|inst1|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \inst72|inst1|78~0 (
// Equation(s):
// \inst72|inst1|78~0_combout  = ((!\inst72|inst1|48~0_combout  & \inst72|inst1|74~0_combout )) # (!\inst72|inst1|45~0_combout )

	.dataa(\inst72|inst1|45~0_combout ),
	.datab(\inst72|inst1|48~0_combout ),
	.datac(gnd),
	.datad(\inst72|inst1|74~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|78~0 .lut_mask = 16'h7755;
defparam \inst72|inst1|78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \inst72|inst1|52~0 (
// Equation(s):
// \inst72|inst1|52~0_combout  = (\inst11|inst38~combout  & ((\inst51|inst4~2_combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst51|inst4~2_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst51|inst4~2_combout ),
	.datab(\inst11|inst38~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst72|inst1|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|52~0 .lut_mask = 16'hC840;
defparam \inst72|inst1|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \inst72|inst1|78~1 (
// Equation(s):
// \inst72|inst1|78~1_combout  = ((\inst72|inst1|78~0_combout  & !\inst72|inst1|52~0_combout )) # (!\inst72|inst1|51~0_combout )

	.dataa(\inst72|inst1|51~0_combout ),
	.datab(gnd),
	.datac(\inst72|inst1|78~0_combout ),
	.datad(\inst72|inst1|52~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst1|78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst1|78~1 .lut_mask = 16'h55F5;
defparam \inst72|inst1|78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas inst73(
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst72|inst1|78~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst73~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst73.is_wysiwyg = "true";
defparam inst73.power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000955500000000000000000000000000255555000000000000000000000000000009550000000000000000000000000000095500000000000000000000000000095555000000000000000000000000000025550000000000000000000000000000255500000000000000000000000000000025000000000000000000000000000000250000000000000000000000000000095500000000000000000000000000000255;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000009550000000000000000000000000000025500000000000000000000000000094555000000000000000000000000000975550000000000000000000000000002595500000000000000000000000000025155000000000000000000000000000255550000000000000000000000000009555500000000000000000000000000095555000000000000000000000000000095550000000000000000000000000000955500000000000000000000000000009555000000000000000000000000000095550000000000000000000000000000095500000000000000000000000000000955000000000000000000000000000000D5;
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \inst24~4 (
// Equation(s):
// \inst24~4_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]) # ((!\inst73~q  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst73~q ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~4 .lut_mask = 16'h5510;
defparam \inst24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \inst47|18 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|18 .is_wysiwyg = "true";
defparam \inst47|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \inst47|16 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst22~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|16 .is_wysiwyg = "true";
defparam \inst47|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \inst55~0 (
// Equation(s):
// \inst55~0_combout  = (\inst47|19~q ) # ((\inst47|17~q ) # ((\inst47|18~q ) # (\inst47|16~q )))

	.dataa(\inst47|19~q ),
	.datab(\inst47|17~q ),
	.datac(\inst47|18~q ),
	.datad(\inst47|16~q ),
	.cin(gnd),
	.combout(\inst55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst55~0 .lut_mask = 16'hFFFE;
defparam \inst55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \inst47|13 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst8~3_combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|13 .is_wysiwyg = "true";
defparam \inst47|13 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \inst47|14 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst13~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|14 .is_wysiwyg = "true";
defparam \inst47|14 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \inst47|15 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst17~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|15 .is_wysiwyg = "true";
defparam \inst47|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \inst55~1 (
// Equation(s):
// \inst55~1_combout  = (\inst47|12~q ) # ((\inst47|13~q ) # ((\inst47|14~q ) # (\inst47|15~q )))

	.dataa(\inst47|12~q ),
	.datab(\inst47|13~q ),
	.datac(\inst47|14~q ),
	.datad(\inst47|15~q ),
	.cin(gnd),
	.combout(\inst55~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst55~1 .lut_mask = 16'hFFFE;
defparam \inst55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb inst55(
// Equation(s):
// \inst55~combout  = (\inst55~0_combout ) # (\inst55~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst55~0_combout ),
	.datad(\inst55~1_combout ),
	.cin(gnd),
	.combout(\inst55~combout ),
	.cout());
// synopsys translate_off
defparam inst55.lut_mask = 16'hFFF0;
defparam inst55.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \inst24~5 (
// Equation(s):
// \inst24~5_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\inst24~3_combout ) # ((\inst24~4_combout  & \inst55~combout ))))

	.dataa(\inst24~3_combout ),
	.datab(\inst24~4_combout ),
	.datac(\inst55~combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst24~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~5 .lut_mask = 16'h00EA;
defparam \inst24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \inst44|12 (
	.clk(\inst77~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst4~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|12 .is_wysiwyg = "true";
defparam \inst44|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb inst33(
// Equation(s):
// \inst33~combout  = (\inst47|12~q  & (\inst44|12~q  & !\inst32|12~q )) # (!\inst47|12~q  & ((\inst44|12~q ) # (!\inst32|12~q )))

	.dataa(\inst47|12~q ),
	.datab(gnd),
	.datac(\inst44|12~q ),
	.datad(\inst32|12~q ),
	.cin(gnd),
	.combout(\inst33~combout ),
	.cout());
// synopsys translate_off
defparam inst33.lut_mask = 16'h50F5;
defparam inst33.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \inst24~6 (
// Equation(s):
// \inst24~6_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\inst55~combout  & \inst33~combout )) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1] & (!\inst55~combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst55~combout ),
	.datad(\inst33~combout ),
	.cin(gnd),
	.combout(\inst24~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~6 .lut_mask = 16'h4101;
defparam \inst24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \inst24~8 (
// Equation(s):
// \inst24~8_combout  = (\inst24~6_combout ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \inst73~q )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst73~q ),
	.datad(\inst24~6_combout ),
	.cin(gnd),
	.combout(\inst24~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~8 .lut_mask = 16'hFF80;
defparam \inst24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \inst24~7 (
// Equation(s):
// \inst24~7_combout  = (\inst24~5_combout ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] & \inst24~8_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst24~5_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst24~8_combout ),
	.cin(gnd),
	.combout(\inst24~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~7 .lut_mask = 16'hCECC;
defparam \inst24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \inst45|17 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|17 .is_wysiwyg = "true";
defparam \inst45|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \inst1|inst2|sub|75~1 (
// Equation(s):
// \inst1|inst2|sub|75~1_combout  = (\inst3|29~0_combout  & ((\inst45|17~q ) # ((\inst25~3_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [15])))) # (!\inst3|29~0_combout  & (\inst25~3_combout  & 
// ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\inst3|29~0_combout ),
	.datab(\inst25~3_combout ),
	.datac(\inst45|17~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst1|inst2|sub|75~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|75~1 .lut_mask = 16'hECA0;
defparam \inst1|inst2|sub|75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \inst1|inst2|sub|75~2 (
// Equation(s):
// \inst1|inst2|sub|75~2_combout  = (\inst1|inst2|sub|75~0_combout ) # ((!\inst24~7_combout  & \inst1|inst2|sub|75~1_combout ))

	.dataa(\inst1|inst2|sub|75~0_combout ),
	.datab(gnd),
	.datac(\inst24~7_combout ),
	.datad(\inst1|inst2|sub|75~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|sub|75~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|sub|75~2 .lut_mask = 16'hAFAA;
defparam \inst1|inst2|sub|75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \inst1|inst2|sub|9 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst2|sub|75~2_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|sub|9 .is_wysiwyg = "true";
defparam \inst1|inst2|sub|9 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \inst45|18 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst32~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|18 .is_wysiwyg = "true";
defparam \inst45|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \inst1|inst1|sub|109~0 (
// Equation(s):
// \inst1|inst1|sub|109~0_combout  = (\inst3|29~0_combout  & ((\inst45|18~q ) # ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \inst25~3_combout )))) # (!\inst3|29~0_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a 
// [14] & ((\inst25~3_combout ))))

	.dataa(\inst3|29~0_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(\inst45|18~q ),
	.datad(\inst25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|109~0 .lut_mask = 16'hECA0;
defparam \inst1|inst1|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \inst1|inst1|sub|109~1 (
// Equation(s):
// \inst1|inst1|sub|109~1_combout  = (\inst24~7_combout  & (\inst1|inst1|sub|106~1_combout  $ ((\inst1|inst1|sub|110~q )))) # (!\inst24~7_combout  & (((\inst1|inst1|sub|109~0_combout ))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst1|sub|106~1_combout ),
	.datac(\inst1|inst1|sub|110~q ),
	.datad(\inst1|inst1|sub|109~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|109~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|109~1 .lut_mask = 16'h7D28;
defparam \inst1|inst1|sub|109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \inst1|inst1|sub|110 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst1|sub|109~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|sub|110 .is_wysiwyg = "true";
defparam \inst1|inst1|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \inst64|inst34 (
// Equation(s):
// \inst64|inst34~combout  = (\inst51|inst37~1_combout  & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25] & \inst11|inst80~combout )))

	.dataa(\inst51|inst37~1_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst11|inst80~combout ),
	.cin(gnd),
	.combout(\inst64|inst34~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst34 .lut_mask = 16'h2000;
defparam \inst64|inst34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \inst72|inst|80~0 (
// Equation(s):
// \inst72|inst|80~0_combout  = \inst72|inst|43~0_combout  $ (\inst72|inst|46~0_combout  $ (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst72|inst|43~0_combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst72|inst|46~0_combout ),
	.cin(gnd),
	.combout(\inst72|inst|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst72|inst|80~0 .lut_mask = 16'h639C;
defparam \inst72|inst|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \inst64|inst37 (
// Equation(s):
// \inst64|inst37~combout  = (\inst64|inst37~0_combout ) # ((\inst64|inst34~combout ) # ((!\inst72|inst|80~0_combout  & !\inst102|33~combout )))

	.dataa(\inst64|inst37~0_combout ),
	.datab(\inst64|inst34~combout ),
	.datac(\inst72|inst|80~0_combout ),
	.datad(\inst102|33~combout ),
	.cin(gnd),
	.combout(\inst64|inst37~combout ),
	.cout());
// synopsys translate_off
defparam \inst64|inst37 .lut_mask = 16'hEEEF;
defparam \inst64|inst37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \inst45|19 (
	.clk(\inst81~combout ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst45|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst45|19 .is_wysiwyg = "true";
defparam \inst45|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \inst1|inst1|sub|102~0 (
// Equation(s):
// \inst1|inst1|sub|102~0_combout  = (\inst3|29~0_combout  & ((\inst45|19~q ) # ((\inst25~3_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [13])))) # (!\inst3|29~0_combout  & (\inst25~3_combout  & 
// ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]))))

	.dataa(\inst3|29~0_combout ),
	.datab(\inst25~3_combout ),
	.datac(\inst45|19~q ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\inst1|inst1|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|102~0 .lut_mask = 16'hECA0;
defparam \inst1|inst1|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \inst1|inst1|sub|102~1 (
// Equation(s):
// \inst1|inst1|sub|102~1_combout  = (\inst24~7_combout  & ((\inst1|inst1|sub|99~q  $ (\inst1|inst1|sub|106~0_combout )))) # (!\inst24~7_combout  & (\inst1|inst1|sub|102~0_combout ))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst1|sub|102~0_combout ),
	.datac(\inst1|inst1|sub|99~q ),
	.datad(\inst1|inst1|sub|106~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|sub|102~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|102~1 .lut_mask = 16'h4EE4;
defparam \inst1|inst1|sub|102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \inst1|inst1|sub|99 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst1|sub|102~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|sub|99 .is_wysiwyg = "true";
defparam \inst1|inst1|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \inst1|inst1|sub|92~3 (
// Equation(s):
// \inst1|inst1|sub|92~3_combout  = (\inst1|inst1|sub|92~2_combout ) # ((!\inst24~7_combout  & (\inst25~3_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [12])))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst1|sub|92~2_combout ),
	.datac(\inst25~3_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst1|inst1|sub|92~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|92~3 .lut_mask = 16'hDCCC;
defparam \inst1|inst1|sub|92~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \inst1|inst1|sub|87 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst1|sub|92~3_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|sub|87 .is_wysiwyg = "true";
defparam \inst1|inst1|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001135000000000000000000000000000725CD0000000000000000000000000000014D000000000000000000000000000001310000000000000000000000000001C4CD0000000000000000000000000000044D0000000000000000000000000000044D00000000000000000000000000000006000000000000000000000000000000050000000000000000000000000000011100000000000000000000000000000044;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h0000000000000000000000000000010D000000000000000000000000000000710000000000000000000000000001C9CD0000000000000000000000000001C9CD000000000000000000000000000071CD000000000000000000000000000071CD000000000000000000000000000071CD0000000000000000000000000001136000000000000000000000000000011360000000000000000000000000000011360000000000000000000000000000113600000000000000000000000000001136000000000000000000000000000011360000000000000000000000000000018D0000000000000000000000000000014D00000000000000000000000000000030;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst1|inst2|sub|110~q ,\inst1|inst2|sub|99~q ,\inst1|inst2|sub|87~q ,\inst1|inst2|sub|9~q ,\inst1|inst1|sub|110~q ,\inst1|inst1|sub|99~q ,\inst1|inst1|sub|87~q ,\inst1|inst1|sub|9~q ,\inst1|inst|sub|110~q ,\inst1|inst|sub|99~q ,\inst1|inst|sub|87~q ,
\inst1|inst|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../ROMCG.mif";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "ROMCG:inst|altsyncram:altsyncram_component|altsyncram_65c1:auto_generated|altsyncram_kmd2:altsyncram1|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 2;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 28;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110400000000000000000000000000041941000000000000000000000000000001810000000000000000000000000000018100000000000000000000000000010641000000000000000000000000000004410000000000000000000000000000044100000000000000000000000000000004000000000000000000000000000000040000000000000000000000000000018100000000000000000000000000000046;
defparam \inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000181000000000000000000000000000000410000000000000000000000000001054100000000000000000000000000010541000000000000000000000000000041410000000000000000000000000000414100000000000000000000000000004141000000000000000000000000000110500000000000000000000000000001105000000000000000000000000000001105000000000000000000000000000011050000000000000000000000000000110500000000000000000000000000001105000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hFC30;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \inst1|inst1|sub|75~3 (
// Equation(s):
// \inst1|inst1|sub|75~3_combout  = (\inst1|inst1|sub|75~2_combout ) # ((!\inst24~7_combout  & (\inst25~3_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [11])))

	.dataa(\inst24~7_combout ),
	.datab(\inst25~3_combout ),
	.datac(\inst1|inst1|sub|75~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst1|inst1|sub|75~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|sub|75~3 .lut_mask = 16'hF4F0;
defparam \inst1|inst1|sub|75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \inst1|inst1|sub|9 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst1|sub|75~3_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|sub|9 .is_wysiwyg = "true";
defparam \inst1|inst1|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \inst1|inst|sub|109~0 (
// Equation(s):
// \inst1|inst|sub|109~0_combout  = (\inst24~7_combout  & (\inst1|inst|sub|107~combout )) # (!\inst24~7_combout  & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \inst25~3_combout ))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst|sub|107~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\inst25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|109~0 .lut_mask = 16'hD888;
defparam \inst1|inst|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \inst1|inst|sub|110 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|sub|110 .is_wysiwyg = "true";
defparam \inst1|inst|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \inst1|inst|sub|102~0 (
// Equation(s):
// \inst1|inst|sub|102~0_combout  = (\inst24~7_combout  & (\inst1|inst|sub|97~combout )) # (!\inst24~7_combout  & (((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \inst25~3_combout ))))

	.dataa(\inst24~7_combout ),
	.datab(\inst1|inst|sub|97~combout ),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\inst25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|102~0 .lut_mask = 16'hD888;
defparam \inst1|inst|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \inst1|inst|sub|99 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|sub|99 .is_wysiwyg = "true";
defparam \inst1|inst|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \inst1|inst|sub|92~0 (
// Equation(s):
// \inst1|inst|sub|92~0_combout  = \inst1|inst|sub|9~q  $ (\inst1|inst|sub|87~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|inst|sub|9~q ),
	.datad(\inst1|inst|sub|87~q ),
	.cin(gnd),
	.combout(\inst1|inst|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|92~0 .lut_mask = 16'h0FF0;
defparam \inst1|inst|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \inst1|inst|sub|92~1 (
// Equation(s):
// \inst1|inst|sub|92~1_combout  = (\inst24~7_combout  & (((\inst1|inst|sub|92~0_combout )))) # (!\inst24~7_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ((\inst25~3_combout ))))

	.dataa(\inst24~7_combout ),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\inst1|inst|sub|92~0_combout ),
	.datad(\inst25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst|sub|92~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|92~1 .lut_mask = 16'hE4A0;
defparam \inst1|inst|sub|92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \inst1|inst|sub|87 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst|sub|92~1_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|sub|87 .is_wysiwyg = "true";
defparam \inst1|inst|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \inst25~4 (
// Equation(s):
// \inst25~4_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]) # ((\inst33~combout )))) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\inst55~combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst55~combout ),
	.datad(\inst33~combout ),
	.cin(gnd),
	.combout(\inst25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~4 .lut_mask = 16'hBA98;
defparam \inst25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \inst25~5 (
// Equation(s):
// \inst25~5_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\inst25~4_combout  & ((!\inst73~q ) # (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst73~q ),
	.datad(\inst25~4_combout ),
	.cin(gnd),
	.combout(\inst25~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~5 .lut_mask = 16'h2A00;
defparam \inst25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \inst25~0 (
// Equation(s):
// \inst25~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~0 .lut_mask = 16'h0030;
defparam \inst25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \inst25~1 (
// Equation(s):
// \inst25~1_combout  = (\inst25~0_combout  & (((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \inst73~q )) # (!\inst55~combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst73~q ),
	.datac(\inst55~combout ),
	.datad(\inst25~0_combout ),
	.cin(gnd),
	.combout(\inst25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~1 .lut_mask = 16'h4F00;
defparam \inst25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \inst24~2 (
// Equation(s):
// \inst24~2_combout  = (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst47|12~q  & (!\inst32|12~q  & \inst44|12~q )) # (!\inst47|12~q  & ((\inst44|12~q ) # (!\inst32|12~q )))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(\inst47|12~q ),
	.datac(\inst32|12~q ),
	.datad(\inst44|12~q ),
	.cin(gnd),
	.combout(\inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24~2 .lut_mask = 16'h2A02;
defparam \inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \inst25~2 (
// Equation(s):
// \inst25~2_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((!\inst24~2_combout ) # (!\inst55~combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(\inst55~combout ),
	.datad(\inst24~2_combout ),
	.cin(gnd),
	.combout(\inst25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~2 .lut_mask = 16'h0444;
defparam \inst25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \inst25~3 (
// Equation(s):
// \inst25~3_combout  = (\inst25~1_combout ) # ((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\inst25~5_combout ) # (\inst25~2_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst25~5_combout ),
	.datac(\inst25~1_combout ),
	.datad(\inst25~2_combout ),
	.cin(gnd),
	.combout(\inst25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25~3 .lut_mask = 16'hF5F4;
defparam \inst25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \inst1|inst|sub|75~0 (
// Equation(s):
// \inst1|inst|sub|75~0_combout  = (\inst24~7_combout  & (((!\inst1|inst|sub|9~q )))) # (!\inst24~7_combout  & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\inst25~3_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\inst25~3_combout ),
	.datac(\inst1|inst|sub|9~q ),
	.datad(\inst24~7_combout ),
	.cin(gnd),
	.combout(\inst1|inst|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|sub|75~0 .lut_mask = 16'h0F88;
defparam \inst1|inst|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \inst1|inst|sub|9 (
	.clk(!\inst7~clkctrl_outclk ),
	.d(\inst1|inst|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|sub|9 .is_wysiwyg = "true";
defparam \inst1|inst|sub|9 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas inst4(
	.clk(\SINGLE~input_o ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst4.is_wysiwyg = "true";
defparam inst4.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \CONTINUE~input (
	.i(\CONTINUE ),
	.ibar(gnd),
	.o(\CONTINUE~input_o ));
// synopsys translate_off
defparam \CONTINUE~input .bus_hold = "false";
defparam \CONTINUE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb inst7(
// Equation(s):
// \inst7~combout  = LCELL((\inst4~q ) # (!\CONTINUE~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4~q ),
	.datad(\CONTINUE~input_o ),
	.cin(gnd),
	.combout(\inst7~combout ),
	.cout());
// synopsys translate_off
defparam inst7.lut_mask = 16'hF0FF;
defparam inst7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst7~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7~clkctrl .clock_type = "global clock";
defparam \inst7~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb inst19(
// Equation(s):
// \inst19~combout  = LCELL((!\inst7~combout  & ((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\inst7~combout ),
	.cin(gnd),
	.combout(\inst19~combout ),
	.cout());
// synopsys translate_off
defparam inst19.lut_mask = 16'h00FA;
defparam inst19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst19~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst19~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst19~clkctrl_outclk ));
// synopsys translate_off
defparam \inst19~clkctrl .clock_type = "global clock";
defparam \inst19~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst14|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCDC8;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datab(\inst14|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(\inst14|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF3C0;
defparam \inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\inst|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hEC20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hF222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hA100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h50F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0501;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hFFAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \inst77~0 (
// Equation(s):
// \inst77~0_combout  = (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst7~combout  & !\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]))

	.dataa(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst7~combout ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst77~0 .lut_mask = 16'h0011;
defparam \inst77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb inst77(
// Equation(s):
// \inst77~combout  = LCELL((!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst77~0_combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst77~0_combout ),
	.cin(gnd),
	.combout(\inst77~combout ),
	.cout());
// synopsys translate_off
defparam inst77.lut_mask = 16'h3000;
defparam inst77.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst77~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst77~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst77~clkctrl_outclk ));
// synopsys translate_off
defparam \inst77~clkctrl .clock_type = "global clock";
defparam \inst77~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \inst44|16~feeder (
// Equation(s):
// \inst44|16~feeder_combout  = \inst64|inst22~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst22~combout ),
	.cin(gnd),
	.combout(\inst44|16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst44|16~feeder .lut_mask = 16'hFF00;
defparam \inst44|16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \inst44|16 (
	.clk(\inst77~clkctrl_outclk ),
	.d(\inst44|16~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|16 .is_wysiwyg = "true";
defparam \inst44|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb inst88(
// Equation(s):
// \inst88~combout  = LCELL((\inst81~0_combout  & \inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]))

	.dataa(\inst81~0_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst88~combout ),
	.cout());
// synopsys translate_off
defparam inst88.lut_mask = 16'hA0A0;
defparam inst88.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst88~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst88~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst88~clkctrl_outclk ));
// synopsys translate_off
defparam \inst88~clkctrl .clock_type = "global clock";
defparam \inst88~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \inst47|19 (
	.clk(\inst88~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst47|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst47|19 .is_wysiwyg = "true";
defparam \inst47|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb inst79(
// Equation(s):
// \inst79~combout  = LCELL((\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \inst77~0_combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\inst|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\inst77~0_combout ),
	.cin(gnd),
	.combout(\inst79~combout ),
	.cout());
// synopsys translate_off
defparam inst79.lut_mask = 16'h0C00;
defparam inst79.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst79~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst79~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst79~clkctrl_outclk ));
// synopsys translate_off
defparam \inst79~clkctrl .clock_type = "global clock";
defparam \inst79~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \inst32|17~feeder (
// Equation(s):
// \inst32|17~feeder_combout  = \inst64|inst27~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst27~combout ),
	.cin(gnd),
	.combout(\inst32|17~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|17~feeder .lut_mask = 16'hFF00;
defparam \inst32|17~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \inst32|17 (
	.clk(\inst79~clkctrl_outclk ),
	.d(\inst32|17~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|17 .is_wysiwyg = "true";
defparam \inst32|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \inst32|18~feeder (
// Equation(s):
// \inst32|18~feeder_combout  = \inst64|inst32~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst64|inst32~combout ),
	.cin(gnd),
	.combout(\inst32|18~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|18~feeder .lut_mask = 16'hFF00;
defparam \inst32|18~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \inst32|18 (
	.clk(\inst79~clkctrl_outclk ),
	.d(\inst32|18~feeder_combout ),
	.asdata(vcc),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|18 .is_wysiwyg = "true";
defparam \inst32|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \inst44|17 (
	.clk(\inst77~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst27~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|17 .is_wysiwyg = "true";
defparam \inst44|17 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \inst44|19 (
	.clk(\inst77~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst64|inst37~combout ),
	.clrn(\CLR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst44|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst44|19 .is_wysiwyg = "true";
defparam \inst44|19 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
