Verilator Tree Dump (format 0x3900) from <e201> to <e329>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab66eb80 <e146> {c1ai}  CyclicLeftShiftRegister_NegEdge_8Bit  L0 [1ps]
    1:2: VAR 0xaaaaab66ba00 <e208#> {c2al} @dt=0xaaaaab6750a0@(G/nw1)  clock INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66bd80 <e216#> {c3al} @dt=0xaaaaab6750a0@(G/nw1)  reset INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66cc80 <e224#> {c4ar} @dt=0xaaaaab66c860@(nw8)  D INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66dc70 <e232#> {c5aw} @dt=0xaaaaab66d850@(nw8)  Q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab6778a0 <e139> {c7af}
    1:2:1: SENTREE 0xaaaaab66e1a0 <e148> {c7am}
    1:2:1:1: SENITEM 0xaaaaab66e0e0 <e73> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab673970 <e233#> {c7aw} @dt=0xaaaaab6750a0@(G/nw1)  clock [RV] <- VAR 0xaaaaab66ba00 <e208#> {c2al} @dt=0xaaaaab6750a0@(G/nw1)  clock INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0xaaaaab66e300 <e150> {c8af}
    1:2:2:1: IF 0xaaaaab677670 <e133> {c9aj}
    1:2:2:1:1: VARREF 0xaaaaab673a90 <e321#> {c9an} @dt=0xaaaaab6750a0@(G/nw1)  reset [RV] <- VAR 0xaaaaab66bd80 <e216#> {c3al} @dt=0xaaaaab6750a0@(G/nw1)  reset INPUT [VSTATIC]  PORT
    1:2:2:1:2: ASSIGNDLY 0xaaaaab675dc0 <e235#> {c10ap} @dt=0xaaaaab66d850@(nw8)
    1:2:2:1:2:1: CONST 0xaaaaab66e9a0 <e85> {c10as} @dt=0xaaaaab675c90@(G/w8)  8'h0
    1:2:2:1:2:2: VARREF 0xaaaaab673bb0 <e234#> {c10an} @dt=0xaaaaab66d850@(nw8)  Q [LV] => VAR 0xaaaaab66dc70 <e232#> {c5aw} @dt=0xaaaaab66d850@(nw8)  Q OUTPUT [VSTATIC]  PORT
    1:2:2:1:3: ASSIGNDLY 0xaaaaab6775b0 <e237#> {c12ap} @dt=0xaaaaab66d850@(nw8)
    1:2:2:1:3:1: REPLICATE 0xaaaaab677150 <e320#> {c12as} @dt=0xaaaaab675c90@(G/w8)
    1:2:2:1:3:1:1: CONCAT 0xaaaaab677040 <e315#> {c12az} @dt=0xaaaaab675c90@(G/w8)
    1:2:2:1:3:1:1:1: SEL 0xaaaaab675340 <e257#> {c12au} @dt=0xaaaaab675410@(G/w7) decl[7:0]]
    1:2:2:1:3:1:1:1:1: VARREF 0xaaaaab673cd0 <e249#> {c12at} @dt=0xaaaaab66c860@(nw8)  D [RV] <- VAR 0xaaaaab66cc80 <e224#> {c4ar} @dt=0xaaaaab66c860@(nw8)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:1:1:2: CONST 0xaaaaab6755d0 <e274#> {c12ax} @dt=0xaaaaab6754f0@(G/sw3)  3'h0
    1:2:2:1:3:1:1:1:3: CONST 0xaaaaab66ecc0 <e251#> {c12av} @dt=0xaaaaab675260@(G/wu32/3)  ?32?h7
    1:2:2:1:3:1:1:2: SEL 0xaaaaab6780f0 <e293#> {c12bc} @dt=0xaaaaab6781c0@(G/w1) decl[7:0]]
    1:2:2:1:3:1:1:2:1: VARREF 0xaaaaab673df0 <e285#> {c12bb} @dt=0xaaaaab66c860@(nw8)  D [RV] <- VAR 0xaaaaab66cc80 <e224#> {c4ar} @dt=0xaaaaab66c860@(nw8)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:1:2:2: CONST 0xaaaaab6783d0 <e310#> {c12bd} @dt=0xaaaaab6754f0@(G/sw3)  3'h7
    1:2:2:1:3:1:1:2:3: CONST 0xaaaaab677e80 <e287#> {c12bc} @dt=0xaaaaab677fc0@(G/wu32/1)  ?32?h1
    1:2:2:1:3:1:2: CONST 0xaaaaab677210 <e125> {c12as} @dt=0xaaaaab677350@(G/w32)  32'h1
    1:2:2:1:3:2: VARREF 0xaaaaab673f60 <e236#> {c12an} @dt=0xaaaaab66d850@(nw8)  Q [LV] => VAR 0xaaaaab66dc70 <e232#> {c5aw} @dt=0xaaaaab66d850@(nw8)  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab6750a0 <e207#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab677480 <e128> {c12as} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6781c0 <e290#> {c12bc} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6750a0 <e207#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab677da0 <e270#> {c12ax} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab6754f0 <e266#> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab675410 <e254#> {c12au} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab675c90 <e82> {c10as} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab677fc0 <e282#> {c12bc} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab66c390 <e31> {c4ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab675260 <e246#> {c12av} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab66bff0 <e26> {c4am} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab677350 <e121> {c12as} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66bff0 <e26> {c4am} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66c390 <e31> {c4ao} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675c90 <e82> {c10as} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab677350 <e121> {c12as} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab677480 <e128> {c12as} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66b920 <e203#> {c2al} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab6750a0 <e207#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66bca0 <e210#> {c3al} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab66c860 <e223#> {c4al} @dt=this@(nw8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab66d850 <e231#> {c5am} @dt=this@(nw8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab675260 <e246#> {c12av} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675410 <e254#> {c12au} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab6754f0 <e266#> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab677da0 <e270#> {c12ax} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab677fc0 <e282#> {c12bc} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6781c0 <e290#> {c12bc} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
