
centos-preinstalled/du:     file format elf32-littlearm


Disassembly of section .init:

000118ac <.init>:
   118ac:	push	{r3, lr}
   118b0:	bl	13be0 <__assert_fail@plt+0x1e4c>
   118b4:	pop	{r3, pc}

Disassembly of section .plt:

000118b8 <fdopen@plt-0x14>:
   118b8:	push	{lr}		; (str lr, [sp, #-4]!)
   118bc:	ldr	lr, [pc, #4]	; 118c8 <fdopen@plt-0x4>
   118c0:	add	lr, pc, lr
   118c4:	ldr	pc, [lr, #8]!
   118c8:	andeq	r6, r2, r8, lsr r7

000118cc <fdopen@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #155648	; 0x26000
   118d4:	ldr	pc, [ip, #1848]!	; 0x738

000118d8 <fstatfs64@plt>:
   118d8:	add	ip, pc, #0, 12
   118dc:	add	ip, ip, #155648	; 0x26000
   118e0:	ldr	pc, [ip, #1840]!	; 0x730

000118e4 <calloc@plt>:
   118e4:	add	ip, pc, #0, 12
   118e8:	add	ip, ip, #155648	; 0x26000
   118ec:	ldr	pc, [ip, #1832]!	; 0x728

000118f0 <fputs_unlocked@plt>:
   118f0:	add	ip, pc, #0, 12
   118f4:	add	ip, ip, #155648	; 0x26000
   118f8:	ldr	pc, [ip, #1824]!	; 0x720

000118fc <strstr@plt>:
   118fc:	add	ip, pc, #0, 12
   11900:	add	ip, ip, #155648	; 0x26000
   11904:	ldr	pc, [ip, #1816]!	; 0x718

00011908 <raise@plt>:
   11908:	add	ip, pc, #0, 12
   1190c:	add	ip, ip, #155648	; 0x26000
   11910:	ldr	pc, [ip, #1808]!	; 0x710

00011914 <__getdelim@plt>:
   11914:	add	ip, pc, #0, 12
   11918:	add	ip, ip, #155648	; 0x26000
   1191c:	ldr	pc, [ip, #1800]!	; 0x708

00011920 <iconv_close@plt>:
   11920:	add	ip, pc, #0, 12
   11924:	add	ip, ip, #155648	; 0x26000
   11928:	ldr	pc, [ip, #1792]!	; 0x700

0001192c <iconv@plt>:
   1192c:	add	ip, pc, #0, 12
   11930:	add	ip, ip, #155648	; 0x26000
   11934:	ldr	pc, [ip, #1784]!	; 0x6f8

00011938 <strcmp@plt>:
   11938:	add	ip, pc, #0, 12
   1193c:	add	ip, ip, #155648	; 0x26000
   11940:	ldr	pc, [ip, #1776]!	; 0x6f0

00011944 <mktime@plt>:
   11944:	add	ip, pc, #0, 12
   11948:	add	ip, ip, #155648	; 0x26000
   1194c:	ldr	pc, [ip, #1768]!	; 0x6e8

00011950 <fflush@plt>:
   11950:	add	ip, pc, #0, 12
   11954:	add	ip, ip, #155648	; 0x26000
   11958:	ldr	pc, [ip, #1760]!	; 0x6e0

0001195c <wcwidth@plt>:
   1195c:	add	ip, pc, #0, 12
   11960:	add	ip, ip, #155648	; 0x26000
   11964:	ldr	pc, [ip, #1752]!	; 0x6d8

00011968 <memmove@plt>:
   11968:	add	ip, pc, #0, 12
   1196c:	add	ip, ip, #155648	; 0x26000
   11970:	ldr	pc, [ip, #1744]!	; 0x6d0

00011974 <free@plt>:
   11974:	add	ip, pc, #0, 12
   11978:	add	ip, ip, #155648	; 0x26000
   1197c:	ldr	pc, [ip, #1736]!	; 0x6c8

00011980 <_exit@plt>:
   11980:	add	ip, pc, #0, 12
   11984:	add	ip, ip, #155648	; 0x26000
   11988:	ldr	pc, [ip, #1728]!	; 0x6c0

0001198c <memcpy@plt>:
   1198c:	add	ip, pc, #0, 12
   11990:	add	ip, ip, #155648	; 0x26000
   11994:	ldr	pc, [ip, #1720]!	; 0x6b8

00011998 <__strtoull_internal@plt>:
   11998:	add	ip, pc, #0, 12
   1199c:	add	ip, ip, #155648	; 0x26000
   119a0:	ldr	pc, [ip, #1712]!	; 0x6b0

000119a4 <towlower@plt>:
   119a4:	add	ip, pc, #0, 12
   119a8:	add	ip, ip, #155648	; 0x26000
   119ac:	ldr	pc, [ip, #1704]!	; 0x6a8

000119b0 <mbsinit@plt>:
   119b0:	add	ip, pc, #0, 12
   119b4:	add	ip, ip, #155648	; 0x26000
   119b8:	ldr	pc, [ip, #1696]!	; 0x6a0

000119bc <memcmp@plt>:
   119bc:	add	ip, pc, #0, 12
   119c0:	add	ip, ip, #155648	; 0x26000
   119c4:	ldr	pc, [ip, #1688]!	; 0x698

000119c8 <dcgettext@plt>:
   119c8:	add	ip, pc, #0, 12
   119cc:	add	ip, ip, #155648	; 0x26000
   119d0:	ldr	pc, [ip, #1680]!	; 0x690

000119d4 <__stack_chk_fail@plt>:
   119d4:	add	ip, pc, #0, 12
   119d8:	add	ip, ip, #155648	; 0x26000
   119dc:	ldr	pc, [ip, #1672]!	; 0x688

000119e0 <dup2@plt>:
   119e0:	add	ip, pc, #0, 12
   119e4:	add	ip, ip, #155648	; 0x26000
   119e8:	ldr	pc, [ip, #1664]!	; 0x680

000119ec <realloc@plt>:
   119ec:	add	ip, pc, #0, 12
   119f0:	add	ip, ip, #155648	; 0x26000
   119f4:	ldr	pc, [ip, #1656]!	; 0x678

000119f8 <textdomain@plt>:
   119f8:	add	ip, pc, #0, 12
   119fc:	add	ip, ip, #155648	; 0x26000
   11a00:	ldr	pc, [ip, #1648]!	; 0x670

00011a04 <iswcntrl@plt>:
   11a04:	add	ip, pc, #0, 12
   11a08:	add	ip, ip, #155648	; 0x26000
   11a0c:	ldr	pc, [ip, #1640]!	; 0x668

00011a10 <__fxstatat64@plt>:
   11a10:	add	ip, pc, #0, 12
   11a14:	add	ip, ip, #155648	; 0x26000
   11a18:	ldr	pc, [ip, #1632]!	; 0x660

00011a1c <fflush_unlocked@plt>:
   11a1c:	add	ip, pc, #0, 12
   11a20:	add	ip, ip, #155648	; 0x26000
   11a24:	ldr	pc, [ip, #1624]!	; 0x658

00011a28 <iswprint@plt>:
   11a28:	add	ip, pc, #0, 12
   11a2c:	add	ip, ip, #155648	; 0x26000
   11a30:	ldr	pc, [ip, #1616]!	; 0x650

00011a34 <__fxstat64@plt>:
   11a34:	add	ip, pc, #0, 12
   11a38:	add	ip, ip, #155648	; 0x26000
   11a3c:	ldr	pc, [ip, #1608]!	; 0x648

00011a40 <__memcpy_chk@plt>:
   11a40:	add	ip, pc, #0, 12
   11a44:	add	ip, ip, #155648	; 0x26000
   11a48:	ldr	pc, [ip, #1600]!	; 0x640

00011a4c <fwrite@plt>:
   11a4c:	add	ip, pc, #0, 12
   11a50:	add	ip, ip, #155648	; 0x26000
   11a54:	ldr	pc, [ip, #1592]!	; 0x638

00011a58 <lseek64@plt>:
   11a58:	add	ip, pc, #0, 12
   11a5c:	add	ip, ip, #155648	; 0x26000
   11a60:	ldr	pc, [ip, #1584]!	; 0x630

00011a64 <__ctype_get_mb_cur_max@plt>:
   11a64:	add	ip, pc, #0, 12
   11a68:	add	ip, ip, #155648	; 0x26000
   11a6c:	ldr	pc, [ip, #1576]!	; 0x628

00011a70 <strcpy@plt>:
   11a70:	add	ip, pc, #0, 12
   11a74:	add	ip, ip, #155648	; 0x26000
   11a78:	ldr	pc, [ip, #1568]!	; 0x620

00011a7c <__fpending@plt>:
   11a7c:	add	ip, pc, #0, 12
   11a80:	add	ip, ip, #155648	; 0x26000
   11a84:	ldr	pc, [ip, #1560]!	; 0x618

00011a88 <mbrtowc@plt>:
   11a88:	add	ip, pc, #0, 12
   11a8c:	add	ip, ip, #155648	; 0x26000
   11a90:	ldr	pc, [ip, #1552]!	; 0x610

00011a94 <error@plt>:
   11a94:	add	ip, pc, #0, 12
   11a98:	add	ip, ip, #155648	; 0x26000
   11a9c:	ldr	pc, [ip, #1544]!	; 0x608

00011aa0 <getmntent@plt>:
   11aa0:	add	ip, pc, #0, 12
   11aa4:	add	ip, ip, #155648	; 0x26000
   11aa8:	ldr	pc, [ip, #1536]!	; 0x600

00011aac <open64@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #155648	; 0x26000
   11ab4:	ldr	pc, [ip, #1528]!	; 0x5f8

00011ab8 <getenv@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #155648	; 0x26000
   11ac0:	ldr	pc, [ip, #1520]!	; 0x5f0

00011ac4 <malloc@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #155648	; 0x26000
   11acc:	ldr	pc, [ip, #1512]!	; 0x5e8

00011ad0 <iconv_open@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #155648	; 0x26000
   11ad8:	ldr	pc, [ip, #1504]!	; 0x5e0

00011adc <__libc_start_main@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #155648	; 0x26000
   11ae4:	ldr	pc, [ip, #1496]!	; 0x5d8

00011ae8 <strftime@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #155648	; 0x26000
   11af0:	ldr	pc, [ip, #1488]!	; 0x5d0

00011af4 <__freading@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #155648	; 0x26000
   11afc:	ldr	pc, [ip, #1480]!	; 0x5c8

00011b00 <localtime@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #155648	; 0x26000
   11b08:	ldr	pc, [ip, #1472]!	; 0x5c0

00011b0c <__ctype_tolower_loc@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #155648	; 0x26000
   11b14:	ldr	pc, [ip, #1464]!	; 0x5b8

00011b18 <__ctype_toupper_loc@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #155648	; 0x26000
   11b20:	ldr	pc, [ip, #1456]!	; 0x5b0

00011b24 <__gmon_start__@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #155648	; 0x26000
   11b2c:	ldr	pc, [ip, #1448]!	; 0x5a8

00011b30 <freopen64@plt>:
   11b30:	add	ip, pc, #0, 12
   11b34:	add	ip, ip, #155648	; 0x26000
   11b38:	ldr	pc, [ip, #1440]!	; 0x5a0

00011b3c <getopt_long@plt>:
   11b3c:	add	ip, pc, #0, 12
   11b40:	add	ip, ip, #155648	; 0x26000
   11b44:	ldr	pc, [ip, #1432]!	; 0x598

00011b48 <__ctype_b_loc@plt>:
   11b48:	add	ip, pc, #0, 12
   11b4c:	add	ip, ip, #155648	; 0x26000
   11b50:	ldr	pc, [ip, #1424]!	; 0x590

00011b54 <exit@plt>:
   11b54:	add	ip, pc, #0, 12
   11b58:	add	ip, ip, #155648	; 0x26000
   11b5c:	ldr	pc, [ip, #1416]!	; 0x588

00011b60 <feof@plt>:
   11b60:	add	ip, pc, #0, 12
   11b64:	add	ip, ip, #155648	; 0x26000
   11b68:	ldr	pc, [ip, #1408]!	; 0x580

00011b6c <iswspace@plt>:
   11b6c:	add	ip, pc, #0, 12
   11b70:	add	ip, ip, #155648	; 0x26000
   11b74:	ldr	pc, [ip, #1400]!	; 0x578

00011b78 <strtoul@plt>:
   11b78:	add	ip, pc, #0, 12
   11b7c:	add	ip, ip, #155648	; 0x26000
   11b80:	ldr	pc, [ip, #1392]!	; 0x570

00011b84 <strlen@plt>:
   11b84:	add	ip, pc, #0, 12
   11b88:	add	ip, ip, #155648	; 0x26000
   11b8c:	ldr	pc, [ip, #1384]!	; 0x568

00011b90 <strchr@plt>:
   11b90:	add	ip, pc, #0, 12
   11b94:	add	ip, ip, #155648	; 0x26000
   11b98:	ldr	pc, [ip, #1376]!	; 0x560

00011b9c <openat64@plt>:
   11b9c:	add	ip, pc, #0, 12
   11ba0:	add	ip, ip, #155648	; 0x26000
   11ba4:	ldr	pc, [ip, #1368]!	; 0x558

00011ba8 <ungetc@plt>:
   11ba8:	add	ip, pc, #0, 12
   11bac:	add	ip, ip, #155648	; 0x26000
   11bb0:	ldr	pc, [ip, #1360]!	; 0x550

00011bb4 <fcntl@plt>:
   11bb4:	add	ip, pc, #0, 12
   11bb8:	add	ip, ip, #155648	; 0x26000
   11bbc:	ldr	pc, [ip, #1352]!	; 0x548

00011bc0 <__errno_location@plt>:
   11bc0:	add	ip, pc, #0, 12
   11bc4:	add	ip, ip, #155648	; 0x26000
   11bc8:	ldr	pc, [ip, #1344]!	; 0x540

00011bcc <iswalnum@plt>:
   11bcc:	add	ip, pc, #0, 12
   11bd0:	add	ip, ip, #155648	; 0x26000
   11bd4:	ldr	pc, [ip, #1336]!	; 0x538

00011bd8 <__sprintf_chk@plt>:
   11bd8:	add	ip, pc, #0, 12
   11bdc:	add	ip, ip, #155648	; 0x26000
   11be0:	ldr	pc, [ip, #1328]!	; 0x530

00011be4 <__cxa_atexit@plt>:
   11be4:	add	ip, pc, #0, 12
   11be8:	add	ip, ip, #155648	; 0x26000
   11bec:	ldr	pc, [ip, #1320]!	; 0x528

00011bf0 <__strdup@plt>:
   11bf0:	add	ip, pc, #0, 12
   11bf4:	add	ip, ip, #155648	; 0x26000
   11bf8:	ldr	pc, [ip, #1312]!	; 0x520

00011bfc <memset@plt>:
   11bfc:	add	ip, pc, #0, 12
   11c00:	add	ip, ip, #155648	; 0x26000
   11c04:	ldr	pc, [ip, #1304]!	; 0x518

00011c08 <fscanf@plt>:
   11c08:	add	ip, pc, #0, 12
   11c0c:	add	ip, ip, #155648	; 0x26000
   11c10:	ldr	pc, [ip, #1296]!	; 0x510

00011c14 <__printf_chk@plt>:
   11c14:	add	ip, pc, #0, 12
   11c18:	add	ip, ip, #155648	; 0x26000
   11c1c:	ldr	pc, [ip, #1288]!	; 0x508

00011c20 <fileno@plt>:
   11c20:	add	ip, pc, #0, 12
   11c24:	add	ip, ip, #155648	; 0x26000
   11c28:	ldr	pc, [ip, #1280]!	; 0x500

00011c2c <__fprintf_chk@plt>:
   11c2c:	add	ip, pc, #0, 12
   11c30:	add	ip, ip, #155648	; 0x26000
   11c34:	ldr	pc, [ip, #1272]!	; 0x4f8

00011c38 <memchr@plt>:
   11c38:	add	ip, pc, #0, 12
   11c3c:	add	ip, ip, #155648	; 0x26000
   11c40:	ldr	pc, [ip, #1264]!	; 0x4f0

00011c44 <fclose@plt>:
   11c44:	add	ip, pc, #0, 12
   11c48:	add	ip, ip, #155648	; 0x26000
   11c4c:	ldr	pc, [ip, #1256]!	; 0x4e8

00011c50 <strnlen@plt>:
   11c50:	add	ip, pc, #0, 12
   11c54:	add	ip, ip, #155648	; 0x26000
   11c58:	ldr	pc, [ip, #1248]!	; 0x4e0

00011c5c <fseeko64@plt>:
   11c5c:	add	ip, pc, #0, 12
   11c60:	add	ip, ip, #155648	; 0x26000
   11c64:	ldr	pc, [ip, #1240]!	; 0x4d8

00011c68 <endmntent@plt>:
   11c68:	add	ip, pc, #0, 12
   11c6c:	add	ip, ip, #155648	; 0x26000
   11c70:	ldr	pc, [ip, #1232]!	; 0x4d0

00011c74 <__uflow@plt>:
   11c74:	add	ip, pc, #0, 12
   11c78:	add	ip, ip, #155648	; 0x26000
   11c7c:	ldr	pc, [ip, #1224]!	; 0x4c8

00011c80 <__overflow@plt>:
   11c80:	add	ip, pc, #0, 12
   11c84:	add	ip, ip, #155648	; 0x26000
   11c88:	ldr	pc, [ip, #1216]!	; 0x4c0

00011c8c <setlocale@plt>:
   11c8c:	add	ip, pc, #0, 12
   11c90:	add	ip, ip, #155648	; 0x26000
   11c94:	ldr	pc, [ip, #1208]!	; 0x4b8

00011c98 <strrchr@plt>:
   11c98:	add	ip, pc, #0, 12
   11c9c:	add	ip, ip, #155648	; 0x26000
   11ca0:	ldr	pc, [ip, #1200]!	; 0x4b0

00011ca4 <nl_langinfo@plt>:
   11ca4:	add	ip, pc, #0, 12
   11ca8:	add	ip, ip, #155648	; 0x26000
   11cac:	ldr	pc, [ip, #1192]!	; 0x4a8

00011cb0 <fputc@plt>:
   11cb0:	add	ip, pc, #0, 12
   11cb4:	add	ip, ip, #155648	; 0x26000
   11cb8:	ldr	pc, [ip, #1184]!	; 0x4a0

00011cbc <sscanf@plt>:
   11cbc:	add	ip, pc, #0, 12
   11cc0:	add	ip, ip, #155648	; 0x26000
   11cc4:	ldr	pc, [ip, #1176]!	; 0x498

00011cc8 <localeconv@plt>:
   11cc8:	add	ip, pc, #0, 12
   11ccc:	add	ip, ip, #155648	; 0x26000
   11cd0:	ldr	pc, [ip, #1168]!	; 0x490

00011cd4 <readdir64@plt>:
   11cd4:	add	ip, pc, #0, 12
   11cd8:	add	ip, ip, #155648	; 0x26000
   11cdc:	ldr	pc, [ip, #1160]!	; 0x488

00011ce0 <fdopendir@plt>:
   11ce0:	add	ip, pc, #0, 12
   11ce4:	add	ip, ip, #155648	; 0x26000
   11ce8:	ldr	pc, [ip, #1152]!	; 0x480

00011cec <dirfd@plt>:
   11cec:	add	ip, pc, #0, 12
   11cf0:	add	ip, ip, #155648	; 0x26000
   11cf4:	ldr	pc, [ip, #1144]!	; 0x478

00011cf8 <fchdir@plt>:
   11cf8:	add	ip, pc, #0, 12
   11cfc:	add	ip, ip, #155648	; 0x26000
   11d00:	ldr	pc, [ip, #1136]!	; 0x470

00011d04 <__strtoll_internal@plt>:
   11d04:	add	ip, pc, #0, 12
   11d08:	add	ip, ip, #155648	; 0x26000
   11d0c:	ldr	pc, [ip, #1128]!	; 0x468

00011d10 <fopen64@plt>:
   11d10:	add	ip, pc, #0, 12
   11d14:	add	ip, ip, #155648	; 0x26000
   11d18:	ldr	pc, [ip, #1120]!	; 0x460

00011d1c <qsort@plt>:
   11d1c:	add	ip, pc, #0, 12
   11d20:	add	ip, ip, #155648	; 0x26000
   11d24:	ldr	pc, [ip, #1112]!	; 0x458

00011d28 <setmntent@plt>:
   11d28:	add	ip, pc, #0, 12
   11d2c:	add	ip, ip, #155648	; 0x26000
   11d30:	ldr	pc, [ip, #1104]!	; 0x450

00011d34 <bindtextdomain@plt>:
   11d34:	add	ip, pc, #0, 12
   11d38:	add	ip, ip, #155648	; 0x26000
   11d3c:	ldr	pc, [ip, #1096]!	; 0x448

00011d40 <getdelim@plt>:
   11d40:	add	ip, pc, #0, 12
   11d44:	add	ip, ip, #155648	; 0x26000
   11d48:	ldr	pc, [ip, #1088]!	; 0x440

00011d4c <__xstat64@plt>:
   11d4c:	add	ip, pc, #0, 12
   11d50:	add	ip, ip, #155648	; 0x26000
   11d54:	ldr	pc, [ip, #1080]!	; 0x438

00011d58 <strncmp@plt>:
   11d58:	add	ip, pc, #0, 12
   11d5c:	add	ip, ip, #155648	; 0x26000
   11d60:	ldr	pc, [ip, #1072]!	; 0x430

00011d64 <abort@plt>:
   11d64:	add	ip, pc, #0, 12
   11d68:	add	ip, ip, #155648	; 0x26000
   11d6c:	ldr	pc, [ip, #1064]!	; 0x428

00011d70 <close@plt>:
   11d70:	add	ip, pc, #0, 12
   11d74:	add	ip, ip, #155648	; 0x26000
   11d78:	ldr	pc, [ip, #1056]!	; 0x420

00011d7c <__lxstat64@plt>:
   11d7c:	add	ip, pc, #0, 12
   11d80:	add	ip, ip, #155648	; 0x26000
   11d84:	ldr	pc, [ip, #1048]!	; 0x418

00011d88 <closedir@plt>:
   11d88:	add	ip, pc, #0, 12
   11d8c:	add	ip, ip, #155648	; 0x26000
   11d90:	ldr	pc, [ip, #1040]!	; 0x410

00011d94 <__assert_fail@plt>:
   11d94:	add	ip, pc, #0, 12
   11d98:	add	ip, ip, #155648	; 0x26000
   11d9c:	ldr	pc, [ip, #1032]!	; 0x408

Disassembly of section .text:

00011da0 <close_stdout@@Base-0x29a8>:
   11da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11da4:	mov	r4, r1
   11da8:	ldr	sl, [pc, #3828]	; 12ca4 <__assert_fail@plt+0xf10>
   11dac:	sub	sp, sp, #292	; 0x124
   11db0:	ldr	r2, [pc, #3824]	; 12ca8 <__assert_fail@plt+0xf14>
   11db4:	mov	r3, #0
   11db8:	add	sl, pc, sl
   11dbc:	ldr	r1, [pc, #3816]	; 12cac <__assert_fail@plt+0xf18>
   11dc0:	mov	r5, r0
   11dc4:	ldr	r0, [r4]
   11dc8:	ldr	r2, [sl, r2]
   11dcc:	mov	r6, r3
   11dd0:	str	r3, [sp, #56]	; 0x38
   11dd4:	add	r1, pc, r1
   11dd8:	str	r3, [sp, #80]	; 0x50
   11ddc:	mov	ip, #16
   11de0:	ldr	r2, [r2]
   11de4:	add	r9, sp, #152	; 0x98
   11de8:	str	r3, [sp, #148]	; 0x94
   11dec:	str	r1, [sp, #144]	; 0x90
   11df0:	str	r2, [sp, #284]	; 0x11c
   11df4:	str	ip, [sp, #52]	; 0x34
   11df8:	mov	ip, #8
   11dfc:	str	ip, [sp, #60]	; 0x3c
   11e00:	mov	ip, #1
   11e04:	str	ip, [sp, #72]	; 0x48
   11e08:	bl	19a2c <add_exclude@@Base+0x4778>
   11e0c:	ldr	r1, [pc, #3740]	; 12cb0 <__assert_fail@plt+0xf1c>
   11e10:	mov	r0, #6
   11e14:	ldr	r7, [pc, #3736]	; 12cb4 <__assert_fail@plt+0xf20>
   11e18:	add	r1, pc, r1
   11e1c:	ldr	fp, [pc, #3732]	; 12cb8 <__assert_fail@plt+0xf24>
   11e20:	bl	11c8c <setlocale@plt>
   11e24:	add	r7, pc, r7
   11e28:	ldr	r1, [pc, #3724]	; 12cbc <__assert_fail@plt+0xf28>
   11e2c:	add	fp, pc, fp
   11e30:	mov	r0, r7
   11e34:	ldr	r8, [pc, #3716]	; 12cc0 <__assert_fail@plt+0xf2c>
   11e38:	add	r1, pc, r1
   11e3c:	bl	11d34 <bindtextdomain@plt>
   11e40:	mov	r0, r7
   11e44:	bl	119f8 <textdomain@plt>
   11e48:	ldr	r3, [pc, #3700]	; 12cc4 <__assert_fail@plt+0xf30>
   11e4c:	ldr	r7, [pc, #3700]	; 12cc8 <__assert_fail@plt+0xf34>
   11e50:	add	ip, fp, #8
   11e54:	add	r8, pc, r8
   11e58:	ldr	r0, [sl, r3]
   11e5c:	add	r7, pc, r7
   11e60:	str	ip, [sp, #64]	; 0x40
   11e64:	add	ip, r7, #40	; 0x28
   11e68:	str	ip, [sp, #84]	; 0x54
   11e6c:	bl	24d4c <fts_children@@Base+0x45a8>
   11e70:	bl	1501c <close_stdout@@Base+0x8d4>
   11e74:	str	r0, [r8, #28]
   11e78:	ldr	r0, [pc, #3660]	; 12ccc <__assert_fail@plt+0xf38>
   11e7c:	add	r0, pc, r0
   11e80:	bl	11ab8 <getenv@plt>
   11e84:	mov	r1, r8
   11e88:	add	r2, r8, #8
   11e8c:	bl	18e64 <add_exclude@@Base+0x3bb0>
   11e90:	ldr	r3, [pc, #3640]	; 12cd0 <__assert_fail@plt+0xf3c>
   11e94:	add	r3, pc, r3
   11e98:	add	r3, r3, #416	; 0x1a0
   11e9c:	str	r3, [sp, #96]	; 0x60
   11ea0:	ldr	r2, [pc, #3628]	; 12cd4 <__assert_fail@plt+0xf40>
   11ea4:	mov	r0, r5
   11ea8:	ldr	r3, [pc, #3624]	; 12cd8 <__assert_fail@plt+0xf44>
   11eac:	mov	r1, r4
   11eb0:	str	r9, [sp]
   11eb4:	add	r2, pc, r2
   11eb8:	add	r3, pc, r3
   11ebc:	mvn	ip, #0
   11ec0:	str	ip, [sp, #152]	; 0x98
   11ec4:	bl	11b3c <getopt_long@plt>
   11ec8:	cmn	r0, #1
   11ecc:	beq	12744 <__assert_fail@plt+0x9b0>
   11ed0:	add	r0, r0, #3
   11ed4:	movw	r3, #266	; 0x10a
   11ed8:	cmp	r0, r3
   11edc:	addls	pc, pc, r0, lsl #2
   11ee0:	b	12738 <__assert_fail@plt+0x9a4>
   11ee4:	b	125b0 <__assert_fail@plt+0x81c>
   11ee8:	b	125a8 <__assert_fail@plt+0x814>
   11eec:	b	12738 <__assert_fail@plt+0x9a4>
   11ef0:	b	12738 <__assert_fail@plt+0x9a4>
   11ef4:	b	12738 <__assert_fail@plt+0x9a4>
   11ef8:	b	12738 <__assert_fail@plt+0x9a4>
   11efc:	b	12738 <__assert_fail@plt+0x9a4>
   11f00:	b	12738 <__assert_fail@plt+0x9a4>
   11f04:	b	12738 <__assert_fail@plt+0x9a4>
   11f08:	b	12738 <__assert_fail@plt+0x9a4>
   11f0c:	b	12738 <__assert_fail@plt+0x9a4>
   11f10:	b	12738 <__assert_fail@plt+0x9a4>
   11f14:	b	12738 <__assert_fail@plt+0x9a4>
   11f18:	b	12738 <__assert_fail@plt+0x9a4>
   11f1c:	b	12738 <__assert_fail@plt+0x9a4>
   11f20:	b	12738 <__assert_fail@plt+0x9a4>
   11f24:	b	12738 <__assert_fail@plt+0x9a4>
   11f28:	b	12738 <__assert_fail@plt+0x9a4>
   11f2c:	b	12738 <__assert_fail@plt+0x9a4>
   11f30:	b	12738 <__assert_fail@plt+0x9a4>
   11f34:	b	12738 <__assert_fail@plt+0x9a4>
   11f38:	b	12738 <__assert_fail@plt+0x9a4>
   11f3c:	b	12738 <__assert_fail@plt+0x9a4>
   11f40:	b	12738 <__assert_fail@plt+0x9a4>
   11f44:	b	12738 <__assert_fail@plt+0x9a4>
   11f48:	b	12738 <__assert_fail@plt+0x9a4>
   11f4c:	b	12738 <__assert_fail@plt+0x9a4>
   11f50:	b	12738 <__assert_fail@plt+0x9a4>
   11f54:	b	12738 <__assert_fail@plt+0x9a4>
   11f58:	b	12738 <__assert_fail@plt+0x9a4>
   11f5c:	b	12738 <__assert_fail@plt+0x9a4>
   11f60:	b	12738 <__assert_fail@plt+0x9a4>
   11f64:	b	12738 <__assert_fail@plt+0x9a4>
   11f68:	b	12738 <__assert_fail@plt+0x9a4>
   11f6c:	b	12738 <__assert_fail@plt+0x9a4>
   11f70:	b	12738 <__assert_fail@plt+0x9a4>
   11f74:	b	12738 <__assert_fail@plt+0x9a4>
   11f78:	b	12738 <__assert_fail@plt+0x9a4>
   11f7c:	b	12738 <__assert_fail@plt+0x9a4>
   11f80:	b	12738 <__assert_fail@plt+0x9a4>
   11f84:	b	12738 <__assert_fail@plt+0x9a4>
   11f88:	b	12738 <__assert_fail@plt+0x9a4>
   11f8c:	b	12738 <__assert_fail@plt+0x9a4>
   11f90:	b	12738 <__assert_fail@plt+0x9a4>
   11f94:	b	12738 <__assert_fail@plt+0x9a4>
   11f98:	b	12738 <__assert_fail@plt+0x9a4>
   11f9c:	b	12738 <__assert_fail@plt+0x9a4>
   11fa0:	b	12738 <__assert_fail@plt+0x9a4>
   11fa4:	b	12738 <__assert_fail@plt+0x9a4>
   11fa8:	b	12738 <__assert_fail@plt+0x9a4>
   11fac:	b	12738 <__assert_fail@plt+0x9a4>
   11fb0:	b	12594 <__assert_fail@plt+0x800>
   11fb4:	b	12738 <__assert_fail@plt+0x9a4>
   11fb8:	b	12738 <__assert_fail@plt+0x9a4>
   11fbc:	b	12738 <__assert_fail@plt+0x9a4>
   11fc0:	b	12738 <__assert_fail@plt+0x9a4>
   11fc4:	b	12738 <__assert_fail@plt+0x9a4>
   11fc8:	b	12738 <__assert_fail@plt+0x9a4>
   11fcc:	b	12738 <__assert_fail@plt+0x9a4>
   11fd0:	b	12738 <__assert_fail@plt+0x9a4>
   11fd4:	b	12738 <__assert_fail@plt+0x9a4>
   11fd8:	b	12738 <__assert_fail@plt+0x9a4>
   11fdc:	b	12738 <__assert_fail@plt+0x9a4>
   11fe0:	b	12738 <__assert_fail@plt+0x9a4>
   11fe4:	b	12738 <__assert_fail@plt+0x9a4>
   11fe8:	b	12738 <__assert_fail@plt+0x9a4>
   11fec:	b	12738 <__assert_fail@plt+0x9a4>
   11ff0:	b	12738 <__assert_fail@plt+0x9a4>
   11ff4:	b	12738 <__assert_fail@plt+0x9a4>
   11ff8:	b	12558 <__assert_fail@plt+0x7c4>
   11ffc:	b	12738 <__assert_fail@plt+0x9a4>
   12000:	b	1254c <__assert_fail@plt+0x7b8>
   12004:	b	12738 <__assert_fail@plt+0x9a4>
   12008:	b	12738 <__assert_fail@plt+0x9a4>
   1200c:	b	12738 <__assert_fail@plt+0x9a4>
   12010:	b	1254c <__assert_fail@plt+0x7b8>
   12014:	b	12738 <__assert_fail@plt+0x9a4>
   12018:	b	12738 <__assert_fail@plt+0x9a4>
   1201c:	b	12738 <__assert_fail@plt+0x9a4>
   12020:	b	12540 <__assert_fail@plt+0x7ac>
   12024:	b	12738 <__assert_fail@plt+0x9a4>
   12028:	b	12738 <__assert_fail@plt+0x9a4>
   1202c:	b	12738 <__assert_fail@plt+0x9a4>
   12030:	b	12534 <__assert_fail@plt+0x7a0>
   12034:	b	12738 <__assert_fail@plt+0x9a4>
   12038:	b	12738 <__assert_fail@plt+0x9a4>
   1203c:	b	12520 <__assert_fail@plt+0x78c>
   12040:	b	12738 <__assert_fail@plt+0x9a4>
   12044:	b	12738 <__assert_fail@plt+0x9a4>
   12048:	b	12738 <__assert_fail@plt+0x9a4>
   1204c:	b	12738 <__assert_fail@plt+0x9a4>
   12050:	b	124ac <__assert_fail@plt+0x718>
   12054:	b	12738 <__assert_fail@plt+0x9a4>
   12058:	b	12738 <__assert_fail@plt+0x9a4>
   1205c:	b	12738 <__assert_fail@plt+0x9a4>
   12060:	b	12738 <__assert_fail@plt+0x9a4>
   12064:	b	12738 <__assert_fail@plt+0x9a4>
   12068:	b	12738 <__assert_fail@plt+0x9a4>
   1206c:	b	12738 <__assert_fail@plt+0x9a4>
   12070:	b	12738 <__assert_fail@plt+0x9a4>
   12074:	b	12498 <__assert_fail@plt+0x704>
   12078:	b	12470 <__assert_fail@plt+0x6dc>
   1207c:	b	1245c <__assert_fail@plt+0x6c8>
   12080:	b	12410 <__assert_fail@plt+0x67c>
   12084:	b	12738 <__assert_fail@plt+0x9a4>
   12088:	b	12738 <__assert_fail@plt+0x9a4>
   1208c:	b	12738 <__assert_fail@plt+0x9a4>
   12090:	b	123f0 <__assert_fail@plt+0x65c>
   12094:	b	12738 <__assert_fail@plt+0x9a4>
   12098:	b	12738 <__assert_fail@plt+0x9a4>
   1209c:	b	123d0 <__assert_fail@plt+0x63c>
   120a0:	b	123bc <__assert_fail@plt+0x628>
   120a4:	b	1239c <__assert_fail@plt+0x608>
   120a8:	b	12738 <__assert_fail@plt+0x9a4>
   120ac:	b	12738 <__assert_fail@plt+0x9a4>
   120b0:	b	12738 <__assert_fail@plt+0x9a4>
   120b4:	b	12738 <__assert_fail@plt+0x9a4>
   120b8:	b	12738 <__assert_fail@plt+0x9a4>
   120bc:	b	12394 <__assert_fail@plt+0x600>
   120c0:	b	1231c <__assert_fail@plt+0x588>
   120c4:	b	12738 <__assert_fail@plt+0x9a4>
   120c8:	b	12738 <__assert_fail@plt+0x9a4>
   120cc:	b	12738 <__assert_fail@plt+0x9a4>
   120d0:	b	12310 <__assert_fail@plt+0x57c>
   120d4:	b	12738 <__assert_fail@plt+0x9a4>
   120d8:	b	12738 <__assert_fail@plt+0x9a4>
   120dc:	b	12738 <__assert_fail@plt+0x9a4>
   120e0:	b	12738 <__assert_fail@plt+0x9a4>
   120e4:	b	12738 <__assert_fail@plt+0x9a4>
   120e8:	b	12738 <__assert_fail@plt+0x9a4>
   120ec:	b	12738 <__assert_fail@plt+0x9a4>
   120f0:	b	12738 <__assert_fail@plt+0x9a4>
   120f4:	b	12738 <__assert_fail@plt+0x9a4>
   120f8:	b	12738 <__assert_fail@plt+0x9a4>
   120fc:	b	12738 <__assert_fail@plt+0x9a4>
   12100:	b	12738 <__assert_fail@plt+0x9a4>
   12104:	b	12738 <__assert_fail@plt+0x9a4>
   12108:	b	12738 <__assert_fail@plt+0x9a4>
   1210c:	b	12738 <__assert_fail@plt+0x9a4>
   12110:	b	12738 <__assert_fail@plt+0x9a4>
   12114:	b	12738 <__assert_fail@plt+0x9a4>
   12118:	b	12738 <__assert_fail@plt+0x9a4>
   1211c:	b	12738 <__assert_fail@plt+0x9a4>
   12120:	b	12738 <__assert_fail@plt+0x9a4>
   12124:	b	12738 <__assert_fail@plt+0x9a4>
   12128:	b	12738 <__assert_fail@plt+0x9a4>
   1212c:	b	12738 <__assert_fail@plt+0x9a4>
   12130:	b	12738 <__assert_fail@plt+0x9a4>
   12134:	b	12738 <__assert_fail@plt+0x9a4>
   12138:	b	12738 <__assert_fail@plt+0x9a4>
   1213c:	b	12738 <__assert_fail@plt+0x9a4>
   12140:	b	12738 <__assert_fail@plt+0x9a4>
   12144:	b	12738 <__assert_fail@plt+0x9a4>
   12148:	b	12738 <__assert_fail@plt+0x9a4>
   1214c:	b	12738 <__assert_fail@plt+0x9a4>
   12150:	b	12738 <__assert_fail@plt+0x9a4>
   12154:	b	12738 <__assert_fail@plt+0x9a4>
   12158:	b	12738 <__assert_fail@plt+0x9a4>
   1215c:	b	12738 <__assert_fail@plt+0x9a4>
   12160:	b	12738 <__assert_fail@plt+0x9a4>
   12164:	b	12738 <__assert_fail@plt+0x9a4>
   12168:	b	12738 <__assert_fail@plt+0x9a4>
   1216c:	b	12738 <__assert_fail@plt+0x9a4>
   12170:	b	12738 <__assert_fail@plt+0x9a4>
   12174:	b	12738 <__assert_fail@plt+0x9a4>
   12178:	b	12738 <__assert_fail@plt+0x9a4>
   1217c:	b	12738 <__assert_fail@plt+0x9a4>
   12180:	b	12738 <__assert_fail@plt+0x9a4>
   12184:	b	12738 <__assert_fail@plt+0x9a4>
   12188:	b	12738 <__assert_fail@plt+0x9a4>
   1218c:	b	12738 <__assert_fail@plt+0x9a4>
   12190:	b	12738 <__assert_fail@plt+0x9a4>
   12194:	b	12738 <__assert_fail@plt+0x9a4>
   12198:	b	12738 <__assert_fail@plt+0x9a4>
   1219c:	b	12738 <__assert_fail@plt+0x9a4>
   121a0:	b	12738 <__assert_fail@plt+0x9a4>
   121a4:	b	12738 <__assert_fail@plt+0x9a4>
   121a8:	b	12738 <__assert_fail@plt+0x9a4>
   121ac:	b	12738 <__assert_fail@plt+0x9a4>
   121b0:	b	12738 <__assert_fail@plt+0x9a4>
   121b4:	b	12738 <__assert_fail@plt+0x9a4>
   121b8:	b	12738 <__assert_fail@plt+0x9a4>
   121bc:	b	12738 <__assert_fail@plt+0x9a4>
   121c0:	b	12738 <__assert_fail@plt+0x9a4>
   121c4:	b	12738 <__assert_fail@plt+0x9a4>
   121c8:	b	12738 <__assert_fail@plt+0x9a4>
   121cc:	b	12738 <__assert_fail@plt+0x9a4>
   121d0:	b	12738 <__assert_fail@plt+0x9a4>
   121d4:	b	12738 <__assert_fail@plt+0x9a4>
   121d8:	b	12738 <__assert_fail@plt+0x9a4>
   121dc:	b	12738 <__assert_fail@plt+0x9a4>
   121e0:	b	12738 <__assert_fail@plt+0x9a4>
   121e4:	b	12738 <__assert_fail@plt+0x9a4>
   121e8:	b	12738 <__assert_fail@plt+0x9a4>
   121ec:	b	12738 <__assert_fail@plt+0x9a4>
   121f0:	b	12738 <__assert_fail@plt+0x9a4>
   121f4:	b	12738 <__assert_fail@plt+0x9a4>
   121f8:	b	12738 <__assert_fail@plt+0x9a4>
   121fc:	b	12738 <__assert_fail@plt+0x9a4>
   12200:	b	12738 <__assert_fail@plt+0x9a4>
   12204:	b	12738 <__assert_fail@plt+0x9a4>
   12208:	b	12738 <__assert_fail@plt+0x9a4>
   1220c:	b	12738 <__assert_fail@plt+0x9a4>
   12210:	b	12738 <__assert_fail@plt+0x9a4>
   12214:	b	12738 <__assert_fail@plt+0x9a4>
   12218:	b	12738 <__assert_fail@plt+0x9a4>
   1221c:	b	12738 <__assert_fail@plt+0x9a4>
   12220:	b	12738 <__assert_fail@plt+0x9a4>
   12224:	b	12738 <__assert_fail@plt+0x9a4>
   12228:	b	12738 <__assert_fail@plt+0x9a4>
   1222c:	b	12738 <__assert_fail@plt+0x9a4>
   12230:	b	12738 <__assert_fail@plt+0x9a4>
   12234:	b	12738 <__assert_fail@plt+0x9a4>
   12238:	b	12738 <__assert_fail@plt+0x9a4>
   1223c:	b	12738 <__assert_fail@plt+0x9a4>
   12240:	b	12738 <__assert_fail@plt+0x9a4>
   12244:	b	12738 <__assert_fail@plt+0x9a4>
   12248:	b	12738 <__assert_fail@plt+0x9a4>
   1224c:	b	12738 <__assert_fail@plt+0x9a4>
   12250:	b	12738 <__assert_fail@plt+0x9a4>
   12254:	b	12738 <__assert_fail@plt+0x9a4>
   12258:	b	12738 <__assert_fail@plt+0x9a4>
   1225c:	b	12738 <__assert_fail@plt+0x9a4>
   12260:	b	12738 <__assert_fail@plt+0x9a4>
   12264:	b	12738 <__assert_fail@plt+0x9a4>
   12268:	b	12738 <__assert_fail@plt+0x9a4>
   1226c:	b	12738 <__assert_fail@plt+0x9a4>
   12270:	b	12738 <__assert_fail@plt+0x9a4>
   12274:	b	12738 <__assert_fail@plt+0x9a4>
   12278:	b	12738 <__assert_fail@plt+0x9a4>
   1227c:	b	12738 <__assert_fail@plt+0x9a4>
   12280:	b	12738 <__assert_fail@plt+0x9a4>
   12284:	b	12738 <__assert_fail@plt+0x9a4>
   12288:	b	12738 <__assert_fail@plt+0x9a4>
   1228c:	b	12738 <__assert_fail@plt+0x9a4>
   12290:	b	12738 <__assert_fail@plt+0x9a4>
   12294:	b	12738 <__assert_fail@plt+0x9a4>
   12298:	b	12738 <__assert_fail@plt+0x9a4>
   1229c:	b	12738 <__assert_fail@plt+0x9a4>
   122a0:	b	12738 <__assert_fail@plt+0x9a4>
   122a4:	b	12738 <__assert_fail@plt+0x9a4>
   122a8:	b	12738 <__assert_fail@plt+0x9a4>
   122ac:	b	12738 <__assert_fail@plt+0x9a4>
   122b0:	b	12738 <__assert_fail@plt+0x9a4>
   122b4:	b	12738 <__assert_fail@plt+0x9a4>
   122b8:	b	12738 <__assert_fail@plt+0x9a4>
   122bc:	b	12738 <__assert_fail@plt+0x9a4>
   122c0:	b	12738 <__assert_fail@plt+0x9a4>
   122c4:	b	12738 <__assert_fail@plt+0x9a4>
   122c8:	b	12738 <__assert_fail@plt+0x9a4>
   122cc:	b	12738 <__assert_fail@plt+0x9a4>
   122d0:	b	12738 <__assert_fail@plt+0x9a4>
   122d4:	b	12738 <__assert_fail@plt+0x9a4>
   122d8:	b	12738 <__assert_fail@plt+0x9a4>
   122dc:	b	12738 <__assert_fail@plt+0x9a4>
   122e0:	b	12738 <__assert_fail@plt+0x9a4>
   122e4:	b	12738 <__assert_fail@plt+0x9a4>
   122e8:	b	12738 <__assert_fail@plt+0x9a4>
   122ec:	b	12738 <__assert_fail@plt+0x9a4>
   122f0:	b	12724 <__assert_fail@plt+0x990>
   122f4:	b	12700 <__assert_fail@plt+0x96c>
   122f8:	b	126ec <__assert_fail@plt+0x958>
   122fc:	b	126cc <__assert_fail@plt+0x938>
   12300:	b	12738 <__assert_fail@plt+0x9a4>
   12304:	b	12660 <__assert_fail@plt+0x8cc>
   12308:	b	12644 <__assert_fail@plt+0x8b0>
   1230c:	b	12630 <__assert_fail@plt+0x89c>
   12310:	mov	ip, #72	; 0x48
   12314:	str	ip, [sp, #60]	; 0x3c
   12318:	b	11ea0 <__assert_fail@plt+0x10c>
   1231c:	ldr	ip, [pc, #2488]	; 12cdc <__assert_fail@plt+0xf48>
   12320:	mov	r1, #0
   12324:	ldr	r0, [pc, #2484]	; 12ce0 <__assert_fail@plt+0xf4c>
   12328:	mov	r2, r1
   1232c:	ldr	r3, [sp, #84]	; 0x54
   12330:	ldr	r8, [sl, ip]
   12334:	add	r0, pc, r0
   12338:	str	r0, [sp]
   1233c:	ldr	r0, [r8]
   12340:	bl	1cd5c <add_exclude@@Base+0x7aa8>
   12344:	subs	ip, r0, #0
   12348:	bne	13a14 <__assert_fail@plt+0x1c80>
   1234c:	ldrd	r2, [r7, #40]	; 0x28
   12350:	orrs	r1, r2, r3
   12354:	bne	11ea0 <__assert_fail@plt+0x10c>
   12358:	ldr	r3, [r8]
   1235c:	ldrb	r3, [r3]
   12360:	cmp	r3, #45	; 0x2d
   12364:	bne	11ea0 <__assert_fail@plt+0x10c>
   12368:	ldr	r1, [pc, #2420]	; 12ce4 <__assert_fail@plt+0xf50>
   1236c:	mov	r2, #5
   12370:	str	ip, [sp, #36]	; 0x24
   12374:	add	r1, pc, r1
   12378:	bl	119c8 <dcgettext@plt>
   1237c:	ldr	ip, [sp, #36]	; 0x24
   12380:	mov	r1, ip
   12384:	mov	r2, r0
   12388:	mov	r0, #1
   1238c:	bl	11a94 <error@plt>
   12390:	b	11ea0 <__assert_fail@plt+0x10c>
   12394:	mov	r6, #1
   12398:	b	11ea0 <__assert_fail@plt+0x10c>
   1239c:	ldr	r1, [pc, #2372]	; 12ce8 <__assert_fail@plt+0xf54>
   123a0:	mov	r0, #0
   123a4:	mov	r2, #1048576	; 0x100000
   123a8:	mov	r3, #0
   123ac:	add	r1, pc, r1
   123b0:	str	r0, [r1]
   123b4:	strd	r2, [r1, #8]
   123b8:	b	11ea0 <__assert_fail@plt+0x10c>
   123bc:	ldr	r3, [pc, #2344]	; 12cec <__assert_fail@plt+0xf58>
   123c0:	mov	r2, #1
   123c4:	add	r3, pc, r3
   123c8:	strb	r2, [r3, #35]	; 0x23
   123cc:	b	11ea0 <__assert_fail@plt+0x10c>
   123d0:	ldr	r1, [pc, #2328]	; 12cf0 <__assert_fail@plt+0xf5c>
   123d4:	mov	r0, #0
   123d8:	mov	r2, #1024	; 0x400
   123dc:	mov	r3, #0
   123e0:	add	r1, pc, r1
   123e4:	str	r0, [r1]
   123e8:	strd	r2, [r1, #8]
   123ec:	b	11ea0 <__assert_fail@plt+0x10c>
   123f0:	ldr	r1, [pc, #2300]	; 12cf4 <__assert_fail@plt+0xf60>
   123f4:	mov	r0, #176	; 0xb0
   123f8:	mov	r2, #1
   123fc:	mov	r3, #0
   12400:	add	r1, pc, r1
   12404:	str	r0, [r1]
   12408:	strd	r2, [r1, #8]
   1240c:	b	11ea0 <__assert_fail@plt+0x10c>
   12410:	ldr	r0, [pc, #2244]	; 12cdc <__assert_fail@plt+0xf48>
   12414:	mov	r8, #0
   12418:	mov	r1, r8
   1241c:	mov	r2, r8
   12420:	add	r3, sp, #176	; 0xb0
   12424:	ldr	r0, [sl, r0]
   12428:	str	r8, [sp]
   1242c:	str	r0, [sp, #76]	; 0x4c
   12430:	ldr	r0, [r0]
   12434:	bl	1d7ac <add_exclude@@Base+0x84f8>
   12438:	cmp	r0, r8
   1243c:	bne	129bc <__assert_fail@plt+0xc28>
   12440:	ldr	r3, [pc, #2224]	; 12cf8 <__assert_fail@plt+0xf64>
   12444:	mov	ip, #1
   12448:	ldr	r2, [sp, #176]	; 0xb0
   1244c:	add	r3, pc, r3
   12450:	str	ip, [sp, #80]	; 0x50
   12454:	str	r2, [r3]
   12458:	b	11ea0 <__assert_fail@plt+0x10c>
   1245c:	ldr	r3, [pc, #2200]	; 12cfc <__assert_fail@plt+0xf68>
   12460:	mov	r2, #1
   12464:	add	r3, pc, r3
   12468:	strb	r2, [r3, #34]	; 0x22
   1246c:	b	11ea0 <__assert_fail@plt+0x10c>
   12470:	ldr	r1, [pc, #2184]	; 12d00 <__assert_fail@plt+0xf6c>
   12474:	mov	ip, #1
   12478:	mov	r0, #0
   1247c:	mov	r2, #1
   12480:	add	r1, pc, r1
   12484:	mov	r3, #0
   12488:	strb	ip, [r1, #33]	; 0x21
   1248c:	str	r0, [r1]
   12490:	strd	r2, [r1, #8]
   12494:	b	11ea0 <__assert_fail@plt+0x10c>
   12498:	ldr	r3, [pc, #2148]	; 12d04 <__assert_fail@plt+0xf70>
   1249c:	mov	r2, #1
   124a0:	add	r3, pc, r3
   124a4:	strb	r2, [r3, #32]
   124a8:	b	11ea0 <__assert_fail@plt+0x10c>
   124ac:	ldr	ip, [pc, #2088]	; 12cdc <__assert_fail@plt+0xf48>
   124b0:	mov	r2, #10
   124b4:	ldr	r1, [pc, #2124]	; 12d08 <__assert_fail@plt+0xf74>
   124b8:	mov	r3, #268435456	; 0x10000000
   124bc:	ldr	r0, [pc, #2120]	; 12d0c <__assert_fail@plt+0xf78>
   124c0:	ldr	ip, [sl, ip]
   124c4:	add	r1, pc, r1
   124c8:	ldr	r0, [sl, r0]
   124cc:	ldr	r1, [r1, #28]
   124d0:	str	r2, [sp]
   124d4:	ldr	r2, [ip]
   124d8:	str	ip, [sp, #76]	; 0x4c
   124dc:	bl	154f8 <add_exclude@@Base+0x244>
   124e0:	cmp	r0, #0
   124e4:	beq	11ea0 <__assert_fail@plt+0x10c>
   124e8:	bl	11bc0 <__errno_location@plt>
   124ec:	mov	ip, #0
   124f0:	str	ip, [sp, #72]	; 0x48
   124f4:	ldr	ip, [sp, #76]	; 0x4c
   124f8:	ldr	r8, [r0]
   124fc:	ldr	r0, [ip]
   12500:	bl	1bcf0 <add_exclude@@Base+0x6a3c>
   12504:	ldr	r2, [pc, #2052]	; 12d10 <__assert_fail@plt+0xf7c>
   12508:	mov	r1, r8
   1250c:	add	r2, pc, r2
   12510:	mov	r3, r0
   12514:	mov	r0, #0
   12518:	bl	11a94 <error@plt>
   1251c:	b	11ea0 <__assert_fail@plt+0x10c>
   12520:	ldr	r3, [pc, #2028]	; 12d14 <__assert_fail@plt+0xf80>
   12524:	mov	r2, #1
   12528:	add	r3, pc, r3
   1252c:	strb	r2, [r3, #48]	; 0x30
   12530:	b	11ea0 <__assert_fail@plt+0x10c>
   12534:	mov	ip, #16
   12538:	str	ip, [sp, #52]	; 0x34
   1253c:	b	11ea0 <__assert_fail@plt+0x10c>
   12540:	mov	ip, #2
   12544:	str	ip, [sp, #52]	; 0x34
   12548:	b	11ea0 <__assert_fail@plt+0x10c>
   1254c:	mov	ip, #17
   12550:	str	ip, [sp, #52]	; 0x34
   12554:	b	11ea0 <__assert_fail@plt+0x10c>
   12558:	ldr	r3, [pc, #1916]	; 12cdc <__assert_fail@plt+0xf48>
   1255c:	mov	r1, fp
   12560:	ldr	r2, [sp, #64]	; 0x40
   12564:	ldr	r8, [sl, r3]
   12568:	ldr	r0, [r8]
   1256c:	bl	18e64 <add_exclude@@Base+0x3bb0>
   12570:	cmp	r0, #0
   12574:	beq	11ea0 <__assert_fail@plt+0x10c>
   12578:	ldr	ip, [r8]
   1257c:	mov	r2, #66	; 0x42
   12580:	ldr	r3, [pc, #1936]	; 12d18 <__assert_fail@plt+0xf84>
   12584:	ldr	r1, [sp, #152]	; 0x98
   12588:	add	r3, pc, r3
   1258c:	str	ip, [sp]
   12590:	bl	1dce4 <add_exclude@@Base+0x8a30>
   12594:	ldr	r3, [pc, #1920]	; 12d1c <__assert_fail@plt+0xf88>
   12598:	mov	r2, #1
   1259c:	add	r3, pc, r3
   125a0:	strb	r2, [r3, #24]
   125a4:	b	11ea0 <__assert_fail@plt+0x10c>
   125a8:	mov	r0, #0
   125ac:	bl	13f24 <__assert_fail@plt+0x2190>
   125b0:	ldr	r2, [pc, #1896]	; 12d20 <__assert_fail@plt+0xf8c>
   125b4:	mov	r4, #0
   125b8:	ldr	r3, [pc, #1892]	; 12d24 <__assert_fail@plt+0xf90>
   125bc:	ldr	r0, [pc, #1892]	; 12d28 <__assert_fail@plt+0xf94>
   125c0:	ldr	r2, [sl, r2]
   125c4:	ldr	r3, [sl, r3]
   125c8:	add	r0, pc, r0
   125cc:	ldr	r1, [pc, #1880]	; 12d2c <__assert_fail@plt+0xf98>
   125d0:	ldr	r5, [r2]
   125d4:	add	r1, pc, r1
   125d8:	ldr	r6, [r3]
   125dc:	bl	1a420 <add_exclude@@Base+0x516c>
   125e0:	ldr	r1, [pc, #1864]	; 12d30 <__assert_fail@plt+0xf9c>
   125e4:	ldr	r2, [pc, #1864]	; 12d34 <__assert_fail@plt+0xfa0>
   125e8:	add	r1, pc, r1
   125ec:	ldr	ip, [pc, #1860]	; 12d38 <__assert_fail@plt+0xfa4>
   125f0:	add	r2, pc, r2
   125f4:	str	r1, [sp, #8]
   125f8:	str	r2, [sp, #12]
   125fc:	add	ip, pc, ip
   12600:	ldr	r1, [pc, #1844]	; 12d3c <__assert_fail@plt+0xfa8>
   12604:	mov	r3, r6
   12608:	ldr	r2, [pc, #1840]	; 12d40 <__assert_fail@plt+0xfac>
   1260c:	str	ip, [sp, #4]
   12610:	add	r1, pc, r1
   12614:	str	r4, [sp, #16]
   12618:	add	r2, pc, r2
   1261c:	str	r0, [sp]
   12620:	mov	r0, r5
   12624:	bl	1c8c0 <add_exclude@@Base+0x760c>
   12628:	mov	r0, r4
   1262c:	bl	11b54 <exit@plt>
   12630:	ldr	r3, [pc, #1804]	; 12d44 <__assert_fail@plt+0xfb0>
   12634:	mov	r2, #1
   12638:	add	r3, pc, r3
   1263c:	strb	r2, [r3, #16]
   12640:	b	11ea0 <__assert_fail@plt+0x10c>
   12644:	ldr	r2, [pc, #1680]	; 12cdc <__assert_fail@plt+0xf48>
   12648:	ldr	r3, [pc, #1784]	; 12d48 <__assert_fail@plt+0xfb4>
   1264c:	ldr	r2, [sl, r2]
   12650:	add	r3, pc, r3
   12654:	ldr	r2, [r2]
   12658:	str	r2, [r3, #56]	; 0x38
   1265c:	b	11ea0 <__assert_fail@plt+0x10c>
   12660:	ldr	r2, [pc, #1764]	; 12d4c <__assert_fail@plt+0xfb8>
   12664:	mov	r1, #1
   12668:	ldr	r3, [pc, #1644]	; 12cdc <__assert_fail@plt+0xf48>
   1266c:	add	r2, pc, r2
   12670:	strb	r1, [r2, #17]
   12674:	ldr	r3, [sl, r3]
   12678:	ldr	r1, [r3]
   1267c:	cmp	r1, #0
   12680:	beq	126bc <__assert_fail@plt+0x928>
   12684:	ldr	r3, [pc, #1732]	; 12d50 <__assert_fail@plt+0xfbc>
   12688:	mov	r2, #4
   1268c:	str	r2, [sp]
   12690:	ldr	r8, [pc, #1724]	; 12d54 <__assert_fail@plt+0xfc0>
   12694:	ldr	ip, [sl, r3]
   12698:	add	r8, pc, r8
   1269c:	ldr	r0, [pc, #1716]	; 12d58 <__assert_fail@plt+0xfc4>
   126a0:	ldr	r2, [sp, #96]	; 0x60
   126a4:	ldr	ip, [ip]
   126a8:	add	r0, pc, r0
   126ac:	mov	r3, r8
   126b0:	str	ip, [sp, #4]
   126b4:	bl	14520 <__assert_fail@plt+0x278c>
   126b8:	ldr	r1, [r8, r0, lsl #2]
   126bc:	ldr	r3, [pc, #1688]	; 12d5c <__assert_fail@plt+0xfc8>
   126c0:	add	r3, pc, r3
   126c4:	str	r1, [r3, #52]	; 0x34
   126c8:	b	11ea0 <__assert_fail@plt+0x10c>
   126cc:	ldr	r1, [pc, #1676]	; 12d60 <__assert_fail@plt+0xfcc>
   126d0:	mov	r0, #144	; 0x90
   126d4:	mov	r2, #1
   126d8:	mov	r3, #0
   126dc:	add	r1, pc, r1
   126e0:	str	r0, [r1]
   126e4:	strd	r2, [r1, #8]
   126e8:	b	11ea0 <__assert_fail@plt+0x10c>
   126ec:	ldr	r3, [pc, #1512]	; 12cdc <__assert_fail@plt+0xf48>
   126f0:	ldr	r3, [sl, r3]
   126f4:	ldr	r3, [r3]
   126f8:	str	r3, [sp, #56]	; 0x38
   126fc:	b	11ea0 <__assert_fail@plt+0x10c>
   12700:	ldr	r3, [pc, #1492]	; 12cdc <__assert_fail@plt+0xf48>
   12704:	mov	r2, #268435456	; 0x10000000
   12708:	ldr	r1, [pc, #1620]	; 12d64 <__assert_fail@plt+0xfd0>
   1270c:	ldr	r3, [sl, r3]
   12710:	add	r1, pc, r1
   12714:	ldr	r0, [r1, #28]
   12718:	ldr	r1, [r3]
   1271c:	bl	152b4 <add_exclude@@Base>
   12720:	b	11ea0 <__assert_fail@plt+0x10c>
   12724:	ldr	r3, [pc, #1596]	; 12d68 <__assert_fail@plt+0xfd4>
   12728:	mov	r2, #1
   1272c:	add	r3, pc, r3
   12730:	strb	r2, [r3, #33]	; 0x21
   12734:	b	11ea0 <__assert_fail@plt+0x10c>
   12738:	mov	ip, #0
   1273c:	str	ip, [sp, #72]	; 0x48
   12740:	b	11ea0 <__assert_fail@plt+0x10c>
   12744:	ldr	ip, [sp, #72]	; 0x48
   12748:	cmp	ip, #0
   1274c:	beq	12964 <__assert_fail@plt+0xbd0>
   12750:	ldr	r3, [pc, #1556]	; 12d6c <__assert_fail@plt+0xfd8>
   12754:	add	r3, pc, r3
   12758:	ldrb	r3, [r3, #32]
   1275c:	cmp	r3, #0
   12760:	beq	1296c <__assert_fail@plt+0xbd8>
   12764:	cmp	r6, #0
   12768:	bne	12940 <__assert_fail@plt+0xbac>
   1276c:	ldr	r3, [pc, #1532]	; 12d70 <__assert_fail@plt+0xfdc>
   12770:	add	r3, pc, r3
   12774:	ldrb	r2, [r3, #16]
   12778:	cmp	r2, #0
   1277c:	beq	127a0 <__assert_fail@plt+0xa0c>
   12780:	ldrb	r3, [r3, #33]	; 0x21
   12784:	cmp	r3, #0
   12788:	bne	12ae4 <__assert_fail@plt+0xd50>
   1278c:	ldr	r1, [pc, #1504]	; 12d74 <__assert_fail@plt+0xfe0>
   12790:	mov	r2, #1
   12794:	mov	r3, #0
   12798:	add	r1, pc, r1
   1279c:	strd	r2, [r1, #8]
   127a0:	ldr	r6, [pc, #1488]	; 12d78 <__assert_fail@plt+0xfe4>
   127a4:	add	r6, pc, r6
   127a8:	ldrb	r3, [r6, #17]
   127ac:	cmp	r3, #0
   127b0:	beq	12838 <__assert_fail@plt+0xaa4>
   127b4:	ldr	r7, [r6, #56]	; 0x38
   127b8:	cmp	r7, #0
   127bc:	beq	13a98 <__assert_fail@plt+0x1d04>
   127c0:	ldr	r6, [pc, #1460]	; 12d7c <__assert_fail@plt+0xfe8>
   127c4:	add	r6, pc, r6
   127c8:	ldr	r1, [r6, #56]	; 0x38
   127cc:	ldrb	r3, [r1]
   127d0:	cmp	r3, #43	; 0x2b
   127d4:	beq	12a8c <__assert_fail@plt+0xcf8>
   127d8:	ldr	r3, [pc, #1392]	; 12d50 <__assert_fail@plt+0xfbc>
   127dc:	mov	r2, #4
   127e0:	str	r2, [sp]
   127e4:	ldr	r7, [pc, #1428]	; 12d80 <__assert_fail@plt+0xfec>
   127e8:	ldr	r3, [sl, r3]
   127ec:	ldr	r2, [pc, #1424]	; 12d84 <__assert_fail@plt+0xff0>
   127f0:	add	r7, pc, r7
   127f4:	ldr	r0, [pc, #1420]	; 12d88 <__assert_fail@plt+0xff4>
   127f8:	ldr	ip, [r3]
   127fc:	add	r2, pc, r2
   12800:	add	r3, r7, #28
   12804:	add	r2, r2, #440	; 0x1b8
   12808:	add	r0, pc, r0
   1280c:	str	ip, [sp, #4]
   12810:	bl	14520 <__assert_fail@plt+0x278c>
   12814:	add	r0, r7, r0, lsl #2
   12818:	ldr	r3, [r0, #28]
   1281c:	cmp	r3, #1
   12820:	beq	13a40 <__assert_fail@plt+0x1cac>
   12824:	bcc	13a30 <__assert_fail@plt+0x1c9c>
   12828:	cmp	r3, #2
   1282c:	ldreq	r3, [pc, #1368]	; 12d8c <__assert_fail@plt+0xff8>
   12830:	addeq	r3, pc, r3
   12834:	streq	r3, [r6, #20]
   12838:	ldr	ip, [sp, #56]	; 0x38
   1283c:	ldr	r3, [pc, #1356]	; 12d90 <__assert_fail@plt+0xffc>
   12840:	cmp	ip, #0
   12844:	ldr	r6, [sl, r3]
   12848:	beq	139a4 <__assert_fail@plt+0x1c10>
   1284c:	ldr	r3, [r6]
   12850:	cmp	r5, r3
   12854:	bgt	13878 <__assert_fail@plt+0x1ae4>
   12858:	ldr	ip, [sp, #56]	; 0x38
   1285c:	ldrb	r3, [ip]
   12860:	cmp	r3, #45	; 0x2d
   12864:	bne	12a0c <__assert_fail@plt+0xc78>
   12868:	ldrb	r3, [ip, #1]
   1286c:	cmp	r3, #0
   12870:	bne	12a0c <__assert_fail@plt+0xc78>
   12874:	ldr	r3, [pc, #1528]	; 12e74 <__assert_fail@plt+0x10e0>
   12878:	ldr	r4, [sl, r3]
   1287c:	ldr	r0, [r4]
   12880:	bl	14604 <__assert_fail@plt+0x2870>
   12884:	ldr	r3, [pc, #1288]	; 12d94 <__assert_fail@plt+0x1000>
   12888:	mov	r2, #1
   1288c:	add	r3, pc, r3
   12890:	strb	r2, [r3, #60]	; 0x3c
   12894:	str	r0, [sp, #80]	; 0x50
   12898:	ldr	ip, [sp, #80]	; 0x50
   1289c:	cmp	ip, #0
   128a0:	beq	1293c <__assert_fail@plt+0xba8>
   128a4:	bl	149f4 <close_stdout@@Base+0x2ac>
   128a8:	ldr	r3, [pc, #1256]	; 12d98 <__assert_fail@plt+0x1004>
   128ac:	add	r3, pc, r3
   128b0:	cmp	r0, #0
   128b4:	str	r0, [r3, #64]	; 0x40
   128b8:	beq	1293c <__assert_fail@plt+0xba8>
   128bc:	mov	r0, #0
   128c0:	bl	209f0 <fts_children@@Base+0x24c>
   128c4:	subs	r6, r0, #0
   128c8:	beq	12b10 <__assert_fail@plt+0xd7c>
   128cc:	ldr	r5, [pc, #1224]	; 12d9c <__assert_fail@plt+0x1008>
   128d0:	add	r4, sp, #176	; 0xb0
   128d4:	mov	r7, r9
   128d8:	add	r5, pc, r5
   128dc:	b	128f8 <__assert_fail@plt+0xb64>
   128e0:	ldr	r8, [r6, #28]
   128e4:	mov	r0, r6
   128e8:	bl	209b0 <fts_children@@Base+0x20c>
   128ec:	cmp	r8, #0
   128f0:	beq	12b0c <__assert_fail@plt+0xd78>
   128f4:	mov	r6, r8
   128f8:	ldrb	r3, [r6, #24]
   128fc:	tst	r3, #3
   12900:	bne	128e0 <__assert_fail@plt+0xb4c>
   12904:	mov	r0, #3
   12908:	ldr	r1, [r6, #4]
   1290c:	mov	r2, r4
   12910:	bl	11d4c <__xstat64@plt>
   12914:	cmp	r0, #0
   12918:	bne	128e0 <__assert_fail@plt+0xb4c>
   1291c:	add	r2, sp, #512	; 0x200
   12920:	ldrd	r0, [r2, #-240]	; 0xffffff10
   12924:	ldrd	r2, [sp, #176]	; 0xb0
   12928:	strd	r0, [sp]
   1292c:	ldr	r0, [r5, #64]	; 0x40
   12930:	bl	14aa8 <close_stdout@@Base+0x360>
   12934:	cmp	r0, #0
   12938:	bge	128e0 <__assert_fail@plt+0xb4c>
   1293c:	bl	1cbe4 <add_exclude@@Base+0x7930>
   12940:	ldr	r1, [pc, #1112]	; 12da0 <__assert_fail@plt+0x100c>
   12944:	mov	r2, #5
   12948:	mov	r0, #0
   1294c:	add	r1, pc, r1
   12950:	bl	119c8 <dcgettext@plt>
   12954:	mov	r2, r0
   12958:	mov	r0, #0
   1295c:	mov	r1, r0
   12960:	bl	11a94 <error@plt>
   12964:	mov	r0, #1
   12968:	bl	13f24 <__assert_fail@plt+0x2190>
   1296c:	ldr	ip, [sp, #80]	; 0x50
   12970:	tst	ip, r6
   12974:	beq	12a00 <__assert_fail@plt+0xc6c>
   12978:	ldr	r7, [pc, #1060]	; 12da4 <__assert_fail@plt+0x1010>
   1297c:	add	r7, pc, r7
   12980:	ldr	r6, [r7]
   12984:	cmp	r6, #0
   12988:	beq	12aa0 <__assert_fail@plt+0xd0c>
   1298c:	ldr	r1, [pc, #1044]	; 12da8 <__assert_fail@plt+0x1014>
   12990:	mov	r2, #5
   12994:	mov	r0, #0
   12998:	add	r1, pc, r1
   1299c:	bl	119c8 <dcgettext@plt>
   129a0:	mov	r3, r6
   129a4:	mov	r2, r0
   129a8:	mov	r0, #0
   129ac:	mov	r1, r0
   129b0:	bl	11a94 <error@plt>
   129b4:	mov	r0, #1
   129b8:	bl	13f24 <__assert_fail@plt+0x2190>
   129bc:	ldr	r1, [pc, #1000]	; 12dac <__assert_fail@plt+0x1018>
   129c0:	mov	r0, r8
   129c4:	mov	r2, #5
   129c8:	str	r8, [sp, #72]	; 0x48
   129cc:	add	r1, pc, r1
   129d0:	bl	119c8 <dcgettext@plt>
   129d4:	ldr	ip, [sp, #76]	; 0x4c
   129d8:	mov	r2, r0
   129dc:	ldr	r0, [ip]
   129e0:	str	r2, [sp, #36]	; 0x24
   129e4:	bl	1be44 <add_exclude@@Base+0x6b90>
   129e8:	mov	r1, r8
   129ec:	ldr	r2, [sp, #36]	; 0x24
   129f0:	mov	r3, r0
   129f4:	mov	r0, r8
   129f8:	bl	11a94 <error@plt>
   129fc:	b	11ea0 <__assert_fail@plt+0x10c>
   12a00:	cmp	r6, #0
   12a04:	beq	1276c <__assert_fail@plt+0x9d8>
   12a08:	b	12ad0 <__assert_fail@plt+0xd3c>
   12a0c:	ldr	r3, [pc, #1120]	; 12e74 <__assert_fail@plt+0x10e0>
   12a10:	ldr	r1, [pc, #920]	; 12db0 <__assert_fail@plt+0x101c>
   12a14:	ldr	r0, [sp, #56]	; 0x38
   12a18:	ldr	r4, [sl, r3]
   12a1c:	add	r1, pc, r1
   12a20:	ldr	r2, [r4]
   12a24:	bl	171ec <add_exclude@@Base+0x1f38>
   12a28:	subs	r6, r0, #0
   12a2c:	bne	1287c <__assert_fail@plt+0xae8>
   12a30:	bl	11bc0 <__errno_location@plt>
   12a34:	ldr	r1, [pc, #888]	; 12db4 <__assert_fail@plt+0x1020>
   12a38:	mov	r2, #5
   12a3c:	add	r1, pc, r1
   12a40:	ldr	r5, [r0]
   12a44:	mov	r0, r6
   12a48:	bl	119c8 <dcgettext@plt>
   12a4c:	mov	r6, r0
   12a50:	ldr	r0, [sp, #56]	; 0x38
   12a54:	bl	1be44 <add_exclude@@Base+0x6b90>
   12a58:	mov	r1, r5
   12a5c:	mov	r2, r6
   12a60:	mov	r3, r0
   12a64:	mov	r0, #1
   12a68:	bl	11a94 <error@plt>
   12a6c:	b	1287c <__assert_fail@plt+0xae8>
   12a70:	mov	r0, r8
   12a74:	mov	r1, #10
   12a78:	bl	11b90 <strchr@plt>
   12a7c:	cmp	r0, #0
   12a80:	strbne	r7, [r0]
   12a84:	bne	127c0 <__assert_fail@plt+0xa2c>
   12a88:	mov	r1, r8
   12a8c:	ldr	r3, [pc, #804]	; 12db8 <__assert_fail@plt+0x1024>
   12a90:	add	r1, r1, #1
   12a94:	add	r3, pc, r3
   12a98:	str	r1, [r3, #20]
   12a9c:	b	12838 <__assert_fail@plt+0xaa4>
   12aa0:	ldr	r1, [pc, #788]	; 12dbc <__assert_fail@plt+0x1028>
   12aa4:	mov	r0, r6
   12aa8:	mov	r2, #5
   12aac:	add	r1, pc, r1
   12ab0:	bl	119c8 <dcgettext@plt>
   12ab4:	mov	r1, r6
   12ab8:	mov	r2, r0
   12abc:	mov	r0, r6
   12ac0:	bl	11a94 <error@plt>
   12ac4:	ldr	r6, [r7]
   12ac8:	cmp	r6, #0
   12acc:	bne	1298c <__assert_fail@plt+0xbf8>
   12ad0:	ldr	r3, [pc, #744]	; 12dc0 <__assert_fail@plt+0x102c>
   12ad4:	mov	r2, #0
   12ad8:	add	r3, pc, r3
   12adc:	str	r2, [r3]
   12ae0:	b	1276c <__assert_fail@plt+0x9d8>
   12ae4:	ldr	r1, [pc, #728]	; 12dc4 <__assert_fail@plt+0x1030>
   12ae8:	mov	r2, #5
   12aec:	mov	r0, #0
   12af0:	add	r1, pc, r1
   12af4:	bl	119c8 <dcgettext@plt>
   12af8:	mov	r2, r0
   12afc:	mov	r0, #0
   12b00:	mov	r1, r0
   12b04:	bl	11a94 <error@plt>
   12b08:	b	1278c <__assert_fail@plt+0x9f8>
   12b0c:	mov	r9, r7
   12b10:	bl	149f4 <close_stdout@@Base+0x2ac>
   12b14:	ldr	r3, [pc, #684]	; 12dc8 <__assert_fail@plt+0x1034>
   12b18:	add	r3, pc, r3
   12b1c:	cmp	r0, #0
   12b20:	str	r0, [r3, #68]	; 0x44
   12b24:	beq	1293c <__assert_fail@plt+0xba8>
   12b28:	ldrb	r2, [r3, #35]	; 0x23
   12b2c:	cmp	r2, #0
   12b30:	bne	12b40 <__assert_fail@plt+0xdac>
   12b34:	ldrb	r3, [r3, #60]	; 0x3c
   12b38:	cmp	r3, #0
   12b3c:	bne	12b4c <__assert_fail@plt+0xdb8>
   12b40:	ldr	ip, [sp, #60]	; 0x3c
   12b44:	orr	ip, ip, #256	; 0x100
   12b48:	str	ip, [sp, #60]	; 0x3c
   12b4c:	ldr	ip, [pc, #632]	; 12dcc <__assert_fail@plt+0x1038>
   12b50:	ldr	r0, [sp, #52]	; 0x34
   12b54:	add	ip, pc, ip
   12b58:	str	ip, [sp, #108]	; 0x6c
   12b5c:	ldr	ip, [sp, #60]	; 0x3c
   12b60:	str	sl, [sp, #124]	; 0x7c
   12b64:	orr	ip, ip, r0
   12b68:	str	ip, [sp, #112]	; 0x70
   12b6c:	ldr	ip, [pc, #604]	; 12dd0 <__assert_fail@plt+0x103c>
   12b70:	str	r9, [sp, #120]	; 0x78
   12b74:	add	ip, pc, ip
   12b78:	str	ip, [sp, #128]	; 0x80
   12b7c:	add	ip, sp, #140	; 0x8c
   12b80:	str	ip, [sp, #100]	; 0x64
   12b84:	ldr	ip, [pc, #584]	; 12dd4 <__assert_fail@plt+0x1040>
   12b88:	add	ip, pc, ip
   12b8c:	str	ip, [sp, #132]	; 0x84
   12b90:	ldr	ip, [sp, #108]	; 0x6c
   12b94:	add	ip, ip, #72	; 0x48
   12b98:	str	ip, [sp, #116]	; 0x74
   12b9c:	ldr	r0, [sp, #80]	; 0x50
   12ba0:	add	r1, sp, #140	; 0x8c
   12ba4:	bl	14638 <__assert_fail@plt+0x28a4>
   12ba8:	subs	r4, r0, #0
   12bac:	beq	136fc <__assert_fail@plt+0x1968>
   12bb0:	ldr	ip, [sp, #56]	; 0x38
   12bb4:	cmp	ip, #0
   12bb8:	beq	13b6c <__assert_fail@plt+0x1dd8>
   12bbc:	ldrb	r3, [ip]
   12bc0:	cmp	r3, #45	; 0x2d
   12bc4:	bne	13298 <__assert_fail@plt+0x1504>
   12bc8:	ldrb	r3, [ip, #1]
   12bcc:	cmp	r3, #0
   12bd0:	bne	13298 <__assert_fail@plt+0x1504>
   12bd4:	ldrb	r2, [r4]
   12bd8:	cmp	r2, #45	; 0x2d
   12bdc:	beq	1358c <__assert_fail@plt+0x17f8>
   12be0:	ldrb	r5, [r4]
   12be4:	cmp	r5, #0
   12be8:	bne	12c44 <__assert_fail@plt+0xeb0>
   12bec:	ldr	r0, [sp, #80]	; 0x50
   12bf0:	bl	146d8 <__assert_fail@plt+0x2944>
   12bf4:	mov	r6, r0
   12bf8:	ldr	r0, [sp, #56]	; 0x38
   12bfc:	bl	1bcf0 <add_exclude@@Base+0x6a3c>
   12c00:	ldr	r1, [pc, #464]	; 12dd8 <__assert_fail@plt+0x1044>
   12c04:	mov	r2, #5
   12c08:	add	r1, pc, r1
   12c0c:	mov	r4, r0
   12c10:	mov	r0, r5
   12c14:	bl	119c8 <dcgettext@plt>
   12c18:	ldr	r2, [pc, #444]	; 12ddc <__assert_fail@plt+0x1048>
   12c1c:	str	r6, [sp]
   12c20:	mov	r3, r4
   12c24:	add	r2, pc, r2
   12c28:	mov	r1, r5
   12c2c:	str	r0, [sp, #4]
   12c30:	mov	r0, r5
   12c34:	bl	11a94 <error@plt>
   12c38:	mov	ip, #0
   12c3c:	str	ip, [sp, #72]	; 0x48
   12c40:	b	12b9c <__assert_fail@plt+0xe08>
   12c44:	cmp	r3, #0
   12c48:	bne	12c38 <__assert_fail@plt+0xea4>
   12c4c:	ldr	ip, [pc, #396]	; 12de0 <__assert_fail@plt+0x104c>
   12c50:	mov	r2, #0
   12c54:	ldr	r0, [sp, #116]	; 0x74
   12c58:	mov	r8, #1
   12c5c:	add	ip, pc, ip
   12c60:	str	ip, [sp, #96]	; 0x60
   12c64:	ldr	ip, [pc, #376]	; 12de4 <__assert_fail@plt+0x1050>
   12c68:	mov	r9, r8
   12c6c:	ldr	r1, [sp, #112]	; 0x70
   12c70:	add	ip, pc, ip
   12c74:	str	ip, [sp, #76]	; 0x4c
   12c78:	ldr	ip, [pc, #360]	; 12de8 <__assert_fail@plt+0x1054>
   12c7c:	add	ip, pc, ip
   12c80:	str	ip, [sp, #84]	; 0x54
   12c84:	ldr	ip, [sp, #108]	; 0x6c
   12c88:	str	r4, [ip, #72]	; 0x48
   12c8c:	bl	1cc3c <add_exclude@@Base+0x7988>
   12c90:	ldr	ip, [pc, #340]	; 12dec <__assert_fail@plt+0x1058>
   12c94:	add	ip, pc, ip
   12c98:	str	ip, [sp, #104]	; 0x68
   12c9c:	str	r0, [sp, #52]	; 0x34
   12ca0:	b	12f38 <__assert_fail@plt+0x11a4>
   12ca4:	andeq	r6, r2, r0, asr #4
   12ca8:			; <UNDEFINED> instruction: 0x000001b4
   12cac:	andeq	r3, r1, ip, lsl pc
   12cb0:	ldrdeq	r3, [r1], -r4
   12cb4:	andeq	r3, r1, r8, lsl #28
   12cb8:	andeq	r6, r2, r4, lsr #8
   12cbc:			; <UNDEFINED> instruction: 0x00013ebc
   12cc0:	strdeq	r6, [r2], -ip
   12cc4:	andeq	r0, r0, r8, asr #3
   12cc8:	strdeq	r6, [r2], -r4
   12ccc:	andeq	r3, r1, ip, lsl #29
   12cd0:	andeq	r5, r2, r4, ror lr
   12cd4:	andeq	r3, r1, r4, ror #28
   12cd8:	andeq	r5, r2, r0, asr lr
   12cdc:	strdeq	r0, [r0], -r8
   12ce0:	andeq	r3, r1, r8, lsl sl
   12ce4:	andeq	r3, r1, r4, ror #19
   12ce8:	andeq	r5, r2, r4, lsr #29
   12cec:	andeq	r5, r2, ip, lsl #29
   12cf0:	andeq	r5, r2, r0, ror lr
   12cf4:	andeq	r5, r2, r0, asr lr
   12cf8:	andeq	r5, r2, ip, lsr #27
   12cfc:	andeq	r5, r2, ip, ror #27
   12d00:	ldrdeq	r5, [r2], -r0
   12d04:			; <UNDEFINED> instruction: 0x00025db0
   12d08:	andeq	r5, r2, ip, lsl #27
   12d0c:	andeq	r0, r0, r8, ror #3
   12d10:	andeq	r3, r1, r4, lsr lr
   12d14:	andeq	r5, r2, r8, lsr #26
   12d18:	andeq	r5, r2, r0, lsl #15
   12d1c:			; <UNDEFINED> instruction: 0x00025cb4
   12d20:	ldrdeq	r0, [r0], -ip
   12d24:			; <UNDEFINED> instruction: 0x000001bc
   12d28:			; <UNDEFINED> instruction: 0x000137bc
   12d2c:	andeq	r3, r1, r4, asr #15
   12d30:	ldrdeq	r3, [r1], -r8
   12d34:	ldrdeq	r3, [r1], -ip
   12d38:			; <UNDEFINED> instruction: 0x000137b4
   12d3c:	muleq	r1, ip, r7
   12d40:	andeq	r3, r1, r0, lsl r6
   12d44:	andeq	r5, r2, r8, lsl ip
   12d48:	andeq	r5, r2, r0, lsl #24
   12d4c:	andeq	r5, r2, r4, ror #23
   12d50:	andeq	r0, r0, r4, asr #3
   12d54:	andeq	r2, r1, r8, ror #13
   12d58:	ldrdeq	r3, [r1], -r4
   12d5c:	muleq	r2, r0, fp
   12d60:	andeq	r5, r2, r4, ror fp
   12d64:	andeq	r5, r2, r0, asr #22
   12d68:	andeq	r5, r2, r4, lsr #22
   12d6c:	strdeq	r5, [r2], -ip
   12d70:	andeq	r5, r2, r0, ror #21
   12d74:			; <UNDEFINED> instruction: 0x00025ab8
   12d78:	andeq	r5, r2, ip, lsr #21
   12d7c:	andeq	r5, r2, ip, lsl #21
   12d80:	muleq	r1, r0, r5
   12d84:	andeq	r5, r2, ip, lsl #10
   12d88:	ldrdeq	r3, [r1], -r4
   12d8c:	andeq	r3, r1, r0, ror #13
   12d90:			; <UNDEFINED> instruction: 0x000001b8
   12d94:	andeq	r5, r2, r4, asr #19
   12d98:	andeq	r5, r2, r4, lsr #19
   12d9c:	andeq	r5, r2, r8, ror r9
   12da0:	muleq	r1, r0, r4
   12da4:	andeq	r5, r2, ip, ror r8
   12da8:	andeq	r3, r1, r8, lsr #9
   12dac:	andeq	r3, r1, r4, ror #6
   12db0:	andeq	r3, r1, r8, asr #10
   12db4:	andeq	r3, r1, ip, lsr #10
   12db8:			; <UNDEFINED> instruction: 0x000257bc
   12dbc:	andeq	r3, r1, ip, asr r3
   12dc0:	andeq	r5, r2, r0, lsr #14
   12dc4:	andeq	r3, r1, r4, lsl #7
   12dc8:	andeq	r5, r2, r8, lsr r7
   12dcc:	strdeq	r5, [r2], -ip
   12dd0:	muleq	r1, r4, r4
   12dd4:	andeq	r5, r2, r8, asr #13
   12dd8:	andeq	r3, r1, r0, lsl #8
   12ddc:	andeq	r3, r1, r4, lsl #8
   12de0:	strdeq	r5, [r2], -r4
   12de4:	andeq	r5, r2, r0, ror #11
   12de8:	andeq	r5, r2, ip, ror r5
   12dec:			; <UNDEFINED> instruction: 0x000255bc
   12df0:	andeq	r5, r2, r4, lsl #7
   12df4:	andeq	r5, r2, r4, ror #5
   12df8:			; <UNDEFINED> instruction: 0x000252b4
   12dfc:	andeq	r5, r2, r8, ror r2
   12e00:	andeq	r5, r2, ip, lsl #4
   12e04:	muleq	r2, r4, r1
   12e08:	andeq	r5, r2, ip, ror #2
   12e0c:	andeq	r5, r2, r0, lsl #2
   12e10:	andeq	r5, r2, r0, ror #1
   12e14:	andeq	r5, r2, r0, lsr #1
   12e18:	andeq	r4, r2, r0, lsr pc
   12e1c:	andeq	r2, r1, r0, lsr #24
   12e20:	strdeq	r4, [r2], -r0
   12e24:			; <UNDEFINED> instruction: 0x00024db0
   12e28:	andeq	r4, r2, r8, lsl sp
   12e2c:	andeq	r2, r1, r0, asr #22
   12e30:	andeq	r2, r1, r4, lsr #20
   12e34:	ldrdeq	r1, [r1], -r8
   12e38:			; <UNDEFINED> instruction: 0x000129b8
   12e3c:	andeq	r2, r1, r8, lsl #18
   12e40:	andeq	r2, r1, r4, lsr #19
   12e44:	andeq	r1, r1, r4, asr r6
   12e48:	andeq	r2, r1, r4, ror #16
   12e4c:	andeq	r2, r1, r4, lsl #17
   12e50:	andeq	r2, r1, ip, ror #23
   12e54:	strdeq	r2, [r1], -ip
   12e58:	andeq	r2, r1, r0, lsl #16
   12e5c:	muleq	r1, r8, r6
   12e60:	andeq	r0, r0, r0, asr #3
   12e64:	andeq	r2, r1, ip, ror #12
   12e68:	andeq	r2, r1, r4, lsr #26
   12e6c:	andeq	r2, r1, r4, lsl #13
   12e70:	andeq	r4, r2, r8, lsl r9
   12e74:	ldrdeq	r0, [r0], -r8
   12e78:	andeq	r4, r2, ip, asr #17
   12e7c:	andeq	r4, r2, ip, ror #16
   12e80:	andeq	r2, r1, r8, asr #13
   12e84:	andeq	r4, r2, r4, ror #5
   12e88:			; <UNDEFINED> instruction: 0x000124b4
   12e8c:			; <UNDEFINED> instruction: 0x000124bc
   12e90:	andeq	r2, r1, r4, asr r6
   12e94:	andeq	r2, r1, r0, lsr #8
   12e98:	andeq	r2, r1, r0, lsl r4
   12e9c:	andeq	r1, r1, r8, lsr #5
   12ea0:	andeq	r4, r2, ip, lsr r7
   12ea4:			; <UNDEFINED> instruction: 0x000123b8
   12ea8:	andeq	r1, r1, ip, asr #4
   12eac:	andeq	r2, r1, ip, lsr #10
   12eb0:	andeq	r2, r1, ip, ror r4
   12eb4:	andeq	r1, r1, r8, lsr #4
   12eb8:	andeq	r2, r1, r8, lsr #10
   12ebc:	andeq	r2, r1, r8, asr r4
   12ec0:			; <UNDEFINED> instruction: 0x000127b4
   12ec4:	ldr	r3, [pc, #-220]	; 12df0 <__assert_fail@plt+0x105c>
   12ec8:	mov	r1, sl
   12ecc:	add	r3, pc, r3
   12ed0:	ldr	r0, [r3, #28]
   12ed4:	bl	15164 <close_stdout@@Base+0xa1c>
   12ed8:	cmp	r0, #0
   12edc:	bne	12f24 <__assert_fail@plt+0x1190>
   12ee0:	cmp	r4, #11
   12ee4:	beq	137fc <__assert_fail@plt+0x1a68>
   12ee8:	cmp	r4, #10
   12eec:	cmpne	r4, #13
   12ef0:	beq	136bc <__assert_fail@plt+0x1928>
   12ef4:	ldr	ip, [sp, #52]	; 0x34
   12ef8:	ldr	r3, [ip, #48]	; 0x30
   12efc:	tst	r3, #64	; 0x40
   12f00:	beq	1345c <__assert_fail@plt+0x16c8>
   12f04:	ldr	r3, [r5, #48]	; 0x30
   12f08:	cmp	r3, #0
   12f0c:	ble	1345c <__assert_fail@plt+0x16c8>
   12f10:	ldrd	r6, [ip, #16]
   12f14:	ldrd	r2, [r5, #72]	; 0x48
   12f18:	cmp	r7, r3
   12f1c:	cmpeq	r6, r2
   12f20:	beq	1345c <__assert_fail@plt+0x16c8>
   12f24:	cmp	r4, #1
   12f28:	beq	13678 <__assert_fail@plt+0x18e4>
   12f2c:	mov	r4, #1
   12f30:	and	r9, r4, r9
   12f34:	uxtb	r9, r9
   12f38:	ldr	r0, [sp, #52]	; 0x34
   12f3c:	bl	1ff14 <fts_read@@Base>
   12f40:	subs	r5, r0, #0
   12f44:	beq	13514 <__assert_fail@plt+0x1780>
   12f48:	ldrh	r4, [r5, #60]	; 0x3c
   12f4c:	ldr	sl, [r5, #28]
   12f50:	cmp	r4, #4
   12f54:	beq	13418 <__assert_fail@plt+0x1684>
   12f58:	cmp	r4, #6
   12f5c:	bne	12ec4 <__assert_fail@plt+0x1130>
   12f60:	mov	r3, #1
   12f64:	str	r3, [sp, #60]	; 0x3c
   12f68:	ldr	r3, [pc, #-380]	; 12df4 <__assert_fail@plt+0x1060>
   12f6c:	add	r3, pc, r3
   12f70:	ldrb	r3, [r3, #33]	; 0x21
   12f74:	cmp	r3, #0
   12f78:	beq	1324c <__assert_fail@plt+0x14b8>
   12f7c:	ldrd	r0, [r5, #120]	; 0x78
   12f80:	strd	r0, [sp, #40]	; 0x28
   12f84:	cmp	r0, #0
   12f88:	sbcs	r1, r1, #0
   12f8c:	movlt	r2, #0
   12f90:	movlt	r3, #0
   12f94:	strdlt	r2, [sp, #40]	; 0x28
   12f98:	ldr	r3, [pc, #-424]	; 12df8 <__assert_fail@plt+0x1064>
   12f9c:	add	r3, pc, r3
   12fa0:	ldr	r3, [r3, #52]	; 0x34
   12fa4:	cmp	r3, #0
   12fa8:	ldreq	r7, [r5, #152]	; 0x98
   12fac:	ldreq	r8, [r5, #156]	; 0x9c
   12fb0:	beq	12fc8 <__assert_fail@plt+0x1234>
   12fb4:	cmp	r3, #2
   12fb8:	ldreq	r7, [r5, #144]	; 0x90
   12fbc:	ldreq	r8, [r5, #148]	; 0x94
   12fc0:	ldrne	r7, [r5, #160]	; 0xa0
   12fc4:	ldrne	r8, [r5, #164]	; 0xa4
   12fc8:	ldr	fp, [pc, #-468]	; 12dfc <__assert_fail@plt+0x1068>
   12fcc:	mov	r2, #1
   12fd0:	ldrd	r0, [sp, #40]	; 0x28
   12fd4:	mov	r3, #0
   12fd8:	add	fp, pc, fp
   12fdc:	ldr	r5, [r5, #48]	; 0x30
   12fe0:	str	r7, [sp, #168]	; 0xa8
   12fe4:	strd	r0, [sp, #152]	; 0x98
   12fe8:	ldr	r1, [fp, #84]	; 0x54
   12fec:	str	r8, [sp, #172]	; 0xac
   12ff0:	cmp	r1, #0
   12ff4:	strd	r2, [sp, #160]	; 0xa0
   12ff8:	beq	13280 <__assert_fail@plt+0x14ec>
   12ffc:	ldr	r3, [fp, #80]	; 0x50
   13000:	cmp	r5, r3
   13004:	beq	130b4 <__assert_fail@plt+0x1320>
   13008:	bls	132a0 <__assert_fail@plt+0x150c>
   1300c:	cmp	r5, r1
   13010:	bcc	13040 <__assert_fail@plt+0x12ac>
   13014:	movw	r3, #43690	; 0xaaaa
   13018:	movt	r3, #682	; 0x2aa
   1301c:	cmp	r5, r3
   13020:	ldr	r0, [fp, #88]	; 0x58
   13024:	bhi	1293c <__assert_fail@plt+0xba8>
   13028:	mov	r1, #96	; 0x60
   1302c:	mul	r1, r1, r5
   13030:	bl	1ca28 <add_exclude@@Base+0x7774>
   13034:	lsl	r3, r5, #1
   13038:	str	r3, [fp, #84]	; 0x54
   1303c:	str	r0, [fp, #88]	; 0x58
   13040:	ldr	r2, [pc, #-584]	; 12e00 <__assert_fail@plt+0x106c>
   13044:	add	r2, pc, r2
   13048:	ldr	r3, [r2, #80]	; 0x50
   1304c:	add	r1, r3, #1
   13050:	cmp	r5, r1
   13054:	bcc	130b4 <__assert_fail@plt+0x1320>
   13058:	mov	lr, #48	; 0x30
   1305c:	ldr	r6, [r2, #88]	; 0x58
   13060:	mul	lr, lr, r3
   13064:	mov	r2, #0
   13068:	mov	r3, #0
   1306c:	mov	ip, #-2147483648	; 0x80000000
   13070:	mvn	r0, #0
   13074:	add	fp, r6, lr
   13078:	mov	lr, fp
   1307c:	add	fp, fp, #72	; 0x48
   13080:	add	r1, r1, #1
   13084:	strd	r2, [lr, #48]	; 0x30
   13088:	cmp	r5, r1
   1308c:	strd	r2, [lr, #56]	; 0x38
   13090:	str	ip, [lr, #64]	; 0x40
   13094:	add	fp, fp, #48	; 0x30
   13098:	str	r0, [lr, #68]	; 0x44
   1309c:	add	lr, lr, #48	; 0x30
   130a0:	strd	r2, [fp, #-48]	; 0xffffffd0
   130a4:	strd	r2, [fp, #-40]	; 0xffffffd8
   130a8:	str	ip, [fp, #-32]	; 0xffffffe0
   130ac:	str	r0, [fp, #-28]	; 0xffffffe4
   130b0:	bcs	13080 <__assert_fail@plt+0x12ec>
   130b4:	ldr	r3, [pc, #-696]	; 12e04 <__assert_fail@plt+0x1070>
   130b8:	bic	r4, r4, #2
   130bc:	add	r3, pc, r3
   130c0:	ldrb	r2, [r3, #48]	; 0x30
   130c4:	str	r5, [r3, #80]	; 0x50
   130c8:	cmp	r2, #0
   130cc:	beq	130d8 <__assert_fail@plt+0x1344>
   130d0:	cmp	r4, #4
   130d4:	beq	1314c <__assert_fail@plt+0x13b8>
   130d8:	mov	lr, #48	; 0x30
   130dc:	ldr	r3, [pc, #-732]	; 12e08 <__assert_fail@plt+0x1074>
   130e0:	mul	lr, lr, r5
   130e4:	add	r3, pc, r3
   130e8:	ldr	r6, [r3, #88]	; 0x58
   130ec:	ldrd	r2, [sp, #40]	; 0x28
   130f0:	add	ip, r6, lr
   130f4:	ldrd	r0, [r6, lr]
   130f8:	adds	r2, r2, r0
   130fc:	adc	r3, r3, r1
   13100:	cmp	r1, r3
   13104:	cmpeq	r0, r2
   13108:	add	r1, r6, lr
   1310c:	mvnhi	r2, #0
   13110:	str	r2, [r6, lr]
   13114:	movhi	r3, r2
   13118:	mov	r2, #4
   1311c:	add	r2, r1, r2
   13120:	str	r3, [r2]
   13124:	ldrd	r2, [ip, #8]
   13128:	ldr	r0, [ip, #16]
   1312c:	adds	r2, r2, #1
   13130:	ldr	r1, [ip, #20]
   13134:	adc	r3, r3, #0
   13138:	cmp	r7, r0
   1313c:	strd	r2, [ip, #8]
   13140:	ble	1326c <__assert_fail@plt+0x14d8>
   13144:	str	r7, [ip, #16]
   13148:	str	r8, [ip, #20]
   1314c:	ldr	r3, [pc, #-840]	; 12e0c <__assert_fail@plt+0x1078>
   13150:	add	r3, pc, r3
   13154:	ldrd	r0, [r3, #96]	; 0x60
   13158:	ldrd	r2, [sp, #40]	; 0x28
   1315c:	adds	r2, r2, r0
   13160:	adc	r3, r3, r1
   13164:	cmp	r1, r3
   13168:	cmpeq	r0, r2
   1316c:	ldr	r1, [pc, #-868]	; 12e10 <__assert_fail@plt+0x107c>
   13170:	add	r1, pc, r1
   13174:	movls	r0, r2
   13178:	movls	ip, r3
   1317c:	mvnhi	r0, #0
   13180:	ldrd	r2, [r1, #104]	; 0x68
   13184:	movhi	ip, r0
   13188:	ldr	lr, [r1, #112]	; 0x70
   1318c:	adds	r2, r2, #1
   13190:	str	r0, [r1, #96]	; 0x60
   13194:	adc	r3, r3, #0
   13198:	cmp	r7, lr
   1319c:	strd	r2, [r1, #104]	; 0x68
   131a0:	str	ip, [r1, #100]	; 0x64
   131a4:	ldr	r3, [r1, #116]	; 0x74
   131a8:	ble	13238 <__assert_fail@plt+0x14a4>
   131ac:	ldr	r3, [pc, #-928]	; 12e14 <__assert_fail@plt+0x1080>
   131b0:	add	r3, pc, r3
   131b4:	str	r7, [r3, #112]	; 0x70
   131b8:	str	r8, [r3, #116]	; 0x74
   131bc:	cmp	r4, #4
   131c0:	beq	13224 <__assert_fail@plt+0x1490>
   131c4:	ldr	ip, [sp, #104]	; 0x68
   131c8:	ldrb	r3, [ip, #32]
   131cc:	cmp	r3, #0
   131d0:	bne	13224 <__assert_fail@plt+0x1490>
   131d4:	cmp	r5, #0
   131d8:	bne	1321c <__assert_fail@plt+0x1488>
   131dc:	ldr	ip, [sp, #96]	; 0x60
   131e0:	ldrb	r3, [ip, #16]
   131e4:	ldr	ip, [sp, #76]	; 0x4c
   131e8:	cmp	r3, #0
   131ec:	ldrd	r2, [ip, #40]	; 0x28
   131f0:	ldrdne	r0, [sp, #160]	; 0xa0
   131f4:	ldrdeq	r0, [sp, #152]	; 0x98
   131f8:	cmp	r2, #0
   131fc:	sbcs	ip, r3, #0
   13200:	blt	134f8 <__assert_fail@plt+0x1764>
   13204:	cmp	r1, r3
   13208:	cmpeq	r0, r2
   1320c:	movcc	r3, #0
   13210:	movcs	r3, #1
   13214:	cmp	r3, #0
   13218:	bne	134e4 <__assert_fail@plt+0x1750>
   1321c:	ldr	r4, [sp, #60]	; 0x3c
   13220:	b	12f30 <__assert_fail@plt+0x119c>
   13224:	ldr	ip, [sp, #84]	; 0x54
   13228:	ldr	r3, [ip]
   1322c:	cmp	r5, r3
   13230:	bls	131dc <__assert_fail@plt+0x1448>
   13234:	b	131d4 <__assert_fail@plt+0x1440>
   13238:	blt	131bc <__assert_fail@plt+0x1428>
   1323c:	rsb	r3, r8, r3
   13240:	cmp	r3, #0
   13244:	bge	131bc <__assert_fail@plt+0x1428>
   13248:	b	131ac <__assert_fail@plt+0x1418>
   1324c:	ldr	r2, [r5, #140]	; 0x8c
   13250:	ldr	r3, [r5, #136]	; 0x88
   13254:	lsl	r2, r2, #9
   13258:	orr	ip, r2, r3, lsr #23
   1325c:	lsl	r3, r3, #9
   13260:	str	ip, [sp, #44]	; 0x2c
   13264:	str	r3, [sp, #40]	; 0x28
   13268:	b	12f98 <__assert_fail@plt+0x1204>
   1326c:	blt	1314c <__assert_fail@plt+0x13b8>
   13270:	rsb	r1, r8, r1
   13274:	cmp	r1, #0
   13278:	bge	1314c <__assert_fail@plt+0x13b8>
   1327c:	b	13144 <__assert_fail@plt+0x13b0>
   13280:	add	r0, r5, #10
   13284:	mov	r1, #48	; 0x30
   13288:	str	r0, [fp, #84]	; 0x54
   1328c:	bl	1cb90 <add_exclude@@Base+0x78dc>
   13290:	str	r0, [fp, #88]	; 0x58
   13294:	b	130b4 <__assert_fail@plt+0x1320>
   13298:	mov	r3, #0
   1329c:	b	12be0 <__assert_fail@plt+0xe4c>
   132a0:	sub	r2, r3, #1
   132a4:	cmp	r5, r2
   132a8:	bne	13b48 <__assert_fail@plt+0x1db4>
   132ac:	mov	r6, #48	; 0x30
   132b0:	ldr	lr, [fp, #88]	; 0x58
   132b4:	mul	r6, r6, r3
   132b8:	ldrd	r0, [sp, #40]	; 0x28
   132bc:	add	ip, lr, r6
   132c0:	ldrd	r2, [lr, r6]
   132c4:	adds	r2, r2, r0
   132c8:	adc	r3, r3, r1
   132cc:	cmp	r1, r3
   132d0:	cmpeq	r0, r2
   132d4:	mvnhi	r2, #0
   132d8:	mvnhi	r3, #0
   132dc:	strd	r2, [sp, #64]	; 0x40
   132e0:	ldrd	r2, [sp, #64]	; 0x40
   132e4:	strd	r2, [sp, #152]	; 0x98
   132e8:	ldrd	r2, [ip, #8]
   132ec:	adds	r0, r2, #1
   132f0:	adc	r1, r3, #0
   132f4:	strd	r0, [sp, #160]	; 0xa0
   132f8:	ldr	r3, [ip, #16]
   132fc:	strd	r0, [sp, #88]	; 0x58
   13300:	cmp	r7, r3
   13304:	ldr	r2, [ip, #20]
   13308:	bge	135e8 <__assert_fail@plt+0x1854>
   1330c:	add	r3, ip, #16
   13310:	ldm	r3, {r0, r1}
   13314:	add	r3, sp, #168	; 0xa8
   13318:	stm	r3, {r0, r1}
   1331c:	ldr	r3, [pc, #-1292]	; 12e18 <__assert_fail@plt+0x1084>
   13320:	add	r3, pc, r3
   13324:	ldrb	r3, [r3, #48]	; 0x30
   13328:	cmp	r3, #0
   1332c:	beq	13610 <__assert_fail@plt+0x187c>
   13330:	mov	r1, #48	; 0x30
   13334:	ldrd	r2, [lr, r6]
   13338:	mla	lr, r1, r5, lr
   1333c:	ldrd	r0, [lr, #24]
   13340:	ldr	r6, [lr, #40]	; 0x28
   13344:	adds	r2, r2, r0
   13348:	ldr	fp, [lr, #44]	; 0x2c
   1334c:	adc	r3, r3, r1
   13350:	cmp	r1, r3
   13354:	cmpeq	r0, r2
   13358:	mvnhi	r2, #0
   1335c:	mvnhi	r3, #0
   13360:	strd	r2, [sp, #64]	; 0x40
   13364:	ldrd	r2, [sp, #64]	; 0x40
   13368:	strd	r2, [lr, #24]
   1336c:	ldrd	r2, [lr, #32]
   13370:	ldrd	r0, [ip, #8]
   13374:	adds	r2, r2, r0
   13378:	adc	r3, r3, r1
   1337c:	strd	r2, [sp, #88]	; 0x58
   13380:	strd	r2, [lr, #32]
   13384:	ldr	r2, [ip, #16]
   13388:	ldr	r3, [ip, #20]
   1338c:	cmp	r6, r2
   13390:	bge	135d4 <__assert_fail@plt+0x1840>
   13394:	add	r2, ip, #16
   13398:	add	r3, lr, #40	; 0x28
   1339c:	ldm	r2, {r0, r1}
   133a0:	stm	r3, {r0, r1}
   133a4:	mov	r6, r0
   133a8:	ldr	fp, [lr, #44]	; 0x2c
   133ac:	ldrd	r2, [sp, #64]	; 0x40
   133b0:	ldrd	r0, [ip, #24]
   133b4:	adds	r0, r0, r2
   133b8:	adc	r1, r1, r3
   133bc:	strd	r0, [sp, #24]
   133c0:	cmp	r3, r1
   133c4:	cmpeq	r2, r0
   133c8:	ldrls	r2, [sp, #24]
   133cc:	mvnhi	r2, #0
   133d0:	ldrls	r3, [sp, #28]
   133d4:	movhi	r3, r2
   133d8:	str	r2, [lr, #24]
   133dc:	str	r3, [lr, #28]
   133e0:	ldrd	r2, [sp, #88]	; 0x58
   133e4:	ldrd	r0, [ip, #32]
   133e8:	adds	r0, r0, r2
   133ec:	adc	r1, r1, r3
   133f0:	strd	r0, [lr, #32]
   133f4:	ldr	r3, [ip, #40]	; 0x28
   133f8:	ldr	r2, [ip, #44]	; 0x2c
   133fc:	cmp	r6, r3
   13400:	bge	135fc <__assert_fail@plt+0x1868>
   13404:	add	ip, ip, #40	; 0x28
   13408:	add	lr, lr, #40	; 0x28
   1340c:	ldm	ip, {r0, r1}
   13410:	stm	lr, {r0, r1}
   13414:	b	130b4 <__assert_fail@plt+0x1320>
   13418:	ldr	r1, [pc, #-1540]	; 12e1c <__assert_fail@plt+0x1088>
   1341c:	mov	r2, #5
   13420:	mov	r0, #0
   13424:	ldr	r6, [r5, #32]
   13428:	add	r1, pc, r1
   1342c:	bl	119c8 <dcgettext@plt>
   13430:	mov	r7, r0
   13434:	mov	r0, sl
   13438:	bl	1be44 <add_exclude@@Base+0x6b90>
   1343c:	mov	r2, r7
   13440:	mov	r1, r6
   13444:	mov	r3, r0
   13448:	mov	r0, #0
   1344c:	bl	11a94 <error@plt>
   13450:	mov	r2, #0
   13454:	str	r2, [sp, #60]	; 0x3c
   13458:	b	12f68 <__assert_fail@plt+0x11d4>
   1345c:	ldr	r3, [pc, #-1604]	; 12e20 <__assert_fail@plt+0x108c>
   13460:	add	r3, pc, r3
   13464:	ldrb	r2, [r3, #35]	; 0x23
   13468:	cmp	r2, #0
   1346c:	bne	134c0 <__assert_fail@plt+0x172c>
   13470:	ldrb	r3, [r3, #60]	; 0x3c
   13474:	cmp	r3, #0
   13478:	bne	13498 <__assert_fail@plt+0x1704>
   1347c:	ldr	r3, [r5, #88]	; 0x58
   13480:	and	r3, r3, #61440	; 0xf000
   13484:	cmp	r3, #16384	; 0x4000
   13488:	beq	134c0 <__assert_fail@plt+0x172c>
   1348c:	ldr	r3, [r5, #92]	; 0x5c
   13490:	cmp	r3, #1
   13494:	bls	134c0 <__assert_fail@plt+0x172c>
   13498:	ldr	r1, [pc, #-1660]	; 12e24 <__assert_fail@plt+0x1090>
   1349c:	ldrd	r6, [r5, #168]	; 0xa8
   134a0:	add	r1, pc, r1
   134a4:	ldrd	r2, [r5, #72]	; 0x48
   134a8:	ldr	r0, [r1, #68]	; 0x44
   134ac:	strd	r6, [sp]
   134b0:	bl	14aa8 <close_stdout@@Base+0x360>
   134b4:	cmp	r0, #0
   134b8:	blt	1293c <__assert_fail@plt+0xba8>
   134bc:	beq	12f24 <__assert_fail@plt+0x1190>
   134c0:	cmp	r4, #2
   134c4:	beq	13770 <__assert_fail@plt+0x19dc>
   134c8:	cmp	r4, #7
   134cc:	beq	13740 <__assert_fail@plt+0x19ac>
   134d0:	cmp	r4, #1
   134d4:	movne	ip, #1
   134d8:	strne	ip, [sp, #60]	; 0x3c
   134dc:	bne	12f68 <__assert_fail@plt+0x11d4>
   134e0:	b	12f30 <__assert_fail@plt+0x119c>
   134e4:	mov	r1, sl
   134e8:	ldr	r0, [sp, #120]	; 0x78
   134ec:	ldr	r4, [sp, #60]	; 0x3c
   134f0:	bl	13d8c <__assert_fail@plt+0x1ff8>
   134f4:	b	12f30 <__assert_fail@plt+0x119c>
   134f8:	rsbs	r2, r2, #0
   134fc:	rsc	r3, r3, #0
   13500:	cmp	r3, r1
   13504:	cmpeq	r2, r0
   13508:	movcc	r3, #0
   1350c:	movcs	r3, #1
   13510:	b	13214 <__assert_fail@plt+0x1480>
   13514:	bl	11bc0 <__errno_location@plt>
   13518:	mov	r8, r9
   1351c:	ldr	r6, [r0]
   13520:	mov	r4, r0
   13524:	cmp	r6, #0
   13528:	bne	13824 <__assert_fail@plt+0x1a90>
   1352c:	ldr	r3, [pc, #-1804]	; 12e28 <__assert_fail@plt+0x1094>
   13530:	mov	r5, #0
   13534:	ldr	r0, [sp, #52]	; 0x34
   13538:	add	r3, pc, r3
   1353c:	str	r5, [r3, #80]	; 0x50
   13540:	bl	1fd9c <fts_close@@Base>
   13544:	cmp	r0, r5
   13548:	beq	13578 <__assert_fail@plt+0x17e4>
   1354c:	ldr	r1, [pc, #-1832]	; 12e2c <__assert_fail@plt+0x1098>
   13550:	mov	r2, #5
   13554:	mov	r0, r5
   13558:	ldr	r4, [r4]
   1355c:	add	r1, pc, r1
   13560:	mov	r8, r5
   13564:	bl	119c8 <dcgettext@plt>
   13568:	mov	r1, r4
   1356c:	mov	r2, r0
   13570:	mov	r0, r5
   13574:	bl	11a94 <error@plt>
   13578:	ldr	ip, [sp, #72]	; 0x48
   1357c:	and	r3, r8, ip
   13580:	uxtb	r3, r3
   13584:	str	r3, [sp, #72]	; 0x48
   13588:	b	12b9c <__assert_fail@plt+0xe08>
   1358c:	ldrb	r5, [r4, #1]
   13590:	cmp	r5, #0
   13594:	bne	12be0 <__assert_fail@plt+0xe4c>
   13598:	ldr	r1, [pc, #-1904]	; 12e30 <__assert_fail@plt+0x109c>
   1359c:	mov	r2, #5
   135a0:	mov	r0, r5
   135a4:	add	r1, pc, r1
   135a8:	bl	119c8 <dcgettext@plt>
   135ac:	mov	r6, r0
   135b0:	mov	r0, r4
   135b4:	bl	1be44 <add_exclude@@Base+0x6b90>
   135b8:	mov	r1, r5
   135bc:	mov	r2, r6
   135c0:	mov	r3, r0
   135c4:	mov	r0, r5
   135c8:	bl	11a94 <error@plt>
   135cc:	mov	r3, #1
   135d0:	b	12be0 <__assert_fail@plt+0xe4c>
   135d4:	bgt	133ac <__assert_fail@plt+0x1618>
   135d8:	rsb	r3, r3, fp
   135dc:	cmp	r3, #0
   135e0:	bge	133ac <__assert_fail@plt+0x1618>
   135e4:	b	13394 <__assert_fail@plt+0x1600>
   135e8:	bgt	1331c <__assert_fail@plt+0x1588>
   135ec:	rsb	r2, r2, r8
   135f0:	cmp	r2, #0
   135f4:	bge	1331c <__assert_fail@plt+0x1588>
   135f8:	b	1330c <__assert_fail@plt+0x1578>
   135fc:	bgt	130b4 <__assert_fail@plt+0x1320>
   13600:	rsb	r2, r2, fp
   13604:	cmp	r2, #0
   13608:	bge	130b4 <__assert_fail@plt+0x1320>
   1360c:	b	13404 <__assert_fail@plt+0x1670>
   13610:	ldrd	r2, [ip, #24]
   13614:	ldrd	r0, [sp, #64]	; 0x40
   13618:	ldr	fp, [sp, #168]	; 0xa8
   1361c:	adds	r2, r2, r0
   13620:	adc	r3, r3, r1
   13624:	cmp	r1, r3
   13628:	cmpeq	r0, r2
   1362c:	ldrd	r0, [sp, #88]	; 0x58
   13630:	mvnhi	r2, #0
   13634:	str	r2, [sp, #152]	; 0x98
   13638:	movhi	r3, r2
   1363c:	str	r3, [sp, #156]	; 0x9c
   13640:	ldrd	r2, [ip, #32]
   13644:	adds	r2, r2, r0
   13648:	adc	r3, r3, r1
   1364c:	strd	r2, [sp, #160]	; 0xa0
   13650:	ldr	r3, [ip, #40]	; 0x28
   13654:	ldr	r2, [ip, #44]	; 0x2c
   13658:	cmp	fp, r3
   1365c:	ldr	r3, [sp, #172]	; 0xac
   13660:	bge	13864 <__assert_fail@plt+0x1ad0>
   13664:	add	r3, ip, #40	; 0x28
   13668:	ldm	r3, {r0, r1}
   1366c:	add	r3, sp, #168	; 0xa8
   13670:	stm	r3, {r0, r1}
   13674:	b	13330 <__assert_fail@plt+0x159c>
   13678:	mov	r1, r5
   1367c:	mov	r2, #4
   13680:	ldr	r0, [sp, #52]	; 0x34
   13684:	bl	20778 <fts_set@@Base>
   13688:	ldr	r0, [sp, #52]	; 0x34
   1368c:	bl	1ff14 <fts_read@@Base>
   13690:	cmp	r5, r0
   13694:	beq	12f2c <__assert_fail@plt+0x1198>
   13698:	ldr	r3, [pc, #-2156]	; 12e34 <__assert_fail@plt+0x10a0>
   1369c:	mov	r2, #520	; 0x208
   136a0:	ldr	r0, [pc, #-2160]	; 12e38 <__assert_fail@plt+0x10a4>
   136a4:	ldr	r1, [pc, #-2160]	; 12e3c <__assert_fail@plt+0x10a8>
   136a8:	add	r3, pc, r3
   136ac:	add	r0, pc, r0
   136b0:	add	r3, r3, #48	; 0x30
   136b4:	add	r1, pc, r1
   136b8:	bl	11d94 <__assert_fail@plt>
   136bc:	ldr	r1, [pc, #-2180]	; 12e40 <__assert_fail@plt+0x10ac>
   136c0:	mov	r2, #5
   136c4:	mov	r0, #0
   136c8:	ldr	r4, [r5, #32]
   136cc:	add	r1, pc, r1
   136d0:	bl	119c8 <dcgettext@plt>
   136d4:	mov	r5, r0
   136d8:	mov	r0, sl
   136dc:	bl	1be44 <add_exclude@@Base+0x6b90>
   136e0:	mov	r1, r4
   136e4:	mov	r2, r5
   136e8:	mov	r4, #0
   136ec:	mov	r3, r0
   136f0:	mov	r0, #0
   136f4:	bl	11a94 <error@plt>
   136f8:	b	12f30 <__assert_fail@plt+0x119c>
   136fc:	ldr	r3, [sp, #140]	; 0x8c
   13700:	ldr	sl, [sp, #124]	; 0x7c
   13704:	cmp	r3, #3
   13708:	beq	1293c <__assert_fail@plt+0xba8>
   1370c:	cmp	r3, #4
   13710:	beq	138f0 <__assert_fail@plt+0x1b5c>
   13714:	cmp	r3, #2
   13718:	beq	13930 <__assert_fail@plt+0x1b9c>
   1371c:	ldr	r3, [pc, #-2272]	; 12e44 <__assert_fail@plt+0x10b0>
   13720:	movw	r2, #1075	; 0x433
   13724:	ldr	r0, [pc, #-2276]	; 12e48 <__assert_fail@plt+0x10b4>
   13728:	ldr	r1, [pc, #-2276]	; 12e4c <__assert_fail@plt+0x10b8>
   1372c:	add	r3, pc, r3
   13730:	add	r0, pc, r0
   13734:	add	r3, r3, #40	; 0x28
   13738:	add	r1, pc, r1
   1373c:	bl	11d94 <__assert_fail@plt>
   13740:	mov	r0, sl
   13744:	ldr	r6, [r5, #32]
   13748:	bl	1be44 <add_exclude@@Base+0x6b90>
   1374c:	ldr	r2, [pc, #-2308]	; 12e50 <__assert_fail@plt+0x10bc>
   13750:	mov	r1, r6
   13754:	add	r2, pc, r2
   13758:	mov	r3, r0
   1375c:	mov	r0, #0
   13760:	bl	11a94 <error@plt>
   13764:	mov	r2, #0
   13768:	str	r2, [sp, #60]	; 0x3c
   1376c:	b	12f68 <__assert_fail@plt+0x11d4>
   13770:	ldr	r0, [sp, #52]	; 0x34
   13774:	mov	r1, r5
   13778:	bl	1cc90 <add_exclude@@Base+0x79dc>
   1377c:	cmp	r0, #0
   13780:	ldrne	r6, [r5]
   13784:	ldrne	r7, [sp, #132]	; 0x84
   13788:	beq	12f2c <__assert_fail@plt+0x1198>
   1378c:	b	137b0 <__assert_fail@plt+0x1a1c>
   13790:	ldrd	r0, [r5, #168]	; 0xa8
   13794:	ldrd	r2, [r5, #72]	; 0x48
   13798:	strd	r0, [sp]
   1379c:	ldr	r0, [r7, #64]	; 0x40
   137a0:	bl	14af8 <close_stdout@@Base+0x3b0>
   137a4:	cmp	r0, #0
   137a8:	bgt	12f2c <__assert_fail@plt+0x1198>
   137ac:	ldr	r5, [r5, #4]
   137b0:	cmp	r6, r5
   137b4:	cmpne	r5, #0
   137b8:	moveq	r4, #0
   137bc:	movne	r4, #1
   137c0:	bne	13790 <__assert_fail@plt+0x19fc>
   137c4:	ldr	r1, [pc, #-2424]	; 12e54 <__assert_fail@plt+0x10c0>
   137c8:	mov	r2, #5
   137cc:	mov	r0, r4
   137d0:	add	r1, pc, r1
   137d4:	bl	119c8 <dcgettext@plt>
   137d8:	mov	r5, r0
   137dc:	mov	r0, sl
   137e0:	bl	1be44 <add_exclude@@Base+0x6b90>
   137e4:	mov	r1, r4
   137e8:	mov	r2, r5
   137ec:	mov	r3, r0
   137f0:	mov	r0, r4
   137f4:	bl	11a94 <error@plt>
   137f8:	b	12f30 <__assert_fail@plt+0x119c>
   137fc:	mov	r1, r5
   13800:	mov	r2, #1
   13804:	ldr	r0, [sp, #52]	; 0x34
   13808:	bl	20778 <fts_set@@Base>
   1380c:	ldr	r0, [sp, #52]	; 0x34
   13810:	bl	1ff14 <fts_read@@Base>
   13814:	cmp	r5, r0
   13818:	bne	13b24 <__assert_fail@plt+0x1d90>
   1381c:	ldrh	r4, [r5, #60]	; 0x3c
   13820:	b	12ee8 <__assert_fail@plt+0x1154>
   13824:	ldr	r1, [pc, #-2516]	; 12e58 <__assert_fail@plt+0x10c4>
   13828:	mov	r2, #5
   1382c:	mov	r0, r5
   13830:	mov	r8, r5
   13834:	add	r1, pc, r1
   13838:	bl	119c8 <dcgettext@plt>
   1383c:	ldr	ip, [sp, #52]	; 0x34
   13840:	mov	r7, r0
   13844:	ldr	r0, [ip, #24]
   13848:	bl	1bcf0 <add_exclude@@Base+0x6a3c>
   1384c:	mov	r1, r6
   13850:	mov	r2, r7
   13854:	mov	r3, r0
   13858:	mov	r0, r5
   1385c:	bl	11a94 <error@plt>
   13860:	b	1352c <__assert_fail@plt+0x1798>
   13864:	bgt	13330 <__assert_fail@plt+0x159c>
   13868:	rsb	r3, r2, r3
   1386c:	cmp	r3, #0
   13870:	bge	13330 <__assert_fail@plt+0x159c>
   13874:	b	13664 <__assert_fail@plt+0x18d0>
   13878:	ldr	r1, [pc, #-2596]	; 12e5c <__assert_fail@plt+0x10c8>
   1387c:	mov	r2, #5
   13880:	mov	r0, #0
   13884:	add	r1, pc, r1
   13888:	bl	119c8 <dcgettext@plt>
   1388c:	ldr	r3, [r6]
   13890:	mov	r5, r0
   13894:	ldr	r0, [r4, r3, lsl #2]
   13898:	bl	1be44 <add_exclude@@Base+0x6b90>
   1389c:	mov	r2, r5
   138a0:	mov	r3, r0
   138a4:	mov	r0, #0
   138a8:	mov	r1, r0
   138ac:	bl	11a94 <error@plt>
   138b0:	ldr	r3, [pc, #-2648]	; 12e60 <__assert_fail@plt+0x10cc>
   138b4:	ldr	r1, [pc, #-2648]	; 12e64 <__assert_fail@plt+0x10d0>
   138b8:	mov	r2, #5
   138bc:	mov	r0, #0
   138c0:	ldr	r3, [sl, r3]
   138c4:	add	r1, pc, r1
   138c8:	ldr	r4, [r3]
   138cc:	bl	119c8 <dcgettext@plt>
   138d0:	ldr	r2, [pc, #-2672]	; 12e68 <__assert_fail@plt+0x10d4>
   138d4:	mov	r1, #1
   138d8:	add	r2, pc, r2
   138dc:	mov	r3, r0
   138e0:	mov	r0, r4
   138e4:	bl	11c2c <__fprintf_chk@plt>
   138e8:	mov	r0, #1
   138ec:	bl	13f24 <__assert_fail@plt+0x2190>
   138f0:	bl	11bc0 <__errno_location@plt>
   138f4:	ldr	r1, [pc, #-2704]	; 12e6c <__assert_fail@plt+0x10d8>
   138f8:	mov	r2, #5
   138fc:	str	r4, [sp, #72]	; 0x48
   13900:	add	r1, pc, r1
   13904:	ldr	r5, [r0]
   13908:	mov	r0, r4
   1390c:	bl	119c8 <dcgettext@plt>
   13910:	mov	r6, r0
   13914:	ldr	r0, [sp, #56]	; 0x38
   13918:	bl	1bcf0 <add_exclude@@Base+0x6a3c>
   1391c:	mov	r1, r5
   13920:	mov	r2, r6
   13924:	mov	r3, r0
   13928:	mov	r0, r4
   1392c:	bl	11a94 <error@plt>
   13930:	ldr	r4, [pc, #-2760]	; 12e70 <__assert_fail@plt+0x10dc>
   13934:	ldr	r0, [sp, #80]	; 0x50
   13938:	add	r4, pc, r4
   1393c:	bl	146f8 <__assert_fail@plt+0x2964>
   13940:	ldr	r0, [r4, #68]	; 0x44
   13944:	bl	14a7c <close_stdout@@Base+0x334>
   13948:	ldr	r0, [r4, #64]	; 0x40
   1394c:	bl	14a7c <close_stdout@@Base+0x334>
   13950:	ldr	ip, [sp, #56]	; 0x38
   13954:	cmp	ip, #0
   13958:	beq	13980 <__assert_fail@plt+0x1bec>
   1395c:	ldr	r3, [pc, #-2800]	; 12e74 <__assert_fail@plt+0x10e0>
   13960:	ldr	r3, [sl, r3]
   13964:	ldr	r0, [r3]
   13968:	ldr	r3, [r0]
   1396c:	tst	r3, #32
   13970:	beq	13a88 <__assert_fail@plt+0x1cf4>
   13974:	ldr	ip, [sp, #72]	; 0x48
   13978:	cmp	ip, #0
   1397c:	bne	13a50 <__assert_fail@plt+0x1cbc>
   13980:	ldr	r4, [pc, #-2832]	; 12e78 <__assert_fail@plt+0x10e4>
   13984:	add	r4, pc, r4
   13988:	ldrb	r3, [r4, #34]	; 0x22
   1398c:	cmp	r3, #0
   13990:	bne	139f0 <__assert_fail@plt+0x1c5c>
   13994:	ldr	ip, [sp, #72]	; 0x48
   13998:	rsbs	r0, ip, #1
   1399c:	movcc	r0, #0
   139a0:	bl	11b54 <exit@plt>
   139a4:	ldr	r0, [r6]
   139a8:	cmp	r5, r0
   139ac:	addgt	r0, r4, r0, lsl #2
   139b0:	addle	r0, sp, #144	; 0x90
   139b4:	bl	145dc <__assert_fail@plt+0x2848>
   139b8:	ldr	r3, [r6]
   139bc:	add	r3, r3, #1
   139c0:	cmp	r5, r3
   139c4:	movgt	r3, #1
   139c8:	str	r0, [sp, #80]	; 0x50
   139cc:	bgt	139e0 <__assert_fail@plt+0x1c4c>
   139d0:	ldr	ip, [sp, #52]	; 0x34
   139d4:	subs	r2, ip, #2
   139d8:	rsbs	r3, r2, #0
   139dc:	adcs	r3, r3, r2
   139e0:	ldr	r2, [pc, #-2924]	; 12e7c <__assert_fail@plt+0x10e8>
   139e4:	add	r2, pc, r2
   139e8:	strb	r3, [r2, #60]	; 0x3c
   139ec:	b	12898 <__assert_fail@plt+0xb04>
   139f0:	ldr	r1, [pc, #-2936]	; 12e80 <__assert_fail@plt+0x10ec>
   139f4:	mov	r2, #5
   139f8:	mov	r0, #0
   139fc:	add	r1, pc, r1
   13a00:	bl	119c8 <dcgettext@plt>
   13a04:	mov	r1, r0
   13a08:	add	r0, r4, #96	; 0x60
   13a0c:	bl	13d8c <__assert_fail@plt+0x1ff8>
   13a10:	b	13994 <__assert_fail@plt+0x1c00>
   13a14:	ldr	ip, [r8]
   13a18:	mov	r2, #116	; 0x74
   13a1c:	ldr	r3, [pc, #-2976]	; 12e84 <__assert_fail@plt+0x10f0>
   13a20:	ldr	r1, [sp, #152]	; 0x98
   13a24:	add	r3, pc, r3
   13a28:	str	ip, [sp]
   13a2c:	bl	1dce4 <add_exclude@@Base+0x8a30>
   13a30:	ldr	r3, [pc, #-2992]	; 12e88 <__assert_fail@plt+0x10f4>
   13a34:	add	r3, pc, r3
   13a38:	str	r3, [r6, #20]
   13a3c:	b	12838 <__assert_fail@plt+0xaa4>
   13a40:	ldr	r3, [pc, #-3004]	; 12e8c <__assert_fail@plt+0x10f8>
   13a44:	add	r3, pc, r3
   13a48:	str	r3, [r6, #20]
   13a4c:	b	12838 <__assert_fail@plt+0xaa4>
   13a50:	ldr	r1, [pc, #-3016]	; 12e90 <__assert_fail@plt+0x10fc>
   13a54:	mov	r2, #5
   13a58:	mov	r0, #0
   13a5c:	add	r1, pc, r1
   13a60:	bl	119c8 <dcgettext@plt>
   13a64:	mov	r4, r0
   13a68:	ldr	r0, [sp, #56]	; 0x38
   13a6c:	bl	1be44 <add_exclude@@Base+0x6b90>
   13a70:	mov	r2, r4
   13a74:	mov	r1, #0
   13a78:	mov	r3, r0
   13a7c:	mov	r0, #1
   13a80:	bl	11a94 <error@plt>
   13a84:	b	13980 <__assert_fail@plt+0x1bec>
   13a88:	bl	1e530 <add_exclude@@Base+0x927c>
   13a8c:	cmp	r0, #0
   13a90:	bne	13974 <__assert_fail@plt+0x1be0>
   13a94:	b	13980 <__assert_fail@plt+0x1bec>
   13a98:	ldr	r0, [pc, #-3084]	; 12e94 <__assert_fail@plt+0x1100>
   13a9c:	add	r0, pc, r0
   13aa0:	bl	11ab8 <getenv@plt>
   13aa4:	cmp	r0, #0
   13aa8:	mov	r8, r0
   13aac:	str	r0, [r6, #56]	; 0x38
   13ab0:	beq	13b0c <__assert_fail@plt+0x1d78>
   13ab4:	ldr	r1, [pc, #-3108]	; 12e98 <__assert_fail@plt+0x1104>
   13ab8:	add	r1, pc, r1
   13abc:	bl	11938 <strcmp@plt>
   13ac0:	cmp	r0, #0
   13ac4:	beq	13b0c <__assert_fail@plt+0x1d78>
   13ac8:	ldrb	r3, [r8]
   13acc:	cmp	r3, #43	; 0x2b
   13ad0:	beq	12a70 <__assert_fail@plt+0xcdc>
   13ad4:	ldr	r8, [pc, #-3136]	; 12e9c <__assert_fail@plt+0x1108>
   13ad8:	add	r8, pc, r8
   13adc:	add	r8, r8, #20
   13ae0:	b	13aec <__assert_fail@plt+0x1d58>
   13ae4:	add	r7, r7, #6
   13ae8:	str	r7, [r6, #56]	; 0x38
   13aec:	ldr	r7, [r6, #56]	; 0x38
   13af0:	mov	r1, r8
   13af4:	mov	r2, #6
   13af8:	mov	r0, r7
   13afc:	bl	11d58 <strncmp@plt>
   13b00:	cmp	r0, #0
   13b04:	beq	13ae4 <__assert_fail@plt+0x1d50>
   13b08:	b	127c0 <__assert_fail@plt+0xa2c>
   13b0c:	ldr	r3, [pc, #-3188]	; 12ea0 <__assert_fail@plt+0x110c>
   13b10:	ldr	r2, [pc, #-3188]	; 12ea4 <__assert_fail@plt+0x1110>
   13b14:	add	r3, pc, r3
   13b18:	add	r2, pc, r2
   13b1c:	str	r2, [r3, #56]	; 0x38
   13b20:	b	127c0 <__assert_fail@plt+0xa2c>
   13b24:	ldr	r3, [pc, #-3204]	; 12ea8 <__assert_fail@plt+0x1114>
   13b28:	movw	r2, #487	; 0x1e7
   13b2c:	ldr	r0, [pc, #-3208]	; 12eac <__assert_fail@plt+0x1118>
   13b30:	ldr	r1, [pc, #-3208]	; 12eb0 <__assert_fail@plt+0x111c>
   13b34:	add	r3, pc, r3
   13b38:	add	r0, pc, r0
   13b3c:	add	r3, r3, #48	; 0x30
   13b40:	add	r1, pc, r1
   13b44:	bl	11d94 <__assert_fail@plt>
   13b48:	ldr	r3, [pc, #-3228]	; 12eb4 <__assert_fail@plt+0x1120>
   13b4c:	movw	r2, #599	; 0x257
   13b50:	ldr	r0, [pc, #-3232]	; 12eb8 <__assert_fail@plt+0x1124>
   13b54:	ldr	r1, [pc, #-3232]	; 12ebc <__assert_fail@plt+0x1128>
   13b58:	add	r3, pc, r3
   13b5c:	add	r0, pc, r0
   13b60:	add	r3, r3, #48	; 0x30
   13b64:	add	r1, pc, r1
   13b68:	bl	11d94 <__assert_fail@plt>
   13b6c:	ldrb	r3, [r4]
   13b70:	cmp	r3, #0
   13b74:	bne	12c4c <__assert_fail@plt+0xeb8>
   13b78:	ldr	r1, [sp, #128]	; 0x80
   13b7c:	mov	r2, #5
   13b80:	ldr	r0, [sp, #56]	; 0x38
   13b84:	bl	119c8 <dcgettext@plt>
   13b88:	ldr	r2, [pc, #-3280]	; 12ec0 <__assert_fail@plt+0x112c>
   13b8c:	add	r2, pc, r2
   13b90:	mov	r3, r0
   13b94:	ldr	r0, [sp, #56]	; 0x38
   13b98:	mov	r1, r0
   13b9c:	bl	11a94 <error@plt>
   13ba0:	b	12c38 <__assert_fail@plt+0xea4>
   13ba4:	mov	fp, #0
   13ba8:	mov	lr, #0
   13bac:	pop	{r1}		; (ldr r1, [sp], #4)
   13bb0:	mov	r2, sp
   13bb4:	push	{r2}		; (str r2, [sp, #-4]!)
   13bb8:	push	{r0}		; (str r0, [sp, #-4]!)
   13bbc:	ldr	ip, [pc, #16]	; 13bd4 <__assert_fail@plt+0x1e40>
   13bc0:	push	{ip}		; (str ip, [sp, #-4]!)
   13bc4:	ldr	r0, [pc, #12]	; 13bd8 <__assert_fail@plt+0x1e44>
   13bc8:	ldr	r3, [pc, #12]	; 13bdc <__assert_fail@plt+0x1e48>
   13bcc:	bl	11adc <__libc_start_main@plt>
   13bd0:	bl	11d64 <abort@plt>
   13bd4:	andeq	r4, r2, r8, asr #26
   13bd8:	andeq	r1, r1, r0, lsr #27
   13bdc:	andeq	r4, r2, r4, ror #25
   13be0:	ldr	r3, [pc, #20]	; 13bfc <__assert_fail@plt+0x1e68>
   13be4:	ldr	r2, [pc, #20]	; 13c00 <__assert_fail@plt+0x1e6c>
   13be8:	add	r3, pc, r3
   13bec:	ldr	r2, [r3, r2]
   13bf0:	cmp	r2, #0
   13bf4:	bxeq	lr
   13bf8:	b	11b24 <__gmon_start__@plt>
   13bfc:	andeq	r4, r2, r0, lsl r4
   13c00:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13c04:	push	{r3, lr}
   13c08:	movw	r0, #33360	; 0x8250
   13c0c:	ldr	r3, [pc, #36]	; 13c38 <__assert_fail@plt+0x1ea4>
   13c10:	movt	r0, #3
   13c14:	rsb	r3, r0, r3
   13c18:	cmp	r3, #6
   13c1c:	popls	{r3, pc}
   13c20:	movw	r3, #0
   13c24:	movt	r3, #0
   13c28:	cmp	r3, #0
   13c2c:	popeq	{r3, pc}
   13c30:	blx	r3
   13c34:	pop	{r3, pc}
   13c38:	andeq	r8, r3, r3, asr r2
   13c3c:	push	{r3, lr}
   13c40:	movw	r0, #33360	; 0x8250
   13c44:	movw	r3, #33360	; 0x8250
   13c48:	movt	r0, #3
   13c4c:	movt	r3, #3
   13c50:	rsb	r3, r0, r3
   13c54:	asr	r3, r3, #2
   13c58:	add	r3, r3, r3, lsr #31
   13c5c:	asrs	r1, r3, #1
   13c60:	popeq	{r3, pc}
   13c64:	movw	r2, #0
   13c68:	movt	r2, #0
   13c6c:	cmp	r2, #0
   13c70:	popeq	{r3, pc}
   13c74:	blx	r2
   13c78:	pop	{r3, pc}
   13c7c:	push	{r4, lr}
   13c80:	movw	r4, #33360	; 0x8250
   13c84:	movt	r4, #3
   13c88:	ldrb	r3, [r4]
   13c8c:	cmp	r3, #0
   13c90:	popne	{r4, pc}
   13c94:	bl	13c04 <__assert_fail@plt+0x1e70>
   13c98:	mov	r3, #1
   13c9c:	strb	r3, [r4]
   13ca0:	pop	{r4, pc}
   13ca4:	movw	r0, #32012	; 0x7d0c
   13ca8:	movt	r0, #3
   13cac:	push	{r3, lr}
   13cb0:	ldr	r3, [r0]
   13cb4:	cmp	r3, #0
   13cb8:	beq	13cd0 <__assert_fail@plt+0x1f3c>
   13cbc:	movw	r3, #0
   13cc0:	movt	r3, #0
   13cc4:	cmp	r3, #0
   13cc8:	beq	13cd0 <__assert_fail@plt+0x1f3c>
   13ccc:	blx	r3
   13cd0:	pop	{r3, lr}
   13cd4:	b	13c3c <__assert_fail@plt+0x1ea8>
   13cd8:	push	{r4, r5, r6, r7, lr}
   13cdc:	mvn	r3, #0
   13ce0:	ldr	r6, [pc, #144]	; 13d78 <__assert_fail@plt+0x1fe4>
   13ce4:	mvn	r2, #0
   13ce8:	ldr	ip, [pc, #140]	; 13d7c <__assert_fail@plt+0x1fe8>
   13cec:	cmp	r1, r3
   13cf0:	cmpeq	r0, r2
   13cf4:	add	r6, pc, r6
   13cf8:	sub	sp, sp, #676	; 0x2a4
   13cfc:	ldr	r7, [r6, ip]
   13d00:	ldr	r3, [r7]
   13d04:	str	r3, [sp, #668]	; 0x29c
   13d08:	beq	13d5c <__assert_fail@plt+0x1fc8>
   13d0c:	ldr	ip, [pc, #108]	; 13d80 <__assert_fail@plt+0x1fec>
   13d10:	mov	r4, #1
   13d14:	mov	r5, #0
   13d18:	strd	r4, [sp]
   13d1c:	add	ip, pc, ip
   13d20:	add	r2, sp, #16
   13d24:	ldrd	r4, [ip, #8]
   13d28:	ldr	r3, [ip]
   13d2c:	strd	r4, [sp, #8]
   13d30:	bl	18418 <add_exclude@@Base+0x3164>
   13d34:	ldr	r3, [pc, #72]	; 13d84 <__assert_fail@plt+0x1ff0>
   13d38:	ldr	r3, [r6, r3]
   13d3c:	ldr	r1, [r3]
   13d40:	bl	118f0 <fputs_unlocked@plt>
   13d44:	ldr	r2, [sp, #668]	; 0x29c
   13d48:	ldr	r3, [r7]
   13d4c:	cmp	r2, r3
   13d50:	bne	13d74 <__assert_fail@plt+0x1fe0>
   13d54:	add	sp, sp, #676	; 0x2a4
   13d58:	pop	{r4, r5, r6, r7, pc}
   13d5c:	ldr	r1, [pc, #36]	; 13d88 <__assert_fail@plt+0x1ff4>
   13d60:	mov	r2, #5
   13d64:	mov	r0, #0
   13d68:	add	r1, pc, r1
   13d6c:	bl	119c8 <dcgettext@plt>
   13d70:	b	13d34 <__assert_fail@plt+0x1fa0>
   13d74:	bl	119d4 <__stack_chk_fail@plt>
   13d78:	andeq	r4, r2, r4, lsl #6
   13d7c:			; <UNDEFINED> instruction: 0x000001b4
   13d80:	andeq	r4, r2, r4, lsr r5
   13d84:	ldrdeq	r0, [r0], -ip
   13d88:	andeq	r1, r1, r8, asr r0
   13d8c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13d90:	mov	r8, r0
   13d94:	ldr	r6, [pc, #356]	; 13f00 <__assert_fail@plt+0x216c>
   13d98:	sub	sp, sp, #52	; 0x34
   13d9c:	ldr	r3, [pc, #352]	; 13f04 <__assert_fail@plt+0x2170>
   13da0:	mov	r9, r1
   13da4:	ldr	r2, [pc, #348]	; 13f08 <__assert_fail@plt+0x2174>
   13da8:	add	r6, pc, r6
   13dac:	add	r2, pc, r2
   13db0:	ldr	r7, [r6, r3]
   13db4:	ldrb	r2, [r2, #16]
   13db8:	ldr	r3, [r7]
   13dbc:	cmp	r2, #0
   13dc0:	ldrdne	r0, [r0, #8]
   13dc4:	ldrdeq	r0, [r8]
   13dc8:	str	r3, [sp, #44]	; 0x2c
   13dcc:	bl	13cd8 <__assert_fail@plt+0x1f44>
   13dd0:	ldr	r3, [pc, #308]	; 13f0c <__assert_fail@plt+0x2178>
   13dd4:	add	r3, pc, r3
   13dd8:	ldrb	r3, [r3, #17]
   13ddc:	cmp	r3, #0
   13de0:	ldr	r3, [pc, #296]	; 13f10 <__assert_fail@plt+0x217c>
   13de4:	ldr	r4, [r6, r3]
   13de8:	beq	13e58 <__assert_fail@plt+0x20c4>
   13dec:	ldr	r0, [r4]
   13df0:	ldr	r3, [r0, #20]
   13df4:	ldr	r2, [r0, #24]
   13df8:	cmp	r3, r2
   13dfc:	addcc	r1, r3, #1
   13e00:	strcc	r1, [r0, #20]
   13e04:	movcc	r2, #9
   13e08:	strbcc	r2, [r3]
   13e0c:	bcs	13ef0 <__assert_fail@plt+0x215c>
   13e10:	ldr	r3, [pc, #252]	; 13f14 <__assert_fail@plt+0x2180>
   13e14:	add	r8, r8, #16
   13e18:	add	r3, pc, r3
   13e1c:	ldm	r8, {r0, r1}
   13e20:	ldr	r6, [r3, #20]
   13e24:	add	r3, sp, #12
   13e28:	stm	r3, {r0, r1}
   13e2c:	mov	r0, r3
   13e30:	bl	11b00 <localtime@plt>
   13e34:	subs	r5, r0, #0
   13e38:	beq	13ea4 <__assert_fail@plt+0x2110>
   13e3c:	ldr	ip, [sp, #16]
   13e40:	mov	r1, r6
   13e44:	ldr	r0, [r4]
   13e48:	mov	r2, r5
   13e4c:	mov	r3, #0
   13e50:	str	ip, [sp]
   13e54:	bl	17160 <add_exclude@@Base+0x1eac>
   13e58:	ldr	r3, [pc, #184]	; 13f18 <__assert_fail@plt+0x2184>
   13e5c:	mov	r2, r9
   13e60:	ldr	r1, [pc, #180]	; 13f1c <__assert_fail@plt+0x2188>
   13e64:	mov	r0, #1
   13e68:	add	r3, pc, r3
   13e6c:	add	r1, pc, r1
   13e70:	ldrb	r3, [r3, #24]
   13e74:	cmp	r3, #0
   13e78:	moveq	r3, #10
   13e7c:	movne	r3, #0
   13e80:	bl	11c14 <__printf_chk@plt>
   13e84:	ldr	r0, [r4]
   13e88:	bl	11a1c <fflush_unlocked@plt>
   13e8c:	ldr	r2, [sp, #44]	; 0x2c
   13e90:	ldr	r3, [r7]
   13e94:	cmp	r2, r3
   13e98:	bne	13efc <__assert_fail@plt+0x2168>
   13e9c:	add	sp, sp, #52	; 0x34
   13ea0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13ea4:	ldr	r0, [sp, #12]
   13ea8:	add	r2, sp, #20
   13eac:	asr	r1, r0, #31
   13eb0:	bl	191d8 <add_exclude@@Base+0x3f24>
   13eb4:	ldr	r1, [pc, #100]	; 13f20 <__assert_fail@plt+0x218c>
   13eb8:	mov	r2, #5
   13ebc:	add	r1, pc, r1
   13ec0:	mov	r6, r0
   13ec4:	mov	r0, r5
   13ec8:	bl	119c8 <dcgettext@plt>
   13ecc:	mov	r1, r5
   13ed0:	mov	r3, r6
   13ed4:	mov	r2, r0
   13ed8:	mov	r0, r5
   13edc:	bl	11a94 <error@plt>
   13ee0:	mov	r0, r6
   13ee4:	ldr	r1, [r4]
   13ee8:	bl	118f0 <fputs_unlocked@plt>
   13eec:	b	13e58 <__assert_fail@plt+0x20c4>
   13ef0:	mov	r1, #9
   13ef4:	bl	11c80 <__overflow@plt>
   13ef8:	b	13e10 <__assert_fail@plt+0x207c>
   13efc:	bl	119d4 <__stack_chk_fail@plt>
   13f00:	andeq	r4, r2, r0, asr r2
   13f04:			; <UNDEFINED> instruction: 0x000001b4
   13f08:	andeq	r4, r2, r4, lsr #9
   13f0c:	andeq	r4, r2, ip, ror r4
   13f10:	ldrdeq	r0, [r0], -ip
   13f14:	andeq	r4, r2, r8, lsr r4
   13f18:	andeq	r4, r2, r8, ror #7
   13f1c:	andeq	r0, r1, r8, ror pc
   13f20:	andeq	r0, r1, r0, lsl pc
   13f24:	push	{r4, r5, r6, lr}
   13f28:	subs	r4, r0, #0
   13f2c:	ldr	r5, [pc, #696]	; 141ec <__assert_fail@plt+0x2458>
   13f30:	add	r5, pc, r5
   13f34:	beq	13f7c <__assert_fail@plt+0x21e8>
   13f38:	ldr	r3, [pc, #688]	; 141f0 <__assert_fail@plt+0x245c>
   13f3c:	mov	r2, #5
   13f40:	ldr	r1, [pc, #684]	; 141f4 <__assert_fail@plt+0x2460>
   13f44:	mov	r0, #0
   13f48:	ldr	r3, [r5, r3]
   13f4c:	add	r1, pc, r1
   13f50:	ldr	r6, [r3]
   13f54:	bl	119c8 <dcgettext@plt>
   13f58:	ldr	r3, [pc, #664]	; 141f8 <__assert_fail@plt+0x2464>
   13f5c:	mov	r1, #1
   13f60:	ldr	r3, [r5, r3]
   13f64:	ldr	r3, [r3]
   13f68:	mov	r2, r0
   13f6c:	mov	r0, r6
   13f70:	bl	11c2c <__fprintf_chk@plt>
   13f74:	mov	r0, r4
   13f78:	bl	11b54 <exit@plt>
   13f7c:	ldr	r1, [pc, #632]	; 141fc <__assert_fail@plt+0x2468>
   13f80:	mov	r2, #5
   13f84:	add	r1, pc, r1
   13f88:	bl	119c8 <dcgettext@plt>
   13f8c:	ldr	r3, [pc, #612]	; 141f8 <__assert_fail@plt+0x2464>
   13f90:	ldr	r6, [r5, r3]
   13f94:	ldr	r2, [r6]
   13f98:	mov	r3, r2
   13f9c:	mov	r1, r0
   13fa0:	mov	r0, #1
   13fa4:	bl	11c14 <__printf_chk@plt>
   13fa8:	ldr	r1, [pc, #592]	; 14200 <__assert_fail@plt+0x246c>
   13fac:	mov	r2, #5
   13fb0:	mov	r0, r4
   13fb4:	add	r1, pc, r1
   13fb8:	bl	119c8 <dcgettext@plt>
   13fbc:	ldr	r3, [pc, #576]	; 14204 <__assert_fail@plt+0x2470>
   13fc0:	ldr	r5, [r5, r3]
   13fc4:	ldr	r1, [r5]
   13fc8:	bl	118f0 <fputs_unlocked@plt>
   13fcc:	ldr	r1, [pc, #564]	; 14208 <__assert_fail@plt+0x2474>
   13fd0:	mov	r2, #5
   13fd4:	mov	r0, r4
   13fd8:	add	r1, pc, r1
   13fdc:	bl	119c8 <dcgettext@plt>
   13fe0:	ldr	r1, [r5]
   13fe4:	bl	118f0 <fputs_unlocked@plt>
   13fe8:	ldr	r1, [pc, #540]	; 1420c <__assert_fail@plt+0x2478>
   13fec:	mov	r2, #5
   13ff0:	mov	r0, r4
   13ff4:	add	r1, pc, r1
   13ff8:	bl	119c8 <dcgettext@plt>
   13ffc:	ldr	r1, [r5]
   14000:	bl	118f0 <fputs_unlocked@plt>
   14004:	ldr	r1, [pc, #516]	; 14210 <__assert_fail@plt+0x247c>
   14008:	mov	r2, #5
   1400c:	mov	r0, r4
   14010:	add	r1, pc, r1
   14014:	bl	119c8 <dcgettext@plt>
   14018:	ldr	r1, [r5]
   1401c:	bl	118f0 <fputs_unlocked@plt>
   14020:	ldr	r1, [pc, #492]	; 14214 <__assert_fail@plt+0x2480>
   14024:	mov	r2, #5
   14028:	mov	r0, r4
   1402c:	add	r1, pc, r1
   14030:	bl	119c8 <dcgettext@plt>
   14034:	ldr	r1, [r5]
   14038:	bl	118f0 <fputs_unlocked@plt>
   1403c:	ldr	r1, [pc, #468]	; 14218 <__assert_fail@plt+0x2484>
   14040:	mov	r2, #5
   14044:	mov	r0, r4
   14048:	add	r1, pc, r1
   1404c:	bl	119c8 <dcgettext@plt>
   14050:	ldr	r1, [r5]
   14054:	bl	118f0 <fputs_unlocked@plt>
   14058:	ldr	r1, [pc, #444]	; 1421c <__assert_fail@plt+0x2488>
   1405c:	mov	r2, #5
   14060:	mov	r0, r4
   14064:	add	r1, pc, r1
   14068:	bl	119c8 <dcgettext@plt>
   1406c:	ldr	r1, [r5]
   14070:	bl	118f0 <fputs_unlocked@plt>
   14074:	ldr	r1, [pc, #420]	; 14220 <__assert_fail@plt+0x248c>
   14078:	mov	r2, #5
   1407c:	mov	r0, r4
   14080:	add	r1, pc, r1
   14084:	bl	119c8 <dcgettext@plt>
   14088:	ldr	r1, [r5]
   1408c:	bl	118f0 <fputs_unlocked@plt>
   14090:	ldr	r1, [pc, #396]	; 14224 <__assert_fail@plt+0x2490>
   14094:	mov	r2, #5
   14098:	mov	r0, r4
   1409c:	add	r1, pc, r1
   140a0:	bl	119c8 <dcgettext@plt>
   140a4:	ldr	r1, [r5]
   140a8:	bl	118f0 <fputs_unlocked@plt>
   140ac:	ldr	r1, [pc, #372]	; 14228 <__assert_fail@plt+0x2494>
   140b0:	mov	r2, #5
   140b4:	mov	r0, r4
   140b8:	add	r1, pc, r1
   140bc:	bl	119c8 <dcgettext@plt>
   140c0:	ldr	r1, [r5]
   140c4:	bl	118f0 <fputs_unlocked@plt>
   140c8:	ldr	r1, [pc, #348]	; 1422c <__assert_fail@plt+0x2498>
   140cc:	mov	r2, #5
   140d0:	mov	r0, r4
   140d4:	add	r1, pc, r1
   140d8:	bl	119c8 <dcgettext@plt>
   140dc:	ldr	r1, [r5]
   140e0:	bl	118f0 <fputs_unlocked@plt>
   140e4:	ldr	r1, [pc, #324]	; 14230 <__assert_fail@plt+0x249c>
   140e8:	mov	r2, #5
   140ec:	mov	r0, r4
   140f0:	add	r1, pc, r1
   140f4:	bl	119c8 <dcgettext@plt>
   140f8:	ldr	r2, [pc, #308]	; 14234 <__assert_fail@plt+0x24a0>
   140fc:	add	r2, pc, r2
   14100:	mov	r1, r0
   14104:	mov	r0, #1
   14108:	bl	11c14 <__printf_chk@plt>
   1410c:	ldr	r1, [pc, #292]	; 14238 <__assert_fail@plt+0x24a4>
   14110:	mov	r2, #5
   14114:	mov	r0, r4
   14118:	add	r1, pc, r1
   1411c:	bl	119c8 <dcgettext@plt>
   14120:	ldr	r1, [r5]
   14124:	bl	118f0 <fputs_unlocked@plt>
   14128:	ldr	r1, [pc, #268]	; 1423c <__assert_fail@plt+0x24a8>
   1412c:	mov	r2, #5
   14130:	mov	r0, r4
   14134:	add	r1, pc, r1
   14138:	bl	119c8 <dcgettext@plt>
   1413c:	ldr	r2, [pc, #252]	; 14240 <__assert_fail@plt+0x24ac>
   14140:	ldr	r3, [pc, #252]	; 14244 <__assert_fail@plt+0x24b0>
   14144:	add	r2, pc, r2
   14148:	add	r3, pc, r3
   1414c:	mov	r1, r0
   14150:	mov	r0, #1
   14154:	bl	11c14 <__printf_chk@plt>
   14158:	mov	r0, #5
   1415c:	mov	r1, r4
   14160:	bl	11c8c <setlocale@plt>
   14164:	cmp	r0, #0
   14168:	beq	14184 <__assert_fail@plt+0x23f0>
   1416c:	ldr	r1, [pc, #212]	; 14248 <__assert_fail@plt+0x24b4>
   14170:	mov	r2, #3
   14174:	add	r1, pc, r1
   14178:	bl	11d58 <strncmp@plt>
   1417c:	cmp	r0, #0
   14180:	bne	141b8 <__assert_fail@plt+0x2424>
   14184:	ldr	r1, [pc, #192]	; 1424c <__assert_fail@plt+0x24b8>
   14188:	mov	r2, #5
   1418c:	mov	r0, #0
   14190:	add	r1, pc, r1
   14194:	bl	119c8 <dcgettext@plt>
   14198:	mov	r5, r0
   1419c:	ldr	r0, [r6]
   141a0:	bl	14b44 <close_stdout@@Base+0x3fc>
   141a4:	mov	r1, r5
   141a8:	mov	r2, r0
   141ac:	mov	r0, #1
   141b0:	bl	11c14 <__printf_chk@plt>
   141b4:	b	13f74 <__assert_fail@plt+0x21e0>
   141b8:	ldr	r1, [pc, #144]	; 14250 <__assert_fail@plt+0x24bc>
   141bc:	mov	r2, #5
   141c0:	mov	r0, r4
   141c4:	add	r1, pc, r1
   141c8:	bl	119c8 <dcgettext@plt>
   141cc:	mov	r5, r0
   141d0:	ldr	r0, [r6]
   141d4:	bl	14b44 <close_stdout@@Base+0x3fc>
   141d8:	mov	r1, r5
   141dc:	mov	r2, r0
   141e0:	mov	r0, #1
   141e4:	bl	11c14 <__printf_chk@plt>
   141e8:	b	14184 <__assert_fail@plt+0x23f0>
   141ec:	andeq	r4, r2, r8, asr #1
   141f0:	andeq	r0, r0, r0, asr #3
   141f4:	andeq	r0, r1, r0, lsr #29
   141f8:	andeq	r0, r0, ip, ror #3
   141fc:	muleq	r1, r0, lr
   14200:	andeq	r0, r1, r8, lsr #29
   14204:	ldrdeq	r0, [r0], -ip
   14208:	andeq	r0, r1, r8, asr #29
   1420c:	strdeq	r0, [r1], -r8
   14210:	andeq	r1, r1, r0, lsr #1
   14214:	andeq	r1, r1, r8, lsr r3
   14218:	andeq	r1, r1, r0, asr #9
   1421c:	andeq	r1, r1, r4, ror r5
   14220:	andeq	r1, r1, r8, ror r6
   14224:	andeq	r1, r1, r0, asr #17
   14228:	andeq	r1, r1, r0, ror r9
   1422c:	andeq	r1, r1, r4, lsl #19
   14230:	andeq	r1, r1, r0, lsr #19
   14234:	andeq	r1, r1, r4, ror sl
   14238:	andeq	r1, r1, ip, asr sl
   1423c:	ldrdeq	r1, [r1], -ip
   14240:	andeq	r1, r1, r4, ror #21
   14244:	strdeq	r1, [r1], -r0
   14248:	andeq	r1, r1, ip, ror #21
   1424c:	andeq	r1, r1, ip, lsl fp
   14250:	andeq	r1, r1, r0, lsr #21
   14254:	mov	r0, #1
   14258:	b	13f24 <__assert_fail@plt+0x2190>
   1425c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14260:	sub	sp, sp, #12
   14264:	mov	r7, r1
   14268:	mov	r6, r3
   1426c:	str	r2, [sp]
   14270:	mov	sl, r0
   14274:	bl	11b84 <strlen@plt>
   14278:	ldr	fp, [r7]
   1427c:	cmp	fp, #0
   14280:	mov	r8, r0
   14284:	beq	14348 <__assert_fail@plt+0x25b4>
   14288:	mov	r3, #0
   1428c:	ldr	r4, [sp]
   14290:	str	r3, [sp, #4]
   14294:	mov	r5, r3
   14298:	mvn	r9, #0
   1429c:	b	142c8 <__assert_fail@plt+0x2534>
   142a0:	bl	119bc <memcmp@plt>
   142a4:	ldr	r3, [sp, #4]
   142a8:	cmp	r0, #0
   142ac:	movne	r3, #1
   142b0:	str	r3, [sp, #4]
   142b4:	ldr	fp, [r7, #4]!
   142b8:	add	r5, r5, #1
   142bc:	add	r4, r4, r6
   142c0:	cmp	fp, #0
   142c4:	beq	14324 <__assert_fail@plt+0x2590>
   142c8:	mov	r0, fp
   142cc:	mov	r1, sl
   142d0:	mov	r2, r8
   142d4:	bl	11d58 <strncmp@plt>
   142d8:	cmp	r0, #0
   142dc:	mov	r0, fp
   142e0:	bne	142b4 <__assert_fail@plt+0x2520>
   142e4:	bl	11b84 <strlen@plt>
   142e8:	ldr	r3, [sp]
   142ec:	mov	r1, r4
   142f0:	mov	r2, r6
   142f4:	cmp	r0, r8
   142f8:	mla	r0, r6, r9, r3
   142fc:	beq	1433c <__assert_fail@plt+0x25a8>
   14300:	cmn	r9, #1
   14304:	moveq	r9, r5
   14308:	beq	142b4 <__assert_fail@plt+0x2520>
   1430c:	ldr	r3, [sp]
   14310:	cmp	r3, #0
   14314:	bne	142a0 <__assert_fail@plt+0x250c>
   14318:	mov	r3, #1
   1431c:	str	r3, [sp, #4]
   14320:	b	142b4 <__assert_fail@plt+0x2520>
   14324:	ldr	r3, [sp, #4]
   14328:	cmp	r3, #0
   1432c:	bne	14350 <__assert_fail@plt+0x25bc>
   14330:	mov	r0, r9
   14334:	add	sp, sp, #12
   14338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1433c:	mov	r0, r5
   14340:	add	sp, sp, #12
   14344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14348:	mvn	r9, #0
   1434c:	b	14330 <__assert_fail@plt+0x259c>
   14350:	mvn	r0, #1
   14354:	b	14334 <__assert_fail@plt+0x25a0>
   14358:	cmn	r2, #1
   1435c:	push	{r4, r5, r6, lr}
   14360:	mov	r4, r0
   14364:	sub	sp, sp, #8
   14368:	mov	r5, r1
   1436c:	mov	r0, #0
   14370:	beq	143c8 <__assert_fail@plt+0x2634>
   14374:	ldr	r1, [pc, #100]	; 143e0 <__assert_fail@plt+0x264c>
   14378:	mov	r2, #5
   1437c:	add	r1, pc, r1
   14380:	bl	119c8 <dcgettext@plt>
   14384:	mov	r6, r0
   14388:	mov	r2, r5
   1438c:	mov	r1, #6
   14390:	mov	r0, #0
   14394:	bl	1bb3c <add_exclude@@Base+0x6888>
   14398:	mov	r1, r4
   1439c:	mov	r5, r0
   143a0:	mov	r0, #1
   143a4:	bl	1be3c <add_exclude@@Base+0x6b88>
   143a8:	mov	r3, r5
   143ac:	mov	r2, r6
   143b0:	str	r0, [sp]
   143b4:	mov	r0, #0
   143b8:	mov	r1, r0
   143bc:	bl	11a94 <error@plt>
   143c0:	add	sp, sp, #8
   143c4:	pop	{r4, r5, r6, pc}
   143c8:	ldr	r1, [pc, #20]	; 143e4 <__assert_fail@plt+0x2650>
   143cc:	mov	r2, #5
   143d0:	add	r1, pc, r1
   143d4:	bl	119c8 <dcgettext@plt>
   143d8:	mov	r6, r0
   143dc:	b	14388 <__assert_fail@plt+0x25f4>
   143e0:	andeq	r1, r1, ip, ror #30
   143e4:	strdeq	r1, [r1], -ip
   143e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143ec:	mov	r4, r1
   143f0:	ldr	r1, [pc, #276]	; 1450c <__assert_fail@plt+0x2778>
   143f4:	sub	sp, sp, #12
   143f8:	mov	r7, r0
   143fc:	mov	r6, r2
   14400:	add	r1, pc, r1
   14404:	mov	r2, #5
   14408:	mov	r0, #0
   1440c:	bl	119c8 <dcgettext@plt>
   14410:	ldr	r3, [pc, #248]	; 14510 <__assert_fail@plt+0x277c>
   14414:	ldr	r2, [pc, #248]	; 14514 <__assert_fail@plt+0x2780>
   14418:	add	r3, pc, r3
   1441c:	ldr	r9, [r3, r2]
   14420:	ldr	r1, [r9]
   14424:	bl	118f0 <fputs_unlocked@plt>
   14428:	ldr	fp, [r7]
   1442c:	cmp	fp, #0
   14430:	beq	144d0 <__assert_fail@plt+0x273c>
   14434:	ldr	sl, [pc, #220]	; 14518 <__assert_fail@plt+0x2784>
   14438:	mov	r8, #0
   1443c:	ldr	r3, [pc, #216]	; 1451c <__assert_fail@plt+0x2788>
   14440:	mov	r5, r8
   14444:	add	sl, pc, sl
   14448:	add	r3, pc, r3
   1444c:	str	r3, [sp, #4]
   14450:	b	1448c <__assert_fail@plt+0x26f8>
   14454:	mov	r0, fp
   14458:	ldr	fp, [r9]
   1445c:	bl	1be44 <add_exclude@@Base+0x6b90>
   14460:	mov	r1, #1
   14464:	mov	r2, sl
   14468:	mov	r8, r4
   1446c:	mov	r3, r0
   14470:	mov	r0, fp
   14474:	bl	11c2c <__fprintf_chk@plt>
   14478:	ldr	fp, [r7, #4]!
   1447c:	add	r5, r5, #1
   14480:	add	r4, r4, r6
   14484:	cmp	fp, #0
   14488:	beq	144d0 <__assert_fail@plt+0x273c>
   1448c:	cmp	r5, #0
   14490:	mov	r1, r4
   14494:	mov	r2, r6
   14498:	mov	r0, r8
   1449c:	beq	14454 <__assert_fail@plt+0x26c0>
   144a0:	bl	119bc <memcmp@plt>
   144a4:	cmp	r0, #0
   144a8:	bne	14454 <__assert_fail@plt+0x26c0>
   144ac:	mov	r0, fp
   144b0:	ldr	fp, [r9]
   144b4:	bl	1be44 <add_exclude@@Base+0x6b90>
   144b8:	mov	r1, #1
   144bc:	ldr	r2, [sp, #4]
   144c0:	mov	r3, r0
   144c4:	mov	r0, fp
   144c8:	bl	11c2c <__fprintf_chk@plt>
   144cc:	b	14478 <__assert_fail@plt+0x26e4>
   144d0:	ldr	r0, [r9]
   144d4:	ldr	r3, [r0, #20]
   144d8:	ldr	r2, [r0, #24]
   144dc:	cmp	r3, r2
   144e0:	bcs	144fc <__assert_fail@plt+0x2768>
   144e4:	add	r1, r3, #1
   144e8:	mov	r2, #10
   144ec:	str	r1, [r0, #20]
   144f0:	strb	r2, [r3]
   144f4:	add	sp, sp, #12
   144f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144fc:	mov	r1, #10
   14500:	add	sp, sp, #12
   14504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14508:	b	11c80 <__overflow@plt>
   1450c:	andeq	r1, r1, r8, lsl #30
   14510:	andeq	r3, r2, r0, ror #23
   14514:	andeq	r0, r0, r0, asr #3
   14518:	ldrdeq	r1, [r1], -ip
   1451c:	andeq	r1, r1, r0, ror #29
   14520:	push	{r4, r5, r6, r7, r8, lr}
   14524:	mov	r7, r1
   14528:	ldr	r4, [sp, #24]
   1452c:	mov	r1, r2
   14530:	mov	r6, r2
   14534:	mov	r5, r3
   14538:	mov	r2, r3
   1453c:	mov	r8, r0
   14540:	mov	r3, r4
   14544:	mov	r0, r7
   14548:	bl	1425c <__assert_fail@plt+0x24c8>
   1454c:	subs	r2, r0, #0
   14550:	blt	1455c <__assert_fail@plt+0x27c8>
   14554:	mov	r0, r2
   14558:	pop	{r4, r5, r6, r7, r8, pc}
   1455c:	mov	r0, r8
   14560:	mov	r1, r7
   14564:	bl	14358 <__assert_fail@plt+0x25c4>
   14568:	mov	r0, r6
   1456c:	mov	r1, r5
   14570:	mov	r2, r4
   14574:	bl	143e8 <__assert_fail@plt+0x2654>
   14578:	ldr	r3, [sp, #28]
   1457c:	blx	r3
   14580:	mvn	r0, #0
   14584:	pop	{r4, r5, r6, r7, r8, pc}
   14588:	push	{r4, r5, r6, r7, r8, lr}
   1458c:	mov	r8, r0
   14590:	ldr	r5, [r1]
   14594:	mov	r6, r3
   14598:	cmp	r5, #0
   1459c:	beq	145d4 <__assert_fail@plt+0x2840>
   145a0:	mov	r4, r2
   145a4:	mov	r7, r1
   145a8:	b	145b8 <__assert_fail@plt+0x2824>
   145ac:	ldr	r5, [r7, #4]!
   145b0:	cmp	r5, #0
   145b4:	beq	145d4 <__assert_fail@plt+0x2840>
   145b8:	mov	r1, r4
   145bc:	mov	r0, r8
   145c0:	mov	r2, r6
   145c4:	add	r4, r4, r6
   145c8:	bl	119bc <memcmp@plt>
   145cc:	cmp	r0, #0
   145d0:	bne	145ac <__assert_fail@plt+0x2818>
   145d4:	mov	r0, r5
   145d8:	pop	{r4, r5, r6, r7, r8, pc}
   145dc:	push	{r4, lr}
   145e0:	mov	r4, r0
   145e4:	mov	r0, #24
   145e8:	bl	11ac4 <malloc@plt>
   145ec:	cmp	r0, #0
   145f0:	strne	r4, [r0, #16]
   145f4:	strne	r4, [r0, #20]
   145f8:	movne	r3, #0
   145fc:	strne	r3, [r0]
   14600:	pop	{r4, pc}
   14604:	push	{r4, lr}
   14608:	mov	r4, r0
   1460c:	mov	r0, #24
   14610:	bl	11ac4 <malloc@plt>
   14614:	cmp	r0, #0
   14618:	popeq	{r4, pc}
   1461c:	mov	r3, #0
   14620:	str	r4, [r0]
   14624:	str	r3, [r0, #8]
   14628:	str	r3, [r0, #12]
   1462c:	str	r3, [r0, #4]
   14630:	str	r3, [r0, #16]
   14634:	pop	{r4, pc}
   14638:	push	{r3, r4, r5, lr}
   1463c:	mov	r4, r0
   14640:	ldr	r3, [r0]
   14644:	mov	r5, r1
   14648:	cmp	r3, #0
   1464c:	beq	14684 <__assert_fail@plt+0x28f0>
   14650:	add	r0, r0, #8
   14654:	add	r1, r4, #12
   14658:	mov	r2, #0
   1465c:	bl	11d40 <getdelim@plt>
   14660:	cmp	r0, #0
   14664:	blt	146b8 <__assert_fail@plt+0x2924>
   14668:	mov	r3, #1
   1466c:	str	r3, [r5]
   14670:	ldmib	r4, {r2, r3}
   14674:	add	r2, r2, #1
   14678:	str	r2, [r4, #4]
   1467c:	mov	r0, r3
   14680:	pop	{r3, r4, r5, pc}
   14684:	ldr	r3, [r0, #20]
   14688:	ldr	r3, [r3]
   1468c:	cmp	r3, #0
   14690:	movne	r3, #1
   14694:	strne	r3, [r1]
   14698:	ldrne	r3, [r0, #20]
   1469c:	moveq	r2, #2
   146a0:	streq	r2, [r1]
   146a4:	addne	r2, r3, #4
   146a8:	strne	r2, [r0, #20]
   146ac:	ldrne	r3, [r3]
   146b0:	mov	r0, r3
   146b4:	pop	{r3, r4, r5, pc}
   146b8:	ldr	r0, [r4]
   146bc:	bl	11b60 <feof@plt>
   146c0:	mov	r3, #0
   146c4:	cmp	r0, r3
   146c8:	moveq	r0, #4
   146cc:	movne	r0, #2
   146d0:	str	r0, [r5]
   146d4:	b	1467c <__assert_fail@plt+0x28e8>
   146d8:	ldr	r3, [r0]
   146dc:	cmp	r3, #0
   146e0:	ldreq	r2, [r0, #20]
   146e4:	ldreq	r3, [r0, #16]
   146e8:	ldrne	r0, [r0, #4]
   146ec:	rsbeq	r0, r3, r2
   146f0:	asreq	r0, r0, #2
   146f4:	bx	lr
   146f8:	push	{r4, lr}
   146fc:	mov	r4, r0
   14700:	ldr	r3, [r0]
   14704:	cmp	r3, #0
   14708:	beq	14714 <__assert_fail@plt+0x2980>
   1470c:	ldr	r0, [r0, #8]
   14710:	bl	11974 <free@plt>
   14714:	mov	r0, r4
   14718:	pop	{r4, lr}
   1471c:	b	11974 <free@plt>
   14720:	ldr	r3, [pc, #8]	; 14730 <__assert_fail@plt+0x299c>
   14724:	add	r3, pc, r3
   14728:	str	r0, [r3]
   1472c:	bx	lr
   14730:	andeq	r3, r2, r4, lsr #23
   14734:	ldr	r3, [pc, #8]	; 14744 <__assert_fail@plt+0x29b0>
   14738:	add	r3, pc, r3
   1473c:	strb	r0, [r3, #4]
   14740:	bx	lr
   14744:	muleq	r2, r0, fp

00014748 <close_stdout@@Base>:
   14748:	push	{r4, r5, r6, r7, lr}
   1474c:	sub	sp, sp, #12
   14750:	ldr	r4, [pc, #228]	; 1483c <close_stdout@@Base+0xf4>
   14754:	ldr	r3, [pc, #228]	; 14840 <close_stdout@@Base+0xf8>
   14758:	add	r4, pc, r4
   1475c:	ldr	r3, [r4, r3]
   14760:	ldr	r0, [r3]
   14764:	bl	21328 <fts_children@@Base+0xb84>
   14768:	cmp	r0, #0
   1476c:	beq	14794 <close_stdout@@Base+0x4c>
   14770:	ldr	r3, [pc, #204]	; 14844 <close_stdout@@Base+0xfc>
   14774:	add	r3, pc, r3
   14778:	ldrb	r3, [r3, #4]
   1477c:	cmp	r3, #0
   14780:	beq	147b4 <close_stdout@@Base+0x6c>
   14784:	bl	11bc0 <__errno_location@plt>
   14788:	ldr	r3, [r0]
   1478c:	cmp	r3, #32
   14790:	bne	147b4 <close_stdout@@Base+0x6c>
   14794:	ldr	r3, [pc, #172]	; 14848 <close_stdout@@Base+0x100>
   14798:	ldr	r3, [r4, r3]
   1479c:	ldr	r0, [r3]
   147a0:	bl	21328 <fts_children@@Base+0xb84>
   147a4:	cmp	r0, #0
   147a8:	bne	14808 <close_stdout@@Base+0xc0>
   147ac:	add	sp, sp, #12
   147b0:	pop	{r4, r5, r6, r7, pc}
   147b4:	ldr	r1, [pc, #144]	; 1484c <close_stdout@@Base+0x104>
   147b8:	mov	r0, #0
   147bc:	mov	r2, #5
   147c0:	add	r1, pc, r1
   147c4:	bl	119c8 <dcgettext@plt>
   147c8:	ldr	r3, [pc, #128]	; 14850 <close_stdout@@Base+0x108>
   147cc:	ldr	r5, [pc, r3]
   147d0:	cmp	r5, #0
   147d4:	mov	r6, r0
   147d8:	beq	14818 <close_stdout@@Base+0xd0>
   147dc:	bl	11bc0 <__errno_location@plt>
   147e0:	ldr	r7, [r0]
   147e4:	mov	r0, r5
   147e8:	bl	1bcf0 <add_exclude@@Base+0x6a3c>
   147ec:	ldr	r2, [pc, #96]	; 14854 <close_stdout@@Base+0x10c>
   147f0:	str	r6, [sp]
   147f4:	mov	r1, r7
   147f8:	add	r2, pc, r2
   147fc:	mov	r3, r0
   14800:	mov	r0, #0
   14804:	bl	11a94 <error@plt>
   14808:	ldr	r3, [pc, #72]	; 14858 <close_stdout@@Base+0x110>
   1480c:	ldr	r3, [r4, r3]
   14810:	ldr	r0, [r3]
   14814:	bl	11980 <_exit@plt>
   14818:	bl	11bc0 <__errno_location@plt>
   1481c:	ldr	r2, [pc, #56]	; 1485c <close_stdout@@Base+0x114>
   14820:	add	r2, pc, r2
   14824:	mov	r3, r0
   14828:	mov	r0, r5
   1482c:	ldr	r1, [r3]
   14830:	mov	r3, r6
   14834:	bl	11a94 <error@plt>
   14838:	b	14808 <close_stdout@@Base+0xc0>
   1483c:	andeq	r3, r2, r0, lsr #17
   14840:	ldrdeq	r0, [r0], -ip
   14844:	andeq	r3, r2, r4, asr fp
   14848:	andeq	r0, r0, r0, asr #3
   1484c:	andeq	r1, r1, r0, ror fp
   14850:	strdeq	r3, [r2], -ip
   14854:	andeq	r1, r1, r4, asr #22
   14858:	andeq	r0, r0, r0, ror #3
   1485c:	andeq	r1, r1, r0, lsr #22
   14860:	push	{r3, lr}
   14864:	ldm	r0, {r0, r2}
   14868:	eor	r0, r2, r0
   1486c:	bl	23efc <fts_children@@Base+0x3758>
   14870:	mov	r0, r1
   14874:	pop	{r3, pc}
   14878:	ldrd	r2, [r0]
   1487c:	ldrd	r0, [r1]
   14880:	cmp	r3, r1
   14884:	cmpeq	r2, r0
   14888:	movne	r0, #0
   1488c:	moveq	r0, #1
   14890:	bx	lr
   14894:	push	{r3, lr}
   14898:	bl	23efc <fts_children@@Base+0x3758>
   1489c:	mov	r0, r1
   148a0:	pop	{r3, pc}
   148a4:	push	{r4, lr}
   148a8:	mov	r4, r0
   148ac:	ldr	r0, [r0, #8]
   148b0:	bl	17e20 <add_exclude@@Base+0x2b6c>
   148b4:	mov	r0, r4
   148b8:	pop	{r4, lr}
   148bc:	b	11974 <free@plt>
   148c0:	push	{r4, r5, r6, r7, r8, lr}
   148c4:	mov	r7, r1
   148c8:	ldr	r6, [r1]
   148cc:	sub	sp, sp, #16
   148d0:	mov	r8, r0
   148d4:	cmp	r6, #0
   148d8:	beq	14920 <close_stdout@@Base+0x1d8>
   148dc:	ldrd	r4, [r6]
   148e0:	cmp	r5, r3
   148e4:	cmpeq	r4, r2
   148e8:	ldreq	r0, [r6, #8]
   148ec:	beq	14918 <close_stdout@@Base+0x1d0>
   148f0:	strd	r2, [r6]
   148f4:	mov	r1, r6
   148f8:	ldr	r0, [r8]
   148fc:	bl	18264 <add_exclude@@Base+0x2fb0>
   14900:	cmp	r0, #0
   14904:	beq	14948 <close_stdout@@Base+0x200>
   14908:	cmp	r6, r0
   1490c:	beq	14950 <close_stdout@@Base+0x208>
   14910:	ldr	r0, [r0, #8]
   14914:	str	r0, [r6, #8]
   14918:	add	sp, sp, #16
   1491c:	pop	{r4, r5, r6, r7, r8, pc}
   14920:	mov	r0, #16
   14924:	str	r2, [sp, #12]
   14928:	str	r3, [sp, #8]
   1492c:	bl	11ac4 <malloc@plt>
   14930:	cmp	r0, #0
   14934:	str	r0, [r7]
   14938:	mov	r6, r0
   1493c:	ldr	r2, [sp, #12]
   14940:	ldr	r3, [sp, #8]
   14944:	bne	148f0 <close_stdout@@Base+0x1a8>
   14948:	mov	r0, #0
   1494c:	b	14918 <close_stdout@@Base+0x1d0>
   14950:	ldr	r2, [pc, #36]	; 1497c <close_stdout@@Base+0x234>
   14954:	mov	r3, #0
   14958:	mov	r1, r3
   1495c:	str	r3, [r7]
   14960:	movw	r0, #1021	; 0x3fd
   14964:	str	r3, [sp]
   14968:	add	r2, pc, r2
   1496c:	bl	17c3c <add_exclude@@Base+0x2988>
   14970:	mov	r3, r0
   14974:	str	r3, [r6, #8]
   14978:	b	14918 <close_stdout@@Base+0x1d0>
   1497c:			; <UNDEFINED> instruction: 0xffffff24
   14980:	push	{r4, r5, r6, r7, r8, lr}
   14984:	subs	r6, r2, #1
   14988:	sbc	r7, r3, #0
   1498c:	mvn	r4, #-2147483646	; 0x80000002
   14990:	mov	r5, #0
   14994:	cmp	r7, r5
   14998:	cmpeq	r6, r4
   1499c:	mov	r8, r0
   149a0:	sub	sp, sp, #8
   149a4:	movls	r0, r2
   149a8:	bls	149ec <close_stdout@@Base+0x2a4>
   149ac:	ldr	r0, [r8]
   149b0:	cmp	r0, #0
   149b4:	beq	149c4 <close_stdout@@Base+0x27c>
   149b8:	add	sp, sp, #8
   149bc:	pop	{r4, r5, r6, r7, r8, lr}
   149c0:	b	19130 <add_exclude@@Base+0x3e7c>
   149c4:	mvn	r0, #-2147483648	; 0x80000000
   149c8:	str	r2, [sp, #4]
   149cc:	str	r3, [sp]
   149d0:	bl	19074 <add_exclude@@Base+0x3dc0>
   149d4:	cmp	r0, #0
   149d8:	str	r0, [r8]
   149dc:	ldr	r2, [sp, #4]
   149e0:	ldr	r3, [sp]
   149e4:	bne	149b8 <close_stdout@@Base+0x270>
   149e8:	mvn	r0, #0
   149ec:	add	sp, sp, #8
   149f0:	pop	{r4, r5, r6, r7, r8, pc}
   149f4:	push	{r4, r5, lr}
   149f8:	mov	r0, #12
   149fc:	sub	sp, sp, #12
   14a00:	bl	11ac4 <malloc@plt>
   14a04:	subs	r4, r0, #0
   14a08:	moveq	r0, r4
   14a0c:	beq	14a58 <close_stdout@@Base+0x310>
   14a10:	ldr	ip, [pc, #88]	; 14a70 <close_stdout@@Base+0x328>
   14a14:	mov	r0, #11
   14a18:	ldr	r2, [pc, #84]	; 14a74 <close_stdout@@Base+0x32c>
   14a1c:	mov	r1, #0
   14a20:	ldr	r3, [pc, #80]	; 14a78 <close_stdout@@Base+0x330>
   14a24:	add	ip, pc, ip
   14a28:	add	r2, pc, r2
   14a2c:	str	ip, [sp]
   14a30:	add	r3, pc, r3
   14a34:	bl	17c3c <add_exclude@@Base+0x2988>
   14a38:	cmp	r0, #0
   14a3c:	mov	r5, r0
   14a40:	str	r0, [r4]
   14a44:	movne	r3, #0
   14a48:	movne	r0, r4
   14a4c:	strne	r3, [r4, #4]
   14a50:	strne	r3, [r4, #8]
   14a54:	beq	14a60 <close_stdout@@Base+0x318>
   14a58:	add	sp, sp, #12
   14a5c:	pop	{r4, r5, pc}
   14a60:	mov	r0, r4
   14a64:	bl	11974 <free@plt>
   14a68:	mov	r0, r5
   14a6c:	b	14a58 <close_stdout@@Base+0x310>
   14a70:			; <UNDEFINED> instruction: 0xfffffe78
   14a74:			; <UNDEFINED> instruction: 0xfffffe30
   14a78:			; <UNDEFINED> instruction: 0xfffffe40
   14a7c:	push	{r4, lr}
   14a80:	mov	r4, r0
   14a84:	ldr	r0, [r0]
   14a88:	bl	17e20 <add_exclude@@Base+0x2b6c>
   14a8c:	ldr	r0, [r4, #4]
   14a90:	bl	11974 <free@plt>
   14a94:	ldr	r0, [r4, #8]
   14a98:	bl	11974 <free@plt>
   14a9c:	mov	r0, r4
   14aa0:	pop	{r4, lr}
   14aa4:	b	11974 <free@plt>
   14aa8:	push	{r3, r4, r5, r6, r7, lr}
   14aac:	add	r1, r0, #8
   14ab0:	mov	r6, r0
   14ab4:	ldrd	r4, [sp, #24]
   14ab8:	bl	148c0 <close_stdout@@Base+0x178>
   14abc:	subs	r7, r0, #0
   14ac0:	beq	14af0 <close_stdout@@Base+0x3a8>
   14ac4:	add	r0, r6, #4
   14ac8:	mov	r2, r4
   14acc:	mov	r3, r5
   14ad0:	bl	14980 <close_stdout@@Base+0x238>
   14ad4:	cmn	r0, #1
   14ad8:	mov	r1, r0
   14adc:	beq	14af0 <close_stdout@@Base+0x3a8>
   14ae0:	mov	r0, r7
   14ae4:	mov	r2, #0
   14ae8:	pop	{r3, r4, r5, r6, r7, lr}
   14aec:	b	180a4 <add_exclude@@Base+0x2df0>
   14af0:	mvn	r0, #0
   14af4:	pop	{r3, r4, r5, r6, r7, pc}
   14af8:	push	{r3, r4, r5, r6, r7, lr}
   14afc:	add	r1, r0, #8
   14b00:	mov	r4, r0
   14b04:	bl	148c0 <close_stdout@@Base+0x178>
   14b08:	subs	r5, r0, #0
   14b0c:	beq	14b3c <close_stdout@@Base+0x3f4>
   14b10:	add	r0, r4, #4
   14b14:	ldrd	r2, [sp, #24]
   14b18:	bl	14980 <close_stdout@@Base+0x238>
   14b1c:	cmn	r0, #1
   14b20:	mov	r1, r0
   14b24:	beq	14b3c <close_stdout@@Base+0x3f4>
   14b28:	mov	r0, r5
   14b2c:	bl	17988 <add_exclude@@Base+0x26d4>
   14b30:	adds	r0, r0, #0
   14b34:	movne	r0, #1
   14b38:	pop	{r3, r4, r5, r6, r7, pc}
   14b3c:	mvn	r0, #0
   14b40:	pop	{r3, r4, r5, r6, r7, pc}
   14b44:	ldrb	r3, [r0]
   14b48:	cmp	r3, #47	; 0x2f
   14b4c:	bne	14b68 <close_stdout@@Base+0x420>
   14b50:	add	r2, r0, #1
   14b54:	mov	r0, r2
   14b58:	add	r2, r2, #1
   14b5c:	ldrb	r3, [r0]
   14b60:	cmp	r3, #47	; 0x2f
   14b64:	beq	14b54 <close_stdout@@Base+0x40c>
   14b68:	cmp	r3, #0
   14b6c:	bxeq	lr
   14b70:	mov	r2, r0
   14b74:	mov	r1, #0
   14b78:	cmp	r3, #47	; 0x2f
   14b7c:	moveq	r1, #1
   14b80:	beq	14b90 <close_stdout@@Base+0x448>
   14b84:	cmp	r1, #0
   14b88:	movne	r0, r2
   14b8c:	movne	r1, #0
   14b90:	ldrb	r3, [r2, #1]!
   14b94:	cmp	r3, #0
   14b98:	bne	14b78 <close_stdout@@Base+0x430>
   14b9c:	bx	lr
   14ba0:	push	{r4, lr}
   14ba4:	mov	r4, r0
   14ba8:	bl	11b84 <strlen@plt>
   14bac:	cmp	r0, #1
   14bb0:	popls	{r4, pc}
   14bb4:	sub	r3, r0, #1
   14bb8:	ldrb	r2, [r4, r3]
   14bbc:	cmp	r2, #47	; 0x2f
   14bc0:	popne	{r4, pc}
   14bc4:	mov	r0, r3
   14bc8:	cmp	r0, #1
   14bcc:	sub	r3, r3, #1
   14bd0:	beq	14be4 <close_stdout@@Base+0x49c>
   14bd4:	ldrb	r2, [r4, r3]
   14bd8:	cmp	r2, #47	; 0x2f
   14bdc:	popne	{r4, pc}
   14be0:	b	14bc4 <close_stdout@@Base+0x47c>
   14be4:	pop	{r4, pc}
   14be8:	b	11974 <free@plt>
   14bec:	push	{r3, lr}
   14bf0:	bl	19350 <add_exclude@@Base+0x409c>
   14bf4:	rsbs	r0, r0, #1
   14bf8:	movcc	r0, #0
   14bfc:	pop	{r3, pc}
   14c00:	push	{r3, lr}
   14c04:	bl	11938 <strcmp@plt>
   14c08:	rsbs	r0, r0, #1
   14c0c:	movcc	r0, #0
   14c10:	pop	{r3, pc}
   14c14:	b	17bc8 <add_exclude@@Base+0x2914>
   14c18:	tst	r2, #8
   14c1c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14c20:	mov	r5, r0
   14c24:	mov	r4, r1
   14c28:	bne	14c3c <close_stdout@@Base+0x4f4>
   14c2c:	tst	r2, #16
   14c30:	beq	14c74 <close_stdout@@Base+0x52c>
   14c34:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   14c38:	b	19350 <add_exclude@@Base+0x409c>
   14c3c:	tst	r2, #16
   14c40:	bne	14c7c <close_stdout@@Base+0x534>
   14c44:	bl	11b84 <strlen@plt>
   14c48:	mov	r1, r4
   14c4c:	mov	r6, r0
   14c50:	mov	r0, r5
   14c54:	mov	r2, r6
   14c58:	bl	11d58 <strncmp@plt>
   14c5c:	cmp	r0, #0
   14c60:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   14c64:	ldrb	r0, [r4, r6]
   14c68:	cmp	r0, #47	; 0x2f
   14c6c:	moveq	r0, #0
   14c70:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14c74:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   14c78:	b	11938 <strcmp@plt>
   14c7c:	mov	r0, r1
   14c80:	mov	r8, #47	; 0x2f
   14c84:	bl	1cbc8 <add_exclude@@Base+0x7914>
   14c88:	mov	r9, #0
   14c8c:	mov	r6, r0
   14c90:	mov	r3, r0
   14c94:	b	14cb0 <close_stdout@@Base+0x568>
   14c98:	strb	r9, [r4]
   14c9c:	bl	19350 <add_exclude@@Base+0x409c>
   14ca0:	add	r3, r4, #1
   14ca4:	subs	r7, r0, #0
   14ca8:	ble	14cdc <close_stdout@@Base+0x594>
   14cac:	strb	r8, [r4]
   14cb0:	mov	r1, #47	; 0x2f
   14cb4:	mov	r0, r3
   14cb8:	bl	11b90 <strchr@plt>
   14cbc:	mov	r1, r6
   14cc0:	subs	r4, r0, #0
   14cc4:	mov	r0, r5
   14cc8:	bne	14c98 <close_stdout@@Base+0x550>
   14ccc:	mov	r0, r5
   14cd0:	mov	r1, r6
   14cd4:	bl	19350 <add_exclude@@Base+0x409c>
   14cd8:	mov	r7, r0
   14cdc:	mov	r0, r6
   14ce0:	bl	11974 <free@plt>
   14ce4:	mov	r0, r7
   14ce8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14cec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14cf0:	sub	sp, sp, #76	; 0x4c
   14cf4:	ldr	r9, [pc, #564]	; 14f30 <close_stdout@@Base+0x7e8>
   14cf8:	add	r8, sp, #16
   14cfc:	ldr	r2, [pc, #560]	; 14f34 <close_stdout@@Base+0x7ec>
   14d00:	mov	r3, #0
   14d04:	add	r9, pc, r9
   14d08:	mov	fp, r3
   14d0c:	mov	r6, r3
   14d10:	mov	r7, r1
   14d14:	ldr	r2, [r9, r2]
   14d18:	mov	r5, #1
   14d1c:	str	r3, [sp, #16]
   14d20:	add	sl, sp, #40	; 0x28
   14d24:	strb	r3, [sp, #24]
   14d28:	strb	r3, [sp, #12]
   14d2c:	str	r3, [r8, #4]
   14d30:	ldrb	r3, [sp, #12]
   14d34:	str	r2, [sp, #4]
   14d38:	ldr	r2, [r2]
   14d3c:	cmp	r3, #0
   14d40:	str	r0, [sp, #28]
   14d44:	ldr	r4, [sp, #28]
   14d48:	str	r2, [sp, #68]	; 0x44
   14d4c:	bne	14e0c <close_stdout@@Base+0x6c4>
   14d50:	ldr	r2, [pc, #480]	; 14f38 <close_stdout@@Base+0x7f0>
   14d54:	ldrb	r3, [r4]
   14d58:	ldr	r1, [r9, r2]
   14d5c:	and	r2, r3, #31
   14d60:	lsr	r3, r3, #5
   14d64:	ldr	r3, [r1, r3, lsl #2]
   14d68:	lsr	r3, r3, r2
   14d6c:	tst	r3, #1
   14d70:	beq	14e94 <close_stdout@@Base+0x74c>
   14d74:	str	r5, [sp, #32]
   14d78:	ldrb	r2, [r4]
   14d7c:	strb	r5, [sp, #36]	; 0x24
   14d80:	str	r2, [sp, #40]	; 0x28
   14d84:	cmp	r2, #0
   14d88:	strb	r5, [sp, #24]
   14d8c:	bne	14dc0 <close_stdout@@Base+0x678>
   14d90:	ldr	r1, [sp, #4]
   14d94:	mov	r0, fp
   14d98:	ldr	r2, [sp, #68]	; 0x44
   14d9c:	ldr	r3, [r1]
   14da0:	cmp	r2, r3
   14da4:	bne	14f2c <close_stdout@@Base+0x7e4>
   14da8:	add	sp, sp, #76	; 0x4c
   14dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14db0:	ldr	r2, [sp, #40]	; 0x28
   14db4:	str	r5, [sp, #32]
   14db8:	strb	r6, [sp, #36]	; 0x24
   14dbc:	strb	r5, [sp, #24]
   14dc0:	ldrb	r3, [sp, #36]	; 0x24
   14dc4:	ldr	r4, [sp, #28]
   14dc8:	cmp	r3, #0
   14dcc:	beq	14e8c <close_stdout@@Base+0x744>
   14dd0:	mov	r0, r2
   14dd4:	bl	119a4 <towlower@plt>
   14dd8:	rsb	ip, fp, fp, lsl #5
   14ddc:	mov	r1, r7
   14de0:	add	r0, r0, ip
   14de4:	bl	23efc <fts_children@@Base+0x3758>
   14de8:	ldr	r3, [sp, #32]
   14dec:	strb	r6, [sp, #24]
   14df0:	add	r4, r4, r3
   14df4:	ldrb	r3, [sp, #12]
   14df8:	str	r4, [sp, #28]
   14dfc:	cmp	r3, #0
   14e00:	ldr	r4, [sp, #28]
   14e04:	mov	fp, r1
   14e08:	beq	14d50 <close_stdout@@Base+0x608>
   14e0c:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   14e10:	mov	r1, r0
   14e14:	mov	r0, r4
   14e18:	bl	1be50 <add_exclude@@Base+0x6b9c>
   14e1c:	mov	r1, r4
   14e20:	mov	r3, r8
   14e24:	mov	r2, r0
   14e28:	mov	r0, sl
   14e2c:	bl	11a88 <mbrtowc@plt>
   14e30:	cmn	r0, #1
   14e34:	str	r0, [sp, #32]
   14e38:	beq	14db0 <close_stdout@@Base+0x668>
   14e3c:	cmn	r0, #2
   14e40:	beq	14eb4 <close_stdout@@Base+0x76c>
   14e44:	cmp	r0, #0
   14e48:	bne	14eac <close_stdout@@Base+0x764>
   14e4c:	ldr	r3, [sp, #28]
   14e50:	str	r5, [sp, #32]
   14e54:	ldrb	r3, [r3]
   14e58:	cmp	r3, #0
   14e5c:	bne	14f0c <close_stdout@@Base+0x7c4>
   14e60:	ldr	r2, [sp, #40]	; 0x28
   14e64:	cmp	r2, #0
   14e68:	bne	14eec <close_stdout@@Base+0x7a4>
   14e6c:	mov	r0, r8
   14e70:	str	r2, [sp]
   14e74:	strb	r5, [sp, #36]	; 0x24
   14e78:	bl	119b0 <mbsinit@plt>
   14e7c:	ldr	r2, [sp]
   14e80:	cmp	r0, #0
   14e84:	strbne	r6, [sp, #12]
   14e88:	b	14d84 <close_stdout@@Base+0x63c>
   14e8c:	ldrb	r0, [r4]
   14e90:	b	14dd8 <close_stdout@@Base+0x690>
   14e94:	mov	r0, r8
   14e98:	bl	119b0 <mbsinit@plt>
   14e9c:	cmp	r0, #0
   14ea0:	beq	14ecc <close_stdout@@Base+0x784>
   14ea4:	strb	r5, [sp, #12]
   14ea8:	b	14e0c <close_stdout@@Base+0x6c4>
   14eac:	ldr	r2, [sp, #40]	; 0x28
   14eb0:	b	14e6c <close_stdout@@Base+0x724>
   14eb4:	ldr	r0, [sp, #28]
   14eb8:	bl	11b84 <strlen@plt>
   14ebc:	strb	r6, [sp, #36]	; 0x24
   14ec0:	ldr	r2, [sp, #40]	; 0x28
   14ec4:	str	r0, [sp, #32]
   14ec8:	b	14dbc <close_stdout@@Base+0x674>
   14ecc:	ldr	r0, [pc, #104]	; 14f3c <close_stdout@@Base+0x7f4>
   14ed0:	mov	r2, #150	; 0x96
   14ed4:	ldr	r1, [pc, #100]	; 14f40 <close_stdout@@Base+0x7f8>
   14ed8:	ldr	r3, [pc, #100]	; 14f44 <close_stdout@@Base+0x7fc>
   14edc:	add	r0, pc, r0
   14ee0:	add	r1, pc, r1
   14ee4:	add	r3, pc, r3
   14ee8:	bl	11d94 <__assert_fail@plt>
   14eec:	ldr	r0, [pc, #84]	; 14f48 <close_stdout@@Base+0x800>
   14ef0:	mov	r2, #179	; 0xb3
   14ef4:	ldr	r1, [pc, #80]	; 14f4c <close_stdout@@Base+0x804>
   14ef8:	ldr	r3, [pc, #80]	; 14f50 <close_stdout@@Base+0x808>
   14efc:	add	r0, pc, r0
   14f00:	add	r1, pc, r1
   14f04:	add	r3, pc, r3
   14f08:	bl	11d94 <__assert_fail@plt>
   14f0c:	ldr	r0, [pc, #64]	; 14f54 <close_stdout@@Base+0x80c>
   14f10:	mov	r2, #178	; 0xb2
   14f14:	ldr	r1, [pc, #60]	; 14f58 <close_stdout@@Base+0x810>
   14f18:	ldr	r3, [pc, #60]	; 14f5c <close_stdout@@Base+0x814>
   14f1c:	add	r0, pc, r0
   14f20:	add	r1, pc, r1
   14f24:	add	r3, pc, r3
   14f28:	bl	11d94 <__assert_fail@plt>
   14f2c:	bl	119d4 <__stack_chk_fail@plt>
   14f30:	strdeq	r3, [r2], -r4
   14f34:			; <UNDEFINED> instruction: 0x000001b4
   14f38:	andeq	r0, r0, ip, lsr #3
   14f3c:	andeq	r1, r1, ip, ror r4
   14f40:	muleq	r1, r0, r4
   14f44:	andeq	r1, r1, r0, ror #8
   14f48:	muleq	r1, ip, r4
   14f4c:	andeq	r1, r1, r0, ror r4
   14f50:	andeq	r1, r1, r0, asr #8
   14f54:	andeq	r1, r1, r4, ror #8
   14f58:	andeq	r1, r1, r0, asr r4
   14f5c:	andeq	r1, r1, r0, lsr #8
   14f60:	ldrb	r3, [r0]
   14f64:	and	ip, r1, #32
   14f68:	and	r1, r1, #2
   14f6c:	cmp	r3, #43	; 0x2b
   14f70:	add	r2, r0, #1
   14f74:	beq	14fc4 <close_stdout@@Base+0x87c>
   14f78:	bls	14fe0 <close_stdout@@Base+0x898>
   14f7c:	cmp	r3, #64	; 0x40
   14f80:	beq	14fc4 <close_stdout@@Base+0x87c>
   14f84:	bls	15004 <close_stdout@@Base+0x8bc>
   14f88:	cmp	r3, #91	; 0x5b
   14f8c:	beq	1500c <close_stdout@@Base+0x8c4>
   14f90:	cmp	r3, #92	; 0x5c
   14f94:	bne	14ff8 <close_stdout@@Base+0x8b0>
   14f98:	cmp	r1, #0
   14f9c:	movne	r3, #0
   14fa0:	bne	14fb0 <close_stdout@@Base+0x868>
   14fa4:	ldrb	r3, [r0, #1]
   14fa8:	adds	r3, r3, #0
   14fac:	movne	r3, #1
   14fb0:	add	r0, r2, r3
   14fb4:	ldrb	r3, [r2, r3]
   14fb8:	add	r2, r0, #1
   14fbc:	cmp	r3, #43	; 0x2b
   14fc0:	bne	14f78 <close_stdout@@Base+0x830>
   14fc4:	cmp	ip, #0
   14fc8:	beq	14ff8 <close_stdout@@Base+0x8b0>
   14fcc:	ldrb	r3, [r0, #1]
   14fd0:	cmp	r3, #40	; 0x28
   14fd4:	beq	1500c <close_stdout@@Base+0x8c4>
   14fd8:	mov	r0, r2
   14fdc:	b	14f6c <close_stdout@@Base+0x824>
   14fe0:	cmp	r3, #33	; 0x21
   14fe4:	beq	14fc4 <close_stdout@@Base+0x87c>
   14fe8:	cmp	r3, #42	; 0x2a
   14fec:	beq	1500c <close_stdout@@Base+0x8c4>
   14ff0:	cmp	r3, #0
   14ff4:	beq	15014 <close_stdout@@Base+0x8cc>
   14ff8:	ldrb	r3, [r0, #1]
   14ffc:	mov	r0, r2
   15000:	b	14f6c <close_stdout@@Base+0x824>
   15004:	cmp	r3, #63	; 0x3f
   15008:	bne	14ff8 <close_stdout@@Base+0x8b0>
   1500c:	mov	r0, #1
   15010:	bx	lr
   15014:	mov	r0, r3
   15018:	bx	lr
   1501c:	mov	r0, #4
   15020:	b	1cb74 <add_exclude@@Base+0x78c0>
   15024:	push	{r4, r5, r6, lr}
   15028:	mov	r6, r0
   1502c:	ldr	r4, [r0]
   15030:	cmp	r4, #0
   15034:	bne	15060 <close_stdout@@Base+0x918>
   15038:	b	1507c <close_stdout@@Base+0x934>
   1503c:	cmp	r3, #1
   15040:	bne	1504c <close_stdout@@Base+0x904>
   15044:	ldr	r0, [r4, #12]
   15048:	bl	11974 <free@plt>
   1504c:	mov	r0, r4
   15050:	mov	r4, r5
   15054:	bl	11974 <free@plt>
   15058:	cmp	r5, #0
   1505c:	beq	1507c <close_stdout@@Base+0x934>
   15060:	ldr	r3, [r4, #4]
   15064:	ldr	r5, [r4]
   15068:	cmp	r3, #0
   1506c:	bne	1503c <close_stdout@@Base+0x8f4>
   15070:	ldr	r0, [r4, #12]
   15074:	bl	17e20 <add_exclude@@Base+0x2b6c>
   15078:	b	1504c <close_stdout@@Base+0x904>
   1507c:	mov	r0, r6
   15080:	pop	{r4, r5, r6, lr}
   15084:	b	11974 <free@plt>
   15088:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1508c:	tst	r2, #268435456	; 0x10000000
   15090:	ldr	r8, [pc, #192]	; 15158 <close_stdout@@Base+0xa10>
   15094:	mov	r6, r2
   15098:	ldr	r3, [pc, #188]	; 1515c <close_stdout@@Base+0xa14>
   1509c:	mov	r7, r0
   150a0:	add	r8, pc, r8
   150a4:	mov	r4, r1
   150a8:	add	r3, pc, r3
   150ac:	ldrne	r2, [pc, #172]	; 15160 <close_stdout@@Base+0xa18>
   150b0:	ldrne	r8, [r3, r2]
   150b4:	mov	r0, r7
   150b8:	mov	r1, r4
   150bc:	mov	r2, r6
   150c0:	blx	r8
   150c4:	rsbs	r9, r0, #1
   150c8:	movcc	r9, #0
   150cc:	tst	r6, #1073741824	; 0x40000000
   150d0:	bne	15148 <close_stdout@@Base+0xa00>
   150d4:	ldrb	r3, [r4]
   150d8:	cmp	r3, #0
   150dc:	beq	15148 <close_stdout@@Base+0xa00>
   150e0:	cmp	r9, #0
   150e4:	addeq	r5, r4, #1
   150e8:	beq	15104 <close_stdout@@Base+0x9bc>
   150ec:	b	15144 <close_stdout@@Base+0x9fc>
   150f0:	ldrb	r3, [r4, #1]
   150f4:	cmp	r3, #0
   150f8:	beq	15148 <close_stdout@@Base+0xa00>
   150fc:	add	r5, r5, #1
   15100:	add	r4, r4, #1
   15104:	cmp	r3, #47	; 0x2f
   15108:	bne	150f0 <close_stdout@@Base+0x9a8>
   1510c:	ldrb	r3, [r4, #1]
   15110:	mov	r1, r5
   15114:	mov	r0, r7
   15118:	mov	r2, r6
   1511c:	cmp	r3, #47	; 0x2f
   15120:	beq	150fc <close_stdout@@Base+0x9b4>
   15124:	blx	r8
   15128:	ldrb	r3, [r4, #1]
   1512c:	rsbs	r0, r0, #1
   15130:	movcc	r0, #0
   15134:	cmp	r3, #0
   15138:	beq	15150 <close_stdout@@Base+0xa08>
   1513c:	cmp	r0, #0
   15140:	beq	150fc <close_stdout@@Base+0x9b4>
   15144:	mov	r9, #1
   15148:	mov	r0, r9
   1514c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   15150:	mov	r9, r0
   15154:	b	15148 <close_stdout@@Base+0xa00>
   15158:			; <UNDEFINED> instruction: 0xfffffb70
   1515c:	andeq	r2, r2, r0, asr pc
   15160:	andeq	r0, r0, ip, asr #3
   15164:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15168:	mov	sl, r1
   1516c:	ldr	r9, [r0]
   15170:	cmp	r9, #0
   15174:	beq	152ac <close_stdout@@Base+0xb64>
   15178:	ldr	r3, [r9, #4]
   1517c:	mov	r4, #0
   15180:	cmp	r3, #0
   15184:	bne	15224 <close_stdout@@Base+0xadc>
   15188:	cmp	r4, #0
   1518c:	beq	1528c <close_stdout@@Base+0xb44>
   15190:	ldr	fp, [r9, #8]
   15194:	mov	r8, sl
   15198:	ldr	r6, [r9, #12]
   1519c:	and	r7, fp, #8
   151a0:	and	fp, fp, #1073741824	; 0x40000000
   151a4:	mov	r0, r4
   151a8:	mov	r1, r8
   151ac:	bl	11a70 <strcpy@plt>
   151b0:	mov	r1, r4
   151b4:	mov	r0, r6
   151b8:	bl	17988 <add_exclude@@Base+0x26d4>
   151bc:	mov	r1, #47	; 0x2f
   151c0:	subs	r5, r0, #0
   151c4:	mov	r0, r4
   151c8:	bne	1526c <close_stdout@@Base+0xb24>
   151cc:	cmp	r7, #0
   151d0:	beq	151e4 <close_stdout@@Base+0xa9c>
   151d4:	bl	11c98 <strrchr@plt>
   151d8:	cmp	r0, #0
   151dc:	strbne	r5, [r0]
   151e0:	bne	151b0 <close_stdout@@Base+0xa68>
   151e4:	cmp	fp, #0
   151e8:	bne	15208 <close_stdout@@Base+0xac0>
   151ec:	mov	r0, r8
   151f0:	mov	r1, #47	; 0x2f
   151f4:	bl	11b90 <strchr@plt>
   151f8:	cmp	r0, #0
   151fc:	beq	15208 <close_stdout@@Base+0xac0>
   15200:	adds	r8, r0, #1
   15204:	bne	151a4 <close_stdout@@Base+0xa5c>
   15208:	ldr	r3, [r9]
   1520c:	cmp	r3, #0
   15210:	beq	152a4 <close_stdout@@Base+0xb5c>
   15214:	mov	r9, r3
   15218:	ldr	r3, [r9, #4]
   1521c:	cmp	r3, #0
   15220:	beq	15188 <close_stdout@@Base+0xa40>
   15224:	ldr	r7, [r9, #20]
   15228:	ldr	r8, [r9, #12]
   1522c:	cmp	r7, #0
   15230:	beq	15208 <close_stdout@@Base+0xac0>
   15234:	mov	r6, #0
   15238:	mov	r5, r6
   1523c:	b	15248 <close_stdout@@Base+0xb00>
   15240:	cmp	r5, r7
   15244:	beq	15208 <close_stdout@@Base+0xac0>
   15248:	mov	r3, r8
   1524c:	mov	r1, sl
   15250:	ldr	r0, [r3, r6]!
   15254:	add	r5, r5, #1
   15258:	add	r6, r6, #8
   1525c:	ldr	r2, [r3, #4]
   15260:	bl	15088 <close_stdout@@Base+0x940>
   15264:	cmp	r0, #0
   15268:	beq	15240 <close_stdout@@Base+0xaf8>
   1526c:	mov	r5, #0
   15270:	mov	r0, r4
   15274:	bl	11974 <free@plt>
   15278:	ldr	r0, [r9, #8]
   1527c:	eor	r0, r0, #536870912	; 0x20000000
   15280:	ubfx	r0, r0, #29, #1
   15284:	eor	r0, r5, r0
   15288:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1528c:	mov	r0, sl
   15290:	bl	11b84 <strlen@plt>
   15294:	add	r0, r0, #1
   15298:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1529c:	mov	r4, r0
   152a0:	b	15190 <close_stdout@@Base+0xa48>
   152a4:	mov	r5, #1
   152a8:	b	15270 <close_stdout@@Base+0xb28>
   152ac:	mov	r0, r9
   152b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

000152b4 <add_exclude@@Base>:
   152b4:	tst	r2, #268435456	; 0x10000000
   152b8:	push	{r4, r5, r6, r7, r8, lr}
   152bc:	mov	r4, r2
   152c0:	sub	sp, sp, #8
   152c4:	mov	r7, r0
   152c8:	mov	r8, r1
   152cc:	beq	15350 <add_exclude@@Base+0x9c>
   152d0:	mov	r0, r1
   152d4:	mov	r1, r2
   152d8:	bl	14f60 <close_stdout@@Base+0x818>
   152dc:	cmp	r0, #0
   152e0:	beq	15350 <add_exclude@@Base+0x9c>
   152e4:	ldr	r5, [r7]
   152e8:	cmp	r5, #0
   152ec:	beq	152fc <add_exclude@@Base+0x48>
   152f0:	ldr	r3, [r5, #4]
   152f4:	cmp	r3, #1
   152f8:	beq	154b8 <add_exclude@@Base+0x204>
   152fc:	mov	r0, #24
   15300:	bl	1cb74 <add_exclude@@Base+0x78c0>
   15304:	ldr	r3, [r7]
   15308:	mov	r2, #1
   1530c:	mov	r5, r0
   15310:	str	r4, [r0, #8]
   15314:	str	r0, [r7]
   15318:	str	r2, [r0, #4]
   1531c:	str	r3, [r0]
   15320:	ldr	r3, [r5, #20]
   15324:	ldr	r2, [r5, #16]
   15328:	cmp	r3, r2
   1532c:	beq	15478 <add_exclude@@Base+0x1c4>
   15330:	ldr	r2, [r5, #12]
   15334:	add	r1, r2, r3, lsl #3
   15338:	add	r0, r3, #1
   1533c:	str	r0, [r5, #20]
   15340:	str	r8, [r2, r3, lsl #3]
   15344:	str	r4, [r1, #4]
   15348:	add	sp, sp, #8
   1534c:	pop	{r4, r5, r6, r7, r8, pc}
   15350:	ldr	r6, [r7]
   15354:	cmp	r6, #0
   15358:	beq	15368 <add_exclude@@Base+0xb4>
   1535c:	ldr	r3, [r6, #4]
   15360:	cmp	r3, #0
   15364:	beq	15400 <add_exclude@@Base+0x14c>
   15368:	mov	r0, #24
   1536c:	bl	1cb74 <add_exclude@@Base+0x78c0>
   15370:	tst	r4, #16
   15374:	mov	r3, #0
   15378:	mov	r5, r0
   1537c:	str	r4, [r0, #8]
   15380:	str	r3, [r0, #4]
   15384:	bne	15420 <add_exclude@@Base+0x16c>
   15388:	ldr	r2, [pc, #340]	; 154e4 <add_exclude@@Base+0x230>
   1538c:	ldr	r3, [pc, #340]	; 154e8 <add_exclude@@Base+0x234>
   15390:	add	r2, pc, r2
   15394:	add	r3, pc, r3
   15398:	ldr	ip, [pc, #332]	; 154ec <add_exclude@@Base+0x238>
   1539c:	mov	r0, #0
   153a0:	mov	r1, r0
   153a4:	mov	r6, r5
   153a8:	add	ip, pc, ip
   153ac:	str	ip, [sp]
   153b0:	bl	17c3c <add_exclude@@Base+0x2988>
   153b4:	ldr	r3, [r7]
   153b8:	str	r5, [r7]
   153bc:	str	r3, [r5]
   153c0:	str	r0, [r5, #12]
   153c4:	mov	r0, r8
   153c8:	and	r4, r4, #268435458	; 0x10000002
   153cc:	bl	1cbc8 <add_exclude@@Base+0x7914>
   153d0:	cmp	r4, #268435456	; 0x10000000
   153d4:	mov	r5, r0
   153d8:	beq	15434 <add_exclude@@Base+0x180>
   153dc:	ldr	r0, [r6, #12]
   153e0:	mov	r1, r5
   153e4:	bl	18264 <add_exclude@@Base+0x2fb0>
   153e8:	cmp	r5, r0
   153ec:	beq	15348 <add_exclude@@Base+0x94>
   153f0:	mov	r0, r5
   153f4:	add	sp, sp, #8
   153f8:	pop	{r4, r5, r6, r7, r8, lr}
   153fc:	b	11974 <free@plt>
   15400:	ldr	r2, [r6, #8]
   15404:	mov	r3, #24
   15408:	movt	r3, #24576	; 0x6000
   1540c:	eor	r2, r4, r2
   15410:	and	r3, r2, r3
   15414:	cmp	r3, #0
   15418:	beq	153c4 <add_exclude@@Base+0x110>
   1541c:	b	15368 <add_exclude@@Base+0xb4>
   15420:	ldr	r2, [pc, #200]	; 154f0 <add_exclude@@Base+0x23c>
   15424:	ldr	r3, [pc, #200]	; 154f4 <add_exclude@@Base+0x240>
   15428:	add	r2, pc, r2
   1542c:	add	r3, pc, r3
   15430:	b	15398 <add_exclude@@Base+0xe4>
   15434:	mov	r3, r0
   15438:	mov	ip, r0
   1543c:	b	15458 <add_exclude@@Base+0x1a4>
   15440:	add	r2, r3, r2
   15444:	add	r3, r2, #1
   15448:	ldrb	r2, [r2]
   1544c:	cmp	r2, #0
   15450:	strb	r2, [ip], #1
   15454:	beq	153dc <add_exclude@@Base+0x128>
   15458:	ldrb	r2, [r3]
   1545c:	cmp	r2, #92	; 0x5c
   15460:	movne	r2, #0
   15464:	bne	15440 <add_exclude@@Base+0x18c>
   15468:	ldrb	r2, [r3, #1]
   1546c:	adds	r2, r2, #0
   15470:	movne	r2, #1
   15474:	b	15440 <add_exclude@@Base+0x18c>
   15478:	ldr	r0, [r5, #12]
   1547c:	cmp	r0, #0
   15480:	beq	154cc <add_exclude@@Base+0x218>
   15484:	movw	r2, #21844	; 0x5554
   15488:	movt	r2, #5461	; 0x1555
   1548c:	cmp	r3, r2
   15490:	addls	r2, r3, #1
   15494:	addls	r3, r3, r2, lsr #1
   15498:	bhi	154e0 <add_exclude@@Base+0x22c>
   1549c:	lsl	r1, r3, #3
   154a0:	str	r3, [r5, #16]
   154a4:	bl	1ca28 <add_exclude@@Base+0x7774>
   154a8:	ldr	r3, [r5, #20]
   154ac:	mov	r2, r0
   154b0:	str	r0, [r5, #12]
   154b4:	b	15334 <add_exclude@@Base+0x80>
   154b8:	ldr	r3, [r5, #8]
   154bc:	eor	r3, r4, r3
   154c0:	tst	r3, #536870912	; 0x20000000
   154c4:	beq	15320 <add_exclude@@Base+0x6c>
   154c8:	b	152fc <add_exclude@@Base+0x48>
   154cc:	cmp	r3, #0
   154d0:	moveq	r1, #64	; 0x40
   154d4:	moveq	r3, #8
   154d8:	beq	154a0 <add_exclude@@Base+0x1ec>
   154dc:	b	1549c <add_exclude@@Base+0x1e8>
   154e0:	bl	1cbe4 <add_exclude@@Base+0x7930>
   154e4:			; <UNDEFINED> instruction: 0xfffff87c
   154e8:			; <UNDEFINED> instruction: 0xfffff864
   154ec:			; <UNDEFINED> instruction: 0xfffff838
   154f0:			; <UNDEFINED> instruction: 0xfffff8bc
   154f4:			; <UNDEFINED> instruction: 0xfffff7b8
   154f8:	ldr	ip, [pc, #604]	; 1575c <add_exclude@@Base+0x4a8>
   154fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15500:	add	ip, pc, ip
   15504:	ldr	lr, [pc, #596]	; 15760 <add_exclude@@Base+0x4ac>
   15508:	sub	sp, sp, #28
   1550c:	str	r0, [sp, #4]
   15510:	str	r3, [sp, #12]
   15514:	str	r1, [sp, #8]
   15518:	ldr	lr, [ip, lr]
   1551c:	ldrb	r0, [r2]
   15520:	ldrb	r5, [sp, #64]	; 0x40
   15524:	ldr	r3, [lr]
   15528:	cmp	r0, #45	; 0x2d
   1552c:	str	lr, [sp]
   15530:	str	r3, [sp, #20]
   15534:	beq	155ac <add_exclude@@Base+0x2f8>
   15538:	ldr	r1, [pc, #548]	; 15764 <add_exclude@@Base+0x4b0>
   1553c:	mov	r0, r2
   15540:	mov	r4, #0
   15544:	str	r4, [sp, #16]
   15548:	add	r1, pc, r1
   1554c:	bl	11d10 <fopen64@plt>
   15550:	subs	r9, r0, #0
   15554:	beq	155d0 <add_exclude@@Base+0x31c>
   15558:	mov	r7, #0
   1555c:	add	r6, sp, #16
   15560:	mov	sl, r7
   15564:	b	15570 <add_exclude@@Base+0x2bc>
   15568:	strb	r8, [sl, r7]
   1556c:	add	r7, r7, #1
   15570:	ldr	r3, [r9, #4]
   15574:	ldr	r2, [r9, #8]
   15578:	cmp	r3, r2
   1557c:	bcs	155f0 <add_exclude@@Base+0x33c>
   15580:	add	r2, r3, #1
   15584:	str	r2, [r9, #4]
   15588:	ldrb	r8, [r3]
   1558c:	ldr	r3, [sp, #16]
   15590:	cmp	r7, r3
   15594:	bne	15568 <add_exclude@@Base+0x2b4>
   15598:	mov	r0, sl
   1559c:	mov	r1, r6
   155a0:	bl	1cb20 <add_exclude@@Base+0x786c>
   155a4:	mov	sl, r0
   155a8:	b	15568 <add_exclude@@Base+0x2b4>
   155ac:	ldrb	r3, [r2, #1]
   155b0:	cmp	r3, #0
   155b4:	bne	15538 <add_exclude@@Base+0x284>
   155b8:	ldr	r2, [pc, #424]	; 15768 <add_exclude@@Base+0x4b4>
   155bc:	mov	r4, #1
   155c0:	str	r3, [sp, #16]
   155c4:	ldr	r3, [ip, r2]
   155c8:	ldr	r9, [r3]
   155cc:	b	15558 <add_exclude@@Base+0x2a4>
   155d0:	mvn	r0, #0
   155d4:	ldr	r1, [sp]
   155d8:	ldr	r2, [sp, #20]
   155dc:	ldr	r3, [r1]
   155e0:	cmp	r2, r3
   155e4:	bne	15758 <add_exclude@@Base+0x4a4>
   155e8:	add	sp, sp, #28
   155ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155f0:	mov	r0, r9
   155f4:	bl	11c74 <__uflow@plt>
   155f8:	cmn	r0, #1
   155fc:	bne	15750 <add_exclude@@Base+0x49c>
   15600:	ldr	r6, [r9]
   15604:	ands	r6, r6, #32
   15608:	bne	15728 <add_exclude@@Base+0x474>
   1560c:	bl	11bc0 <__errno_location@plt>
   15610:	cmp	r4, #0
   15614:	mov	r8, r0
   15618:	beq	1573c <add_exclude@@Base+0x488>
   1561c:	mov	r0, sl
   15620:	add	r1, r7, #1
   15624:	bl	1ca28 <add_exclude@@Base+0x7774>
   15628:	cmp	r7, #0
   1562c:	strb	r5, [r0, r7]
   15630:	beq	156f0 <add_exclude@@Base+0x43c>
   15634:	add	r3, r0, r7
   15638:	ldrb	ip, [r3, #-1]
   1563c:	cmp	ip, r5
   15640:	moveq	ip, r7
   15644:	addne	ip, r7, #1
   15648:	add	fp, r0, ip
   1564c:	cmp	r0, fp
   15650:	bcs	156f0 <add_exclude@@Base+0x43c>
   15654:	mov	r3, r5
   15658:	lsl	r7, r5, #1
   1565c:	mov	sl, fp
   15660:	mov	r9, r0
   15664:	mov	r5, r0
   15668:	mov	fp, r3
   1566c:	b	15678 <add_exclude@@Base+0x3c4>
   15670:	cmp	r9, sl
   15674:	bcs	156f0 <add_exclude@@Base+0x43c>
   15678:	ldrb	r2, [r9]
   1567c:	mov	r4, r9
   15680:	cmp	r2, fp
   15684:	addne	r9, r9, #1
   15688:	bne	15670 <add_exclude@@Base+0x3bc>
   1568c:	bl	11b48 <__ctype_b_loc@plt>
   15690:	ldr	r0, [r0]
   15694:	ldrh	r2, [r0, r7]
   15698:	tst	r2, #8192	; 0x2000
   1569c:	beq	15700 <add_exclude@@Base+0x44c>
   156a0:	cmp	r5, r9
   156a4:	beq	156e0 <add_exclude@@Base+0x42c>
   156a8:	ldrb	r2, [r9, #-1]
   156ac:	lsl	r2, r2, #1
   156b0:	ldrh	r2, [r0, r2]
   156b4:	tst	r2, #8192	; 0x2000
   156b8:	bne	156d4 <add_exclude@@Base+0x420>
   156bc:	b	15700 <add_exclude@@Base+0x44c>
   156c0:	ldrb	r3, [r4, #-1]
   156c4:	lsl	r3, r3, #1
   156c8:	ldrh	r3, [r0, r3]
   156cc:	tst	r3, #8192	; 0x2000
   156d0:	beq	15700 <add_exclude@@Base+0x44c>
   156d4:	sub	r4, r4, #1
   156d8:	cmp	r4, r5
   156dc:	bne	156c0 <add_exclude@@Base+0x40c>
   156e0:	add	r9, r9, #1
   156e4:	mov	r5, r9
   156e8:	cmp	r9, sl
   156ec:	bcc	15678 <add_exclude@@Base+0x3c4>
   156f0:	str	r6, [r8]
   156f4:	subs	r0, r6, #0
   156f8:	mvnne	r0, #0
   156fc:	b	155d4 <add_exclude@@Base+0x320>
   15700:	add	r9, r9, #1
   15704:	mov	r1, #0
   15708:	ldr	r0, [sp, #8]
   1570c:	strb	r1, [r4]
   15710:	mov	r1, r5
   15714:	ldr	r2, [sp, #12]
   15718:	mov	r5, r9
   1571c:	ldr	r3, [sp, #4]
   15720:	blx	r3
   15724:	b	156e8 <add_exclude@@Base+0x434>
   15728:	bl	11bc0 <__errno_location@plt>
   1572c:	cmp	r4, #0
   15730:	mov	r8, r0
   15734:	ldr	r6, [r0]
   15738:	bne	1561c <add_exclude@@Base+0x368>
   1573c:	mov	r0, r9
   15740:	bl	1e530 <add_exclude@@Base+0x927c>
   15744:	cmp	r0, #0
   15748:	ldrne	r6, [r8]
   1574c:	b	1561c <add_exclude@@Base+0x368>
   15750:	mov	r8, r0
   15754:	b	1558c <add_exclude@@Base+0x2d8>
   15758:	bl	119d4 <__stack_chk_fail@plt>
   1575c:	strdeq	r2, [r2], -r8
   15760:			; <UNDEFINED> instruction: 0x000001b4
   15764:	andeq	r0, r1, ip, lsl sl
   15768:	ldrdeq	r0, [r0], -r8
   1576c:	cmp	r2, #0
   15770:	push	{r3, r4, r5, r6, r7, lr}
   15774:	mov	r6, r0
   15778:	mov	r5, r1
   1577c:	popeq	{r3, r4, r5, r6, r7, pc}
   15780:	mov	r4, r2
   15784:	bl	11b0c <__ctype_tolower_loc@plt>
   15788:	mov	r7, r0
   1578c:	ldrb	r2, [r5], #1
   15790:	mov	r1, r6
   15794:	ldr	r3, [r7]
   15798:	ldr	r0, [r3, r2, lsl #2]
   1579c:	bl	11cb0 <fputc@plt>
   157a0:	subs	r4, r4, #1
   157a4:	bne	1578c <add_exclude@@Base+0x4d8>
   157a8:	pop	{r3, r4, r5, r6, r7, pc}
   157ac:	cmp	r2, #0
   157b0:	push	{r3, r4, r5, r6, r7, lr}
   157b4:	mov	r6, r0
   157b8:	mov	r5, r1
   157bc:	popeq	{r3, r4, r5, r6, r7, pc}
   157c0:	mov	r4, r2
   157c4:	bl	11b18 <__ctype_toupper_loc@plt>
   157c8:	mov	r7, r0
   157cc:	ldrb	r2, [r5], #1
   157d0:	mov	r1, r6
   157d4:	ldr	r3, [r7]
   157d8:	ldr	r0, [r3, r2, lsl #2]
   157dc:	bl	11cb0 <fputc@plt>
   157e0:	subs	r4, r4, #1
   157e4:	bne	157cc <add_exclude@@Base+0x518>
   157e8:	pop	{r3, r4, r5, r6, r7, pc}
   157ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157f0:	sub	sp, sp, #1152	; 0x480
   157f4:	ldr	ip, [pc, #3988]	; 16790 <add_exclude@@Base+0x14dc>
   157f8:	sub	sp, sp, #12
   157fc:	ldr	r6, [r3, #8]
   15800:	mov	fp, r1
   15804:	ldr	r5, [pc, #3976]	; 16794 <add_exclude@@Base+0x14e0>
   15808:	add	ip, pc, ip
   1580c:	str	r3, [sp, #16]
   15810:	cmp	r6, #12
   15814:	str	r6, [sp, #12]
   15818:	mov	r3, ip
   1581c:	str	r0, [sp, #60]	; 0x3c
   15820:	subgt	r6, r6, #12
   15824:	ldr	r5, [ip, r5]
   15828:	mov	r4, r2
   1582c:	ldr	ip, [sp, #16]
   15830:	strgt	r6, [sp, #12]
   15834:	ldr	r3, [r5]
   15838:	ldr	ip, [ip, #40]	; 0x28
   1583c:	str	r5, [sp, #20]
   15840:	str	r3, [sp, #1156]	; 0x484
   15844:	str	ip, [sp, #68]	; 0x44
   15848:	bgt	1585c <add_exclude@@Base+0x5a8>
   1584c:	ldr	r6, [sp, #12]
   15850:	cmp	r6, #0
   15854:	moveq	r6, #12
   15858:	str	r6, [sp, #12]
   1585c:	ldrb	r0, [r4]
   15860:	cmp	r0, #0
   15864:	beq	158f0 <add_exclude@@Base+0x63c>
   15868:	mov	r7, #0
   1586c:	movw	r6, #46021	; 0xb3c5
   15870:	mov	sl, r7
   15874:	movt	r6, #37282	; 0x91a2
   15878:	movw	ip, #34953	; 0x8889
   1587c:	str	r6, [sp, #52]	; 0x34
   15880:	movt	ip, #34952	; 0x8888
   15884:	movw	r6, #34079	; 0x851f
   15888:	str	ip, [sp, #44]	; 0x2c
   1588c:	movt	r6, #20971	; 0x51eb
   15890:	movw	ip, #9363	; 0x2493
   15894:	str	r6, [sp, #40]	; 0x28
   15898:	movt	ip, #37449	; 0x9249
   1589c:	movw	r6, #26215	; 0x6667
   158a0:	str	ip, [sp, #36]	; 0x24
   158a4:	movt	r6, #26214	; 0x6666
   158a8:	movw	ip, #52429	; 0xcccd
   158ac:	str	r6, [sp, #48]	; 0x30
   158b0:	movt	ip, #52428	; 0xcccc
   158b4:	str	ip, [sp, #32]
   158b8:	cmp	r0, #37	; 0x25
   158bc:	beq	15918 <add_exclude@@Base+0x664>
   158c0:	cmn	sl, #3
   158c4:	bhi	15910 <add_exclude@@Base+0x65c>
   158c8:	cmp	fp, #0
   158cc:	beq	158d8 <add_exclude@@Base+0x624>
   158d0:	mov	r1, fp
   158d4:	bl	11cb0 <fputc@plt>
   158d8:	add	sl, sl, #1
   158dc:	ldrb	r0, [r4, #1]
   158e0:	add	r4, r4, #1
   158e4:	cmp	r0, #0
   158e8:	bne	158b8 <add_exclude@@Base+0x604>
   158ec:	mov	r0, sl
   158f0:	ldr	r6, [sp, #20]
   158f4:	ldr	r2, [sp, #1156]	; 0x484
   158f8:	ldr	r3, [r6]
   158fc:	cmp	r2, r3
   15900:	bne	1715c <add_exclude@@Base+0x1ea8>
   15904:	add	sp, sp, #1152	; 0x480
   15908:	add	sp, sp, #12
   1590c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15910:	mov	r0, #0
   15914:	b	158f0 <add_exclude@@Base+0x63c>
   15918:	ldr	r6, [sp, #60]	; 0x3c
   1591c:	mov	r3, r4
   15920:	mov	r1, #0
   15924:	str	r1, [sp, #24]
   15928:	str	r6, [sp, #28]
   1592c:	ldrb	r2, [r3, #1]
   15930:	add	r3, r3, #1
   15934:	cmp	r2, #48	; 0x30
   15938:	mov	r4, r3
   1593c:	beq	15be0 <add_exclude@@Base+0x92c>
   15940:	bhi	15bc8 <add_exclude@@Base+0x914>
   15944:	cmp	r2, #35	; 0x23
   15948:	moveq	r1, #1
   1594c:	beq	1592c <add_exclude@@Base+0x678>
   15950:	cmp	r2, #45	; 0x2d
   15954:	beq	15be0 <add_exclude@@Base+0x92c>
   15958:	sub	r0, r2, #48	; 0x30
   1595c:	cmp	r0, #9
   15960:	mvnhi	r5, #0
   15964:	bhi	159b8 <add_exclude@@Base+0x704>
   15968:	movw	ip, #52428	; 0xcccc
   1596c:	add	r3, r3, #1
   15970:	movt	ip, #3276	; 0xccc
   15974:	mov	r5, #0
   15978:	b	159a8 <add_exclude@@Base+0x6f4>
   1597c:	ldrb	r2, [r3, #-1]
   15980:	beq	15bf8 <add_exclude@@Base+0x944>
   15984:	add	r5, r5, r5, lsl #2
   15988:	sub	r2, r2, #48	; 0x30
   1598c:	add	r5, r2, r5, lsl #1
   15990:	mov	r4, r3
   15994:	add	r3, r3, #1
   15998:	ldrb	r2, [r4]
   1599c:	sub	r0, r2, #48	; 0x30
   159a0:	cmp	r0, #9
   159a4:	bhi	159b8 <add_exclude@@Base+0x704>
   159a8:	cmp	r5, ip
   159ac:	ble	1597c <add_exclude@@Base+0x6c8>
   159b0:	mvn	r5, #-2147483648	; 0x80000000
   159b4:	b	15990 <add_exclude@@Base+0x6dc>
   159b8:	cmp	r2, #69	; 0x45
   159bc:	beq	15be8 <add_exclude@@Base+0x934>
   159c0:	cmp	r2, #79	; 0x4f
   159c4:	movne	r3, #0
   159c8:	beq	15be8 <add_exclude@@Base+0x934>
   159cc:	mov	r8, r2
   159d0:	cmp	r2, #122	; 0x7a
   159d4:	addls	pc, pc, r2, lsl #2
   159d8:	b	163d4 <add_exclude@@Base+0x1120>
   159dc:	b	163cc <add_exclude@@Base+0x1118>
   159e0:	b	163d4 <add_exclude@@Base+0x1120>
   159e4:	b	163d4 <add_exclude@@Base+0x1120>
   159e8:	b	163d4 <add_exclude@@Base+0x1120>
   159ec:	b	163d4 <add_exclude@@Base+0x1120>
   159f0:	b	163d4 <add_exclude@@Base+0x1120>
   159f4:	b	163d4 <add_exclude@@Base+0x1120>
   159f8:	b	163d4 <add_exclude@@Base+0x1120>
   159fc:	b	163d4 <add_exclude@@Base+0x1120>
   15a00:	b	163d4 <add_exclude@@Base+0x1120>
   15a04:	b	163d4 <add_exclude@@Base+0x1120>
   15a08:	b	163d4 <add_exclude@@Base+0x1120>
   15a0c:	b	163d4 <add_exclude@@Base+0x1120>
   15a10:	b	163d4 <add_exclude@@Base+0x1120>
   15a14:	b	163d4 <add_exclude@@Base+0x1120>
   15a18:	b	163d4 <add_exclude@@Base+0x1120>
   15a1c:	b	163d4 <add_exclude@@Base+0x1120>
   15a20:	b	163d4 <add_exclude@@Base+0x1120>
   15a24:	b	163d4 <add_exclude@@Base+0x1120>
   15a28:	b	163d4 <add_exclude@@Base+0x1120>
   15a2c:	b	163d4 <add_exclude@@Base+0x1120>
   15a30:	b	163d4 <add_exclude@@Base+0x1120>
   15a34:	b	163d4 <add_exclude@@Base+0x1120>
   15a38:	b	163d4 <add_exclude@@Base+0x1120>
   15a3c:	b	163d4 <add_exclude@@Base+0x1120>
   15a40:	b	163d4 <add_exclude@@Base+0x1120>
   15a44:	b	163d4 <add_exclude@@Base+0x1120>
   15a48:	b	163d4 <add_exclude@@Base+0x1120>
   15a4c:	b	163d4 <add_exclude@@Base+0x1120>
   15a50:	b	163d4 <add_exclude@@Base+0x1120>
   15a54:	b	163d4 <add_exclude@@Base+0x1120>
   15a58:	b	163d4 <add_exclude@@Base+0x1120>
   15a5c:	b	163d4 <add_exclude@@Base+0x1120>
   15a60:	b	163d4 <add_exclude@@Base+0x1120>
   15a64:	b	163d4 <add_exclude@@Base+0x1120>
   15a68:	b	163d4 <add_exclude@@Base+0x1120>
   15a6c:	b	163d4 <add_exclude@@Base+0x1120>
   15a70:	b	16354 <add_exclude@@Base+0x10a0>
   15a74:	b	163d4 <add_exclude@@Base+0x1120>
   15a78:	b	163d4 <add_exclude@@Base+0x1120>
   15a7c:	b	163d4 <add_exclude@@Base+0x1120>
   15a80:	b	163d4 <add_exclude@@Base+0x1120>
   15a84:	b	163d4 <add_exclude@@Base+0x1120>
   15a88:	b	163d4 <add_exclude@@Base+0x1120>
   15a8c:	b	163d4 <add_exclude@@Base+0x1120>
   15a90:	b	163d4 <add_exclude@@Base+0x1120>
   15a94:	b	163d4 <add_exclude@@Base+0x1120>
   15a98:	b	163d4 <add_exclude@@Base+0x1120>
   15a9c:	b	163d4 <add_exclude@@Base+0x1120>
   15aa0:	b	163d4 <add_exclude@@Base+0x1120>
   15aa4:	b	163d4 <add_exclude@@Base+0x1120>
   15aa8:	b	163d4 <add_exclude@@Base+0x1120>
   15aac:	b	163d4 <add_exclude@@Base+0x1120>
   15ab0:	b	163d4 <add_exclude@@Base+0x1120>
   15ab4:	b	163d4 <add_exclude@@Base+0x1120>
   15ab8:	b	163d4 <add_exclude@@Base+0x1120>
   15abc:	b	163d4 <add_exclude@@Base+0x1120>
   15ac0:	b	163d4 <add_exclude@@Base+0x1120>
   15ac4:	b	16438 <add_exclude@@Base+0x1184>
   15ac8:	b	163d4 <add_exclude@@Base+0x1120>
   15acc:	b	163d4 <add_exclude@@Base+0x1120>
   15ad0:	b	163d4 <add_exclude@@Base+0x1120>
   15ad4:	b	163d4 <add_exclude@@Base+0x1120>
   15ad8:	b	163d4 <add_exclude@@Base+0x1120>
   15adc:	b	163d4 <add_exclude@@Base+0x1120>
   15ae0:	b	15c08 <add_exclude@@Base+0x954>
   15ae4:	b	15c08 <add_exclude@@Base+0x954>
   15ae8:	b	167ac <add_exclude@@Base+0x14f8>
   15aec:	b	16308 <add_exclude@@Base+0x1054>
   15af0:	b	163d4 <add_exclude@@Base+0x1120>
   15af4:	b	16254 <add_exclude@@Base+0xfa0>
   15af8:	b	160f8 <add_exclude@@Base+0xe44>
   15afc:	b	160dc <add_exclude@@Base+0xe28>
   15b00:	b	160c4 <add_exclude@@Base+0xe10>
   15b04:	b	163d4 <add_exclude@@Base+0x1120>
   15b08:	b	163d4 <add_exclude@@Base+0x1120>
   15b0c:	b	163d4 <add_exclude@@Base+0x1120>
   15b10:	b	160a8 <add_exclude@@Base+0xdf4>
   15b14:	b	16064 <add_exclude@@Base+0xdb0>
   15b18:	b	163d4 <add_exclude@@Base+0x1120>
   15b1c:	b	164dc <add_exclude@@Base+0x1228>
   15b20:	b	163d4 <add_exclude@@Base+0x1120>
   15b24:	b	15e10 <add_exclude@@Base+0xb5c>
   15b28:	b	15db0 <add_exclude@@Base+0xafc>
   15b2c:	b	16058 <add_exclude@@Base+0xda4>
   15b30:	b	16a20 <add_exclude@@Base+0x176c>
   15b34:	b	160f8 <add_exclude@@Base+0xe44>
   15b38:	b	16980 <add_exclude@@Base+0x16cc>
   15b3c:	b	15d18 <add_exclude@@Base+0xa64>
   15b40:	b	169dc <add_exclude@@Base+0x1728>
   15b44:	b	16a5c <add_exclude@@Base+0x17a8>
   15b48:	b	163d4 <add_exclude@@Base+0x1120>
   15b4c:	b	163d4 <add_exclude@@Base+0x1120>
   15b50:	b	163d4 <add_exclude@@Base+0x1120>
   15b54:	b	163d4 <add_exclude@@Base+0x1120>
   15b58:	b	163d4 <add_exclude@@Base+0x1120>
   15b5c:	b	163d4 <add_exclude@@Base+0x1120>
   15b60:	b	16338 <add_exclude@@Base+0x1084>
   15b64:	b	1631c <add_exclude@@Base+0x1068>
   15b68:	b	15d6c <add_exclude@@Base+0xab8>
   15b6c:	b	15f10 <add_exclude@@Base+0xc5c>
   15b70:	b	15efc <add_exclude@@Base+0xc48>
   15b74:	b	163d4 <add_exclude@@Base+0x1120>
   15b78:	b	160f8 <add_exclude@@Base+0xe44>
   15b7c:	b	1631c <add_exclude@@Base+0x1068>
   15b80:	b	163d4 <add_exclude@@Base+0x1120>
   15b84:	b	15f3c <add_exclude@@Base+0xc88>
   15b88:	b	15ec8 <add_exclude@@Base+0xc14>
   15b8c:	b	15f2c <add_exclude@@Base+0xc78>
   15b90:	b	15fe4 <add_exclude@@Base+0xd30>
   15b94:	b	15f74 <add_exclude@@Base+0xcc0>
   15b98:	b	163d4 <add_exclude@@Base+0x1120>
   15b9c:	b	15d84 <add_exclude@@Base+0xad0>
   15ba0:	b	163d4 <add_exclude@@Base+0x1120>
   15ba4:	b	15d74 <add_exclude@@Base+0xac0>
   15ba8:	b	16560 <add_exclude@@Base+0x12ac>
   15bac:	b	164f0 <add_exclude@@Base+0x123c>
   15bb0:	b	16020 <add_exclude@@Base+0xd6c>
   15bb4:	b	163d4 <add_exclude@@Base+0x1120>
   15bb8:	b	16004 <add_exclude@@Base+0xd50>
   15bbc:	b	15d18 <add_exclude@@Base+0xa64>
   15bc0:	b	163e8 <add_exclude@@Base+0x1134>
   15bc4:	b	164d4 <add_exclude@@Base+0x1220>
   15bc8:	cmp	r2, #94	; 0x5e
   15bcc:	moveq	ip, #1
   15bd0:	streq	ip, [sp, #28]
   15bd4:	beq	1592c <add_exclude@@Base+0x678>
   15bd8:	cmp	r2, #95	; 0x5f
   15bdc:	bne	15958 <add_exclude@@Base+0x6a4>
   15be0:	str	r2, [sp, #24]
   15be4:	b	1592c <add_exclude@@Base+0x678>
   15be8:	mov	r3, r2
   15bec:	add	r4, r4, #1
   15bf0:	ldrb	r2, [r4]
   15bf4:	b	159cc <add_exclude@@Base+0x718>
   15bf8:	cmp	r2, #55	; 0x37
   15bfc:	ble	15984 <add_exclude@@Base+0x6d0>
   15c00:	mvn	r5, #-2147483648	; 0x80000000
   15c04:	b	15990 <add_exclude@@Base+0x6dc>
   15c08:	cmp	r3, #0
   15c0c:	bne	16264 <add_exclude@@Base+0xfb0>
   15c10:	ldr	ip, [sp, #28]
   15c14:	cmp	r1, #0
   15c18:	movne	ip, #1
   15c1c:	str	ip, [sp, #28]
   15c20:	add	r7, sp, #136	; 0x88
   15c24:	mov	ip, #0
   15c28:	str	ip, [sp, #56]	; 0x38
   15c2c:	mov	lr, r2
   15c30:	str	ip, [sp, #64]	; 0x40
   15c34:	sub	ip, r7, #10
   15c38:	mov	r3, #32
   15c3c:	strb	r3, [sp, #124]	; 0x7c
   15c40:	mov	r3, #37	; 0x25
   15c44:	strb	r3, [sp, #125]	; 0x7d
   15c48:	sub	r0, r7, #4
   15c4c:	mov	r1, #1024	; 0x400
   15c50:	sub	r2, r7, #12
   15c54:	ldr	r3, [sp, #16]
   15c58:	strb	lr, [ip]
   15c5c:	mov	r9, #0
   15c60:	strb	r9, [ip, #1]
   15c64:	bl	11ae8 <strftime@plt>
   15c68:	cmp	r0, #0
   15c6c:	beq	158dc <add_exclude@@Base+0x628>
   15c70:	sub	r6, r0, #1
   15c74:	bic	r3, r5, r5, asr #31
   15c78:	cmp	r3, r6
   15c7c:	movcs	r8, r3
   15c80:	movcc	r8, r6
   15c84:	mvn	r2, sl
   15c88:	cmp	r8, r2
   15c8c:	bcs	15910 <add_exclude@@Base+0x65c>
   15c90:	cmp	fp, r9
   15c94:	beq	15d10 <add_exclude@@Base+0xa5c>
   15c98:	cmp	r6, r3
   15c9c:	ldr	ip, [sp, #64]	; 0x40
   15ca0:	movcs	r3, #0
   15ca4:	movcc	r3, #1
   15ca8:	cmp	ip, r9
   15cac:	movne	r3, #0
   15cb0:	cmp	r3, r9
   15cb4:	beq	15ce8 <add_exclude@@Base+0xa34>
   15cb8:	ldr	ip, [sp, #24]
   15cbc:	rsb	r5, r6, r5
   15cc0:	cmp	ip, #48	; 0x30
   15cc4:	beq	16e20 <add_exclude@@Base+0x1b6c>
   15cc8:	cmp	r5, #0
   15ccc:	beq	15ce8 <add_exclude@@Base+0xa34>
   15cd0:	add	r9, r9, #1
   15cd4:	mov	r0, #32
   15cd8:	mov	r1, fp
   15cdc:	bl	11cb0 <fputc@plt>
   15ce0:	cmp	r9, r5
   15ce4:	bne	15cd0 <add_exclude@@Base+0xa1c>
   15ce8:	ldr	ip, [sp, #56]	; 0x38
   15cec:	cmp	ip, #0
   15cf0:	bne	16cf0 <add_exclude@@Base+0x1a3c>
   15cf4:	ldr	ip, [sp, #28]
   15cf8:	cmp	ip, #0
   15cfc:	beq	16cd8 <add_exclude@@Base+0x1a24>
   15d00:	sub	r1, r7, #3
   15d04:	mov	r2, r6
   15d08:	mov	r0, fp
   15d0c:	bl	157ac <add_exclude@@Base+0x4f8>
   15d10:	add	sl, sl, r8
   15d14:	b	158dc <add_exclude@@Base+0x628>
   15d18:	cmp	r3, #79	; 0x4f
   15d1c:	beq	16264 <add_exclude@@Base+0xfb0>
   15d20:	mov	lr, r2
   15d24:	mov	ip, #0
   15d28:	str	ip, [sp, #56]	; 0x38
   15d2c:	cmp	r3, #0
   15d30:	mov	r2, #32
   15d34:	addeq	r7, sp, #136	; 0x88
   15d38:	strb	r2, [sp, #124]	; 0x7c
   15d3c:	streq	r3, [sp, #64]	; 0x40
   15d40:	mov	r2, #37	; 0x25
   15d44:	subeq	ip, r7, #10
   15d48:	strb	r2, [sp, #125]	; 0x7d
   15d4c:	beq	15c48 <add_exclude@@Base+0x994>
   15d50:	mov	ip, #0
   15d54:	str	ip, [sp, #64]	; 0x40
   15d58:	add	r7, sp, #136	; 0x88
   15d5c:	strb	r3, [sp, #126]	; 0x7e
   15d60:	uxtb	lr, r8
   15d64:	sub	ip, r7, #9
   15d68:	b	15c48 <add_exclude@@Base+0x994>
   15d6c:	cmp	r3, #79	; 0x4f
   15d70:	beq	16264 <add_exclude@@Base+0xfb0>
   15d74:	mov	r6, #0
   15d78:	mov	lr, r2
   15d7c:	str	r6, [sp, #56]	; 0x38
   15d80:	b	15d2c <add_exclude@@Base+0xa78>
   15d84:	mov	lr, r2
   15d88:	mov	r6, #0
   15d8c:	str	r6, [sp, #56]	; 0x38
   15d90:	ldr	ip, [sp, #28]
   15d94:	cmp	r1, #0
   15d98:	ldr	r6, [sp, #56]	; 0x38
   15d9c:	movne	ip, #0
   15da0:	str	ip, [sp, #28]
   15da4:	movne	r6, #1
   15da8:	str	r6, [sp, #56]	; 0x38
   15dac:	b	15d2c <add_exclude@@Base+0xa78>
   15db0:	cmp	r3, #69	; 0x45
   15db4:	beq	16264 <add_exclude@@Base+0xfb0>
   15db8:	ldr	r6, [sp, #16]
   15dbc:	ldr	ip, [r6]
   15dc0:	mov	r6, #2
   15dc4:	str	r6, [sp, #64]	; 0x40
   15dc8:	mov	r2, #0
   15dcc:	lsr	r0, ip, #31
   15dd0:	str	r2, [sp, #72]	; 0x48
   15dd4:	str	r0, [sp, #56]	; 0x38
   15dd8:	ldr	r6, [sp, #56]	; 0x38
   15ddc:	eor	r1, r6, #1
   15de0:	cmp	r3, #79	; 0x4f
   15de4:	movne	r1, #0
   15de8:	andeq	r1, r1, #1
   15dec:	cmp	r1, #0
   15df0:	beq	16818 <add_exclude@@Base+0x1564>
   15df4:	mov	r2, #32
   15df8:	mov	r6, #0
   15dfc:	strb	r2, [sp, #124]	; 0x7c
   15e00:	mov	r2, #37	; 0x25
   15e04:	str	r6, [sp, #56]	; 0x38
   15e08:	strb	r2, [sp, #125]	; 0x7d
   15e0c:	b	15d58 <add_exclude@@Base+0xaa4>
   15e10:	ldr	r7, [pc, #2432]	; 16798 <add_exclude@@Base+0x14e4>
   15e14:	add	r7, pc, r7
   15e18:	ldr	r1, [sp, #1204]	; 0x4b4
   15e1c:	mov	r2, r7
   15e20:	ldr	ip, [sp, #1200]	; 0x4b0
   15e24:	ldr	r3, [sp, #16]
   15e28:	str	r1, [sp, #4]
   15e2c:	mov	r1, #0
   15e30:	str	ip, [sp]
   15e34:	ldr	r0, [sp, #28]
   15e38:	bl	157ec <add_exclude@@Base+0x538>
   15e3c:	bic	r3, r5, r5, asr #31
   15e40:	mvn	r2, sl
   15e44:	cmp	r0, r3
   15e48:	movcs	r6, r0
   15e4c:	movcc	r6, r3
   15e50:	cmp	r6, r2
   15e54:	bcs	15910 <add_exclude@@Base+0x65c>
   15e58:	cmp	fp, #0
   15e5c:	beq	15ec0 <add_exclude@@Base+0xc0c>
   15e60:	cmp	r0, r3
   15e64:	bcs	15e9c <add_exclude@@Base+0xbe8>
   15e68:	ldr	ip, [sp, #24]
   15e6c:	rsb	r5, r0, r5
   15e70:	cmp	ip, #48	; 0x30
   15e74:	beq	16e4c <add_exclude@@Base+0x1b98>
   15e78:	cmp	r5, #0
   15e7c:	movne	r8, #0
   15e80:	beq	15e9c <add_exclude@@Base+0xbe8>
   15e84:	add	r8, r8, #1
   15e88:	mov	r0, #32
   15e8c:	mov	r1, fp
   15e90:	bl	11cb0 <fputc@plt>
   15e94:	cmp	r8, r5
   15e98:	bne	15e84 <add_exclude@@Base+0xbd0>
   15e9c:	ldr	r2, [sp, #1200]	; 0x4b0
   15ea0:	mov	r1, fp
   15ea4:	ldr	r3, [sp, #1204]	; 0x4b4
   15ea8:	ldr	r0, [sp, #28]
   15eac:	str	r2, [sp]
   15eb0:	mov	r2, r7
   15eb4:	str	r3, [sp, #4]
   15eb8:	ldr	r3, [sp, #16]
   15ebc:	bl	157ec <add_exclude@@Base+0x538>
   15ec0:	add	sl, sl, r6
   15ec4:	b	158dc <add_exclude@@Base+0x628>
   15ec8:	cmp	r3, #69	; 0x45
   15ecc:	beq	16264 <add_exclude@@Base+0xfb0>
   15ed0:	ldr	r6, [sp, #16]
   15ed4:	ldr	ip, [r6, #8]
   15ed8:	ldr	r6, [sp, #24]
   15edc:	cmp	r6, #45	; 0x2d
   15ee0:	cmpne	r6, #48	; 0x30
   15ee4:	mov	r6, #2
   15ee8:	str	r6, [sp, #64]	; 0x40
   15eec:	ldr	r6, [sp, #24]
   15ef0:	movne	r6, #95	; 0x5f
   15ef4:	str	r6, [sp, #24]
   15ef8:	b	15dc8 <add_exclude@@Base+0xb14>
   15efc:	cmp	r3, #69	; 0x45
   15f00:	beq	16264 <add_exclude@@Base+0xfb0>
   15f04:	ldr	r6, [sp, #16]
   15f08:	ldr	ip, [r6, #12]
   15f0c:	b	15ed8 <add_exclude@@Base+0xc24>
   15f10:	cmp	r3, #69	; 0x45
   15f14:	beq	16264 <add_exclude@@Base+0xfb0>
   15f18:	ldr	r6, [sp, #16]
   15f1c:	ldr	ip, [r6, #12]
   15f20:	mov	r6, #2
   15f24:	str	r6, [sp, #64]	; 0x40
   15f28:	b	15dc8 <add_exclude@@Base+0xb14>
   15f2c:	cmp	r3, #69	; 0x45
   15f30:	beq	16264 <add_exclude@@Base+0xfb0>
   15f34:	ldr	ip, [sp, #12]
   15f38:	b	15ed8 <add_exclude@@Base+0xc24>
   15f3c:	cmp	r3, #69	; 0x45
   15f40:	beq	16264 <add_exclude@@Base+0xfb0>
   15f44:	ldr	r6, [sp, #16]
   15f48:	mov	r2, #0
   15f4c:	str	r2, [sp, #72]	; 0x48
   15f50:	ldr	ip, [r6, #28]
   15f54:	mov	r6, #3
   15f58:	cmn	ip, #1
   15f5c:	str	r6, [sp, #64]	; 0x40
   15f60:	add	ip, ip, #1
   15f64:	movge	r0, #0
   15f68:	movlt	r0, #1
   15f6c:	str	r0, [sp, #56]	; 0x38
   15f70:	b	15dd8 <add_exclude@@Base+0xb24>
   15f74:	bic	r3, r5, r5, asr #31
   15f78:	mvn	r2, sl
   15f7c:	cmp	r3, #1
   15f80:	movcs	r7, r3
   15f84:	movcc	r7, #1
   15f88:	cmp	r7, r2
   15f8c:	bcs	15910 <add_exclude@@Base+0x65c>
   15f90:	cmp	fp, #0
   15f94:	beq	16300 <add_exclude@@Base+0x104c>
   15f98:	cmp	r3, #1
   15f9c:	bls	15fd4 <add_exclude@@Base+0xd20>
   15fa0:	ldr	ip, [sp, #24]
   15fa4:	sub	r5, r5, #1
   15fa8:	cmp	ip, #48	; 0x30
   15fac:	beq	17060 <add_exclude@@Base+0x1dac>
   15fb0:	cmp	r5, #0
   15fb4:	movne	r6, #0
   15fb8:	beq	15fd4 <add_exclude@@Base+0xd20>
   15fbc:	add	r6, r6, #1
   15fc0:	mov	r0, #32
   15fc4:	mov	r1, fp
   15fc8:	bl	11cb0 <fputc@plt>
   15fcc:	cmp	r6, r5
   15fd0:	bne	15fbc <add_exclude@@Base+0xd08>
   15fd4:	mov	r1, fp
   15fd8:	mov	r0, #10
   15fdc:	bl	11cb0 <fputc@plt>
   15fe0:	b	16300 <add_exclude@@Base+0x104c>
   15fe4:	cmp	r3, #69	; 0x45
   15fe8:	beq	16264 <add_exclude@@Base+0xfb0>
   15fec:	ldr	r6, [sp, #16]
   15ff0:	mov	r2, #0
   15ff4:	str	r2, [sp, #72]	; 0x48
   15ff8:	ldr	ip, [r6, #16]
   15ffc:	mov	r6, #2
   16000:	b	15f58 <add_exclude@@Base+0xca4>
   16004:	cmp	r3, #69	; 0x45
   16008:	beq	16264 <add_exclude@@Base+0xfb0>
   1600c:	ldr	r6, [sp, #16]
   16010:	ldr	ip, [r6, #24]
   16014:	mov	r6, #1
   16018:	str	r6, [sp, #64]	; 0x40
   1601c:	b	15dc8 <add_exclude@@Base+0xb14>
   16020:	ldr	ip, [sp, #16]
   16024:	mov	r6, #1
   16028:	str	r6, [sp, #64]	; 0x40
   1602c:	ldr	r2, [ip, #24]
   16030:	ldr	ip, [sp, #36]	; 0x24
   16034:	add	r2, r2, #6
   16038:	smull	ip, r0, ip, r2
   1603c:	asr	r1, r2, #31
   16040:	add	r0, r0, r2
   16044:	rsb	r1, r1, r0, asr #2
   16048:	rsb	r1, r1, r1, lsl #3
   1604c:	rsb	r2, r1, r2
   16050:	add	ip, r2, r6
   16054:	b	15dc8 <add_exclude@@Base+0xb14>
   16058:	ldr	r7, [pc, #1852]	; 1679c <add_exclude@@Base+0x14e8>
   1605c:	add	r7, pc, r7
   16060:	b	15e18 <add_exclude@@Base+0xb64>
   16064:	cmp	r3, #69	; 0x45
   16068:	beq	16264 <add_exclude@@Base+0xfb0>
   1606c:	cmn	r5, #1
   16070:	beq	16f58 <add_exclude@@Base+0x1ca4>
   16074:	cmp	r5, #8
   16078:	bgt	17150 <add_exclude@@Base+0x1e9c>
   1607c:	ldr	ip, [sp, #1204]	; 0x4b4
   16080:	mov	r2, r5
   16084:	ldr	r0, [sp, #48]	; 0x30
   16088:	smull	r6, r1, r0, ip
   1608c:	add	r2, r2, #1
   16090:	cmp	r2, #9
   16094:	asr	ip, ip, #31
   16098:	rsb	ip, ip, r1, asr #2
   1609c:	bne	16088 <add_exclude@@Base+0xdd4>
   160a0:	str	r5, [sp, #64]	; 0x40
   160a4:	b	15dc8 <add_exclude@@Base+0xb14>
   160a8:	cmp	r3, #69	; 0x45
   160ac:	beq	16264 <add_exclude@@Base+0xfb0>
   160b0:	ldr	r6, [sp, #16]
   160b4:	ldr	ip, [r6, #4]
   160b8:	mov	r6, #2
   160bc:	str	r6, [sp, #64]	; 0x40
   160c0:	b	15dc8 <add_exclude@@Base+0xb14>
   160c4:	cmp	r3, #69	; 0x45
   160c8:	beq	16264 <add_exclude@@Base+0xfb0>
   160cc:	mov	r6, #2
   160d0:	ldr	ip, [sp, #12]
   160d4:	str	r6, [sp, #64]	; 0x40
   160d8:	b	15dc8 <add_exclude@@Base+0xb14>
   160dc:	cmp	r3, #69	; 0x45
   160e0:	beq	16264 <add_exclude@@Base+0xfb0>
   160e4:	ldr	r6, [sp, #16]
   160e8:	ldr	ip, [r6, #8]
   160ec:	mov	r6, #2
   160f0:	str	r6, [sp, #64]	; 0x40
   160f4:	b	15dc8 <add_exclude@@Base+0xb14>
   160f8:	cmp	r3, #69	; 0x45
   160fc:	beq	16264 <add_exclude@@Base+0xfb0>
   16100:	ldr	ip, [sp, #16]
   16104:	ldr	r0, [ip, #24]
   16108:	ldr	r7, [ip, #28]
   1610c:	ldr	r9, [ip, #20]
   16110:	str	r0, [sp, #56]	; 0x38
   16114:	rsb	r0, r0, r7
   16118:	ldr	ip, [sp, #36]	; 0x24
   1611c:	add	r0, r0, #380	; 0x17c
   16120:	add	r0, r0, #2
   16124:	cmp	r9, #0
   16128:	smull	ip, r6, ip, r0
   1612c:	asr	ip, r0, #31
   16130:	mvnge	r1, #99	; 0x63
   16134:	movlt	r1, #300	; 0x12c
   16138:	add	r1, r9, r1
   1613c:	add	r6, r6, r0
   16140:	rsb	ip, ip, r6, asr #2
   16144:	rsb	ip, ip, ip, lsl #3
   16148:	rsb	r0, ip, r0
   1614c:	rsb	r0, r0, r7
   16150:	adds	r0, r0, #3
   16154:	str	r0, [sp, #64]	; 0x40
   16158:	bmi	16f70 <add_exclude@@Base+0x1cbc>
   1615c:	tst	r1, #3
   16160:	mvnne	r0, #364	; 0x16c
   16164:	bne	161bc <add_exclude@@Base+0xf08>
   16168:	ldr	r0, [sp, #40]	; 0x28
   1616c:	smull	r6, r0, r0, r1
   16170:	mov	r6, #100	; 0x64
   16174:	str	r0, [sp, #76]	; 0x4c
   16178:	asr	r0, r1, #31
   1617c:	ldr	ip, [sp, #76]	; 0x4c
   16180:	rsb	ip, r0, ip, asr #5
   16184:	mls	r6, r6, ip, r1
   16188:	cmp	r6, #0
   1618c:	movwne	r0, #65170	; 0xfe92
   16190:	movtne	r0, #65535	; 0xffff
   16194:	bne	161bc <add_exclude@@Base+0xf08>
   16198:	ldr	ip, [sp, #76]	; 0x4c
   1619c:	mov	r6, #400	; 0x190
   161a0:	rsb	r0, r0, ip, asr #7
   161a4:	movw	ip, #65170	; 0xfe92
   161a8:	movt	ip, #65535	; 0xffff
   161ac:	mls	r1, r6, r0, r1
   161b0:	cmp	r1, #0
   161b4:	moveq	r0, ip
   161b8:	mvnne	r0, #364	; 0x16c
   161bc:	ldr	r6, [sp, #56]	; 0x38
   161c0:	add	r0, r7, r0
   161c4:	ldr	ip, [sp, #36]	; 0x24
   161c8:	rsb	r1, r6, r0
   161cc:	add	r1, r1, #380	; 0x17c
   161d0:	add	r1, r1, #2
   161d4:	smull	ip, r6, ip, r1
   161d8:	asr	ip, r1, #31
   161dc:	add	r6, r6, r1
   161e0:	rsb	ip, ip, r6, asr #2
   161e4:	rsb	ip, ip, ip, lsl #3
   161e8:	rsb	r1, ip, r1
   161ec:	rsb	r1, r1, r0
   161f0:	adds	r1, r1, #3
   161f4:	ldrmi	r1, [sp, #64]	; 0x40
   161f8:	movmi	r7, #0
   161fc:	movpl	r7, #1
   16200:	cmp	r2, #71	; 0x47
   16204:	beq	16ee8 <add_exclude@@Base+0x1c34>
   16208:	cmp	r2, #103	; 0x67
   1620c:	bne	16ec4 <add_exclude@@Base+0x1c10>
   16210:	ldr	r6, [sp, #40]	; 0x28
   16214:	asr	r2, r9, #31
   16218:	mov	r1, #100	; 0x64
   1621c:	smull	r6, r0, r6, r9
   16220:	ldr	r6, [sp, #40]	; 0x28
   16224:	rsb	r2, r2, r0, asr #5
   16228:	mls	r2, r1, r2, r9
   1622c:	add	r2, r2, r7
   16230:	smull	r6, ip, r6, r2
   16234:	asr	r0, r2, #31
   16238:	rsb	ip, r0, ip, asr #5
   1623c:	mls	ip, r1, ip, r2
   16240:	cmp	ip, #0
   16244:	blt	170dc <add_exclude@@Base+0x1e28>
   16248:	mov	r6, #2
   1624c:	str	r6, [sp, #64]	; 0x40
   16250:	b	15dc8 <add_exclude@@Base+0xb14>
   16254:	ldr	r7, [pc, #1348]	; 167a0 <add_exclude@@Base+0x14ec>
   16258:	cmp	r3, #0
   1625c:	add	r7, pc, r7
   16260:	beq	15e18 <add_exclude@@Base+0xb64>
   16264:	sub	r3, r4, #1
   16268:	mov	r6, #1
   1626c:	ldrb	r2, [r3]
   16270:	mov	r9, r3
   16274:	add	r6, r6, #1
   16278:	sub	r3, r3, #1
   1627c:	cmp	r2, #37	; 0x25
   16280:	bne	1626c <add_exclude@@Base+0xfb8>
   16284:	bic	r3, r5, r5, asr #31
   16288:	mvn	r2, sl
   1628c:	cmp	r6, r3
   16290:	movcs	r7, r6
   16294:	movcc	r7, r3
   16298:	cmp	r7, r2
   1629c:	bcs	15910 <add_exclude@@Base+0x65c>
   162a0:	cmp	fp, #0
   162a4:	beq	16300 <add_exclude@@Base+0x104c>
   162a8:	cmp	r6, r3
   162ac:	bcs	162e4 <add_exclude@@Base+0x1030>
   162b0:	ldr	ip, [sp, #24]
   162b4:	rsb	r5, r6, r5
   162b8:	cmp	ip, #48	; 0x30
   162bc:	beq	16d04 <add_exclude@@Base+0x1a50>
   162c0:	cmp	r5, #0
   162c4:	movne	r8, #0
   162c8:	beq	162e4 <add_exclude@@Base+0x1030>
   162cc:	add	r8, r8, #1
   162d0:	mov	r0, #32
   162d4:	mov	r1, fp
   162d8:	bl	11cb0 <fputc@plt>
   162dc:	cmp	r8, r5
   162e0:	bne	162cc <add_exclude@@Base+0x1018>
   162e4:	ldr	ip, [sp, #28]
   162e8:	cmp	ip, #0
   162ec:	beq	16c9c <add_exclude@@Base+0x19e8>
   162f0:	mov	r1, r9
   162f4:	mov	r2, r6
   162f8:	mov	r0, fp
   162fc:	bl	157ac <add_exclude@@Base+0x4f8>
   16300:	add	sl, sl, r7
   16304:	b	158dc <add_exclude@@Base+0x628>
   16308:	ldr	r7, [pc, #1172]	; 167a4 <add_exclude@@Base+0x14f0>
   1630c:	cmp	r3, #0
   16310:	add	r7, pc, r7
   16314:	beq	15e18 <add_exclude@@Base+0xb64>
   16318:	b	16264 <add_exclude@@Base+0xfb0>
   1631c:	cmp	r1, #0
   16320:	ldr	r6, [sp, #28]
   16324:	movne	r6, #1
   16328:	cmp	r3, #0
   1632c:	str	r6, [sp, #28]
   16330:	bne	16264 <add_exclude@@Base+0xfb0>
   16334:	b	15c20 <add_exclude@@Base+0x96c>
   16338:	cmp	r3, #0
   1633c:	bne	16264 <add_exclude@@Base+0xfb0>
   16340:	ldr	r6, [sp, #28]
   16344:	cmp	r1, #0
   16348:	movne	r6, #1
   1634c:	str	r6, [sp, #28]
   16350:	b	15c20 <add_exclude@@Base+0x96c>
   16354:	cmp	r3, #0
   16358:	bne	163dc <add_exclude@@Base+0x1128>
   1635c:	bic	r1, r5, r5, asr #31
   16360:	mvn	r0, sl
   16364:	cmp	r1, #1
   16368:	movcs	r6, r1
   1636c:	movcc	r6, #1
   16370:	cmp	r6, r0
   16374:	bcs	15910 <add_exclude@@Base+0x65c>
   16378:	cmp	fp, #0
   1637c:	beq	15ec0 <add_exclude@@Base+0xc0c>
   16380:	cmp	r1, #1
   16384:	bls	17088 <add_exclude@@Base+0x1dd4>
   16388:	ldr	ip, [sp, #24]
   1638c:	sub	r5, r5, #1
   16390:	cmp	ip, #48	; 0x30
   16394:	beq	17128 <add_exclude@@Base+0x1e74>
   16398:	cmp	r5, #0
   1639c:	movne	r7, r3
   163a0:	beq	17088 <add_exclude@@Base+0x1dd4>
   163a4:	add	r7, r7, #1
   163a8:	mov	r0, #32
   163ac:	mov	r1, fp
   163b0:	bl	11cb0 <fputc@plt>
   163b4:	cmp	r7, r5
   163b8:	bne	163a4 <add_exclude@@Base+0x10f0>
   163bc:	ldrb	r0, [r4]
   163c0:	mov	r1, fp
   163c4:	bl	11cb0 <fputc@plt>
   163c8:	b	15ec0 <add_exclude@@Base+0xc0c>
   163cc:	ldrb	r2, [r4, #-1]
   163d0:	sub	r4, r4, #1
   163d4:	cmp	r2, #37	; 0x25
   163d8:	bne	16264 <add_exclude@@Base+0xfb0>
   163dc:	mov	r9, r4
   163e0:	mov	r6, #1
   163e4:	b	16284 <add_exclude@@Base+0xfd0>
   163e8:	cmp	r3, #69	; 0x45
   163ec:	beq	16e98 <add_exclude@@Base+0x1be4>
   163f0:	ldr	ip, [sp, #16]
   163f4:	mov	r1, #100	; 0x64
   163f8:	ldr	r6, [sp, #40]	; 0x28
   163fc:	ldr	r2, [ip, #20]
   16400:	smull	r6, ip, r6, r2
   16404:	asr	r0, r2, #31
   16408:	rsb	ip, r0, ip, asr #5
   1640c:	mls	ip, r1, ip, r2
   16410:	cmp	ip, #0
   16414:	bge	16248 <add_exclude@@Base+0xf94>
   16418:	movw	r1, #63636	; 0xf894
   1641c:	movt	r1, #65535	; 0xffff
   16420:	cmp	r2, r1
   16424:	bge	170f0 <add_exclude@@Base+0x1e3c>
   16428:	mov	r6, #2
   1642c:	rsb	ip, ip, #0
   16430:	str	r6, [sp, #64]	; 0x40
   16434:	b	15dc8 <add_exclude@@Base+0xb14>
   16438:	ldrb	r2, [r4, #1]
   1643c:	cmp	r2, #58	; 0x3a
   16440:	beq	16ea4 <add_exclude@@Base+0x1bf0>
   16444:	add	r1, r4, #1
   16448:	mov	r7, #1
   1644c:	cmp	r2, #122	; 0x7a
   16450:	moveq	r4, r1
   16454:	bne	16264 <add_exclude@@Base+0xfb0>
   16458:	ldr	r6, [sp, #16]
   1645c:	ldr	r2, [r6, #32]
   16460:	cmp	r2, #0
   16464:	blt	158dc <add_exclude@@Base+0x628>
   16468:	ldr	r9, [r6, #36]	; 0x24
   1646c:	ldr	ip, [sp, #44]	; 0x2c
   16470:	ldr	r0, [sp, #44]	; 0x2c
   16474:	asr	r2, r9, #31
   16478:	smull	ip, r1, ip, r9
   1647c:	ldr	ip, [sp, #52]	; 0x34
   16480:	add	r1, r1, r9
   16484:	smull	ip, r6, ip, r9
   16488:	rsb	r1, r2, r1, asr #5
   1648c:	smull	r0, ip, r0, r1
   16490:	add	r6, r6, r9
   16494:	asr	r0, r1, #31
   16498:	rsb	r2, r2, r6, asr #11
   1649c:	str	r2, [sp, #64]	; 0x40
   164a0:	add	r2, ip, r1
   164a4:	rsb	r6, r1, r1, lsl #4
   164a8:	rsb	r2, r0, r2, asr #5
   164ac:	sub	r6, r9, r6, lsl #2
   164b0:	rsb	r2, r2, r2, lsl #4
   164b4:	sub	r2, r1, r2, lsl #2
   164b8:	cmp	r7, #3
   164bc:	addls	pc, pc, r7, lsl #2
   164c0:	b	16f68 <add_exclude@@Base+0x1cb4>
   164c4:	b	16ba8 <add_exclude@@Base+0x18f4>
   164c8:	b	16b4c <add_exclude@@Base+0x1898>
   164cc:	b	16b14 <add_exclude@@Base+0x1860>
   164d0:	b	16b78 <add_exclude@@Base+0x18c4>
   164d4:	mov	r7, #0
   164d8:	b	16458 <add_exclude@@Base+0x11a4>
   164dc:	mov	lr, #112	; 0x70
   164e0:	mov	r6, #1
   164e4:	mov	r8, lr
   164e8:	str	r6, [sp, #56]	; 0x38
   164ec:	b	15d90 <add_exclude@@Base+0xadc>
   164f0:	bic	r3, r5, r5, asr #31
   164f4:	mvn	r2, sl
   164f8:	cmp	r3, #1
   164fc:	movcs	r7, r3
   16500:	movcc	r7, #1
   16504:	cmp	r7, r2
   16508:	bcs	15910 <add_exclude@@Base+0x65c>
   1650c:	cmp	fp, #0
   16510:	beq	16300 <add_exclude@@Base+0x104c>
   16514:	cmp	r3, #1
   16518:	bls	16550 <add_exclude@@Base+0x129c>
   1651c:	ldr	r6, [sp, #24]
   16520:	sub	r5, r5, #1
   16524:	cmp	r6, #48	; 0x30
   16528:	beq	17038 <add_exclude@@Base+0x1d84>
   1652c:	cmp	r5, #0
   16530:	movne	r6, #0
   16534:	beq	16550 <add_exclude@@Base+0x129c>
   16538:	add	r6, r6, #1
   1653c:	mov	r0, #32
   16540:	mov	r1, fp
   16544:	bl	11cb0 <fputc@plt>
   16548:	cmp	r6, r5
   1654c:	bne	16538 <add_exclude@@Base+0x1284>
   16550:	mov	r1, fp
   16554:	mov	r0, #9
   16558:	bl	11cb0 <fputc@plt>
   1655c:	b	16300 <add_exclude@@Base+0x104c>
   16560:	ldr	lr, [sp, #16]
   16564:	add	ip, sp, #80	; 0x50
   16568:	add	r7, sp, #136	; 0x88
   1656c:	ldm	lr!, {r0, r1, r2, r3}
   16570:	stmia	ip!, {r0, r1, r2, r3}
   16574:	ldm	lr!, {r0, r1, r2, r3}
   16578:	stmia	ip!, {r0, r1, r2, r3}
   1657c:	ldm	lr, {r0, r1, r2}
   16580:	stm	ip, {r0, r1, r2}
   16584:	add	r0, sp, #80	; 0x50
   16588:	bl	11944 <mktime@plt>
   1658c:	ldr	r6, [sp, #48]	; 0x30
   16590:	add	r2, r7, #9
   16594:	lsr	r1, r0, #31
   16598:	smull	r3, ip, r6, r0
   1659c:	asr	r3, r0, #31
   165a0:	cmp	r1, #0
   165a4:	mov	r8, r2
   165a8:	rsb	r3, r3, ip, asr #2
   165ac:	add	ip, r3, r3, lsl #2
   165b0:	sub	ip, r0, ip, lsl #1
   165b4:	mov	r0, r3
   165b8:	rsbne	ip, ip, #48	; 0x30
   165bc:	addeq	ip, ip, #48	; 0x30
   165c0:	cmp	r3, #0
   165c4:	uxtb	ip, ip
   165c8:	strb	ip, [r2], #-1
   165cc:	bne	16598 <add_exclude@@Base+0x12e4>
   165d0:	cmp	r5, #1
   165d4:	movge	r6, r5
   165d8:	movlt	r6, #1
   165dc:	cmp	r1, #0
   165e0:	str	r6, [sp, #64]	; 0x40
   165e4:	bne	16bd4 <add_exclude@@Base+0x1920>
   165e8:	ldr	ip, [sp, #24]
   165ec:	add	r7, r7, #10
   165f0:	str	r7, [sp, #72]	; 0x48
   165f4:	cmp	ip, #45	; 0x2d
   165f8:	beq	16e44 <add_exclude@@Base+0x1b90>
   165fc:	ldr	r2, [sp, #64]	; 0x40
   16600:	rsb	r6, r7, r8
   16604:	add	r6, r6, r2
   16608:	cmp	r6, #0
   1660c:	movgt	r7, #0
   16610:	strgt	r7, [sp, #56]	; 0x38
   16614:	ble	16e44 <add_exclude@@Base+0x1b90>
   16618:	ldr	ip, [sp, #24]
   1661c:	mvn	r3, sl
   16620:	cmp	ip, #95	; 0x5f
   16624:	beq	16d2c <add_exclude@@Base+0x1a78>
   16628:	ldr	r2, [sp, #64]	; 0x40
   1662c:	cmp	r2, r3
   16630:	bcs	15910 <add_exclude@@Base+0x65c>
   16634:	cmp	r7, #0
   16638:	beq	166c0 <add_exclude@@Base+0x140c>
   1663c:	bic	r2, r5, r5, asr #31
   16640:	cmp	r2, #1
   16644:	movcs	r7, r2
   16648:	movcc	r7, #1
   1664c:	cmp	r3, r7
   16650:	bls	15910 <add_exclude@@Base+0x65c>
   16654:	cmp	fp, #0
   16658:	beq	166bc <add_exclude@@Base+0x1408>
   1665c:	cmp	r2, #1
   16660:	ldr	r3, [sp, #64]	; 0x40
   16664:	movls	r2, #0
   16668:	movhi	r2, #1
   1666c:	cmp	r3, #0
   16670:	movne	r2, #0
   16674:	cmp	r2, #0
   16678:	beq	166b0 <add_exclude@@Base+0x13fc>
   1667c:	ldr	ip, [sp, #24]
   16680:	sub	r5, r5, #1
   16684:	cmp	ip, #48	; 0x30
   16688:	beq	17010 <add_exclude@@Base+0x1d5c>
   1668c:	cmp	r5, #0
   16690:	movne	r9, #0
   16694:	beq	166b0 <add_exclude@@Base+0x13fc>
   16698:	add	r9, r9, #1
   1669c:	mov	r0, #32
   166a0:	mov	r1, fp
   166a4:	bl	11cb0 <fputc@plt>
   166a8:	cmp	r9, r5
   166ac:	bne	16698 <add_exclude@@Base+0x13e4>
   166b0:	ldr	r0, [sp, #56]	; 0x38
   166b4:	mov	r1, fp
   166b8:	bl	11cb0 <fputc@plt>
   166bc:	add	sl, sl, r7
   166c0:	cmp	fp, #0
   166c4:	moveq	r5, r6
   166c8:	beq	166e8 <add_exclude@@Base+0x1434>
   166cc:	mov	r5, #0
   166d0:	add	r5, r5, #1
   166d4:	mov	r0, #48	; 0x30
   166d8:	mov	r1, fp
   166dc:	bl	11cb0 <fputc@plt>
   166e0:	cmp	r5, r6
   166e4:	bne	166d0 <add_exclude@@Base+0x141c>
   166e8:	mov	r9, #0
   166ec:	add	sl, sl, r5
   166f0:	mov	r5, r9
   166f4:	ldr	r3, [sp, #72]	; 0x48
   166f8:	rsb	r7, r8, r3
   166fc:	mvn	r3, sl
   16700:	cmp	r7, r9
   16704:	movcs	r6, r7
   16708:	movcc	r6, r9
   1670c:	cmp	r6, r3
   16710:	bcs	15910 <add_exclude@@Base+0x65c>
   16714:	cmp	fp, #0
   16718:	beq	15ec0 <add_exclude@@Base+0xc0c>
   1671c:	cmp	r7, r9
   16720:	ldr	ip, [sp, #64]	; 0x40
   16724:	movcs	r9, #0
   16728:	movcc	r9, #1
   1672c:	cmp	ip, #0
   16730:	movne	r9, #0
   16734:	cmp	r9, #0
   16738:	beq	16770 <add_exclude@@Base+0x14bc>
   1673c:	ldr	ip, [sp, #24]
   16740:	rsb	r5, r7, r5
   16744:	cmp	ip, #48	; 0x30
   16748:	beq	16df8 <add_exclude@@Base+0x1b44>
   1674c:	cmp	r5, #0
   16750:	movne	r9, #0
   16754:	beq	16770 <add_exclude@@Base+0x14bc>
   16758:	add	r9, r9, #1
   1675c:	mov	r0, #32
   16760:	mov	r1, fp
   16764:	bl	11cb0 <fputc@plt>
   16768:	cmp	r9, r5
   1676c:	bne	16758 <add_exclude@@Base+0x14a4>
   16770:	ldr	ip, [sp, #28]
   16774:	cmp	ip, #0
   16778:	beq	16cc0 <add_exclude@@Base+0x1a0c>
   1677c:	mov	r1, r8
   16780:	mov	r2, r7
   16784:	mov	r0, fp
   16788:	bl	157ac <add_exclude@@Base+0x4f8>
   1678c:	b	15ec0 <add_exclude@@Base+0xc0c>
   16790:	strdeq	r2, [r2], -r0
   16794:			; <UNDEFINED> instruction: 0x000001b4
   16798:	andeq	r0, r1, r4, lsr #11
   1679c:	andeq	r0, r1, r4, ror #6
   167a0:			; <UNDEFINED> instruction: 0x0000fcb4
   167a4:	muleq	r1, ip, r0
   167a8:	andeq	lr, r0, r4, asr ip
   167ac:	cmp	r3, #79	; 0x4f
   167b0:	beq	16264 <add_exclude@@Base+0xfb0>
   167b4:	cmp	r3, #69	; 0x45
   167b8:	beq	16f38 <add_exclude@@Base+0x1c84>
   167bc:	ldr	r6, [sp, #16]
   167c0:	mov	r0, #100	; 0x64
   167c4:	ldr	ip, [sp, #40]	; 0x28
   167c8:	ldr	r3, [r6, #20]
   167cc:	smull	ip, r1, ip, r3
   167d0:	asr	r2, r3, #31
   167d4:	rsb	r2, r2, r1, asr #5
   167d8:	add	r1, r2, #19
   167dc:	mls	r2, r0, r2, r3
   167e0:	cmp	r2, #0
   167e4:	movge	ip, #0
   167e8:	blt	170a4 <add_exclude@@Base+0x1df0>
   167ec:	movw	r2, #63636	; 0xf894
   167f0:	movt	r2, #65535	; 0xffff
   167f4:	cmp	r3, r2
   167f8:	rsb	ip, ip, r1
   167fc:	mov	r6, #2
   16800:	str	r6, [sp, #64]	; 0x40
   16804:	movge	r2, #0
   16808:	movlt	r2, #1
   1680c:	str	r2, [sp, #56]	; 0x38
   16810:	mov	r2, #0
   16814:	str	r2, [sp, #72]	; 0x48
   16818:	ldr	r0, [sp, #56]	; 0x38
   1681c:	add	r7, sp, #136	; 0x88
   16820:	str	sl, [sp, #76]	; 0x4c
   16824:	mov	r9, #58	; 0x3a
   16828:	cmp	r0, #0
   1682c:	add	r3, r7, #10
   16830:	rsbne	ip, ip, #0
   16834:	ldr	sl, [sp, #32]
   16838:	b	16840 <add_exclude@@Base+0x158c>
   1683c:	mov	r3, r8
   16840:	umull	r6, r1, sl, ip
   16844:	tst	r2, #1
   16848:	strbne	r9, [r3, #-1]
   1684c:	subne	r3, r3, #1
   16850:	asrs	r2, r2, #1
   16854:	sub	r8, r3, #1
   16858:	moveq	r6, #0
   1685c:	movne	r6, #1
   16860:	lsr	r1, r1, #3
   16864:	cmp	r1, #0
   16868:	orrne	r6, r6, #1
   1686c:	add	r0, r1, r1, lsl #2
   16870:	cmp	r6, #0
   16874:	sub	r0, ip, r0, lsl #1
   16878:	mov	ip, r1
   1687c:	add	r0, r0, #48	; 0x30
   16880:	strb	r0, [r3, #-1]
   16884:	bne	1683c <add_exclude@@Base+0x1588>
   16888:	ldr	ip, [sp, #64]	; 0x40
   1688c:	ldr	r0, [sp, #56]	; 0x38
   16890:	cmp	ip, r5
   16894:	movlt	ip, r5
   16898:	ldr	sl, [sp, #76]	; 0x4c
   1689c:	cmp	r0, #0
   168a0:	str	ip, [sp, #64]	; 0x40
   168a4:	bne	16cb4 <add_exclude@@Base+0x1a00>
   168a8:	ldr	r1, [sp, #72]	; 0x48
   168ac:	cmp	r1, #0
   168b0:	beq	165e8 <add_exclude@@Base+0x1334>
   168b4:	mov	r3, #43	; 0x2b
   168b8:	str	r3, [sp, #56]	; 0x38
   168bc:	ldr	r6, [sp, #24]
   168c0:	cmp	r6, #45	; 0x2d
   168c4:	beq	16bec <add_exclude@@Base+0x1938>
   168c8:	add	r7, r7, #10
   168cc:	ldr	ip, [sp, #64]	; 0x40
   168d0:	rsb	r6, r7, r8
   168d4:	str	r7, [sp, #72]	; 0x48
   168d8:	add	r6, ip, r6
   168dc:	sub	r6, r6, #1
   168e0:	cmp	r6, #0
   168e4:	movgt	r7, #1
   168e8:	bgt	16618 <add_exclude@@Base+0x1364>
   168ec:	bic	r9, r5, r5, asr #31
   168f0:	mvn	r3, sl
   168f4:	cmp	r9, #1
   168f8:	movcs	r2, r9
   168fc:	movcc	r2, #1
   16900:	str	r2, [sp, #76]	; 0x4c
   16904:	cmp	r2, r3
   16908:	bcs	15910 <add_exclude@@Base+0x65c>
   1690c:	cmp	fp, #0
   16910:	beq	16974 <add_exclude@@Base+0x16c0>
   16914:	cmp	r9, #1
   16918:	ldr	r6, [sp, #64]	; 0x40
   1691c:	movls	r3, #0
   16920:	movhi	r3, #1
   16924:	cmp	r6, #0
   16928:	movne	r3, #0
   1692c:	cmp	r3, #0
   16930:	beq	16968 <add_exclude@@Base+0x16b4>
   16934:	ldr	ip, [sp, #24]
   16938:	sub	r6, r5, #1
   1693c:	cmp	ip, #48	; 0x30
   16940:	beq	17100 <add_exclude@@Base+0x1e4c>
   16944:	cmp	r6, #0
   16948:	movne	r7, #0
   1694c:	beq	16968 <add_exclude@@Base+0x16b4>
   16950:	add	r7, r7, #1
   16954:	mov	r0, #32
   16958:	mov	r1, fp
   1695c:	bl	11cb0 <fputc@plt>
   16960:	cmp	r7, r6
   16964:	bne	16950 <add_exclude@@Base+0x169c>
   16968:	ldr	r0, [sp, #56]	; 0x38
   1696c:	mov	r1, fp
   16970:	bl	11cb0 <fputc@plt>
   16974:	ldr	r2, [sp, #76]	; 0x4c
   16978:	add	sl, sl, r2
   1697c:	b	166f4 <add_exclude@@Base+0x1440>
   16980:	cmp	r3, #69	; 0x45
   16984:	beq	16264 <add_exclude@@Base+0xfb0>
   16988:	ldr	ip, [sp, #16]
   1698c:	mov	r6, #2
   16990:	str	r6, [sp, #64]	; 0x40
   16994:	ldr	r6, [sp, #36]	; 0x24
   16998:	ldr	r2, [ip, #24]
   1699c:	ldr	r1, [ip, #28]
   169a0:	add	r2, r2, #6
   169a4:	smull	r6, ip, r6, r2
   169a8:	asr	r0, r2, #31
   169ac:	add	ip, ip, r2
   169b0:	rsb	r0, r0, ip, asr #2
   169b4:	ldr	ip, [sp, #36]	; 0x24
   169b8:	rsb	r0, r0, r0, lsl #3
   169bc:	rsb	r2, r0, r2
   169c0:	rsb	r2, r2, r1
   169c4:	add	r2, r2, #7
   169c8:	smull	ip, r0, ip, r2
   169cc:	asr	r1, r2, #31
   169d0:	add	r2, r0, r2
   169d4:	rsb	ip, r1, r2, asr #2
   169d8:	b	15dc8 <add_exclude@@Base+0xb14>
   169dc:	cmp	r3, #69	; 0x45
   169e0:	beq	16e8c <add_exclude@@Base+0x1bd8>
   169e4:	cmp	r3, #79	; 0x4f
   169e8:	beq	16264 <add_exclude@@Base+0xfb0>
   169ec:	ldr	ip, [sp, #16]
   169f0:	movw	r3, #63636	; 0xf894
   169f4:	movt	r3, #65535	; 0xffff
   169f8:	mov	r6, #4
   169fc:	str	r6, [sp, #64]	; 0x40
   16a00:	ldr	r2, [ip, #20]
   16a04:	cmp	r2, r3
   16a08:	add	ip, r2, #1888	; 0x760
   16a0c:	add	ip, ip, #12
   16a10:	movge	r3, #0
   16a14:	movlt	r3, #1
   16a18:	str	r3, [sp, #56]	; 0x38
   16a1c:	b	16810 <add_exclude@@Base+0x155c>
   16a20:	cmp	r3, #69	; 0x45
   16a24:	beq	16264 <add_exclude@@Base+0xfb0>
   16a28:	ldr	r6, [sp, #16]
   16a2c:	mov	ip, #2
   16a30:	str	ip, [sp, #64]	; 0x40
   16a34:	ldr	r1, [r6, #28]
   16a38:	ldr	r2, [r6, #24]
   16a3c:	ldr	r6, [sp, #36]	; 0x24
   16a40:	rsb	r2, r2, r1
   16a44:	add	r2, r2, #7
   16a48:	smull	r6, r0, r6, r2
   16a4c:	asr	r1, r2, #31
   16a50:	add	r2, r0, r2
   16a54:	rsb	ip, r1, r2, asr ip
   16a58:	b	15dc8 <add_exclude@@Base+0xb14>
   16a5c:	ldr	ip, [sp, #28]
   16a60:	cmp	r1, #0
   16a64:	ldr	r6, [sp, #68]	; 0x44
   16a68:	moveq	r8, #0
   16a6c:	movne	r8, #1
   16a70:	movne	ip, #0
   16a74:	cmp	r6, #0
   16a78:	str	ip, [sp, #28]
   16a7c:	beq	17090 <add_exclude@@Base+0x1ddc>
   16a80:	mov	r0, r6
   16a84:	bl	11b84 <strlen@plt>
   16a88:	mov	r6, r0
   16a8c:	bic	r3, r5, r5, asr #31
   16a90:	mvn	r2, sl
   16a94:	cmp	r6, r3
   16a98:	movcs	r7, r6
   16a9c:	movcc	r7, r3
   16aa0:	cmp	r7, r2
   16aa4:	bcs	15910 <add_exclude@@Base+0x65c>
   16aa8:	cmp	fp, #0
   16aac:	beq	16300 <add_exclude@@Base+0x104c>
   16ab0:	cmp	r3, r6
   16ab4:	bls	16aec <add_exclude@@Base+0x1838>
   16ab8:	ldr	ip, [sp, #24]
   16abc:	rsb	r5, r6, r5
   16ac0:	cmp	ip, #48	; 0x30
   16ac4:	beq	170b4 <add_exclude@@Base+0x1e00>
   16ac8:	cmp	r5, #0
   16acc:	movne	r9, #0
   16ad0:	beq	16aec <add_exclude@@Base+0x1838>
   16ad4:	add	r9, r9, #1
   16ad8:	mov	r0, #32
   16adc:	mov	r1, fp
   16ae0:	bl	11cb0 <fputc@plt>
   16ae4:	cmp	r9, r5
   16ae8:	bne	16ad4 <add_exclude@@Base+0x1820>
   16aec:	cmp	r8, #0
   16af0:	bne	16f24 <add_exclude@@Base+0x1c70>
   16af4:	ldr	ip, [sp, #28]
   16af8:	cmp	ip, #0
   16afc:	beq	16e74 <add_exclude@@Base+0x1bc0>
   16b00:	mov	r2, r6
   16b04:	mov	r0, fp
   16b08:	ldr	r1, [sp, #68]	; 0x44
   16b0c:	bl	157ac <add_exclude@@Base+0x4f8>
   16b10:	b	16300 <add_exclude@@Base+0x104c>
   16b14:	mov	r0, #100	; 0x64
   16b18:	movw	r1, #10000	; 0x2710
   16b1c:	mul	r2, r0, r2
   16b20:	ldr	r0, [sp, #64]	; 0x40
   16b24:	lsr	r9, r9, #31
   16b28:	str	r9, [sp, #56]	; 0x38
   16b2c:	mla	ip, r1, r0, r2
   16b30:	mov	r1, #1
   16b34:	mov	r0, #9
   16b38:	mov	r2, #20
   16b3c:	str	r1, [sp, #72]	; 0x48
   16b40:	str	r0, [sp, #64]	; 0x40
   16b44:	add	ip, ip, r6
   16b48:	b	15dd8 <add_exclude@@Base+0xb24>
   16b4c:	ldr	r0, [sp, #64]	; 0x40
   16b50:	mov	ip, #100	; 0x64
   16b54:	lsr	r9, r9, #31
   16b58:	mov	r1, #1
   16b5c:	mov	r6, #6
   16b60:	str	r9, [sp, #56]	; 0x38
   16b64:	mla	ip, ip, r0, r2
   16b68:	str	r1, [sp, #72]	; 0x48
   16b6c:	mov	r2, #4
   16b70:	str	r6, [sp, #64]	; 0x40
   16b74:	b	15dd8 <add_exclude@@Base+0xb24>
   16b78:	cmp	r6, #0
   16b7c:	bne	16b14 <add_exclude@@Base+0x1860>
   16b80:	cmp	r2, #0
   16b84:	bne	16b4c <add_exclude@@Base+0x1898>
   16b88:	lsr	r9, r9, #31
   16b8c:	ldr	ip, [sp, #64]	; 0x40
   16b90:	mov	r1, #1
   16b94:	mov	r6, #3
   16b98:	str	r9, [sp, #56]	; 0x38
   16b9c:	str	r1, [sp, #72]	; 0x48
   16ba0:	str	r6, [sp, #64]	; 0x40
   16ba4:	b	15dd8 <add_exclude@@Base+0xb24>
   16ba8:	ldr	r1, [sp, #64]	; 0x40
   16bac:	mov	ip, #100	; 0x64
   16bb0:	mov	r6, #1
   16bb4:	lsr	r9, r9, #31
   16bb8:	str	r6, [sp, #72]	; 0x48
   16bbc:	mov	r6, #5
   16bc0:	mla	ip, ip, r1, r2
   16bc4:	str	r9, [sp, #56]	; 0x38
   16bc8:	mov	r2, #0
   16bcc:	str	r6, [sp, #64]	; 0x40
   16bd0:	b	15dd8 <add_exclude@@Base+0xb24>
   16bd4:	ldr	r6, [sp, #24]
   16bd8:	cmp	r6, #45	; 0x2d
   16bdc:	movne	r3, #45	; 0x2d
   16be0:	strne	r3, [sp, #56]	; 0x38
   16be4:	bne	168c8 <add_exclude@@Base+0x1614>
   16be8:	str	r6, [sp, #56]	; 0x38
   16bec:	bic	r9, r5, r5, asr #31
   16bf0:	mvn	r3, sl
   16bf4:	cmp	r9, #1
   16bf8:	movcs	ip, r9
   16bfc:	movcc	ip, #1
   16c00:	str	ip, [sp, #24]
   16c04:	cmp	ip, r3
   16c08:	bcs	15910 <add_exclude@@Base+0x65c>
   16c0c:	cmp	fp, #0
   16c10:	beq	16c80 <add_exclude@@Base+0x19cc>
   16c14:	cmp	r9, #1
   16c18:	ldr	r2, [sp, #64]	; 0x40
   16c1c:	movls	r3, #0
   16c20:	movhi	r3, #1
   16c24:	cmp	r2, #0
   16c28:	movne	r3, #0
   16c2c:	cmp	r3, #0
   16c30:	beq	16c74 <add_exclude@@Base+0x19c0>
   16c34:	subs	r2, r5, #1
   16c38:	beq	16c74 <add_exclude@@Base+0x19c0>
   16c3c:	mov	r6, #0
   16c40:	str	r4, [sp, #72]	; 0x48
   16c44:	mov	r3, r6
   16c48:	mov	r4, r2
   16c4c:	mov	r6, r5
   16c50:	mov	r5, r3
   16c54:	add	r5, r5, #1
   16c58:	mov	r0, #32
   16c5c:	mov	r1, fp
   16c60:	bl	11cb0 <fputc@plt>
   16c64:	cmp	r5, r4
   16c68:	bne	16c54 <add_exclude@@Base+0x19a0>
   16c6c:	ldr	r4, [sp, #72]	; 0x48
   16c70:	mov	r5, r6
   16c74:	ldr	r0, [sp, #56]	; 0x38
   16c78:	mov	r1, fp
   16c7c:	bl	11cb0 <fputc@plt>
   16c80:	ldr	r3, [sp, #24]
   16c84:	add	r7, r7, #10
   16c88:	mov	r6, #45	; 0x2d
   16c8c:	str	r7, [sp, #72]	; 0x48
   16c90:	add	sl, sl, r3
   16c94:	str	r6, [sp, #24]
   16c98:	b	166f4 <add_exclude@@Base+0x1440>
   16c9c:	mov	r0, r9
   16ca0:	mov	r1, r6
   16ca4:	mov	r2, #1
   16ca8:	mov	r3, fp
   16cac:	bl	11a4c <fwrite@plt>
   16cb0:	b	16300 <add_exclude@@Base+0x104c>
   16cb4:	mov	r2, #45	; 0x2d
   16cb8:	str	r2, [sp, #56]	; 0x38
   16cbc:	b	168bc <add_exclude@@Base+0x1608>
   16cc0:	mov	r0, r8
   16cc4:	mov	r1, r7
   16cc8:	mov	r2, #1
   16ccc:	mov	r3, fp
   16cd0:	bl	11a4c <fwrite@plt>
   16cd4:	b	15ec0 <add_exclude@@Base+0xc0c>
   16cd8:	sub	r0, r7, #3
   16cdc:	mov	r1, r6
   16ce0:	mov	r2, #1
   16ce4:	mov	r3, fp
   16ce8:	bl	11a4c <fwrite@plt>
   16cec:	b	15d10 <add_exclude@@Base+0xa5c>
   16cf0:	sub	r1, r7, #3
   16cf4:	mov	r2, r6
   16cf8:	mov	r0, fp
   16cfc:	bl	1576c <add_exclude@@Base+0x4b8>
   16d00:	b	15d10 <add_exclude@@Base+0xa5c>
   16d04:	cmp	r5, #0
   16d08:	beq	162e4 <add_exclude@@Base+0x1030>
   16d0c:	mov	r8, #0
   16d10:	add	r8, r8, #1
   16d14:	mov	r0, #48	; 0x30
   16d18:	mov	r1, fp
   16d1c:	bl	11cb0 <fputc@plt>
   16d20:	cmp	r8, r5
   16d24:	bne	16d10 <add_exclude@@Base+0x1a5c>
   16d28:	b	162e4 <add_exclude@@Base+0x1030>
   16d2c:	cmp	r6, r3
   16d30:	bcs	15910 <add_exclude@@Base+0x65c>
   16d34:	cmp	fp, #0
   16d38:	movne	r9, #0
   16d3c:	beq	16d58 <add_exclude@@Base+0x1aa4>
   16d40:	add	r9, r9, #1
   16d44:	mov	r0, #32
   16d48:	mov	r1, fp
   16d4c:	bl	11cb0 <fputc@plt>
   16d50:	cmp	r6, r9
   16d54:	bne	16d40 <add_exclude@@Base+0x1a8c>
   16d58:	cmp	r6, r5
   16d5c:	add	sl, sl, r6
   16d60:	movge	r5, #0
   16d64:	movge	r9, r5
   16d68:	rsblt	r5, r6, r5
   16d6c:	biclt	r9, r5, r5, asr #31
   16d70:	cmp	r7, #0
   16d74:	beq	166f4 <add_exclude@@Base+0x1440>
   16d78:	cmp	r9, #1
   16d7c:	movcs	r2, r9
   16d80:	movcc	r2, #1
   16d84:	mvn	r3, sl
   16d88:	cmp	r2, r3
   16d8c:	str	r2, [sp, #76]	; 0x4c
   16d90:	bcs	15910 <add_exclude@@Base+0x65c>
   16d94:	cmp	fp, #0
   16d98:	beq	16dec <add_exclude@@Base+0x1b38>
   16d9c:	cmp	r9, #1
   16da0:	ldr	r6, [sp, #64]	; 0x40
   16da4:	movls	r3, #0
   16da8:	movhi	r3, #1
   16dac:	cmp	r6, #0
   16db0:	movne	r3, #0
   16db4:	cmp	r3, #0
   16db8:	beq	16de0 <add_exclude@@Base+0x1b2c>
   16dbc:	subs	r6, r5, #1
   16dc0:	beq	16de0 <add_exclude@@Base+0x1b2c>
   16dc4:	mov	r7, #0
   16dc8:	add	r7, r7, #1
   16dcc:	mov	r0, #32
   16dd0:	mov	r1, fp
   16dd4:	bl	11cb0 <fputc@plt>
   16dd8:	cmp	r7, r6
   16ddc:	bne	16dc8 <add_exclude@@Base+0x1b14>
   16de0:	ldr	r0, [sp, #56]	; 0x38
   16de4:	mov	r1, fp
   16de8:	bl	11cb0 <fputc@plt>
   16dec:	ldr	ip, [sp, #76]	; 0x4c
   16df0:	add	sl, sl, ip
   16df4:	b	166f4 <add_exclude@@Base+0x1440>
   16df8:	cmp	r5, #0
   16dfc:	beq	16770 <add_exclude@@Base+0x14bc>
   16e00:	mov	r9, #0
   16e04:	add	r9, r9, #1
   16e08:	mov	r0, #48	; 0x30
   16e0c:	mov	r1, fp
   16e10:	bl	11cb0 <fputc@plt>
   16e14:	cmp	r9, r5
   16e18:	bne	16e04 <add_exclude@@Base+0x1b50>
   16e1c:	b	16770 <add_exclude@@Base+0x14bc>
   16e20:	cmp	r5, #0
   16e24:	beq	15ce8 <add_exclude@@Base+0xa34>
   16e28:	add	r9, r9, #1
   16e2c:	mov	r0, #48	; 0x30
   16e30:	mov	r1, fp
   16e34:	bl	11cb0 <fputc@plt>
   16e38:	cmp	r9, r5
   16e3c:	bne	16e28 <add_exclude@@Base+0x1b74>
   16e40:	b	15ce8 <add_exclude@@Base+0xa34>
   16e44:	bic	r9, r5, r5, asr #31
   16e48:	b	166f4 <add_exclude@@Base+0x1440>
   16e4c:	cmp	r5, #0
   16e50:	beq	15e9c <add_exclude@@Base+0xbe8>
   16e54:	mov	r8, #0
   16e58:	add	r8, r8, #1
   16e5c:	mov	r0, #48	; 0x30
   16e60:	mov	r1, fp
   16e64:	bl	11cb0 <fputc@plt>
   16e68:	cmp	r8, r5
   16e6c:	bne	16e58 <add_exclude@@Base+0x1ba4>
   16e70:	b	15e9c <add_exclude@@Base+0xbe8>
   16e74:	mov	r1, r6
   16e78:	ldr	r0, [sp, #68]	; 0x44
   16e7c:	mov	r2, #1
   16e80:	mov	r3, fp
   16e84:	bl	11a4c <fwrite@plt>
   16e88:	b	16300 <add_exclude@@Base+0x104c>
   16e8c:	mov	r6, #0
   16e90:	str	r6, [sp, #64]	; 0x40
   16e94:	b	15df4 <add_exclude@@Base+0xb40>
   16e98:	mov	ip, #0
   16e9c:	str	ip, [sp, #64]	; 0x40
   16ea0:	b	15df4 <add_exclude@@Base+0xb40>
   16ea4:	add	r0, r4, #2
   16ea8:	mov	r7, #1
   16eac:	mov	r1, r0
   16eb0:	ldrb	r2, [r0], #1
   16eb4:	add	r7, r7, #1
   16eb8:	cmp	r2, #58	; 0x3a
   16ebc:	bne	1644c <add_exclude@@Base+0x1198>
   16ec0:	b	16eac <add_exclude@@Base+0x1bf8>
   16ec4:	ldr	ip, [sp, #36]	; 0x24
   16ec8:	asr	r2, r1, #31
   16ecc:	mov	r6, #2
   16ed0:	str	r6, [sp, #64]	; 0x40
   16ed4:	smull	ip, r0, ip, r1
   16ed8:	add	r1, r0, r1
   16edc:	rsb	ip, r2, r1, asr r6
   16ee0:	add	ip, ip, #1
   16ee4:	b	15dc8 <add_exclude@@Base+0xb14>
   16ee8:	movw	r1, #63636	; 0xf894
   16eec:	movt	r1, #65535	; 0xffff
   16ef0:	rsb	r1, r7, r1
   16ef4:	add	ip, r9, #1888	; 0x760
   16ef8:	cmp	r9, r1
   16efc:	add	ip, ip, #12
   16f00:	mov	r2, #0
   16f04:	mov	r6, #4
   16f08:	movge	r1, #0
   16f0c:	movlt	r1, #1
   16f10:	add	ip, ip, r7
   16f14:	str	r1, [sp, #56]	; 0x38
   16f18:	str	r2, [sp, #72]	; 0x48
   16f1c:	str	r6, [sp, #64]	; 0x40
   16f20:	b	15dd8 <add_exclude@@Base+0xb24>
   16f24:	mov	r2, r6
   16f28:	mov	r0, fp
   16f2c:	ldr	r1, [sp, #68]	; 0x44
   16f30:	bl	1576c <add_exclude@@Base+0x4b8>
   16f34:	b	16300 <add_exclude@@Base+0x104c>
   16f38:	mov	ip, #0
   16f3c:	mov	r2, #32
   16f40:	str	ip, [sp, #56]	; 0x38
   16f44:	strb	r2, [sp, #124]	; 0x7c
   16f48:	mov	r2, #37	; 0x25
   16f4c:	str	ip, [sp, #64]	; 0x40
   16f50:	strb	r2, [sp, #125]	; 0x7d
   16f54:	b	15d58 <add_exclude@@Base+0xaa4>
   16f58:	mov	r5, #9
   16f5c:	ldr	ip, [sp, #1204]	; 0x4b4
   16f60:	str	r5, [sp, #64]	; 0x40
   16f64:	b	15dc8 <add_exclude@@Base+0xb14>
   16f68:	ldrb	r2, [r4]
   16f6c:	b	163d4 <add_exclude@@Base+0x1120>
   16f70:	sub	r1, r1, #1
   16f74:	tst	r1, #3
   16f78:	movwne	r1, #365	; 0x16d
   16f7c:	bne	16fd0 <add_exclude@@Base+0x1d1c>
   16f80:	ldr	r0, [sp, #40]	; 0x28
   16f84:	smull	r6, r0, r0, r1
   16f88:	mov	r6, #100	; 0x64
   16f8c:	str	r0, [sp, #72]	; 0x48
   16f90:	asr	r0, r1, #31
   16f94:	ldr	ip, [sp, #72]	; 0x48
   16f98:	rsb	ip, r0, ip, asr #5
   16f9c:	mls	r6, r6, ip, r1
   16fa0:	cmp	r6, #0
   16fa4:	movwne	r1, #366	; 0x16e
   16fa8:	bne	16fd0 <add_exclude@@Base+0x1d1c>
   16fac:	ldr	ip, [sp, #72]	; 0x48
   16fb0:	mov	r6, #400	; 0x190
   16fb4:	rsb	r0, r0, ip, asr #7
   16fb8:	movw	ip, #366	; 0x16e
   16fbc:	mls	r1, r6, r0, r1
   16fc0:	movw	r0, #365	; 0x16d
   16fc4:	cmp	r1, #0
   16fc8:	moveq	r1, ip
   16fcc:	movne	r1, r0
   16fd0:	ldr	r6, [sp, #56]	; 0x38
   16fd4:	add	r0, r7, r1
   16fd8:	ldr	ip, [sp, #36]	; 0x24
   16fdc:	mvn	r7, #0
   16fe0:	rsb	r1, r6, r0
   16fe4:	add	r1, r1, #380	; 0x17c
   16fe8:	add	r1, r1, #2
   16fec:	smull	ip, r6, ip, r1
   16ff0:	asr	ip, r1, #31
   16ff4:	add	r6, r6, r1
   16ff8:	rsb	ip, ip, r6, asr #2
   16ffc:	rsb	ip, ip, ip, lsl #3
   17000:	rsb	r1, ip, r1
   17004:	rsb	r1, r1, r0
   17008:	add	r1, r1, #3
   1700c:	b	16200 <add_exclude@@Base+0xf4c>
   17010:	cmp	r5, #0
   17014:	beq	166b0 <add_exclude@@Base+0x13fc>
   17018:	mov	r9, #0
   1701c:	add	r9, r9, #1
   17020:	mov	r0, #48	; 0x30
   17024:	mov	r1, fp
   17028:	bl	11cb0 <fputc@plt>
   1702c:	cmp	r9, r5
   17030:	bne	1701c <add_exclude@@Base+0x1d68>
   17034:	b	166b0 <add_exclude@@Base+0x13fc>
   17038:	cmp	r5, #0
   1703c:	beq	16550 <add_exclude@@Base+0x129c>
   17040:	mov	r6, #0
   17044:	add	r6, r6, #1
   17048:	mov	r0, #48	; 0x30
   1704c:	mov	r1, fp
   17050:	bl	11cb0 <fputc@plt>
   17054:	cmp	r6, r5
   17058:	bne	17044 <add_exclude@@Base+0x1d90>
   1705c:	b	16550 <add_exclude@@Base+0x129c>
   17060:	cmp	r5, #0
   17064:	beq	15fd4 <add_exclude@@Base+0xd20>
   17068:	mov	r6, #0
   1706c:	add	r6, r6, #1
   17070:	mov	r0, #48	; 0x30
   17074:	mov	r1, fp
   17078:	bl	11cb0 <fputc@plt>
   1707c:	cmp	r6, r5
   17080:	bne	1706c <add_exclude@@Base+0x1db8>
   17084:	b	15fd4 <add_exclude@@Base+0xd20>
   17088:	mov	r0, r2
   1708c:	b	163c0 <add_exclude@@Base+0x110c>
   17090:	ldr	ip, [pc, #-2288]	; 167a8 <add_exclude@@Base+0x14f4>
   17094:	ldr	r6, [sp, #68]	; 0x44
   17098:	add	ip, pc, ip
   1709c:	str	ip, [sp, #68]	; 0x44
   170a0:	b	16a8c <add_exclude@@Base+0x17d8>
   170a4:	cmp	r1, #0
   170a8:	movle	ip, #0
   170ac:	movgt	ip, #1
   170b0:	b	167ec <add_exclude@@Base+0x1538>
   170b4:	cmp	r5, #0
   170b8:	beq	16aec <add_exclude@@Base+0x1838>
   170bc:	mov	r9, #0
   170c0:	add	r9, r9, #1
   170c4:	mov	r0, #48	; 0x30
   170c8:	mov	r1, fp
   170cc:	bl	11cb0 <fputc@plt>
   170d0:	cmp	r9, r5
   170d4:	bne	170c0 <add_exclude@@Base+0x1e0c>
   170d8:	b	16aec <add_exclude@@Base+0x1838>
   170dc:	movw	r2, #63636	; 0xf894
   170e0:	movt	r2, #65535	; 0xffff
   170e4:	rsb	r2, r7, r2
   170e8:	cmp	r9, r2
   170ec:	blt	16428 <add_exclude@@Base+0x1174>
   170f0:	mov	r6, #2
   170f4:	add	ip, ip, #100	; 0x64
   170f8:	str	r6, [sp, #64]	; 0x40
   170fc:	b	15dc8 <add_exclude@@Base+0xb14>
   17100:	cmp	r6, #0
   17104:	beq	16968 <add_exclude@@Base+0x16b4>
   17108:	mov	r7, #0
   1710c:	add	r7, r7, #1
   17110:	mov	r0, #48	; 0x30
   17114:	mov	r1, fp
   17118:	bl	11cb0 <fputc@plt>
   1711c:	cmp	r7, r6
   17120:	bne	1710c <add_exclude@@Base+0x1e58>
   17124:	b	16968 <add_exclude@@Base+0x16b4>
   17128:	cmp	r5, #0
   1712c:	beq	17088 <add_exclude@@Base+0x1dd4>
   17130:	mov	r7, r3
   17134:	add	r7, r7, #1
   17138:	mov	r0, #48	; 0x30
   1713c:	mov	r1, fp
   17140:	bl	11cb0 <fputc@plt>
   17144:	cmp	r7, r5
   17148:	bne	17134 <add_exclude@@Base+0x1e80>
   1714c:	b	163bc <add_exclude@@Base+0x1108>
   17150:	ldr	ip, [sp, #1204]	; 0x4b4
   17154:	str	r5, [sp, #64]	; 0x40
   17158:	b	15dc8 <add_exclude@@Base+0xb14>
   1715c:	bl	119d4 <__stack_chk_fail@plt>
   17160:	push	{r4, lr}
   17164:	sub	sp, sp, #8
   17168:	mov	lr, r2
   1716c:	mov	r4, r1
   17170:	ldr	ip, [sp, #16]
   17174:	mov	r1, r0
   17178:	str	r3, [sp]
   1717c:	mov	r2, r4
   17180:	mov	r3, lr
   17184:	mov	r0, #0
   17188:	str	ip, [sp, #4]
   1718c:	bl	157ec <add_exclude@@Base+0x538>
   17190:	add	sp, sp, #8
   17194:	pop	{r4, pc}
   17198:	push	{r4, lr}
   1719c:	mov	r4, r0
   171a0:	ldr	r0, [pc, #64]	; 171e8 <add_exclude@@Base+0x1f34>
   171a4:	mov	r1, #0
   171a8:	add	r0, pc, r0
   171ac:	bl	11aac <open64@plt>
   171b0:	cmp	r4, r0
   171b4:	mov	r3, r0
   171b8:	moveq	r3, #1
   171bc:	beq	171e0 <add_exclude@@Base+0x1f2c>
   171c0:	cmp	r3, #0
   171c4:	movlt	r3, #0
   171c8:	blt	171e0 <add_exclude@@Base+0x1f2c>
   171cc:	bl	11d70 <close@plt>
   171d0:	bl	11bc0 <__errno_location@plt>
   171d4:	mov	r3, #0
   171d8:	mov	r2, #9
   171dc:	str	r2, [r0]
   171e0:	mov	r0, r3
   171e4:	pop	{r4, pc}
   171e8:	andeq	pc, r0, r4, lsr #4
   171ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   171f0:	mov	r9, r0
   171f4:	mov	r0, r2
   171f8:	mov	r7, r2
   171fc:	mov	sl, r1
   17200:	bl	11c20 <fileno@plt>
   17204:	cmp	r0, #1
   17208:	beq	1733c <add_exclude@@Base+0x2088>
   1720c:	cmp	r0, #2
   17210:	beq	17334 <add_exclude@@Base+0x2080>
   17214:	cmp	r0, #0
   17218:	beq	172dc <add_exclude@@Base+0x2028>
   1721c:	mov	r0, #2
   17220:	mov	r1, r0
   17224:	bl	119e0 <dup2@plt>
   17228:	subs	r5, r0, #2
   1722c:	movne	r5, #1
   17230:	mov	r0, #1
   17234:	mov	r1, r0
   17238:	bl	119e0 <dup2@plt>
   1723c:	subs	r6, r0, #1
   17240:	movne	r6, #1
   17244:	mov	r0, #0
   17248:	mov	r1, r0
   1724c:	bl	119e0 <dup2@plt>
   17250:	cmp	r0, #0
   17254:	beq	172e4 <add_exclude@@Base+0x2030>
   17258:	mov	r0, #0
   1725c:	bl	17198 <add_exclude@@Base+0x1ee4>
   17260:	cmp	r0, #0
   17264:	moveq	r4, r0
   17268:	moveq	r8, #1
   1726c:	beq	172a8 <add_exclude@@Base+0x1ff4>
   17270:	cmp	r6, #0
   17274:	mov	r8, #1
   17278:	bne	172f0 <add_exclude@@Base+0x203c>
   1727c:	cmp	r5, #0
   17280:	beq	17294 <add_exclude@@Base+0x1fe0>
   17284:	mov	r0, #2
   17288:	bl	17198 <add_exclude@@Base+0x1ee4>
   1728c:	subs	r4, r0, #0
   17290:	beq	1731c <add_exclude@@Base+0x2068>
   17294:	mov	r0, r9
   17298:	mov	r1, sl
   1729c:	mov	r2, r7
   172a0:	bl	11b30 <freopen64@plt>
   172a4:	mov	r4, r0
   172a8:	bl	11bc0 <__errno_location@plt>
   172ac:	cmp	r5, #0
   172b0:	mov	r7, r0
   172b4:	ldr	r5, [r0]
   172b8:	bne	17328 <add_exclude@@Base+0x2074>
   172bc:	cmp	r6, #0
   172c0:	bne	17310 <add_exclude@@Base+0x205c>
   172c4:	cmp	r8, #0
   172c8:	bne	17304 <add_exclude@@Base+0x2050>
   172cc:	cmp	r4, #0
   172d0:	mov	r0, r4
   172d4:	streq	r5, [r7]
   172d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   172dc:	mov	r5, r0
   172e0:	mov	r6, r0
   172e4:	cmp	r6, #0
   172e8:	mov	r8, #0
   172ec:	beq	1727c <add_exclude@@Base+0x1fc8>
   172f0:	mov	r0, #1
   172f4:	bl	17198 <add_exclude@@Base+0x1ee4>
   172f8:	cmp	r0, #0
   172fc:	bne	1727c <add_exclude@@Base+0x1fc8>
   17300:	b	172a4 <add_exclude@@Base+0x1ff0>
   17304:	mov	r0, #0
   17308:	bl	11d70 <close@plt>
   1730c:	b	172cc <add_exclude@@Base+0x2018>
   17310:	mov	r0, #1
   17314:	bl	11d70 <close@plt>
   17318:	b	172c4 <add_exclude@@Base+0x2010>
   1731c:	bl	11bc0 <__errno_location@plt>
   17320:	ldr	r5, [r0]
   17324:	mov	r7, r0
   17328:	mov	r0, #2
   1732c:	bl	11d70 <close@plt>
   17330:	b	172bc <add_exclude@@Base+0x2008>
   17334:	mov	r5, #0
   17338:	b	17230 <add_exclude@@Base+0x1f7c>
   1733c:	mov	r5, #0
   17340:	mov	r6, r5
   17344:	b	17244 <add_exclude@@Base+0x1f90>
   17348:	cmp	r0, #9
   1734c:	push	{r4, r5, r6, r7, r8, lr}
   17350:	bhi	173e4 <add_exclude@@Base+0x2130>
   17354:	mov	r7, #11
   17358:	movw	r8, #43691	; 0xaaab
   1735c:	movt	r8, #43690	; 0xaaaa
   17360:	cmp	r7, #9
   17364:	bls	173dc <add_exclude@@Base+0x2128>
   17368:	umull	r2, r3, r8, r7
   1736c:	lsr	r3, r3, #1
   17370:	add	r3, r3, r3, lsl #1
   17374:	cmp	r7, r3
   17378:	beq	173c8 <add_exclude@@Base+0x2114>
   1737c:	mov	r6, #16
   17380:	mov	r5, #9
   17384:	mov	r4, #3
   17388:	b	17398 <add_exclude@@Base+0x20e4>
   1738c:	bl	23efc <fts_children@@Base+0x3758>
   17390:	cmp	r1, #0
   17394:	beq	173c8 <add_exclude@@Base+0x2114>
   17398:	add	r5, r5, r6
   1739c:	add	r4, r4, #2
   173a0:	cmp	r5, r7
   173a4:	mov	r0, r7
   173a8:	add	r6, r6, #8
   173ac:	mov	r1, r4
   173b0:	bcc	1738c <add_exclude@@Base+0x20d8>
   173b4:	mov	r1, r4
   173b8:	mov	r0, r7
   173bc:	bl	23efc <fts_children@@Base+0x3758>
   173c0:	cmp	r1, #0
   173c4:	bne	173d4 <add_exclude@@Base+0x2120>
   173c8:	add	r7, r7, #2
   173cc:	cmn	r7, #1
   173d0:	bne	17360 <add_exclude@@Base+0x20ac>
   173d4:	mov	r0, r7
   173d8:	pop	{r4, r5, r6, r7, r8, pc}
   173dc:	mov	r4, #3
   173e0:	b	173b4 <add_exclude@@Base+0x2100>
   173e4:	orr	r7, r0, #1
   173e8:	cmn	r7, #1
   173ec:	bne	17358 <add_exclude@@Base+0x20a4>
   173f0:	b	173d4 <add_exclude@@Base+0x2120>
   173f4:	push	{r3, lr}
   173f8:	ror	r0, r0, #3
   173fc:	bl	23efc <fts_children@@Base+0x3758>
   17400:	mov	r0, r1
   17404:	pop	{r3, pc}
   17408:	subs	r3, r1, r0
   1740c:	rsbs	r0, r3, #0
   17410:	adcs	r0, r0, r3
   17414:	bx	lr
   17418:	push	{r4, lr}
   1741c:	mov	r4, r0
   17420:	ldr	r3, [r4, #24]
   17424:	mov	r0, r1
   17428:	ldr	r1, [r4, #8]
   1742c:	blx	r3
   17430:	ldr	r3, [r4, #8]
   17434:	cmp	r0, r3
   17438:	bcs	17448 <add_exclude@@Base+0x2194>
   1743c:	ldr	r3, [r4]
   17440:	add	r0, r3, r0, lsl #3
   17444:	pop	{r4, pc}
   17448:	bl	11d64 <abort@plt>
   1744c:	push	{r4, r5, r6, r7, r8, lr}
   17450:	mov	r7, r2
   17454:	mov	r8, r3
   17458:	mov	r6, r0
   1745c:	mov	r5, r1
   17460:	bl	17418 <add_exclude@@Base+0x2164>
   17464:	str	r0, [r7]
   17468:	mov	r4, r0
   1746c:	ldr	r2, [r0]
   17470:	cmp	r2, #0
   17474:	beq	17508 <add_exclude@@Base+0x2254>
   17478:	cmp	r5, r2
   1747c:	beq	1749c <add_exclude@@Base+0x21e8>
   17480:	mov	r1, r2
   17484:	ldr	r3, [r6, #28]
   17488:	mov	r0, r5
   1748c:	blx	r3
   17490:	cmp	r0, #0
   17494:	beq	174fc <add_exclude@@Base+0x2248>
   17498:	ldr	r2, [r4]
   1749c:	cmp	r8, #0
   174a0:	beq	174cc <add_exclude@@Base+0x2218>
   174a4:	ldr	r3, [r4, #4]
   174a8:	cmp	r3, #0
   174ac:	streq	r3, [r4]
   174b0:	ldmne	r3, {r0, r1}
   174b4:	movne	ip, #0
   174b8:	stmne	r4, {r0, r1}
   174bc:	strne	ip, [r3]
   174c0:	ldrne	r1, [r6, #36]	; 0x24
   174c4:	strne	r1, [r3, #4]
   174c8:	strne	r3, [r6, #36]	; 0x24
   174cc:	mov	r0, r2
   174d0:	pop	{r4, r5, r6, r7, r8, pc}
   174d4:	ldr	r2, [ip]
   174d8:	cmp	r2, r5
   174dc:	beq	1751c <add_exclude@@Base+0x2268>
   174e0:	mov	r1, r2
   174e4:	mov	r0, r5
   174e8:	ldr	r2, [r6, #28]
   174ec:	blx	r2
   174f0:	cmp	r0, #0
   174f4:	bne	17514 <add_exclude@@Base+0x2260>
   174f8:	ldr	r4, [r4, #4]
   174fc:	ldr	ip, [r4, #4]
   17500:	cmp	ip, #0
   17504:	bne	174d4 <add_exclude@@Base+0x2220>
   17508:	mov	r2, #0
   1750c:	mov	r0, r2
   17510:	pop	{r4, r5, r6, r7, r8, pc}
   17514:	ldr	ip, [r4, #4]
   17518:	ldr	r2, [ip]
   1751c:	cmp	r8, #0
   17520:	beq	174cc <add_exclude@@Base+0x2218>
   17524:	ldr	r1, [ip, #4]
   17528:	mov	r3, #0
   1752c:	mov	r0, r2
   17530:	str	r1, [r4, #4]
   17534:	str	r3, [ip]
   17538:	ldr	r3, [r6, #36]	; 0x24
   1753c:	str	r3, [ip, #4]
   17540:	str	ip, [r6, #36]	; 0x24
   17544:	pop	{r4, r5, r6, r7, r8, pc}
   17548:	ldr	r1, [pc, #176]	; 17600 <add_exclude@@Base+0x234c>
   1754c:	mov	r2, r0
   17550:	ldr	r3, [r0]
   17554:	add	r1, pc, r1
   17558:	cmp	r3, r1
   1755c:	beq	175ec <add_exclude@@Base+0x2338>
   17560:	vldr	s15, [r3, #8]
   17564:	vldr	s14, [pc, #136]	; 175f4 <add_exclude@@Base+0x2340>
   17568:	vcmpe.f32	s15, s14
   1756c:	vmrs	APSR_nzcv, fpscr
   17570:	ble	175d8 <add_exclude@@Base+0x2324>
   17574:	vldr	s13, [pc, #124]	; 175f8 <add_exclude@@Base+0x2344>
   17578:	vcmpe.f32	s15, s13
   1757c:	vmrs	APSR_nzcv, fpscr
   17580:	bpl	175d8 <add_exclude@@Base+0x2324>
   17584:	vldr	s13, [pc, #112]	; 175fc <add_exclude@@Base+0x2348>
   17588:	vldr	s12, [r3, #12]
   1758c:	vcmpe.f32	s12, s13
   17590:	vmrs	APSR_nzcv, fpscr
   17594:	ble	175d8 <add_exclude@@Base+0x2324>
   17598:	vldr	s13, [r3]
   1759c:	vcmpe.f32	s13, #0.0
   175a0:	vmrs	APSR_nzcv, fpscr
   175a4:	blt	175d8 <add_exclude@@Base+0x2324>
   175a8:	vadd.f32	s14, s13, s14
   175ac:	vldr	s12, [r3, #4]
   175b0:	vcmpe.f32	s14, s12
   175b4:	vmrs	APSR_nzcv, fpscr
   175b8:	bpl	175d8 <add_exclude@@Base+0x2324>
   175bc:	vmov.f32	s13, #112	; 0x3f800000  1.0
   175c0:	vcmpe.f32	s12, s13
   175c4:	vmrs	APSR_nzcv, fpscr
   175c8:	bhi	175d8 <add_exclude@@Base+0x2324>
   175cc:	vcmpe.f32	s15, s14
   175d0:	vmrs	APSR_nzcv, fpscr
   175d4:	bgt	175ec <add_exclude@@Base+0x2338>
   175d8:	ldr	r3, [pc, #36]	; 17604 <add_exclude@@Base+0x2350>
   175dc:	mov	r0, #0
   175e0:	add	r3, pc, r3
   175e4:	str	r3, [r2]
   175e8:	bx	lr
   175ec:	mov	r0, #1
   175f0:	bx	lr
   175f4:	stclcc	12, cr12, [ip, #820]	; 0x334
   175f8:	svccc	0x00666666
   175fc:	svccc	0x008ccccd
   17600:	andeq	lr, r0, r4, lsl #29
   17604:	strdeq	lr, [r0], -r8
   17608:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1760c:	mov	r8, r1
   17610:	ldr	r6, [r1]
   17614:	mov	r5, r0
   17618:	ldr	r3, [r1, #4]
   1761c:	mov	sl, r2
   17620:	cmp	r6, r3
   17624:	addcc	r6, r6, #8
   17628:	movcc	r9, #0
   1762c:	bcs	176d4 <add_exclude@@Base+0x2420>
   17630:	ldr	fp, [r6, #-8]
   17634:	mov	r7, r6
   17638:	cmp	fp, #0
   1763c:	beq	176c8 <add_exclude@@Base+0x2414>
   17640:	ldr	r4, [r6, #-4]
   17644:	cmp	r4, #0
   17648:	bne	17668 <add_exclude@@Base+0x23b4>
   1764c:	b	176b8 <add_exclude@@Base+0x2404>
   17650:	ldr	r2, [r0, #4]
   17654:	cmp	r3, #0
   17658:	str	r2, [r4, #4]
   1765c:	str	r4, [r0, #4]
   17660:	mov	r4, r3
   17664:	beq	176b4 <add_exclude@@Base+0x2400>
   17668:	ldr	fp, [r4]
   1766c:	mov	r0, r5
   17670:	mov	r1, fp
   17674:	bl	17418 <add_exclude@@Base+0x2164>
   17678:	ldr	r3, [r4, #4]
   1767c:	ldr	r2, [r0]
   17680:	cmp	r2, #0
   17684:	bne	17650 <add_exclude@@Base+0x239c>
   17688:	str	fp, [r0]
   1768c:	cmp	r3, #0
   17690:	ldr	r1, [r5, #12]
   17694:	add	r1, r1, #1
   17698:	str	r1, [r5, #12]
   1769c:	str	r2, [r4]
   176a0:	ldr	r2, [r5, #36]	; 0x24
   176a4:	str	r2, [r4, #4]
   176a8:	str	r4, [r5, #36]	; 0x24
   176ac:	mov	r4, r3
   176b0:	bne	17668 <add_exclude@@Base+0x23b4>
   176b4:	ldr	fp, [r6, #-8]
   176b8:	cmp	sl, #0
   176bc:	str	r9, [r6, #-4]
   176c0:	beq	176dc <add_exclude@@Base+0x2428>
   176c4:	ldr	r3, [r8, #4]
   176c8:	cmp	r3, r7
   176cc:	add	r6, r6, #8
   176d0:	bhi	17630 <add_exclude@@Base+0x237c>
   176d4:	mov	r0, #1
   176d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   176dc:	mov	r0, r5
   176e0:	mov	r1, fp
   176e4:	bl	17418 <add_exclude@@Base+0x2164>
   176e8:	ldr	r3, [r0]
   176ec:	mov	r4, r0
   176f0:	cmp	r3, #0
   176f4:	beq	17740 <add_exclude@@Base+0x248c>
   176f8:	ldr	r0, [r5, #36]	; 0x24
   176fc:	cmp	r0, #0
   17700:	beq	17754 <add_exclude@@Base+0x24a0>
   17704:	ldr	r2, [r0, #4]
   17708:	str	r2, [r5, #36]	; 0x24
   1770c:	str	fp, [r0]
   17710:	ldr	r2, [r4, #4]
   17714:	str	r2, [r0, #4]
   17718:	str	r0, [r4, #4]
   1771c:	str	r9, [r6, #-8]
   17720:	add	r6, r6, #8
   17724:	ldr	r3, [r8, #4]
   17728:	ldr	r2, [r8, #12]
   1772c:	cmp	r3, r7
   17730:	sub	r2, r2, #1
   17734:	str	r2, [r8, #12]
   17738:	bhi	17630 <add_exclude@@Base+0x237c>
   1773c:	b	176d4 <add_exclude@@Base+0x2420>
   17740:	str	fp, [r0]
   17744:	ldr	r3, [r5, #12]
   17748:	add	r3, r3, #1
   1774c:	str	r3, [r5, #12]
   17750:	b	1771c <add_exclude@@Base+0x2468>
   17754:	mov	r0, #8
   17758:	bl	11ac4 <malloc@plt>
   1775c:	cmp	r0, #0
   17760:	bne	1770c <add_exclude@@Base+0x2458>
   17764:	mov	r0, sl
   17768:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1776c:	ldr	r0, [r0, #8]
   17770:	bx	lr
   17774:	ldr	r0, [r0, #12]
   17778:	bx	lr
   1777c:	ldr	r0, [r0, #16]
   17780:	bx	lr
   17784:	ldr	r3, [r0]
   17788:	ldr	r2, [r0, #4]
   1778c:	cmp	r3, r2
   17790:	bcs	177f4 <add_exclude@@Base+0x2540>
   17794:	add	r1, r3, #8
   17798:	add	r2, r2, #7
   1779c:	rsb	r2, r1, r2
   177a0:	add	r3, r3, #16
   177a4:	bic	r2, r2, #7
   177a8:	mov	r0, #0
   177ac:	add	ip, r3, r2
   177b0:	ldr	r3, [r1, #-8]
   177b4:	cmp	r3, #0
   177b8:	beq	177e4 <add_exclude@@Base+0x2530>
   177bc:	ldr	r3, [r1, #-4]
   177c0:	mov	r2, #1
   177c4:	cmp	r3, #0
   177c8:	beq	177dc <add_exclude@@Base+0x2528>
   177cc:	ldr	r3, [r3, #4]
   177d0:	add	r2, r2, #1
   177d4:	cmp	r3, #0
   177d8:	bne	177cc <add_exclude@@Base+0x2518>
   177dc:	cmp	r0, r2
   177e0:	movcc	r0, r2
   177e4:	add	r1, r1, #8
   177e8:	cmp	r1, ip
   177ec:	bne	177b0 <add_exclude@@Base+0x24fc>
   177f0:	bx	lr
   177f4:	mov	r0, #0
   177f8:	bx	lr
   177fc:	push	{r4}		; (str r4, [sp, #-4]!)
   17800:	ldr	r3, [r0]
   17804:	ldr	r2, [r0, #4]
   17808:	cmp	r3, r2
   1780c:	bcs	1789c <add_exclude@@Base+0x25e8>
   17810:	add	r2, r2, #7
   17814:	add	r1, r3, #8
   17818:	rsb	ip, r1, r2
   1781c:	add	r3, r3, #16
   17820:	bic	ip, ip, #7
   17824:	mov	r2, #0
   17828:	add	r4, r3, ip
   1782c:	mov	ip, r2
   17830:	ldr	r3, [r1, #-8]
   17834:	cmp	r3, #0
   17838:	beq	17860 <add_exclude@@Base+0x25ac>
   1783c:	ldr	r3, [r1, #-4]
   17840:	add	ip, ip, #1
   17844:	add	r2, r2, #1
   17848:	cmp	r3, #0
   1784c:	beq	17860 <add_exclude@@Base+0x25ac>
   17850:	ldr	r3, [r3, #4]
   17854:	add	r2, r2, #1
   17858:	cmp	r3, #0
   1785c:	bne	17850 <add_exclude@@Base+0x259c>
   17860:	add	r1, r1, #8
   17864:	cmp	r1, r4
   17868:	bne	17830 <add_exclude@@Base+0x257c>
   1786c:	ldr	r3, [r0, #12]
   17870:	cmp	r3, ip
   17874:	movne	r0, #0
   17878:	beq	17884 <add_exclude@@Base+0x25d0>
   1787c:	pop	{r4}		; (ldr r4, [sp], #4)
   17880:	bx	lr
   17884:	ldr	r0, [r0, #16]
   17888:	pop	{r4}		; (ldr r4, [sp], #4)
   1788c:	subs	r3, r0, r2
   17890:	rsbs	r0, r3, #0
   17894:	adcs	r0, r0, r3
   17898:	bx	lr
   1789c:	mov	r2, #0
   178a0:	mov	ip, r2
   178a4:	b	1786c <add_exclude@@Base+0x25b8>
   178a8:	push	{r4, r5, r6, r7, r8, lr}
   178ac:	sub	sp, sp, #8
   178b0:	mov	r4, r1
   178b4:	mov	r5, r0
   178b8:	bl	1777c <add_exclude@@Base+0x24c8>
   178bc:	mov	r8, r0
   178c0:	mov	r0, r5
   178c4:	bl	1776c <add_exclude@@Base+0x24b8>
   178c8:	mov	r6, r0
   178cc:	mov	r0, r5
   178d0:	bl	17774 <add_exclude@@Base+0x24c0>
   178d4:	mov	r7, r0
   178d8:	mov	r0, r5
   178dc:	bl	17784 <add_exclude@@Base+0x24d0>
   178e0:	ldr	r2, [pc, #144]	; 17978 <add_exclude@@Base+0x26c4>
   178e4:	mov	r3, r8
   178e8:	mov	r1, #1
   178ec:	add	r2, pc, r2
   178f0:	mov	r5, r0
   178f4:	mov	r0, r4
   178f8:	bl	11c2c <__fprintf_chk@plt>
   178fc:	ldr	r2, [pc, #120]	; 1797c <add_exclude@@Base+0x26c8>
   17900:	mov	r3, r6
   17904:	mov	r0, r4
   17908:	mov	r1, #1
   1790c:	add	r2, pc, r2
   17910:	bl	11c2c <__fprintf_chk@plt>
   17914:	vmov	s15, r7
   17918:	vldr	d5, [pc, #80]	; 17970 <add_exclude@@Base+0x26bc>
   1791c:	ldr	r2, [pc, #92]	; 17980 <add_exclude@@Base+0x26cc>
   17920:	vcvt.f64.u32	d4, s15
   17924:	mov	r3, r7
   17928:	vmov	s15, r6
   1792c:	mov	r0, r4
   17930:	mov	r1, #1
   17934:	add	r2, pc, r2
   17938:	vmul.f64	d5, d4, d5
   1793c:	vcvt.f64.u32	d6, s15
   17940:	vdiv.f64	d7, d5, d6
   17944:	vstr	d7, [sp]
   17948:	bl	11c2c <__fprintf_chk@plt>
   1794c:	ldr	r2, [pc, #48]	; 17984 <add_exclude@@Base+0x26d0>
   17950:	mov	r0, r4
   17954:	mov	r3, r5
   17958:	mov	r1, #1
   1795c:	add	r2, pc, r2
   17960:	add	sp, sp, #8
   17964:	pop	{r4, r5, r6, r7, r8, lr}
   17968:	b	11c2c <__fprintf_chk@plt>
   1796c:	nop	{0}
   17970:	andeq	r0, r0, r0
   17974:	subsmi	r0, r9, r0
   17978:	andeq	lr, r0, r0, lsl #22
   1797c:	strdeq	lr, [r0], -r8
   17980:	andeq	lr, r0, r8, ror #21
   17984:	andeq	lr, r0, r4, ror #21
   17988:	push	{r4, r5, r6, lr}
   1798c:	mov	r6, r0
   17990:	mov	r5, r1
   17994:	bl	17418 <add_exclude@@Base+0x2164>
   17998:	ldr	r3, [r0]
   1799c:	mov	r4, r0
   179a0:	cmp	r3, #0
   179a4:	bne	179b0 <add_exclude@@Base+0x26fc>
   179a8:	b	179dc <add_exclude@@Base+0x2728>
   179ac:	ldr	r3, [r4]
   179b0:	cmp	r5, r3
   179b4:	mov	r1, r3
   179b8:	mov	r0, r5
   179bc:	beq	179e8 <add_exclude@@Base+0x2734>
   179c0:	ldr	r3, [r6, #28]
   179c4:	blx	r3
   179c8:	cmp	r0, #0
   179cc:	bne	179e4 <add_exclude@@Base+0x2730>
   179d0:	ldr	r4, [r4, #4]
   179d4:	cmp	r4, #0
   179d8:	bne	179ac <add_exclude@@Base+0x26f8>
   179dc:	mov	r0, #0
   179e0:	pop	{r4, r5, r6, pc}
   179e4:	ldr	r3, [r4]
   179e8:	mov	r0, r3
   179ec:	pop	{r4, r5, r6, pc}
   179f0:	push	{r3, lr}
   179f4:	ldr	r3, [r0, #16]
   179f8:	cmp	r3, #0
   179fc:	beq	17a3c <add_exclude@@Base+0x2788>
   17a00:	ldr	r3, [r0]
   17a04:	ldr	r2, [r0, #4]
   17a08:	cmp	r3, r2
   17a0c:	bcs	17a38 <add_exclude@@Base+0x2784>
   17a10:	ldr	r0, [r3]
   17a14:	cmp	r0, #0
   17a18:	beq	17a2c <add_exclude@@Base+0x2778>
   17a1c:	b	17a44 <add_exclude@@Base+0x2790>
   17a20:	ldr	r0, [r3]
   17a24:	cmp	r0, #0
   17a28:	popne	{r3, pc}
   17a2c:	add	r3, r3, #8
   17a30:	cmp	r3, r2
   17a34:	bcc	17a20 <add_exclude@@Base+0x276c>
   17a38:	bl	11d64 <abort@plt>
   17a3c:	mov	r0, r3
   17a40:	pop	{r3, pc}
   17a44:	pop	{r3, pc}
   17a48:	push	{r3, r4, r5, lr}
   17a4c:	mov	r5, r0
   17a50:	mov	r4, r1
   17a54:	bl	17418 <add_exclude@@Base+0x2164>
   17a58:	mov	r2, r0
   17a5c:	mov	r3, r0
   17a60:	b	17a6c <add_exclude@@Base+0x27b8>
   17a64:	cmp	r3, #0
   17a68:	beq	17a84 <add_exclude@@Base+0x27d0>
   17a6c:	ldr	ip, [r3]
   17a70:	ldr	r3, [r3, #4]
   17a74:	cmp	ip, r4
   17a78:	bne	17a64 <add_exclude@@Base+0x27b0>
   17a7c:	cmp	r3, #0
   17a80:	bne	17aac <add_exclude@@Base+0x27f8>
   17a84:	ldr	r3, [r5, #4]
   17a88:	b	17a98 <add_exclude@@Base+0x27e4>
   17a8c:	ldr	r0, [r2]
   17a90:	cmp	r0, #0
   17a94:	popne	{r3, r4, r5, pc}
   17a98:	add	r2, r2, #8
   17a9c:	cmp	r2, r3
   17aa0:	bcc	17a8c <add_exclude@@Base+0x27d8>
   17aa4:	mov	r0, #0
   17aa8:	pop	{r3, r4, r5, pc}
   17aac:	ldr	r0, [r3]
   17ab0:	pop	{r3, r4, r5, pc}
   17ab4:	push	{r4, r5, r6, r7}
   17ab8:	mov	r6, r0
   17abc:	ldm	r0, {r5, ip}
   17ac0:	cmp	ip, r5
   17ac4:	bls	17b48 <add_exclude@@Base+0x2894>
   17ac8:	add	r5, r5, #8
   17acc:	mov	r0, #0
   17ad0:	ldr	r3, [r5, #-8]
   17ad4:	mov	r7, r5
   17ad8:	cmp	r3, #0
   17adc:	beq	17b28 <add_exclude@@Base+0x2874>
   17ae0:	cmp	r2, r0
   17ae4:	bls	17b34 <add_exclude@@Base+0x2880>
   17ae8:	str	r3, [r1, r0, lsl #2]
   17aec:	add	r4, r0, #1
   17af0:	ldr	r3, [r5, #-4]
   17af4:	add	ip, r1, r0, lsl #2
   17af8:	cmp	r3, #0
   17afc:	beq	17b3c <add_exclude@@Base+0x2888>
   17b00:	mov	r0, r4
   17b04:	cmp	r0, r2
   17b08:	beq	17b34 <add_exclude@@Base+0x2880>
   17b0c:	ldr	r4, [r3]
   17b10:	add	r0, r0, #1
   17b14:	str	r4, [ip, #4]!
   17b18:	ldr	r3, [r3, #4]
   17b1c:	cmp	r3, #0
   17b20:	bne	17b04 <add_exclude@@Base+0x2850>
   17b24:	ldr	ip, [r6, #4]
   17b28:	cmp	ip, r7
   17b2c:	add	r5, r5, #8
   17b30:	bhi	17ad0 <add_exclude@@Base+0x281c>
   17b34:	pop	{r4, r5, r6, r7}
   17b38:	bx	lr
   17b3c:	ldr	ip, [r6, #4]
   17b40:	mov	r0, r4
   17b44:	b	17b28 <add_exclude@@Base+0x2874>
   17b48:	mov	r0, #0
   17b4c:	b	17b34 <add_exclude@@Base+0x2880>
   17b50:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17b54:	mov	r7, r2
   17b58:	ldr	r8, [r0]
   17b5c:	mov	r9, r0
   17b60:	ldr	r2, [r0, #4]
   17b64:	mov	r6, r1
   17b68:	mov	r5, #0
   17b6c:	cmp	r2, r8
   17b70:	bls	17bc0 <add_exclude@@Base+0x290c>
   17b74:	ldr	r3, [r8]
   17b78:	cmp	r3, #0
   17b7c:	beq	17bb4 <add_exclude@@Base+0x2900>
   17b80:	mov	r0, r3
   17b84:	mov	r4, r8
   17b88:	b	17b90 <add_exclude@@Base+0x28dc>
   17b8c:	ldr	r0, [r4]
   17b90:	mov	r1, r7
   17b94:	blx	r6
   17b98:	cmp	r0, #0
   17b9c:	beq	17bc0 <add_exclude@@Base+0x290c>
   17ba0:	ldr	r4, [r4, #4]
   17ba4:	add	r5, r5, #1
   17ba8:	cmp	r4, #0
   17bac:	bne	17b8c <add_exclude@@Base+0x28d8>
   17bb0:	ldr	r2, [r9, #4]
   17bb4:	add	r8, r8, #8
   17bb8:	cmp	r2, r8
   17bbc:	bhi	17b74 <add_exclude@@Base+0x28c0>
   17bc0:	mov	r0, r5
   17bc4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17bc8:	push	{r3, r4, r5, lr}
   17bcc:	mov	r5, r1
   17bd0:	ldrb	r3, [r0]
   17bd4:	cmp	r3, #0
   17bd8:	beq	17c08 <add_exclude@@Base+0x2954>
   17bdc:	mov	r4, r0
   17be0:	mov	r1, #0
   17be4:	rsb	r0, r1, r1, lsl #5
   17be8:	mov	r1, r5
   17bec:	add	r0, r3, r0
   17bf0:	bl	23efc <fts_children@@Base+0x3758>
   17bf4:	ldrb	r3, [r4, #1]!
   17bf8:	cmp	r3, #0
   17bfc:	bne	17be4 <add_exclude@@Base+0x2930>
   17c00:	mov	r0, r1
   17c04:	pop	{r3, r4, r5, pc}
   17c08:	mov	r1, r3
   17c0c:	b	17c00 <add_exclude@@Base+0x294c>
   17c10:	push	{r4}		; (str r4, [sp, #-4]!)
   17c14:	mov	ip, r0
   17c18:	ldr	r4, [pc, #24]	; 17c38 <add_exclude@@Base+0x2984>
   17c1c:	add	r4, pc, r4
   17c20:	ldm	r4!, {r0, r1, r2, r3}
   17c24:	ldr	r4, [r4]
   17c28:	stmia	ip!, {r0, r1, r2, r3}
   17c2c:	str	r4, [ip]
   17c30:	pop	{r4}		; (ldr r4, [sp], #4)
   17c34:	bx	lr
   17c38:			; <UNDEFINED> instruction: 0x0000e7bc
   17c3c:	push	{r4, r5, r6, r7, r8, lr}
   17c40:	subs	r8, r2, #0
   17c44:	mov	r7, r0
   17c48:	mov	r5, r1
   17c4c:	mov	r6, r3
   17c50:	beq	17d44 <add_exclude@@Base+0x2a90>
   17c54:	cmp	r6, #0
   17c58:	beq	17d38 <add_exclude@@Base+0x2a84>
   17c5c:	mov	r0, #40	; 0x28
   17c60:	bl	11ac4 <malloc@plt>
   17c64:	subs	r4, r0, #0
   17c68:	beq	17d5c <add_exclude@@Base+0x2aa8>
   17c6c:	cmp	r5, #0
   17c70:	beq	17d50 <add_exclude@@Base+0x2a9c>
   17c74:	mov	r0, r4
   17c78:	str	r5, [r0, #20]!
   17c7c:	bl	17548 <add_exclude@@Base+0x2294>
   17c80:	cmp	r0, #0
   17c84:	beq	17d28 <add_exclude@@Base+0x2a74>
   17c88:	ldrb	r3, [r5, #16]
   17c8c:	vldr	s15, [r5, #8]
   17c90:	cmp	r3, #0
   17c94:	bne	17cbc <add_exclude@@Base+0x2a08>
   17c98:	vmov	s14, r7
   17c9c:	vcvt.f32.u32	s13, s14
   17ca0:	vldr	s14, [pc, #188]	; 17d64 <add_exclude@@Base+0x2ab0>
   17ca4:	vdiv.f32	s15, s13, s15
   17ca8:	vcmpe.f32	s15, s14
   17cac:	vmrs	APSR_nzcv, fpscr
   17cb0:	bge	17d20 <add_exclude@@Base+0x2a6c>
   17cb4:	vcvt.u32.f32	s15, s15
   17cb8:	vmov	r7, s15
   17cbc:	mov	r0, r7
   17cc0:	bl	17348 <add_exclude@@Base+0x2094>
   17cc4:	cmn	r0, #-1073741823	; 0xc0000001
   17cc8:	mov	r5, r0
   17ccc:	bhi	17d20 <add_exclude@@Base+0x2a6c>
   17cd0:	cmp	r0, #0
   17cd4:	str	r0, [r4, #8]
   17cd8:	beq	17d28 <add_exclude@@Base+0x2a74>
   17cdc:	mov	r1, #8
   17ce0:	bl	118e4 <calloc@plt>
   17ce4:	cmp	r0, #0
   17ce8:	str	r0, [r4]
   17cec:	beq	17d28 <add_exclude@@Base+0x2a74>
   17cf0:	ldr	r3, [sp, #24]
   17cf4:	mov	r2, #0
   17cf8:	add	r5, r0, r5, lsl #3
   17cfc:	str	r8, [r4, #24]
   17d00:	str	r5, [r4, #4]
   17d04:	mov	r0, r4
   17d08:	str	r6, [r4, #28]
   17d0c:	str	r3, [r4, #32]
   17d10:	str	r2, [r4, #12]
   17d14:	str	r2, [r4, #16]
   17d18:	str	r2, [r4, #36]	; 0x24
   17d1c:	pop	{r4, r5, r6, r7, r8, pc}
   17d20:	mov	r3, #0
   17d24:	str	r3, [r4, #8]
   17d28:	mov	r0, r4
   17d2c:	bl	11974 <free@plt>
   17d30:	mov	r0, #0
   17d34:	pop	{r4, r5, r6, r7, r8, pc}
   17d38:	ldr	r6, [pc, #40]	; 17d68 <add_exclude@@Base+0x2ab4>
   17d3c:	add	r6, pc, r6
   17d40:	b	17c5c <add_exclude@@Base+0x29a8>
   17d44:	ldr	r8, [pc, #32]	; 17d6c <add_exclude@@Base+0x2ab8>
   17d48:	add	r8, pc, r8
   17d4c:	b	17c54 <add_exclude@@Base+0x29a0>
   17d50:	ldr	r5, [pc, #24]	; 17d70 <add_exclude@@Base+0x2abc>
   17d54:	add	r5, pc, r5
   17d58:	b	17c74 <add_exclude@@Base+0x29c0>
   17d5c:	mov	r0, r4
   17d60:	pop	{r4, r5, r6, r7, r8, pc}
   17d64:	svcmi	0x00800000
   17d68:			; <UNDEFINED> instruction: 0xfffff6c4
   17d6c:			; <UNDEFINED> instruction: 0xfffff6a4
   17d70:	andeq	lr, r0, r4, lsl #13
   17d74:	push	{r4, r5, r6, r7, r8, lr}
   17d78:	mov	r5, r0
   17d7c:	ldr	r7, [r0]
   17d80:	ldr	r3, [r0, #4]
   17d84:	cmp	r7, r3
   17d88:	addcc	r7, r7, #8
   17d8c:	movcc	r6, #0
   17d90:	bcs	17e10 <add_exclude@@Base+0x2b5c>
   17d94:	ldr	r2, [r7, #-8]
   17d98:	mov	r8, r7
   17d9c:	cmp	r2, #0
   17da0:	beq	17e04 <add_exclude@@Base+0x2b50>
   17da4:	ldr	r4, [r7, #-4]
   17da8:	cmp	r4, #0
   17dac:	beq	17de4 <add_exclude@@Base+0x2b30>
   17db0:	ldr	r3, [r5, #32]
   17db4:	cmp	r3, #0
   17db8:	beq	17dc4 <add_exclude@@Base+0x2b10>
   17dbc:	ldr	r0, [r4]
   17dc0:	blx	r3
   17dc4:	ldr	r3, [r4, #4]
   17dc8:	str	r6, [r4]
   17dcc:	ldr	r2, [r5, #36]	; 0x24
   17dd0:	cmp	r3, #0
   17dd4:	str	r2, [r4, #4]
   17dd8:	str	r4, [r5, #36]	; 0x24
   17ddc:	mov	r4, r3
   17de0:	bne	17db0 <add_exclude@@Base+0x2afc>
   17de4:	ldr	r3, [r5, #32]
   17de8:	cmp	r3, #0
   17dec:	beq	17df8 <add_exclude@@Base+0x2b44>
   17df0:	ldr	r0, [r7, #-8]
   17df4:	blx	r3
   17df8:	str	r6, [r7, #-8]
   17dfc:	str	r6, [r7, #-4]
   17e00:	ldr	r3, [r5, #4]
   17e04:	cmp	r3, r8
   17e08:	add	r7, r7, #8
   17e0c:	bhi	17d94 <add_exclude@@Base+0x2ae0>
   17e10:	mov	r3, #0
   17e14:	str	r3, [r5, #12]
   17e18:	str	r3, [r5, #16]
   17e1c:	pop	{r4, r5, r6, r7, r8, pc}
   17e20:	push	{r3, r4, r5, r6, r7, lr}
   17e24:	mov	r5, r0
   17e28:	ldr	r3, [r0, #32]
   17e2c:	cmp	r3, #0
   17e30:	beq	17e40 <add_exclude@@Base+0x2b8c>
   17e34:	ldr	r3, [r0, #16]
   17e38:	cmp	r3, #0
   17e3c:	bne	17ebc <add_exclude@@Base+0x2c08>
   17e40:	ldr	r3, [r5, #4]
   17e44:	ldr	r6, [r5]
   17e48:	cmp	r6, r3
   17e4c:	bcs	17e88 <add_exclude@@Base+0x2bd4>
   17e50:	add	r6, r6, #8
   17e54:	ldr	r0, [r6, #-4]
   17e58:	mov	r7, r6
   17e5c:	cmp	r0, #0
   17e60:	beq	17e7c <add_exclude@@Base+0x2bc8>
   17e64:	ldr	r4, [r0, #4]
   17e68:	bl	11974 <free@plt>
   17e6c:	cmp	r4, #0
   17e70:	mov	r0, r4
   17e74:	bne	17e64 <add_exclude@@Base+0x2bb0>
   17e78:	ldr	r3, [r5, #4]
   17e7c:	cmp	r7, r3
   17e80:	add	r6, r6, #8
   17e84:	bcc	17e54 <add_exclude@@Base+0x2ba0>
   17e88:	ldr	r0, [r5, #36]	; 0x24
   17e8c:	cmp	r0, #0
   17e90:	beq	17ea8 <add_exclude@@Base+0x2bf4>
   17e94:	ldr	r4, [r0, #4]
   17e98:	bl	11974 <free@plt>
   17e9c:	cmp	r4, #0
   17ea0:	mov	r0, r4
   17ea4:	bne	17e94 <add_exclude@@Base+0x2be0>
   17ea8:	ldr	r0, [r5]
   17eac:	bl	11974 <free@plt>
   17eb0:	mov	r0, r5
   17eb4:	pop	{r3, r4, r5, r6, r7, lr}
   17eb8:	b	11974 <free@plt>
   17ebc:	ldr	r6, [r0]
   17ec0:	ldr	r3, [r0, #4]
   17ec4:	cmp	r6, r3
   17ec8:	bcs	17e88 <add_exclude@@Base+0x2bd4>
   17ecc:	ldr	r0, [r6]
   17ed0:	cmp	r0, #0
   17ed4:	movne	r4, r6
   17ed8:	bne	17ee4 <add_exclude@@Base+0x2c30>
   17edc:	b	17efc <add_exclude@@Base+0x2c48>
   17ee0:	ldr	r0, [r4]
   17ee4:	ldr	r3, [r5, #32]
   17ee8:	blx	r3
   17eec:	ldr	r4, [r4, #4]
   17ef0:	cmp	r4, #0
   17ef4:	bne	17ee0 <add_exclude@@Base+0x2c2c>
   17ef8:	ldr	r3, [r5, #4]
   17efc:	add	r6, r6, #8
   17f00:	cmp	r3, r6
   17f04:	bhi	17ecc <add_exclude@@Base+0x2c18>
   17f08:	b	17e44 <add_exclude@@Base+0x2b90>
   17f0c:	ldr	r3, [pc, #392]	; 1809c <add_exclude@@Base+0x2de8>
   17f10:	ldr	r2, [pc, #392]	; 180a0 <add_exclude@@Base+0x2dec>
   17f14:	add	r3, pc, r3
   17f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f1c:	sub	sp, sp, #52	; 0x34
   17f20:	ldr	r5, [r0, #20]
   17f24:	mov	r4, r0
   17f28:	ldr	r6, [r3, r2]
   17f2c:	vldr	s15, [r5, #8]
   17f30:	ldrb	r2, [r5, #16]
   17f34:	ldr	r3, [r6]
   17f38:	cmp	r2, #0
   17f3c:	str	r3, [sp, #44]	; 0x2c
   17f40:	bne	17f68 <add_exclude@@Base+0x2cb4>
   17f44:	vmov	s14, r1
   17f48:	vcvt.f32.u32	s13, s14
   17f4c:	vldr	s14, [pc, #324]	; 18098 <add_exclude@@Base+0x2de4>
   17f50:	vdiv.f32	s15, s13, s15
   17f54:	vcmpe.f32	s15, s14
   17f58:	vmrs	APSR_nzcv, fpscr
   17f5c:	bge	18060 <add_exclude@@Base+0x2dac>
   17f60:	vcvt.u32.f32	s15, s15
   17f64:	vmov	r1, s15
   17f68:	mov	r0, r1
   17f6c:	bl	17348 <add_exclude@@Base+0x2094>
   17f70:	sub	r3, r0, #1
   17f74:	mov	r7, r0
   17f78:	cmn	r3, #-1073741822	; 0xc0000002
   17f7c:	bhi	18060 <add_exclude@@Base+0x2dac>
   17f80:	ldr	r3, [r4, #8]
   17f84:	cmp	r3, r0
   17f88:	beq	18040 <add_exclude@@Base+0x2d8c>
   17f8c:	mov	r1, #8
   17f90:	bl	118e4 <calloc@plt>
   17f94:	cmp	r0, #0
   17f98:	mov	r3, r0
   17f9c:	str	r0, [sp, #4]
   17fa0:	beq	18060 <add_exclude@@Base+0x2dac>
   17fa4:	ldr	fp, [r4, #24]
   17fa8:	add	r8, sp, #4
   17fac:	ldr	sl, [r4, #28]
   17fb0:	mov	ip, #0
   17fb4:	ldr	r9, [r4, #32]
   17fb8:	mov	r0, r8
   17fbc:	ldr	lr, [r4, #36]	; 0x24
   17fc0:	mov	r2, ip
   17fc4:	mov	r1, r4
   17fc8:	add	r3, r3, r7, lsl #3
   17fcc:	str	r5, [sp, #24]
   17fd0:	str	r7, [sp, #12]
   17fd4:	str	r3, [sp, #8]
   17fd8:	str	fp, [sp, #28]
   17fdc:	str	sl, [sp, #32]
   17fe0:	str	r9, [sp, #36]	; 0x24
   17fe4:	str	lr, [sp, #40]	; 0x28
   17fe8:	str	ip, [sp, #16]
   17fec:	str	ip, [sp, #20]
   17ff0:	bl	17608 <add_exclude@@Base+0x2354>
   17ff4:	subs	r5, r0, #0
   17ff8:	bne	18068 <add_exclude@@Base+0x2db4>
   17ffc:	ldr	r3, [sp, #40]	; 0x28
   18000:	mov	r0, r4
   18004:	mov	r1, r8
   18008:	mov	r2, #1
   1800c:	str	r3, [r4, #36]	; 0x24
   18010:	bl	17608 <add_exclude@@Base+0x2354>
   18014:	cmp	r0, #0
   18018:	beq	18094 <add_exclude@@Base+0x2de0>
   1801c:	mov	r0, r4
   18020:	mov	r1, r8
   18024:	mov	r2, r5
   18028:	bl	17608 <add_exclude@@Base+0x2354>
   1802c:	cmp	r0, #0
   18030:	beq	18094 <add_exclude@@Base+0x2de0>
   18034:	ldr	r0, [sp, #4]
   18038:	bl	11974 <free@plt>
   1803c:	b	18044 <add_exclude@@Base+0x2d90>
   18040:	mov	r5, #1
   18044:	ldr	r1, [sp, #44]	; 0x2c
   18048:	mov	r0, r5
   1804c:	ldr	r3, [r6]
   18050:	cmp	r1, r3
   18054:	bne	18090 <add_exclude@@Base+0x2ddc>
   18058:	add	sp, sp, #52	; 0x34
   1805c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18060:	mov	r5, #0
   18064:	b	18044 <add_exclude@@Base+0x2d90>
   18068:	ldr	r0, [r4]
   1806c:	bl	11974 <free@plt>
   18070:	add	r0, sp, #8
   18074:	ldr	ip, [sp, #4]
   18078:	ldm	r0, {r0, r1, r2}
   1807c:	ldr	r3, [sp, #40]	; 0x28
   18080:	str	ip, [r4]
   18084:	stmib	r4, {r0, r1, r2}
   18088:	str	r3, [r4, #36]	; 0x24
   1808c:	b	18044 <add_exclude@@Base+0x2d90>
   18090:	bl	119d4 <__stack_chk_fail@plt>
   18094:	bl	11d64 <abort@plt>
   18098:	svcmi	0x00800000
   1809c:	andeq	r0, r2, r4, ror #1
   180a0:			; <UNDEFINED> instruction: 0x000001b4
   180a4:	ldr	r3, [pc, #428]	; 18258 <add_exclude@@Base+0x2fa4>
   180a8:	ldr	ip, [pc, #428]	; 1825c <add_exclude@@Base+0x2fa8>
   180ac:	add	r3, pc, r3
   180b0:	push	{r4, r5, r6, r7, r8, lr}
   180b4:	subs	r8, r1, #0
   180b8:	ldr	r4, [r3, ip]
   180bc:	sub	sp, sp, #8
   180c0:	mov	r5, r2
   180c4:	mov	r6, r0
   180c8:	ldr	r3, [r4]
   180cc:	str	r3, [sp, #4]
   180d0:	beq	18210 <add_exclude@@Base+0x2f5c>
   180d4:	mov	r3, #0
   180d8:	mov	r2, sp
   180dc:	bl	1744c <add_exclude@@Base+0x2198>
   180e0:	cmp	r0, #0
   180e4:	beq	18110 <add_exclude@@Base+0x2e5c>
   180e8:	cmp	r5, #0
   180ec:	moveq	r0, r5
   180f0:	strne	r0, [r5]
   180f4:	movne	r0, #0
   180f8:	ldr	r2, [sp, #4]
   180fc:	ldr	r3, [r4]
   18100:	cmp	r2, r3
   18104:	bne	18250 <add_exclude@@Base+0x2f9c>
   18108:	add	sp, sp, #8
   1810c:	pop	{r4, r5, r6, r7, r8, pc}
   18110:	vldr	s11, [r6, #8]
   18114:	vcvt.f32.u32	s14, s11
   18118:	ldr	r3, [r6, #20]
   1811c:	vldr	s15, [r3, #8]
   18120:	vldr	s13, [r6, #12]
   18124:	vmul.f32	s15, s14, s15
   18128:	vcvt.f32.u32	s14, s13
   1812c:	vcmpe.f32	s14, s15
   18130:	vmrs	APSR_nzcv, fpscr
   18134:	bgt	18184 <add_exclude@@Base+0x2ed0>
   18138:	ldr	r3, [sp]
   1813c:	ldr	r2, [r3]
   18140:	cmp	r2, #0
   18144:	beq	18214 <add_exclude@@Base+0x2f60>
   18148:	ldr	r3, [r6, #36]	; 0x24
   1814c:	cmp	r3, #0
   18150:	beq	18238 <add_exclude@@Base+0x2f84>
   18154:	ldr	r2, [r3, #4]
   18158:	str	r2, [r6, #36]	; 0x24
   1815c:	str	r8, [r3]
   18160:	mov	r0, #1
   18164:	ldr	r2, [sp]
   18168:	ldr	r1, [r2, #4]
   1816c:	str	r1, [r3, #4]
   18170:	str	r3, [r2, #4]
   18174:	ldr	r3, [r6, #16]
   18178:	add	r3, r3, r0
   1817c:	str	r3, [r6, #16]
   18180:	b	180f8 <add_exclude@@Base+0x2e44>
   18184:	add	r0, r6, #20
   18188:	bl	17548 <add_exclude@@Base+0x2294>
   1818c:	vldr	s11, [r6, #8]
   18190:	vcvt.f32.u32	s15, s11
   18194:	ldr	r3, [r6, #20]
   18198:	vldr	s14, [r3, #8]
   1819c:	vldr	s11, [r6, #12]
   181a0:	vmul.f32	s13, s14, s15
   181a4:	vcvt.f32.u32	s12, s11
   181a8:	vcmpe.f32	s12, s13
   181ac:	vmrs	APSR_nzcv, fpscr
   181b0:	ble	18138 <add_exclude@@Base+0x2e84>
   181b4:	ldrb	r2, [r3, #16]
   181b8:	cmp	r2, #0
   181bc:	vldreq	s13, [r3, #12]
   181c0:	vldrne	s14, [r3, #12]
   181c4:	vmuleq.f32	s15, s15, s13
   181c8:	vmul.f32	s15, s14, s15
   181cc:	vldr	s14, [pc, #128]	; 18254 <add_exclude@@Base+0x2fa0>
   181d0:	vcmpe.f32	s15, s14
   181d4:	vmrs	APSR_nzcv, fpscr
   181d8:	bge	18248 <add_exclude@@Base+0x2f94>
   181dc:	vcvt.u32.f32	s15, s15
   181e0:	mov	r0, r6
   181e4:	vmov	r1, s15
   181e8:	bl	17f0c <add_exclude@@Base+0x2c58>
   181ec:	cmp	r0, #0
   181f0:	beq	18248 <add_exclude@@Base+0x2f94>
   181f4:	mov	r2, sp
   181f8:	mov	r0, r6
   181fc:	mov	r1, r8
   18200:	mov	r3, #0
   18204:	bl	1744c <add_exclude@@Base+0x2198>
   18208:	cmp	r0, #0
   1820c:	beq	18138 <add_exclude@@Base+0x2e84>
   18210:	bl	11d64 <abort@plt>
   18214:	str	r8, [r3]
   18218:	mov	r0, #1
   1821c:	ldr	r2, [r6, #16]
   18220:	ldr	r3, [r6, #12]
   18224:	add	r2, r2, r0
   18228:	str	r2, [r6, #16]
   1822c:	add	r3, r3, r0
   18230:	str	r3, [r6, #12]
   18234:	b	180f8 <add_exclude@@Base+0x2e44>
   18238:	mov	r0, #8
   1823c:	bl	11ac4 <malloc@plt>
   18240:	subs	r3, r0, #0
   18244:	bne	1815c <add_exclude@@Base+0x2ea8>
   18248:	mvn	r0, #0
   1824c:	b	180f8 <add_exclude@@Base+0x2e44>
   18250:	bl	119d4 <__stack_chk_fail@plt>
   18254:	svcmi	0x00800000
   18258:	andeq	pc, r1, ip, asr #30
   1825c:			; <UNDEFINED> instruction: 0x000001b4
   18260:	b	180a4 <add_exclude@@Base+0x2df0>
   18264:	ldr	r3, [pc, #100]	; 182d0 <add_exclude@@Base+0x301c>
   18268:	ldr	ip, [pc, #100]	; 182d4 <add_exclude@@Base+0x3020>
   1826c:	add	r3, pc, r3
   18270:	push	{r4, r5, lr}
   18274:	sub	sp, sp, #12
   18278:	ldr	r4, [r3, ip]
   1827c:	mov	r5, r1
   18280:	mov	r2, sp
   18284:	ldr	r3, [r4]
   18288:	str	r3, [sp, #4]
   1828c:	bl	180a4 <add_exclude@@Base+0x2df0>
   18290:	cmn	r0, #1
   18294:	beq	182c4 <add_exclude@@Base+0x3010>
   18298:	cmp	r0, #0
   1829c:	movne	r0, r5
   182a0:	beq	182bc <add_exclude@@Base+0x3008>
   182a4:	ldr	r2, [sp, #4]
   182a8:	ldr	r3, [r4]
   182ac:	cmp	r2, r3
   182b0:	bne	182cc <add_exclude@@Base+0x3018>
   182b4:	add	sp, sp, #12
   182b8:	pop	{r4, r5, pc}
   182bc:	ldr	r0, [sp]
   182c0:	b	182a4 <add_exclude@@Base+0x2ff0>
   182c4:	mov	r0, #0
   182c8:	b	182a4 <add_exclude@@Base+0x2ff0>
   182cc:	bl	119d4 <__stack_chk_fail@plt>
   182d0:	andeq	pc, r1, ip, lsl #27
   182d4:			; <UNDEFINED> instruction: 0x000001b4
   182d8:	ldr	ip, [pc, #304]	; 18410 <add_exclude@@Base+0x315c>
   182dc:	mov	r3, #1
   182e0:	push	{r4, r5, r6, r7, lr}
   182e4:	add	ip, pc, ip
   182e8:	ldr	lr, [pc, #292]	; 18414 <add_exclude@@Base+0x3160>
   182ec:	sub	sp, sp, #12
   182f0:	mov	r4, r0
   182f4:	mov	r2, sp
   182f8:	ldr	r5, [ip, lr]
   182fc:	ldr	ip, [r5]
   18300:	str	ip, [sp, #4]
   18304:	bl	1744c <add_exclude@@Base+0x2198>
   18308:	subs	r6, r0, #0
   1830c:	beq	1832c <add_exclude@@Base+0x3078>
   18310:	ldr	r3, [sp]
   18314:	ldr	r2, [r4, #16]
   18318:	sub	r2, r2, #1
   1831c:	str	r2, [r4, #16]
   18320:	ldr	r3, [r3]
   18324:	cmp	r3, #0
   18328:	beq	18348 <add_exclude@@Base+0x3094>
   1832c:	ldr	r2, [sp, #4]
   18330:	mov	r0, r6
   18334:	ldr	r3, [r5]
   18338:	cmp	r2, r3
   1833c:	bne	1840c <add_exclude@@Base+0x3158>
   18340:	add	sp, sp, #12
   18344:	pop	{r4, r5, r6, r7, pc}
   18348:	vldr	s12, [r4, #8]
   1834c:	vcvt.f32.u32	s14, s12
   18350:	ldr	r3, [r4, #12]
   18354:	ldr	r2, [r4, #20]
   18358:	sub	r3, r3, #1
   1835c:	str	r3, [r4, #12]
   18360:	vldr	s15, [r2]
   18364:	vmov	s13, r3
   18368:	vmul.f32	s15, s14, s15
   1836c:	vcvt.f32.u32	s14, s13
   18370:	vcmpe.f32	s14, s15
   18374:	vmrs	APSR_nzcv, fpscr
   18378:	bpl	1832c <add_exclude@@Base+0x3078>
   1837c:	add	r0, r4, #20
   18380:	bl	17548 <add_exclude@@Base+0x2294>
   18384:	vldr	s12, [r4, #8]
   18388:	vcvt.f32.u32	s15, s12
   1838c:	ldr	r3, [r4, #20]
   18390:	vldr	s14, [r3]
   18394:	vldr	s12, [r4, #12]
   18398:	vmul.f32	s14, s15, s14
   1839c:	vcvt.f32.u32	s13, s12
   183a0:	vcmpe.f32	s13, s14
   183a4:	vmrs	APSR_nzcv, fpscr
   183a8:	bpl	1832c <add_exclude@@Base+0x3078>
   183ac:	vldr	s14, [r3, #4]
   183b0:	vmul.f32	s15, s15, s14
   183b4:	ldrb	r2, [r3, #16]
   183b8:	mov	r0, r4
   183bc:	cmp	r2, #0
   183c0:	vldreq	s14, [r3, #8]
   183c4:	vmuleq.f32	s15, s15, s14
   183c8:	vcvt.u32.f32	s15, s15
   183cc:	vmov	r1, s15
   183d0:	bl	17f0c <add_exclude@@Base+0x2c58>
   183d4:	cmp	r0, #0
   183d8:	bne	1832c <add_exclude@@Base+0x3078>
   183dc:	ldr	r0, [r4, #36]	; 0x24
   183e0:	cmp	r0, #0
   183e4:	bne	183f0 <add_exclude@@Base+0x313c>
   183e8:	b	18400 <add_exclude@@Base+0x314c>
   183ec:	mov	r0, r7
   183f0:	ldr	r7, [r0, #4]
   183f4:	bl	11974 <free@plt>
   183f8:	cmp	r7, #0
   183fc:	bne	183ec <add_exclude@@Base+0x3138>
   18400:	mov	r3, #0
   18404:	str	r3, [r4, #36]	; 0x24
   18408:	b	1832c <add_exclude@@Base+0x3078>
   1840c:	bl	119d4 <__stack_chk_fail@plt>
   18410:	andeq	pc, r1, r4, lsl sp	; <UNPREDICTABLE>
   18414:			; <UNDEFINED> instruction: 0x000001b4
   18418:	ldr	ip, [pc, #1192]	; 188c8 <add_exclude@@Base+0x3614>
   1841c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18420:	vpush	{d8-d9}
   18424:	ands	r4, r3, #32
   18428:	ldr	lr, [pc, #1180]	; 188cc <add_exclude@@Base+0x3618>
   1842c:	sub	sp, sp, #140	; 0x8c
   18430:	add	ip, pc, ip
   18434:	moveq	r5, #1000	; 0x3e8
   18438:	movne	r5, #1024	; 0x400
   1843c:	str	r4, [sp, #56]	; 0x38
   18440:	mov	r8, r3
   18444:	str	r2, [sp, #28]
   18448:	mov	r3, ip
   1844c:	str	r5, [sp, #60]	; 0x3c
   18450:	mov	r7, r1
   18454:	ldr	lr, [ip, lr]
   18458:	and	r4, r8, #3
   1845c:	mov	r6, r0
   18460:	str	r4, [sp, #48]	; 0x30
   18464:	ldr	r3, [lr]
   18468:	str	lr, [sp, #44]	; 0x2c
   1846c:	str	r3, [sp, #132]	; 0x84
   18470:	bl	11cc8 <localeconv@plt>
   18474:	ldr	r5, [r0]
   18478:	mov	r4, r0
   1847c:	mov	r0, r5
   18480:	str	r5, [sp, #52]	; 0x34
   18484:	bl	11b84 <strlen@plt>
   18488:	sub	r3, r0, #1
   1848c:	mov	fp, r0
   18490:	cmp	r3, #15
   18494:	ldrhi	r5, [pc, #1076]	; 188d0 <add_exclude@@Base+0x361c>
   18498:	movhi	fp, #1
   1849c:	addhi	r5, pc, r5
   184a0:	strhi	r5, [sp, #52]	; 0x34
   184a4:	ldr	r5, [r4, #4]
   184a8:	ldr	r9, [r4, #8]
   184ac:	mov	r0, r5
   184b0:	str	r5, [sp, #40]	; 0x28
   184b4:	bl	11b84 <strlen@plt>
   184b8:	cmp	r0, #16
   184bc:	ldrhi	r4, [pc, #1040]	; 188d4 <add_exclude@@Base+0x3620>
   184c0:	addhi	r4, pc, r4
   184c4:	strhi	r4, [sp, #40]	; 0x28
   184c8:	ldrd	r4, [sp, #200]	; 0xc8
   184cc:	ldrd	r0, [sp, #192]	; 0xc0
   184d0:	cmp	r5, r1
   184d4:	cmpeq	r4, r0
   184d8:	ldr	r4, [sp, #28]
   184dc:	add	r4, r4, #648	; 0x288
   184e0:	str	r4, [sp, #32]
   184e4:	str	r4, [sp, #36]	; 0x24
   184e8:	bhi	18720 <add_exclude@@Base+0x346c>
   184ec:	ldrd	r2, [sp, #200]	; 0xc8
   184f0:	bl	2431c <fts_children@@Base+0x3b78>
   184f4:	orrs	r5, r2, r3
   184f8:	bne	18538 <add_exclude@@Base+0x3284>
   184fc:	ldrd	r2, [sp, #200]	; 0xc8
   18500:	ldrd	r0, [sp, #192]	; 0xc0
   18504:	bl	2431c <fts_children@@Base+0x3b78>
   18508:	mul	r2, r0, r7
   1850c:	mov	r3, r1
   18510:	umull	r4, r5, r0, r6
   18514:	mla	r1, r6, r1, r2
   18518:	mov	r2, r0
   1851c:	add	r5, r1, r5
   18520:	mov	r0, r4
   18524:	mov	r1, r5
   18528:	bl	2431c <fts_children@@Base+0x3b78>
   1852c:	cmp	r1, r7
   18530:	cmpeq	r0, r6
   18534:	beq	18b48 <add_exclude@@Base+0x3894>
   18538:	mov	r0, r6
   1853c:	mov	r1, r7
   18540:	bl	24260 <fts_children@@Base+0x3abc>
   18544:	vmov	d9, r0, r1
   18548:	ldrd	r0, [sp, #192]	; 0xc0
   1854c:	bl	24260 <fts_children@@Base+0x3abc>
   18550:	vmov	d8, r0, r1
   18554:	ldrd	r0, [sp, #200]	; 0xc8
   18558:	bl	24260 <fts_children@@Base+0x3abc>
   1855c:	tst	r8, #16
   18560:	vmov	d7, r0, r1
   18564:	vdiv.f64	d8, d8, d7
   18568:	vmul.f64	d8, d9, d8
   1856c:	beq	188e0 <add_exclude@@Base+0x362c>
   18570:	vldr	s15, [sp, #60]	; 0x3c
   18574:	mov	r6, #0
   18578:	vcvt.f64.s32	d6, s15
   1857c:	vmov.f64	d7, d6
   18580:	add	r6, r6, #1
   18584:	vmov.f64	d5, d7
   18588:	vmul.f64	d7, d7, d6
   1858c:	vcmpe.f64	d8, d7
   18590:	vmrs	APSR_nzcv, fpscr
   18594:	blt	185a0 <add_exclude@@Base+0x32ec>
   18598:	cmp	r6, #8
   1859c:	bne	18580 <add_exclude@@Base+0x32cc>
   185a0:	vdiv.f64	d8, d8, d5
   185a4:	ldr	r4, [sp, #48]	; 0x30
   185a8:	cmp	r4, #1
   185ac:	vmoveq	r0, r1, d8
   185b0:	beq	18610 <add_exclude@@Base+0x335c>
   185b4:	vldr	d7, [pc, #772]	; 188c0 <add_exclude@@Base+0x360c>
   185b8:	vcmpe.f64	d8, d7
   185bc:	vmov	r0, r1, d8
   185c0:	vmrs	APSR_nzcv, fpscr
   185c4:	bpl	18610 <add_exclude@@Base+0x335c>
   185c8:	bl	24368 <fts_children@@Base+0x3bc4>
   185cc:	ldr	r2, [sp, #48]	; 0x30
   185d0:	cmp	r2, #0
   185d4:	mov	r4, r0
   185d8:	mov	r5, r1
   185dc:	movne	r0, #0
   185e0:	movne	r1, #0
   185e4:	bne	18604 <add_exclude@@Base+0x3350>
   185e8:	bl	24260 <fts_children@@Base+0x3abc>
   185ec:	vmov	d7, r0, r1
   185f0:	ldr	r1, [sp, #48]	; 0x30
   185f4:	vcmp.f64	d8, d7
   185f8:	vmrs	APSR_nzcv, fpscr
   185fc:	moveq	r0, #0
   18600:	movne	r0, #1
   18604:	adds	r0, r0, r4
   18608:	adc	r1, r1, r5
   1860c:	bl	24260 <fts_children@@Base+0x3abc>
   18610:	ldr	r3, [pc, #704]	; 188d8 <add_exclude@@Base+0x3624>
   18614:	mvn	r2, #0
   18618:	strd	r0, [sp]
   1861c:	mov	r1, #1
   18620:	add	r3, pc, r3
   18624:	ldr	r0, [sp, #28]
   18628:	add	r4, fp, r1
   1862c:	bl	11bd8 <__sprintf_chk@plt>
   18630:	ldr	r0, [sp, #28]
   18634:	bl	11b84 <strlen@plt>
   18638:	ldr	r5, [sp, #56]	; 0x38
   1863c:	cmp	r5, #0
   18640:	movne	r3, #1
   18644:	moveq	r3, #2
   18648:	add	r3, r3, r4
   1864c:	mov	fp, r0
   18650:	cmp	r0, r3
   18654:	bhi	18674 <add_exclude@@Base+0x33c0>
   18658:	tst	r8, #8
   1865c:	beq	1892c <add_exclude@@Base+0x3678>
   18660:	ldr	r5, [sp, #28]
   18664:	add	r3, r5, r0
   18668:	ldrb	r3, [r3, #-1]
   1866c:	cmp	r3, #48	; 0x30
   18670:	bne	1892c <add_exclude@@Base+0x3678>
   18674:	vmov.f64	d5, #36	; 0x41200000  10.0
   18678:	ldr	r4, [sp, #48]	; 0x30
   1867c:	cmp	r4, #1
   18680:	vmul.f64	d8, d8, d5
   18684:	beq	186e8 <add_exclude@@Base+0x3434>
   18688:	vldr	d7, [pc, #560]	; 188c0 <add_exclude@@Base+0x360c>
   1868c:	vcmpe.f64	d8, d7
   18690:	vmrs	APSR_nzcv, fpscr
   18694:	bpl	186e8 <add_exclude@@Base+0x3434>
   18698:	vmov	r0, r1, d8
   1869c:	bl	24368 <fts_children@@Base+0x3bc4>
   186a0:	ldr	r2, [sp, #48]	; 0x30
   186a4:	cmp	r2, #0
   186a8:	mov	r4, r0
   186ac:	mov	r5, r1
   186b0:	movne	r0, #0
   186b4:	movne	r1, #0
   186b8:	bne	186d8 <add_exclude@@Base+0x3424>
   186bc:	bl	24260 <fts_children@@Base+0x3abc>
   186c0:	vmov	d7, r0, r1
   186c4:	ldr	r1, [sp, #48]	; 0x30
   186c8:	vcmp.f64	d8, d7
   186cc:	vmrs	APSR_nzcv, fpscr
   186d0:	moveq	r0, #0
   186d4:	movne	r0, #1
   186d8:	adds	r0, r0, r4
   186dc:	adc	r1, r1, r5
   186e0:	bl	24260 <fts_children@@Base+0x3abc>
   186e4:	vmov	d8, r0, r1
   186e8:	ldr	r3, [pc, #492]	; 188dc <add_exclude@@Base+0x3628>
   186ec:	mov	r1, #1
   186f0:	vmov.f64	d7, #36	; 0x41200000  10.0
   186f4:	mvn	r2, #0
   186f8:	add	r3, pc, r3
   186fc:	ldr	r0, [sp, #28]
   18700:	mov	r4, #0
   18704:	vdiv.f64	d8, d8, d7
   18708:	vstr	d8, [sp]
   1870c:	bl	11bd8 <__sprintf_chk@plt>
   18710:	ldr	r0, [sp, #28]
   18714:	bl	11b84 <strlen@plt>
   18718:	mov	fp, r0
   1871c:	b	1892c <add_exclude@@Base+0x3678>
   18720:	ldrd	r4, [sp, #192]	; 0xc0
   18724:	orrs	r5, r4, r5
   18728:	beq	18538 <add_exclude@@Base+0x3284>
   1872c:	ldrd	r0, [sp, #200]	; 0xc8
   18730:	ldrd	r2, [sp, #192]	; 0xc0
   18734:	bl	2431c <fts_children@@Base+0x3b78>
   18738:	orrs	r0, r2, r3
   1873c:	bne	18538 <add_exclude@@Base+0x3284>
   18740:	ldrd	r2, [sp, #192]	; 0xc0
   18744:	ldrd	r0, [sp, #200]	; 0xc8
   18748:	bl	2431c <fts_children@@Base+0x3b78>
   1874c:	strd	r0, [sp, #16]
   18750:	mov	r0, r6
   18754:	mov	r1, r7
   18758:	ldrd	r2, [sp, #16]
   1875c:	bl	2431c <fts_children@@Base+0x3b78>
   18760:	mov	r1, #10
   18764:	umull	r4, r5, r2, r1
   18768:	mla	r1, r1, r3, r5
   1876c:	strd	r4, [sp, #64]	; 0x40
   18770:	ldrd	r2, [sp, #16]
   18774:	str	r1, [sp, #68]	; 0x44
   18778:	ldrd	r0, [sp, #64]	; 0x40
   1877c:	bl	2431c <fts_children@@Base+0x3b78>
   18780:	mov	r0, r6
   18784:	mov	r1, r7
   18788:	adds	r6, r2, r2
   1878c:	adc	r7, r3, r3
   18790:	ldrd	r2, [sp, #16]
   18794:	bl	2431c <fts_children@@Base+0x3b78>
   18798:	ldrd	r2, [sp, #16]
   1879c:	mov	r4, r0
   187a0:	mov	r5, r1
   187a4:	ldrd	r0, [sp, #64]	; 0x40
   187a8:	bl	2431c <fts_children@@Base+0x3b78>
   187ac:	str	r0, [sp, #64]	; 0x40
   187b0:	ldrd	r0, [sp, #16]
   187b4:	cmp	r1, r7
   187b8:	cmpeq	r0, r6
   187bc:	bls	18cb4 <add_exclude@@Base+0x3a00>
   187c0:	orrs	r1, r6, r7
   187c4:	moveq	ip, #0
   187c8:	movne	ip, #1
   187cc:	ands	r0, r8, #16
   187d0:	str	r0, [sp, #72]	; 0x48
   187d4:	beq	18ba4 <add_exclude@@Base+0x38f0>
   187d8:	ldr	r2, [sp, #60]	; 0x3c
   187dc:	mov	r3, #0
   187e0:	cmp	r5, r3
   187e4:	cmpeq	r4, r2
   187e8:	strd	r2, [sp, #16]
   187ec:	bcc	18d0c <add_exclude@@Base+0x3a58>
   187f0:	mov	r6, #0
   187f4:	mov	sl, ip
   187f8:	str	r9, [sp, #80]	; 0x50
   187fc:	mov	ip, r6
   18800:	str	r8, [sp, #84]	; 0x54
   18804:	mov	r9, r3
   18808:	ldr	r6, [sp, #64]	; 0x40
   1880c:	mov	r8, r2
   18810:	str	fp, [sp, #76]	; 0x4c
   18814:	ldr	r7, [sp, #60]	; 0x3c
   18818:	b	1883c <add_exclude@@Base+0x3588>
   1881c:	adds	sl, sl, #0
   18820:	movne	sl, #1
   18824:	cmp	r9, r5
   18828:	cmpeq	r8, r4
   1882c:	add	ip, ip, #1
   18830:	bhi	18d40 <add_exclude@@Base+0x3a8c>
   18834:	cmp	ip, #8
   18838:	beq	18d1c <add_exclude@@Base+0x3a68>
   1883c:	mov	r0, r4
   18840:	mov	r1, r5
   18844:	mov	r2, r8
   18848:	mov	r3, r9
   1884c:	str	ip, [sp, #12]
   18850:	bl	2431c <fts_children@@Base+0x3b78>
   18854:	mov	r1, r7
   18858:	asr	fp, sl, #1
   1885c:	add	r2, r2, r2, lsl #2
   18860:	add	r6, r6, r2, lsl #1
   18864:	mov	r0, r6
   18868:	bl	23efc <fts_children@@Base+0x3758>
   1886c:	mov	r2, r8
   18870:	mov	r3, r9
   18874:	mov	r0, r4
   18878:	add	fp, fp, r1, lsl #1
   1887c:	mov	r1, r5
   18880:	bl	2431c <fts_children@@Base+0x3b78>
   18884:	add	sl, fp, sl
   18888:	mov	r4, r0
   1888c:	mov	r5, r1
   18890:	mov	r0, r6
   18894:	mov	r1, r7
   18898:	bl	23d10 <fts_children@@Base+0x356c>
   1889c:	cmp	r7, fp
   188a0:	ldr	ip, [sp, #12]
   188a4:	mov	r6, r0
   188a8:	bhi	1881c <add_exclude@@Base+0x3568>
   188ac:	cmp	r7, sl
   188b0:	movcs	sl, #2
   188b4:	movcc	sl, #3
   188b8:	b	18824 <add_exclude@@Base+0x3570>
   188bc:	nop	{0}
   188c0:	andeq	r0, r0, r0
   188c4:	mvnsmi	r0, #0
   188c8:	andeq	pc, r1, r8, asr #23
   188cc:			; <UNDEFINED> instruction: 0x000001b4
   188d0:	andeq	sp, r0, r4, asr r8
   188d4:	andeq	sp, r0, ip, lsr #16
   188d8:	andeq	sp, r0, r4, asr lr
   188dc:	andeq	sp, r0, r4, ror sp
   188e0:	ldr	r4, [sp, #48]	; 0x30
   188e4:	cmp	r4, #1
   188e8:	beq	188fc <add_exclude@@Base+0x3648>
   188ec:	vldr	d7, [pc, #972]	; 18cc0 <add_exclude@@Base+0x3a0c>
   188f0:	vcmpe.f64	d8, d7
   188f4:	vmrs	APSR_nzcv, fpscr
   188f8:	bmi	18af4 <add_exclude@@Base+0x3840>
   188fc:	ldr	r3, [pc, #964]	; 18cc8 <add_exclude@@Base+0x3a14>
   18900:	mov	r1, #1
   18904:	mvn	r2, #0
   18908:	vstr	d8, [sp]
   1890c:	add	r3, pc, r3
   18910:	ldr	r0, [sp, #28]
   18914:	bl	11bd8 <__sprintf_chk@plt>
   18918:	ldr	r0, [sp, #28]
   1891c:	bl	11b84 <strlen@plt>
   18920:	mov	r4, #0
   18924:	mvn	r6, #0
   18928:	mov	fp, r0
   1892c:	ldr	r5, [sp, #32]
   18930:	mov	r2, fp
   18934:	ldr	r1, [sp, #28]
   18938:	rsb	sl, fp, r5
   1893c:	rsb	fp, r4, fp
   18940:	add	fp, sl, fp
   18944:	mov	r0, sl
   18948:	bl	11968 <memmove@plt>
   1894c:	str	fp, [sp, #16]
   18950:	tst	r8, #4
   18954:	bne	18a08 <add_exclude@@Base+0x3754>
   18958:	tst	r8, #128	; 0x80
   1895c:	beq	189d8 <add_exclude@@Base+0x3724>
   18960:	cmn	r6, #1
   18964:	beq	18b54 <add_exclude@@Base+0x38a0>
   18968:	and	r3, r8, #256	; 0x100
   1896c:	orrs	r5, r6, r3
   18970:	beq	189d8 <add_exclude@@Base+0x3724>
   18974:	tst	r8, #64	; 0x40
   18978:	bne	18ad8 <add_exclude@@Base+0x3824>
   1897c:	cmp	r6, #0
   18980:	ldreq	r2, [sp, #36]	; 0x24
   18984:	beq	189b0 <add_exclude@@Base+0x36fc>
   18988:	ldr	r4, [sp, #56]	; 0x38
   1898c:	ldr	r5, [sp, #36]	; 0x24
   18990:	cmp	r4, #0
   18994:	add	r2, r5, #1
   18998:	beq	18ac8 <add_exclude@@Base+0x3814>
   1899c:	ldr	r1, [pc, #808]	; 18ccc <add_exclude@@Base+0x3a18>
   189a0:	add	r1, pc, r1
   189a4:	ldrb	r1, [r1, r6]
   189a8:	ldr	r4, [sp, #36]	; 0x24
   189ac:	strb	r1, [r4]
   189b0:	cmp	r3, #0
   189b4:	streq	r2, [sp, #36]	; 0x24
   189b8:	beq	189d8 <add_exclude@@Base+0x3724>
   189bc:	ldr	r5, [sp, #56]	; 0x38
   189c0:	cmp	r5, #0
   189c4:	bne	18ab4 <add_exclude@@Base+0x3800>
   189c8:	mov	r3, #66	; 0x42
   189cc:	add	r4, r2, #1
   189d0:	strb	r3, [r2]
   189d4:	str	r4, [sp, #36]	; 0x24
   189d8:	ldr	r5, [sp, #36]	; 0x24
   189dc:	mov	r3, #0
   189e0:	ldr	r4, [sp, #44]	; 0x2c
   189e4:	mov	r0, sl
   189e8:	ldr	r2, [sp, #132]	; 0x84
   189ec:	strb	r3, [r5]
   189f0:	ldr	r3, [r4]
   189f4:	cmp	r2, r3
   189f8:	bne	18e60 <add_exclude@@Base+0x3bac>
   189fc:	add	sp, sp, #140	; 0x8c
   18a00:	vpop	{d8-d9}
   18a04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a08:	ldr	r0, [sp, #40]	; 0x28
   18a0c:	add	r5, sp, #88	; 0x58
   18a10:	ldr	r4, [sp, #16]
   18a14:	str	r5, [sp, #16]
   18a18:	bl	11b84 <strlen@plt>
   18a1c:	rsb	fp, sl, r4
   18a20:	mov	r1, sl
   18a24:	add	r7, sl, fp
   18a28:	mov	r3, #41	; 0x29
   18a2c:	mov	r2, fp
   18a30:	mvn	r5, #0
   18a34:	mov	r4, r0
   18a38:	add	r0, sp, #88	; 0x58
   18a3c:	bl	11a40 <__memcpy_chk@plt>
   18a40:	mov	ip, r7
   18a44:	ldr	sl, [sp, #40]	; 0x28
   18a48:	add	r7, sp, #88	; 0x58
   18a4c:	b	18a68 <add_exclude@@Base+0x37b4>
   18a50:	rsb	ip, r4, r0
   18a54:	mov	r1, sl
   18a58:	mov	r2, r4
   18a5c:	mov	r0, ip
   18a60:	bl	1198c <memcpy@plt>
   18a64:	mov	ip, r0
   18a68:	ldrb	r3, [r9]
   18a6c:	cmp	r3, #0
   18a70:	beq	18a84 <add_exclude@@Base+0x37d0>
   18a74:	cmp	r3, #255	; 0xff
   18a78:	add	r9, r9, #1
   18a7c:	movne	r5, r3
   18a80:	moveq	r5, fp
   18a84:	cmp	r5, fp
   18a88:	movcs	r5, fp
   18a8c:	rsb	r3, r5, ip
   18a90:	rsb	fp, r5, fp
   18a94:	add	r1, r7, fp
   18a98:	mov	r2, r5
   18a9c:	mov	r0, r3
   18aa0:	bl	1198c <memcpy@plt>
   18aa4:	cmp	fp, #0
   18aa8:	bne	18a50 <add_exclude@@Base+0x379c>
   18aac:	mov	sl, r0
   18ab0:	b	18958 <add_exclude@@Base+0x36a4>
   18ab4:	cmp	r6, #0
   18ab8:	movne	r3, #105	; 0x69
   18abc:	strbne	r3, [r2]
   18ac0:	addne	r2, r2, #1
   18ac4:	b	189c8 <add_exclude@@Base+0x3714>
   18ac8:	cmp	r6, #1
   18acc:	moveq	r1, #107	; 0x6b
   18ad0:	bne	1899c <add_exclude@@Base+0x36e8>
   18ad4:	b	189a8 <add_exclude@@Base+0x36f4>
   18ad8:	ldr	r5, [sp, #28]
   18adc:	mov	r2, #32
   18ae0:	ldr	r4, [sp, #32]
   18ae4:	strb	r2, [r5, #648]	; 0x288
   18ae8:	add	r4, r4, #1
   18aec:	str	r4, [sp, #36]	; 0x24
   18af0:	b	1897c <add_exclude@@Base+0x36c8>
   18af4:	vmov	r0, r1, d8
   18af8:	bl	24368 <fts_children@@Base+0x3bc4>
   18afc:	ldr	r2, [sp, #48]	; 0x30
   18b00:	cmp	r2, #0
   18b04:	mov	r4, r0
   18b08:	mov	r5, r1
   18b0c:	movne	r0, #0
   18b10:	movne	r1, #0
   18b14:	bne	18b34 <add_exclude@@Base+0x3880>
   18b18:	bl	24260 <fts_children@@Base+0x3abc>
   18b1c:	vmov	d7, r0, r1
   18b20:	ldr	r1, [sp, #48]	; 0x30
   18b24:	vcmp.f64	d8, d7
   18b28:	vmrs	APSR_nzcv, fpscr
   18b2c:	moveq	r0, #0
   18b30:	movne	r0, #1
   18b34:	adds	r0, r0, r4
   18b38:	adc	r1, r1, r5
   18b3c:	bl	24260 <fts_children@@Base+0x3abc>
   18b40:	vmov	d8, r0, r1
   18b44:	b	188fc <add_exclude@@Base+0x3648>
   18b48:	mov	ip, #0
   18b4c:	str	ip, [sp, #64]	; 0x40
   18b50:	b	187cc <add_exclude@@Base+0x3518>
   18b54:	ldrd	r4, [sp, #200]	; 0xc8
   18b58:	cmp	r5, #0
   18b5c:	cmpeq	r4, #1
   18b60:	bls	18e00 <add_exclude@@Base+0x3b4c>
   18b64:	ldr	ip, [sp, #60]	; 0x3c
   18b68:	mov	r6, #1
   18b6c:	mov	r2, #1
   18b70:	mov	r3, #0
   18b74:	mov	r0, r4
   18b78:	mov	r1, r5
   18b7c:	mul	r4, ip, r3
   18b80:	umull	r2, r3, r2, ip
   18b84:	add	r3, r4, r3
   18b88:	cmp	r1, r3
   18b8c:	cmpeq	r0, r2
   18b90:	bls	18968 <add_exclude@@Base+0x36b4>
   18b94:	add	r6, r6, #1
   18b98:	cmp	r6, #8
   18b9c:	bne	18b7c <add_exclude@@Base+0x38c8>
   18ba0:	b	18968 <add_exclude@@Base+0x36b4>
   18ba4:	ldr	r0, [sp, #32]
   18ba8:	mvn	r6, #0
   18bac:	str	r0, [sp, #16]
   18bb0:	ldr	r0, [sp, #48]	; 0x30
   18bb4:	cmp	r0, #1
   18bb8:	beq	18cd0 <add_exclude@@Base+0x3a1c>
   18bbc:	ldr	r0, [sp, #48]	; 0x30
   18bc0:	cmp	r0, #0
   18bc4:	movne	ip, #0
   18bc8:	bne	18be0 <add_exclude@@Base+0x392c>
   18bcc:	ldr	r3, [sp, #64]	; 0x40
   18bd0:	add	ip, r3, ip
   18bd4:	cmp	ip, #0
   18bd8:	movle	ip, #0
   18bdc:	movgt	ip, #1
   18be0:	cmp	ip, #0
   18be4:	beq	18c64 <add_exclude@@Base+0x39b0>
   18be8:	ldr	r0, [sp, #72]	; 0x48
   18bec:	adds	r4, r4, #1
   18bf0:	adc	r5, r5, #0
   18bf4:	cmp	r0, #0
   18bf8:	beq	18c64 <add_exclude@@Base+0x39b0>
   18bfc:	ldr	r0, [sp, #60]	; 0x3c
   18c00:	mov	r1, #0
   18c04:	mov	r3, r1
   18c08:	mov	r2, r0
   18c0c:	cmp	r3, r5
   18c10:	cmpeq	r2, r4
   18c14:	bne	18c64 <add_exclude@@Base+0x39b0>
   18c18:	cmp	r6, #8
   18c1c:	beq	18c64 <add_exclude@@Base+0x39b0>
   18c20:	tst	r8, #8
   18c24:	add	r6, r6, #1
   18c28:	movne	r4, #1
   18c2c:	movne	r5, #0
   18c30:	bne	18c64 <add_exclude@@Base+0x39b0>
   18c34:	ldr	r4, [sp, #16]
   18c38:	mov	r2, #48	; 0x30
   18c3c:	ldr	r1, [sp, #52]	; 0x34
   18c40:	mov	r5, #0
   18c44:	sub	r3, r4, #1
   18c48:	rsb	r3, fp, r3
   18c4c:	strb	r2, [r4, #-1]
   18c50:	mov	r2, fp
   18c54:	str	r3, [sp, #16]
   18c58:	mov	r0, r3
   18c5c:	mov	r4, #1
   18c60:	bl	1198c <memcpy@plt>
   18c64:	ldr	r0, [sp, #16]
   18c68:	sub	r7, r0, #1
   18c6c:	mov	r0, r4
   18c70:	mov	r1, r5
   18c74:	mov	r2, #10
   18c78:	mov	r3, #0
   18c7c:	bl	2431c <fts_children@@Base+0x3b78>
   18c80:	mov	sl, r7
   18c84:	mov	r0, r4
   18c88:	mov	r1, r5
   18c8c:	mov	r3, #0
   18c90:	add	r2, r2, #48	; 0x30
   18c94:	strb	r2, [r7], #-1
   18c98:	mov	r2, #10
   18c9c:	bl	2431c <fts_children@@Base+0x3b78>
   18ca0:	mov	r4, r0
   18ca4:	mov	r5, r1
   18ca8:	orrs	r1, r4, r5
   18cac:	bne	18c6c <add_exclude@@Base+0x39b8>
   18cb0:	b	18950 <add_exclude@@Base+0x369c>
   18cb4:	movcc	ip, #3
   18cb8:	movcs	ip, #2
   18cbc:	b	187cc <add_exclude@@Base+0x3518>
   18cc0:	andeq	r0, r0, r0
   18cc4:	mvnsmi	r0, #0
   18cc8:	andeq	sp, r0, r0, ror #22
   18ccc:			; <UNDEFINED> instruction: 0x0000dab8
   18cd0:	mov	r2, #1
   18cd4:	mov	r3, #0
   18cd8:	and	r2, r2, r4
   18cdc:	and	r3, r3, r5
   18ce0:	adds	r2, r2, ip
   18ce4:	adc	r3, r3, ip, asr #31
   18ce8:	orr	ip, r2, r3
   18cec:	ldr	r3, [sp, #64]	; 0x40
   18cf0:	cmp	ip, #0
   18cf4:	addne	r3, r3, #1
   18cf8:	cmp	r3, #5
   18cfc:	mov	ip, r3
   18d00:	movle	ip, #0
   18d04:	movgt	ip, #1
   18d08:	b	18be0 <add_exclude@@Base+0x392c>
   18d0c:	ldr	r1, [sp, #32]
   18d10:	mov	r6, #0
   18d14:	str	r1, [sp, #16]
   18d18:	b	18bb0 <add_exclude@@Base+0x38fc>
   18d1c:	ldr	r2, [sp, #32]
   18d20:	str	r6, [sp, #64]	; 0x40
   18d24:	mov	r6, ip
   18d28:	ldr	fp, [sp, #76]	; 0x4c
   18d2c:	mov	ip, sl
   18d30:	ldr	r9, [sp, #80]	; 0x50
   18d34:	ldr	r8, [sp, #84]	; 0x54
   18d38:	str	r2, [sp, #16]
   18d3c:	b	18bb0 <add_exclude@@Base+0x38fc>
   18d40:	cmp	r5, #0
   18d44:	cmpeq	r4, #9
   18d48:	str	r6, [sp, #64]	; 0x40
   18d4c:	ldr	fp, [sp, #76]	; 0x4c
   18d50:	mov	r6, ip
   18d54:	ldrhi	r3, [sp, #32]
   18d58:	mov	ip, sl
   18d5c:	ldr	r9, [sp, #80]	; 0x50
   18d60:	ldr	r8, [sp, #84]	; 0x54
   18d64:	strhi	r3, [sp, #16]
   18d68:	bhi	18bb0 <add_exclude@@Base+0x38fc>
   18d6c:	ldr	r3, [sp, #48]	; 0x30
   18d70:	cmp	r3, #1
   18d74:	beq	18e08 <add_exclude@@Base+0x3b54>
   18d78:	adds	r3, sl, #0
   18d7c:	ldr	r1, [sp, #48]	; 0x30
   18d80:	movne	r3, #1
   18d84:	cmp	r1, #0
   18d88:	movne	r3, #0
   18d8c:	cmp	r3, #0
   18d90:	ldr	r3, [sp, #64]	; 0x40
   18d94:	beq	18de8 <add_exclude@@Base+0x3b34>
   18d98:	add	r3, r3, #1
   18d9c:	str	r3, [sp, #64]	; 0x40
   18da0:	cmp	r3, #10
   18da4:	beq	18e38 <add_exclude@@Base+0x3b84>
   18da8:	ldr	r0, [sp, #28]
   18dac:	ldr	r1, [sp, #64]	; 0x40
   18db0:	add	r2, r0, #644	; 0x284
   18db4:	add	r2, r2, #3
   18db8:	add	r3, r1, #48	; 0x30
   18dbc:	rsb	r2, fp, r2
   18dc0:	str	r2, [sp, #16]
   18dc4:	strb	r3, [r0, #647]	; 0x287
   18dc8:	mov	r2, fp
   18dcc:	ldr	r1, [sp, #52]	; 0x34
   18dd0:	mov	r3, #0
   18dd4:	ldr	r0, [sp, #16]
   18dd8:	str	r3, [sp, #64]	; 0x40
   18ddc:	bl	1198c <memcpy@plt>
   18de0:	ldr	ip, [sp, #64]	; 0x40
   18de4:	b	18bb0 <add_exclude@@Base+0x38fc>
   18de8:	cmp	r3, #0
   18dec:	bne	18da8 <add_exclude@@Base+0x3af4>
   18df0:	ands	r3, r8, #8
   18df4:	bne	18e24 <add_exclude@@Base+0x3b70>
   18df8:	str	r3, [sp, #64]	; 0x40
   18dfc:	b	18da8 <add_exclude@@Base+0x3af4>
   18e00:	mov	r6, #0
   18e04:	b	18968 <add_exclude@@Base+0x36b4>
   18e08:	ldr	r0, [sp, #64]	; 0x40
   18e0c:	and	r3, r0, #1
   18e10:	add	r3, sl, r3
   18e14:	cmp	r3, #2
   18e18:	movle	r3, #0
   18e1c:	movgt	r3, #1
   18e20:	b	18d8c <add_exclude@@Base+0x3ad8>
   18e24:	ldr	r1, [sp, #32]
   18e28:	mov	r3, #0
   18e2c:	str	r3, [sp, #64]	; 0x40
   18e30:	str	r1, [sp, #16]
   18e34:	b	18bb0 <add_exclude@@Base+0x38fc>
   18e38:	adds	r4, r4, #1
   18e3c:	mov	ip, #0
   18e40:	adc	r5, r5, #0
   18e44:	cmp	r5, #0
   18e48:	cmpeq	r4, #10
   18e4c:	bne	18df0 <add_exclude@@Base+0x3b3c>
   18e50:	ldr	r0, [sp, #32]
   18e54:	str	ip, [sp, #64]	; 0x40
   18e58:	str	r0, [sp, #16]
   18e5c:	b	18bb0 <add_exclude@@Base+0x38fc>
   18e60:	bl	119d4 <__stack_chk_fail@plt>
   18e64:	ldr	r3, [pc, #432]	; 1901c <add_exclude@@Base+0x3d68>
   18e68:	push	{r4, r5, r6, r7, r8, r9, lr}
   18e6c:	subs	r4, r0, #0
   18e70:	ldr	r0, [pc, #424]	; 19020 <add_exclude@@Base+0x3d6c>
   18e74:	add	r3, pc, r3
   18e78:	sub	sp, sp, #20
   18e7c:	mov	r8, r1
   18e80:	mov	r6, r2
   18e84:	ldr	r7, [r3, r0]
   18e88:	ldr	r3, [r7]
   18e8c:	str	r3, [sp, #12]
   18e90:	beq	18fb4 <add_exclude@@Base+0x3d00>
   18e94:	ldrb	r3, [r4]
   18e98:	ldr	r5, [pc, #388]	; 19024 <add_exclude@@Base+0x3d70>
   18e9c:	cmp	r3, #39	; 0x27
   18ea0:	ldr	r1, [pc, #384]	; 19028 <add_exclude@@Base+0x3d74>
   18ea4:	addeq	r4, r4, #1
   18ea8:	add	r5, pc, r5
   18eac:	add	r1, pc, r1
   18eb0:	mov	r3, #4
   18eb4:	mov	r0, r4
   18eb8:	add	r2, r5, #12
   18ebc:	moveq	r9, #4
   18ec0:	movne	r9, #0
   18ec4:	bl	1425c <__assert_fail@plt+0x24c8>
   18ec8:	cmp	r0, #0
   18ecc:	blt	18f38 <add_exclude@@Base+0x3c84>
   18ed0:	add	r0, r5, r0, lsl #2
   18ed4:	mov	r4, #1
   18ed8:	mov	r5, #0
   18edc:	strd	r4, [r6]
   18ee0:	ldr	r3, [r0, #12]
   18ee4:	orr	r9, r9, r3
   18ee8:	mov	r0, #0
   18eec:	str	r9, [r8]
   18ef0:	ldrd	r4, [r6]
   18ef4:	orrs	r3, r4, r5
   18ef8:	bne	18f20 <add_exclude@@Base+0x3c6c>
   18efc:	ldr	r0, [pc, #296]	; 1902c <add_exclude@@Base+0x3d78>
   18f00:	mov	r5, #0
   18f04:	add	r0, pc, r0
   18f08:	bl	11ab8 <getenv@plt>
   18f0c:	cmp	r0, #0
   18f10:	mov	r0, #4
   18f14:	movne	r4, #512	; 0x200
   18f18:	moveq	r4, #1024	; 0x400
   18f1c:	strd	r4, [r6]
   18f20:	ldr	r2, [sp, #12]
   18f24:	ldr	r3, [r7]
   18f28:	cmp	r2, r3
   18f2c:	bne	19018 <add_exclude@@Base+0x3d64>
   18f30:	add	sp, sp, #20
   18f34:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18f38:	ldr	ip, [pc, #240]	; 19030 <add_exclude@@Base+0x3d7c>
   18f3c:	mov	r3, r6
   18f40:	mov	r0, r4
   18f44:	add	r1, sp, #8
   18f48:	add	ip, pc, ip
   18f4c:	mov	r2, #0
   18f50:	str	ip, [sp]
   18f54:	bl	1ddd8 <add_exclude@@Base+0x8b24>
   18f58:	cmp	r0, #0
   18f5c:	movne	r3, #0
   18f60:	strne	r3, [r8]
   18f64:	bne	18ef0 <add_exclude@@Base+0x3c3c>
   18f68:	ldrb	r3, [r4]
   18f6c:	sub	r3, r3, #48	; 0x30
   18f70:	cmp	r3, #9
   18f74:	bls	18ee8 <add_exclude@@Base+0x3c34>
   18f78:	ldr	r2, [sp, #8]
   18f7c:	cmp	r4, r2
   18f80:	beq	18f9c <add_exclude@@Base+0x3ce8>
   18f84:	ldrb	r3, [r4, #1]!
   18f88:	sub	r3, r3, #48	; 0x30
   18f8c:	cmp	r3, #9
   18f90:	bls	18ee8 <add_exclude@@Base+0x3c34>
   18f94:	cmp	r2, r4
   18f98:	bne	18f84 <add_exclude@@Base+0x3cd0>
   18f9c:	ldrb	r3, [r2, #-1]
   18fa0:	cmp	r3, #66	; 0x42
   18fa4:	orrne	r9, r9, #128	; 0x80
   18fa8:	beq	19004 <add_exclude@@Base+0x3d50>
   18fac:	orr	r9, r9, #32
   18fb0:	b	18ee8 <add_exclude@@Base+0x3c34>
   18fb4:	ldr	r0, [pc, #120]	; 19034 <add_exclude@@Base+0x3d80>
   18fb8:	add	r0, pc, r0
   18fbc:	bl	11ab8 <getenv@plt>
   18fc0:	subs	r4, r0, #0
   18fc4:	bne	18e94 <add_exclude@@Base+0x3be0>
   18fc8:	ldr	r0, [pc, #104]	; 19038 <add_exclude@@Base+0x3d84>
   18fcc:	add	r0, pc, r0
   18fd0:	bl	11ab8 <getenv@plt>
   18fd4:	subs	r4, r0, #0
   18fd8:	bne	18e94 <add_exclude@@Base+0x3be0>
   18fdc:	ldr	r0, [pc, #88]	; 1903c <add_exclude@@Base+0x3d88>
   18fe0:	mov	r9, #0
   18fe4:	add	r0, pc, r0
   18fe8:	bl	11ab8 <getenv@plt>
   18fec:	mov	r3, #0
   18ff0:	cmp	r0, #0
   18ff4:	movne	r2, #512	; 0x200
   18ff8:	moveq	r2, #1024	; 0x400
   18ffc:	strd	r2, [r6]
   19000:	b	18ee8 <add_exclude@@Base+0x3c34>
   19004:	ldrb	r3, [r2, #-2]
   19008:	orr	r9, r9, #384	; 0x180
   1900c:	cmp	r3, #105	; 0x69
   19010:	bne	18ee8 <add_exclude@@Base+0x3c34>
   19014:	b	18fac <add_exclude@@Base+0x3cf8>
   19018:	bl	119d4 <__stack_chk_fail@plt>
   1901c:	andeq	pc, r1, r4, lsl #3
   19020:			; <UNDEFINED> instruction: 0x000001b4
   19024:			; <UNDEFINED> instruction: 0x0000d5b0
   19028:	andeq	pc, r1, r4, lsr #32
   1902c:	muleq	r0, r0, r5
   19030:	andeq	sp, r0, ip, asr r5
   19034:	andeq	sp, r0, r4, asr #9
   19038:			; <UNDEFINED> instruction: 0x0000d4bc
   1903c:			; <UNDEFINED> instruction: 0x0000d4b0
   19040:	push	{r3, lr}
   19044:	ldm	r0, {r0, r2}
   19048:	eor	r0, r2, r0
   1904c:	bl	23efc <fts_children@@Base+0x3758>
   19050:	mov	r0, r1
   19054:	pop	{r3, pc}
   19058:	ldrd	r2, [r0]
   1905c:	ldrd	r0, [r1]
   19060:	cmp	r3, r1
   19064:	cmpeq	r2, r0
   19068:	movne	r0, #0
   1906c:	moveq	r0, #1
   19070:	bx	lr
   19074:	push	{r4, r5, r6, lr}
   19078:	mov	r6, r0
   1907c:	sub	sp, sp, #8
   19080:	mov	r0, #12
   19084:	bl	11ac4 <malloc@plt>
   19088:	ldr	ip, [pc, #108]	; 190fc <add_exclude@@Base+0x3e48>
   1908c:	add	ip, pc, ip
   19090:	subs	r4, r0, #0
   19094:	moveq	r0, r4
   19098:	beq	190e4 <add_exclude@@Base+0x3e30>
   1909c:	ldr	lr, [pc, #92]	; 19100 <add_exclude@@Base+0x3e4c>
   190a0:	movw	r0, #1021	; 0x3fd
   190a4:	ldr	r2, [pc, #88]	; 19104 <add_exclude@@Base+0x3e50>
   190a8:	mov	r1, #0
   190ac:	ldr	r3, [pc, #84]	; 19108 <add_exclude@@Base+0x3e54>
   190b0:	ldr	ip, [ip, lr]
   190b4:	add	r2, pc, r2
   190b8:	add	r3, pc, r3
   190bc:	str	ip, [sp]
   190c0:	bl	17c3c <add_exclude@@Base+0x2988>
   190c4:	cmp	r0, #0
   190c8:	mov	r5, r0
   190cc:	str	r0, [r4]
   190d0:	movne	r3, #0
   190d4:	strne	r6, [r4, #4]
   190d8:	movne	r0, r4
   190dc:	strne	r3, [r4, #8]
   190e0:	beq	190ec <add_exclude@@Base+0x3e38>
   190e4:	add	sp, sp, #8
   190e8:	pop	{r4, r5, r6, pc}
   190ec:	mov	r0, r4
   190f0:	bl	11974 <free@plt>
   190f4:	mov	r0, r5
   190f8:	b	190e4 <add_exclude@@Base+0x3e30>
   190fc:	andeq	lr, r1, ip, ror #30
   19100:			; <UNDEFINED> instruction: 0x000001b0
   19104:			; <UNDEFINED> instruction: 0xffffff84
   19108:			; <UNDEFINED> instruction: 0xffffff98
   1910c:	push	{r4, lr}
   19110:	mov	r4, r0
   19114:	ldr	r0, [r0]
   19118:	bl	17e20 <add_exclude@@Base+0x2b6c>
   1911c:	ldr	r0, [r4, #8]
   19120:	bl	11974 <free@plt>
   19124:	mov	r0, r4
   19128:	pop	{r4, lr}
   1912c:	b	11974 <free@plt>
   19130:	push	{r4, r5, r6, r7, lr}
   19134:	mov	r7, r0
   19138:	ldr	r6, [r0, #8]
   1913c:	sub	sp, sp, #12
   19140:	cmp	r6, #0
   19144:	beq	191a4 <add_exclude@@Base+0x3ef0>
   19148:	ldrd	r4, [r6]
   1914c:	cmp	r5, r3
   19150:	cmpeq	r4, r2
   19154:	ldreq	r0, [r6, #8]
   19158:	beq	1919c <add_exclude@@Base+0x3ee8>
   1915c:	strd	r2, [r6]
   19160:	mov	r1, r6
   19164:	ldr	r0, [r7]
   19168:	bl	18264 <add_exclude@@Base+0x2fb0>
   1916c:	cmp	r0, #0
   19170:	beq	191cc <add_exclude@@Base+0x3f18>
   19174:	cmp	r6, r0
   19178:	ldreq	r3, [r7, #4]
   1917c:	moveq	r2, #0
   19180:	ldrne	r0, [r0, #8]
   19184:	streq	r2, [r7, #8]
   19188:	addeq	r2, r3, #1
   1918c:	moveq	r0, r3
   19190:	streq	r2, [r7, #4]
   19194:	strne	r0, [r6, #8]
   19198:	streq	r3, [r6, #8]
   1919c:	add	sp, sp, #12
   191a0:	pop	{r4, r5, r6, r7, pc}
   191a4:	mov	r0, #16
   191a8:	str	r2, [sp, #4]
   191ac:	str	r3, [sp]
   191b0:	bl	11ac4 <malloc@plt>
   191b4:	cmp	r0, #0
   191b8:	str	r0, [r7, #8]
   191bc:	mov	r6, r0
   191c0:	ldr	r2, [sp, #4]
   191c4:	ldr	r3, [sp]
   191c8:	bne	1915c <add_exclude@@Base+0x3ea8>
   191cc:	mvn	r0, #0
   191d0:	add	sp, sp, #12
   191d4:	pop	{r4, r5, r6, r7, pc}
   191d8:	push	{r4, r5, r6, r7, r8, lr}
   191dc:	mov	r4, r0
   191e0:	mov	r5, r1
   191e4:	cmp	r4, #0
   191e8:	sbcs	r3, r5, #0
   191ec:	add	r6, r2, #19
   191f0:	mov	r3, #0
   191f4:	strb	r3, [r2, #20]
   191f8:	blt	19248 <add_exclude@@Base+0x3f94>
   191fc:	mov	r0, r4
   19200:	mov	r1, r5
   19204:	mov	r2, #10
   19208:	mov	r3, #0
   1920c:	bl	242d4 <fts_children@@Base+0x3b30>
   19210:	mov	r7, r6
   19214:	mov	r0, r4
   19218:	mov	r1, r5
   1921c:	mov	r3, #0
   19220:	add	ip, r2, #48	; 0x30
   19224:	mov	r2, #10
   19228:	strb	ip, [r6], #-1
   1922c:	bl	242d4 <fts_children@@Base+0x3b30>
   19230:	mov	r4, r0
   19234:	mov	r5, r1
   19238:	orrs	r3, r4, r5
   1923c:	bne	191fc <add_exclude@@Base+0x3f48>
   19240:	mov	r0, r7
   19244:	pop	{r4, r5, r6, r7, r8, pc}
   19248:	mov	r0, r4
   1924c:	mov	r1, r5
   19250:	mov	r2, #10
   19254:	mov	r3, #0
   19258:	bl	242d4 <fts_children@@Base+0x3b30>
   1925c:	mov	r8, r6
   19260:	mov	r0, r4
   19264:	mov	r1, r5
   19268:	mov	r3, #0
   1926c:	rsb	ip, r2, #48	; 0x30
   19270:	mov	r2, #10
   19274:	strb	ip, [r6], #-1
   19278:	bl	242d4 <fts_children@@Base+0x3b30>
   1927c:	mov	r4, r0
   19280:	mov	r5, r1
   19284:	orrs	r3, r4, r5
   19288:	bne	19248 <add_exclude@@Base+0x3f94>
   1928c:	mov	r7, r6
   19290:	mov	r3, #45	; 0x2d
   19294:	mov	r0, r7
   19298:	strb	r3, [r8, #-1]
   1929c:	pop	{r4, r5, r6, r7, r8, pc}
   192a0:	push	{r4, lr}
   192a4:	mov	r4, r0
   192a8:	bl	1195c <wcwidth@plt>
   192ac:	cmp	r0, #0
   192b0:	popge	{r4, pc}
   192b4:	mov	r0, r4
   192b8:	bl	11a04 <iswcntrl@plt>
   192bc:	rsbs	r0, r0, #1
   192c0:	movcc	r0, #0
   192c4:	pop	{r4, pc}
   192c8:	push	{r3, r4, r5, lr}
   192cc:	mov	r3, r1
   192d0:	mov	r4, r1
   192d4:	ldr	r1, [r3], #16
   192d8:	mov	r5, r0
   192dc:	cmp	r1, r3
   192e0:	strne	r1, [r0]
   192e4:	beq	19308 <add_exclude@@Base+0x4054>
   192e8:	ldr	r3, [r4, #4]
   192ec:	str	r3, [r5, #4]
   192f0:	ldrb	r3, [r4, #8]
   192f4:	cmp	r3, #0
   192f8:	strb	r3, [r5, #8]
   192fc:	ldrne	r3, [r4, #12]
   19300:	strne	r3, [r5, #12]
   19304:	pop	{r3, r4, r5, pc}
   19308:	add	r3, r0, #16
   1930c:	ldr	r2, [r4, #4]
   19310:	mov	r0, r3
   19314:	bl	1198c <memcpy@plt>
   19318:	str	r0, [r5]
   1931c:	b	192e8 <add_exclude@@Base+0x4034>
   19320:	ldr	r3, [pc, #32]	; 19348 <add_exclude@@Base+0x4094>
   19324:	lsr	r2, r0, #5
   19328:	ldr	r1, [pc, #28]	; 1934c <add_exclude@@Base+0x4098>
   1932c:	and	r0, r0, #31
   19330:	add	r3, pc, r3
   19334:	ldr	r3, [r3, r1]
   19338:	ldr	r3, [r3, r2, lsl #2]
   1933c:	lsr	r0, r3, r0
   19340:	and	r0, r0, #1
   19344:	bx	lr
   19348:	andeq	lr, r1, r8, asr #25
   1934c:	andeq	r0, r0, ip, lsr #3
   19350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19354:	sub	sp, sp, #132	; 0x84
   19358:	ldr	r5, [pc, #1692]	; 199fc <add_exclude@@Base+0x4748>
   1935c:	cmp	r0, r1
   19360:	ldr	r3, [pc, #1688]	; 19a00 <add_exclude@@Base+0x474c>
   19364:	mov	r9, r0
   19368:	add	r5, pc, r5
   1936c:	mov	r4, r1
   19370:	ldr	r3, [r5, r3]
   19374:	str	r3, [sp]
   19378:	ldr	r3, [r3]
   1937c:	str	r3, [sp, #124]	; 0x7c
   19380:	beq	19854 <add_exclude@@Base+0x45a0>
   19384:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19388:	cmp	r0, #1
   1938c:	bls	1950c <add_exclude@@Base+0x4258>
   19390:	mov	r3, #0
   19394:	add	r6, sp, #16
   19398:	add	r7, sp, #72	; 0x48
   1939c:	add	sl, sp, #40	; 0x28
   193a0:	str	r4, [sp, #84]	; 0x54
   193a4:	mov	r8, r3
   193a8:	mov	r4, #1
   193ac:	str	r3, [r6, #4]
   193b0:	add	r1, sp, #96	; 0x60
   193b4:	str	r3, [sp, #72]	; 0x48
   193b8:	strb	r3, [sp, #80]	; 0x50
   193bc:	str	r9, [sp, #28]
   193c0:	strb	r3, [sp, #12]
   193c4:	str	r3, [sp, #16]
   193c8:	strb	r3, [sp, #24]
   193cc:	str	r1, [sp, #4]
   193d0:	strb	r3, [sp, #68]	; 0x44
   193d4:	str	r3, [r7, #4]
   193d8:	ldrb	r3, [sp, #12]
   193dc:	cmp	r3, #0
   193e0:	bne	19688 <add_exclude@@Base+0x43d4>
   193e4:	ldr	r2, [pc, #1560]	; 19a04 <add_exclude@@Base+0x4750>
   193e8:	ldrb	r3, [r9]
   193ec:	ldr	r1, [r5, r2]
   193f0:	and	r2, r3, #31
   193f4:	lsr	r3, r3, #5
   193f8:	ldr	r3, [r1, r3, lsl #2]
   193fc:	lsr	r3, r3, r2
   19400:	tst	r3, #1
   19404:	beq	19674 <add_exclude@@Base+0x43c0>
   19408:	str	r4, [sp, #32]
   1940c:	ldrb	r9, [r9]
   19410:	strb	r4, [sp, #36]	; 0x24
   19414:	str	r9, [sp, #40]	; 0x28
   19418:	cmp	r9, #0
   1941c:	strb	r4, [sp, #24]
   19420:	bne	195cc <add_exclude@@Base+0x4318>
   19424:	ldrb	fp, [sp, #36]	; 0x24
   19428:	cmp	fp, #0
   1942c:	beq	195b0 <add_exclude@@Base+0x42fc>
   19430:	ldr	r3, [sp, #40]	; 0x28
   19434:	cmp	r3, #0
   19438:	bne	195b0 <add_exclude@@Base+0x42fc>
   1943c:	ldrb	r3, [sp, #80]	; 0x50
   19440:	cmp	r3, #0
   19444:	bne	19864 <add_exclude@@Base+0x45b0>
   19448:	ldrb	r3, [sp, #68]	; 0x44
   1944c:	ldr	r4, [sp, #84]	; 0x54
   19450:	cmp	r3, #0
   19454:	bne	19494 <add_exclude@@Base+0x41e0>
   19458:	ldr	r2, [pc, #1444]	; 19a04 <add_exclude@@Base+0x4750>
   1945c:	ldrb	r3, [r4]
   19460:	ldr	r1, [r5, r2]
   19464:	and	r2, r3, #31
   19468:	lsr	r3, r3, #5
   1946c:	ldr	r3, [r1, r3, lsl #2]
   19470:	lsr	r3, r3, r2
   19474:	tst	r3, #1
   19478:	bne	1986c <add_exclude@@Base+0x45b8>
   1947c:	mov	r0, r7
   19480:	bl	119b0 <mbsinit@plt>
   19484:	cmp	r0, #0
   19488:	beq	19880 <add_exclude@@Base+0x45cc>
   1948c:	mov	r3, #1
   19490:	strb	r3, [sp, #68]	; 0x44
   19494:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19498:	mov	r1, r0
   1949c:	mov	r0, r4
   194a0:	bl	1be50 <add_exclude@@Base+0x6b9c>
   194a4:	mov	r3, r7
   194a8:	mov	r1, r4
   194ac:	mov	r2, r0
   194b0:	add	r0, sp, #96	; 0x60
   194b4:	bl	11a88 <mbrtowc@plt>
   194b8:	add	r3, r0, #2
   194bc:	str	r0, [sp, #88]	; 0x58
   194c0:	cmp	r3, #1
   194c4:	bls	1985c <add_exclude@@Base+0x45a8>
   194c8:	cmp	r0, #0
   194cc:	bne	194f4 <add_exclude@@Base+0x4240>
   194d0:	ldr	r3, [sp, #84]	; 0x54
   194d4:	mov	r2, #1
   194d8:	str	r2, [sp, #88]	; 0x58
   194dc:	ldrb	r3, [r3]
   194e0:	cmp	r3, #0
   194e4:	bne	198a4 <add_exclude@@Base+0x45f0>
   194e8:	ldr	r3, [sp, #96]	; 0x60
   194ec:	cmp	r3, #0
   194f0:	bne	19810 <add_exclude@@Base+0x455c>
   194f4:	cmp	fp, #0
   194f8:	beq	1985c <add_exclude@@Base+0x45a8>
   194fc:	ldr	r0, [sp, #96]	; 0x60
   19500:	subs	r0, r0, #0
   19504:	mvnne	r0, #0
   19508:	b	1957c <add_exclude@@Base+0x42c8>
   1950c:	bl	11b48 <__ctype_b_loc@plt>
   19510:	sub	r9, r9, #1
   19514:	sub	r7, r4, #1
   19518:	ldr	r6, [r0]
   1951c:	b	19528 <add_exclude@@Base+0x4274>
   19520:	cmp	r4, r0
   19524:	bne	19578 <add_exclude@@Base+0x42c4>
   19528:	ldrb	r4, [r9, #1]!
   1952c:	sxth	r5, r4
   19530:	lsl	r3, r5, #1
   19534:	ldrh	r3, [r6, r3]
   19538:	tst	r3, #256	; 0x100
   1953c:	beq	1954c <add_exclude@@Base+0x4298>
   19540:	bl	11b0c <__ctype_tolower_loc@plt>
   19544:	ldr	r3, [r0]
   19548:	ldrb	r4, [r3, r5, lsl #2]
   1954c:	ldrb	r0, [r7, #1]!
   19550:	sxth	r5, r0
   19554:	lsl	r3, r5, #1
   19558:	ldrh	r3, [r6, r3]
   1955c:	tst	r3, #256	; 0x100
   19560:	beq	19570 <add_exclude@@Base+0x42bc>
   19564:	bl	11b0c <__ctype_tolower_loc@plt>
   19568:	ldr	r3, [r0]
   1956c:	ldrb	r0, [r3, r5, lsl #2]
   19570:	cmp	r4, #0
   19574:	bne	19520 <add_exclude@@Base+0x426c>
   19578:	rsb	r0, r0, r4
   1957c:	ldr	r1, [sp]
   19580:	ldr	r2, [sp, #124]	; 0x7c
   19584:	ldr	r3, [r1]
   19588:	cmp	r2, r3
   1958c:	bne	198a0 <add_exclude@@Base+0x45ec>
   19590:	add	sp, sp, #132	; 0x84
   19594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19598:	ldr	r9, [sp, #96]	; 0x60
   1959c:	cmp	r9, #0
   195a0:	beq	198c4 <add_exclude@@Base+0x4610>
   195a4:	ldrb	r3, [sp, #36]	; 0x24
   195a8:	cmp	r3, #0
   195ac:	bne	19784 <add_exclude@@Base+0x44d0>
   195b0:	mov	r0, #1
   195b4:	b	1957c <add_exclude@@Base+0x42c8>
   195b8:	ldr	r0, [sp, #28]
   195bc:	bl	11b84 <strlen@plt>
   195c0:	strb	r8, [sp, #36]	; 0x24
   195c4:	str	r0, [sp, #32]
   195c8:	strb	r4, [sp, #24]
   195cc:	ldrb	fp, [sp, #80]	; 0x50
   195d0:	cmp	fp, #0
   195d4:	beq	19624 <add_exclude@@Base+0x4370>
   195d8:	ldrb	fp, [sp, #92]	; 0x5c
   195dc:	cmp	fp, #0
   195e0:	bne	19598 <add_exclude@@Base+0x42e4>
   195e4:	ldrb	r3, [sp, #36]	; 0x24
   195e8:	cmp	r3, #0
   195ec:	bne	1985c <add_exclude@@Base+0x45a8>
   195f0:	ldr	r2, [sp, #32]
   195f4:	ldr	r3, [sp, #88]	; 0x58
   195f8:	cmp	r2, r3
   195fc:	beq	19830 <add_exclude@@Base+0x457c>
   19600:	cmp	r3, r2
   19604:	bls	197d0 <add_exclude@@Base+0x451c>
   19608:	ldr	r0, [sp, #28]
   1960c:	ldr	r1, [sp, #84]	; 0x54
   19610:	bl	119bc <memcmp@plt>
   19614:	cmp	r0, #0
   19618:	movgt	r0, #1
   1961c:	mvnle	r0, #0
   19620:	b	1957c <add_exclude@@Base+0x42c8>
   19624:	ldrb	r3, [sp, #68]	; 0x44
   19628:	ldr	r9, [sp, #84]	; 0x54
   1962c:	cmp	r3, #0
   19630:	bne	19700 <add_exclude@@Base+0x444c>
   19634:	ldr	r2, [pc, #968]	; 19a04 <add_exclude@@Base+0x4750>
   19638:	ldrb	r3, [r9]
   1963c:	ldr	r1, [r5, r2]
   19640:	and	r2, r3, #31
   19644:	lsr	r3, r3, #5
   19648:	ldr	r3, [r1, r3, lsl #2]
   1964c:	lsr	r3, r3, r2
   19650:	tst	r3, #1
   19654:	beq	196ec <add_exclude@@Base+0x4438>
   19658:	str	r4, [sp, #88]	; 0x58
   1965c:	mov	fp, #1
   19660:	ldrb	r3, [r9]
   19664:	strb	r4, [sp, #92]	; 0x5c
   19668:	str	r3, [sp, #96]	; 0x60
   1966c:	strb	r4, [sp, #80]	; 0x50
   19670:	b	195dc <add_exclude@@Base+0x4328>
   19674:	mov	r0, r6
   19678:	bl	119b0 <mbsinit@plt>
   1967c:	cmp	r0, #0
   19680:	beq	19880 <add_exclude@@Base+0x45cc>
   19684:	strb	r4, [sp, #12]
   19688:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   1968c:	mov	r1, r0
   19690:	mov	r0, r9
   19694:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19698:	mov	r1, r9
   1969c:	mov	r3, r6
   196a0:	mov	r2, r0
   196a4:	mov	r0, sl
   196a8:	bl	11a88 <mbrtowc@plt>
   196ac:	cmn	r0, #1
   196b0:	str	r0, [sp, #32]
   196b4:	strbeq	r8, [sp, #36]	; 0x24
   196b8:	streq	r4, [sp, #32]
   196bc:	beq	195c8 <add_exclude@@Base+0x4314>
   196c0:	cmn	r0, #2
   196c4:	beq	195b8 <add_exclude@@Base+0x4304>
   196c8:	cmp	r0, #0
   196cc:	beq	197f0 <add_exclude@@Base+0x453c>
   196d0:	ldr	r9, [sp, #40]	; 0x28
   196d4:	mov	r0, r6
   196d8:	strb	r4, [sp, #36]	; 0x24
   196dc:	bl	119b0 <mbsinit@plt>
   196e0:	cmp	r0, #0
   196e4:	strbne	r8, [sp, #12]
   196e8:	b	19418 <add_exclude@@Base+0x4164>
   196ec:	mov	r0, r7
   196f0:	bl	119b0 <mbsinit@plt>
   196f4:	cmp	r0, #0
   196f8:	beq	19880 <add_exclude@@Base+0x45cc>
   196fc:	strb	r4, [sp, #68]	; 0x44
   19700:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19704:	mov	r1, r0
   19708:	mov	r0, r9
   1970c:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19710:	mov	r1, r9
   19714:	mov	r3, r7
   19718:	mov	r2, r0
   1971c:	add	r0, sp, #96	; 0x60
   19720:	bl	11a88 <mbrtowc@plt>
   19724:	cmn	r0, #1
   19728:	str	r0, [sp, #88]	; 0x58
   1972c:	strbeq	r8, [sp, #92]	; 0x5c
   19730:	streq	r4, [sp, #88]	; 0x58
   19734:	beq	1966c <add_exclude@@Base+0x43b8>
   19738:	cmn	r0, #2
   1973c:	beq	19840 <add_exclude@@Base+0x458c>
   19740:	cmp	r0, #0
   19744:	bne	19768 <add_exclude@@Base+0x44b4>
   19748:	ldr	r3, [sp, #84]	; 0x54
   1974c:	str	r4, [sp, #88]	; 0x58
   19750:	ldrb	r3, [r3]
   19754:	cmp	r3, #0
   19758:	bne	198a4 <add_exclude@@Base+0x45f0>
   1975c:	ldr	r3, [sp, #96]	; 0x60
   19760:	cmp	r3, #0
   19764:	bne	19810 <add_exclude@@Base+0x455c>
   19768:	mov	r0, r7
   1976c:	strb	r4, [sp, #92]	; 0x5c
   19770:	bl	119b0 <mbsinit@plt>
   19774:	mov	fp, #1
   19778:	cmp	r0, #0
   1977c:	strbne	r8, [sp, #68]	; 0x44
   19780:	b	1966c <add_exclude@@Base+0x43b8>
   19784:	ldr	r0, [sp, #40]	; 0x28
   19788:	bl	119a4 <towlower@plt>
   1978c:	mov	fp, r0
   19790:	mov	r0, r9
   19794:	bl	119a4 <towlower@plt>
   19798:	rsb	r0, r0, fp
   1979c:	cmp	r0, #0
   197a0:	bne	1957c <add_exclude@@Base+0x42c8>
   197a4:	ldr	r9, [sp, #28]
   197a8:	ldr	r2, [sp, #84]	; 0x54
   197ac:	ldr	r1, [sp, #32]
   197b0:	ldr	r3, [sp, #88]	; 0x58
   197b4:	add	r9, r9, r1
   197b8:	strb	r0, [sp, #24]
   197bc:	add	r3, r2, r3
   197c0:	strb	r0, [sp, #80]	; 0x50
   197c4:	str	r9, [sp, #28]
   197c8:	str	r3, [sp, #84]	; 0x54
   197cc:	b	193d8 <add_exclude@@Base+0x4124>
   197d0:	mov	r2, r3
   197d4:	ldr	r0, [sp, #28]
   197d8:	ldr	r1, [sp, #84]	; 0x54
   197dc:	bl	119bc <memcmp@plt>
   197e0:	cmp	r0, #0
   197e4:	movge	r0, #1
   197e8:	mvnlt	r0, #0
   197ec:	b	1957c <add_exclude@@Base+0x42c8>
   197f0:	ldr	r3, [sp, #28]
   197f4:	str	r4, [sp, #32]
   197f8:	ldrb	r3, [r3]
   197fc:	cmp	r3, #0
   19800:	bne	198a4 <add_exclude@@Base+0x45f0>
   19804:	ldr	r9, [sp, #40]	; 0x28
   19808:	cmp	r9, #0
   1980c:	beq	196d4 <add_exclude@@Base+0x4420>
   19810:	ldr	r0, [pc, #496]	; 19a08 <add_exclude@@Base+0x4754>
   19814:	mov	r2, #179	; 0xb3
   19818:	ldr	r1, [pc, #492]	; 19a0c <add_exclude@@Base+0x4758>
   1981c:	ldr	r3, [pc, #492]	; 19a10 <add_exclude@@Base+0x475c>
   19820:	add	r0, pc, r0
   19824:	add	r1, pc, r1
   19828:	add	r3, pc, r3
   1982c:	bl	11d94 <__assert_fail@plt>
   19830:	ldr	r0, [sp, #28]
   19834:	ldr	r1, [sp, #84]	; 0x54
   19838:	bl	119bc <memcmp@plt>
   1983c:	b	1979c <add_exclude@@Base+0x44e8>
   19840:	ldr	r0, [sp, #84]	; 0x54
   19844:	bl	11b84 <strlen@plt>
   19848:	strb	r8, [sp, #92]	; 0x5c
   1984c:	str	r0, [sp, #88]	; 0x58
   19850:	b	1966c <add_exclude@@Base+0x43b8>
   19854:	mov	r0, #0
   19858:	b	1957c <add_exclude@@Base+0x42c8>
   1985c:	mvn	r0, #0
   19860:	b	1957c <add_exclude@@Base+0x42c8>
   19864:	ldrb	fp, [sp, #92]	; 0x5c
   19868:	b	194f4 <add_exclude@@Base+0x4240>
   1986c:	mov	r3, #1
   19870:	str	r3, [sp, #88]	; 0x58
   19874:	ldrb	r3, [r4]
   19878:	str	r3, [sp, #96]	; 0x60
   1987c:	b	194f4 <add_exclude@@Base+0x4240>
   19880:	ldr	r0, [pc, #396]	; 19a14 <add_exclude@@Base+0x4760>
   19884:	mov	r2, #150	; 0x96
   19888:	ldr	r1, [pc, #392]	; 19a18 <add_exclude@@Base+0x4764>
   1988c:	ldr	r3, [pc, #392]	; 19a1c <add_exclude@@Base+0x4768>
   19890:	add	r0, pc, r0
   19894:	add	r1, pc, r1
   19898:	add	r3, pc, r3
   1989c:	bl	11d94 <__assert_fail@plt>
   198a0:	bl	119d4 <__stack_chk_fail@plt>
   198a4:	ldr	r0, [pc, #372]	; 19a20 <add_exclude@@Base+0x476c>
   198a8:	mov	r2, #178	; 0xb2
   198ac:	ldr	r1, [pc, #368]	; 19a24 <add_exclude@@Base+0x4770>
   198b0:	ldr	r3, [pc, #368]	; 19a28 <add_exclude@@Base+0x4774>
   198b4:	add	r0, pc, r0
   198b8:	add	r1, pc, r1
   198bc:	add	r3, pc, r3
   198c0:	bl	11d94 <__assert_fail@plt>
   198c4:	ldrb	r3, [sp, #24]
   198c8:	cmp	r3, #0
   198cc:	bne	19424 <add_exclude@@Base+0x4170>
   198d0:	ldrb	r3, [sp, #12]
   198d4:	ldr	r4, [sp, #28]
   198d8:	cmp	r3, #0
   198dc:	bne	19944 <add_exclude@@Base+0x4690>
   198e0:	ldr	r2, [pc, #284]	; 19a04 <add_exclude@@Base+0x4750>
   198e4:	ldrb	r3, [r4]
   198e8:	ldr	r1, [r5, r2]
   198ec:	and	r2, r3, #31
   198f0:	lsr	r3, r3, #5
   198f4:	ldr	r3, [r1, r3, lsl #2]
   198f8:	lsr	r3, r3, r2
   198fc:	tst	r3, #1
   19900:	beq	1992c <add_exclude@@Base+0x4678>
   19904:	mov	r3, #1
   19908:	str	r3, [sp, #32]
   1990c:	ldrb	r2, [r4]
   19910:	strb	r3, [sp, #36]	; 0x24
   19914:	str	r2, [sp, #40]	; 0x28
   19918:	cmp	fp, #0
   1991c:	mov	r3, #1
   19920:	strb	r3, [sp, #24]
   19924:	beq	195b0 <add_exclude@@Base+0x42fc>
   19928:	b	19430 <add_exclude@@Base+0x417c>
   1992c:	mov	r0, r6
   19930:	bl	119b0 <mbsinit@plt>
   19934:	cmp	r0, #0
   19938:	beq	19880 <add_exclude@@Base+0x45cc>
   1993c:	mov	r3, #1
   19940:	strb	r3, [sp, #12]
   19944:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19948:	mov	r1, r0
   1994c:	mov	r0, r4
   19950:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19954:	mov	r1, r4
   19958:	mov	r3, r6
   1995c:	mov	r2, r0
   19960:	add	r0, sp, #40	; 0x28
   19964:	bl	11a88 <mbrtowc@plt>
   19968:	cmn	r0, #1
   1996c:	str	r0, [sp, #32]
   19970:	beq	199c8 <add_exclude@@Base+0x4714>
   19974:	cmn	r0, #2
   19978:	beq	199e0 <add_exclude@@Base+0x472c>
   1997c:	cmp	r0, #0
   19980:	bne	199a8 <add_exclude@@Base+0x46f4>
   19984:	ldr	r3, [sp, #28]
   19988:	mov	r2, #1
   1998c:	str	r2, [sp, #32]
   19990:	ldrb	r3, [r3]
   19994:	cmp	r3, #0
   19998:	bne	198a4 <add_exclude@@Base+0x45f0>
   1999c:	ldr	r3, [sp, #40]	; 0x28
   199a0:	cmp	r3, #0
   199a4:	bne	19810 <add_exclude@@Base+0x455c>
   199a8:	mov	r0, r6
   199ac:	mov	r3, #1
   199b0:	strb	r3, [sp, #36]	; 0x24
   199b4:	bl	119b0 <mbsinit@plt>
   199b8:	cmp	r0, #0
   199bc:	movne	r3, #0
   199c0:	strbne	r3, [sp, #12]
   199c4:	b	19918 <add_exclude@@Base+0x4664>
   199c8:	mov	ip, #0
   199cc:	mov	r3, #1
   199d0:	strb	ip, [sp, #36]	; 0x24
   199d4:	mov	fp, ip
   199d8:	str	r3, [sp, #32]
   199dc:	b	19918 <add_exclude@@Base+0x4664>
   199e0:	ldr	r0, [sp, #28]
   199e4:	bl	11b84 <strlen@plt>
   199e8:	mov	r3, #0
   199ec:	mov	fp, r3
   199f0:	strb	r3, [sp, #36]	; 0x24
   199f4:	str	r0, [sp, #32]
   199f8:	b	19918 <add_exclude@@Base+0x4664>
   199fc:	muleq	r1, r0, ip
   19a00:			; <UNDEFINED> instruction: 0x000001b4
   19a04:	andeq	r0, r0, ip, lsr #3
   19a08:	andeq	ip, r0, r8, ror fp
   19a0c:	andeq	ip, r0, ip, asr #22
   19a10:			; <UNDEFINED> instruction: 0x0000ccb0
   19a14:	andeq	ip, r0, r8, asr #21
   19a18:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   19a1c:	andeq	ip, r0, r0, asr #24
   19a20:	andeq	ip, r0, ip, asr #21
   19a24:			; <UNDEFINED> instruction: 0x0000cab8
   19a28:	andeq	ip, r0, ip, lsl ip
   19a2c:	push	{r3, r4, r5, r6, r7, lr}
   19a30:	subs	r4, r0, #0
   19a34:	ldr	r5, [pc, #172]	; 19ae8 <add_exclude@@Base+0x4834>
   19a38:	add	r5, pc, r5
   19a3c:	beq	19ac4 <add_exclude@@Base+0x4810>
   19a40:	mov	r1, #47	; 0x2f
   19a44:	bl	11c98 <strrchr@plt>
   19a48:	subs	r6, r0, #0
   19a4c:	beq	19aa8 <add_exclude@@Base+0x47f4>
   19a50:	add	r7, r6, #1
   19a54:	rsb	r3, r4, r7
   19a58:	cmp	r3, #6
   19a5c:	ble	19aa8 <add_exclude@@Base+0x47f4>
   19a60:	ldr	r1, [pc, #132]	; 19aec <add_exclude@@Base+0x4838>
   19a64:	sub	r0, r6, #6
   19a68:	mov	r2, #7
   19a6c:	add	r1, pc, r1
   19a70:	bl	11d58 <strncmp@plt>
   19a74:	cmp	r0, #0
   19a78:	bne	19aa8 <add_exclude@@Base+0x47f4>
   19a7c:	ldr	r1, [pc, #108]	; 19af0 <add_exclude@@Base+0x483c>
   19a80:	mov	r0, r7
   19a84:	mov	r2, #3
   19a88:	add	r1, pc, r1
   19a8c:	bl	11d58 <strncmp@plt>
   19a90:	cmp	r0, #0
   19a94:	movne	r4, r7
   19a98:	ldreq	r3, [pc, #84]	; 19af4 <add_exclude@@Base+0x4840>
   19a9c:	addeq	r4, r6, #4
   19aa0:	ldreq	r3, [r5, r3]
   19aa4:	streq	r4, [r3]
   19aa8:	ldr	r2, [pc, #72]	; 19af8 <add_exclude@@Base+0x4844>
   19aac:	ldr	r3, [pc, #72]	; 19afc <add_exclude@@Base+0x4848>
   19ab0:	ldr	r2, [r5, r2]
   19ab4:	str	r4, [r2]
   19ab8:	ldr	r3, [r5, r3]
   19abc:	str	r4, [r3]
   19ac0:	pop	{r3, r4, r5, r6, r7, pc}
   19ac4:	ldr	r3, [pc, #52]	; 19b00 <add_exclude@@Base+0x484c>
   19ac8:	mov	r1, #1
   19acc:	ldr	r0, [pc, #48]	; 19b04 <add_exclude@@Base+0x4850>
   19ad0:	mov	r2, #55	; 0x37
   19ad4:	ldr	r3, [r5, r3]
   19ad8:	add	r0, pc, r0
   19adc:	ldr	r3, [r3]
   19ae0:	bl	11a4c <fwrite@plt>
   19ae4:	bl	11d64 <abort@plt>
   19ae8:	andeq	lr, r1, r0, asr #11
   19aec:			; <UNDEFINED> instruction: 0x0000cab8
   19af0:	andeq	ip, r0, r4, lsr #21
   19af4:	strdeq	r0, [r0], -r4
   19af8:	andeq	r0, r0, ip, ror #3
   19afc:	andeq	r0, r0, r4, ror #3
   19b00:	andeq	r0, r0, r0, asr #3
   19b04:	andeq	ip, r0, r4, lsl sl
   19b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b0c:	sub	sp, sp, #156	; 0x9c
   19b10:	ldr	r7, [pc, #2116]	; 1a35c <add_exclude@@Base+0x50a8>
   19b14:	add	r2, sp, #120	; 0x78
   19b18:	ldr	r3, [pc, #2112]	; 1a360 <add_exclude@@Base+0x50ac>
   19b1c:	mov	fp, r0
   19b20:	add	r7, pc, r7
   19b24:	mov	r0, r1
   19b28:	mov	r1, #2
   19b2c:	add	r6, sp, #40	; 0x28
   19b30:	ldr	r3, [r7, r3]
   19b34:	add	r9, sp, #96	; 0x60
   19b38:	str	r2, [sp, #16]
   19b3c:	mov	r4, #1
   19b40:	mov	r5, #0
   19b44:	str	r3, [sp, #28]
   19b48:	add	r3, sp, #64	; 0x40
   19b4c:	ldr	r2, [sp, #28]
   19b50:	str	r3, [sp, #12]
   19b54:	ldr	r3, [r2]
   19b58:	str	r3, [sp, #148]	; 0x94
   19b5c:	bl	1be7c <add_exclude@@Base+0x6bc8>
   19b60:	str	r0, [sp, #20]
   19b64:	ldrb	r3, [fp]
   19b68:	cmp	r3, #0
   19b6c:	beq	1a164 <add_exclude@@Base+0x4eb0>
   19b70:	mov	r0, fp
   19b74:	ldr	r1, [sp, #20]
   19b78:	bl	22490 <fts_children@@Base+0x1cec>
   19b7c:	subs	r8, r0, #0
   19b80:	beq	1a164 <add_exclude@@Base+0x4eb0>
   19b84:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19b88:	cmp	r0, #1
   19b8c:	bls	1a0e4 <add_exclude@@Base+0x4e30>
   19b90:	cmp	fp, r8
   19b94:	str	r5, [r6, #4]
   19b98:	str	fp, [sp, #52]	; 0x34
   19b9c:	addcc	sl, sp, #64	; 0x40
   19ba0:	strb	r5, [sp, #36]	; 0x24
   19ba4:	str	r5, [r6]
   19ba8:	strb	r5, [sp, #48]	; 0x30
   19bac:	strcc	r9, [sp, #24]
   19bb0:	bcs	1a184 <add_exclude@@Base+0x4ed0>
   19bb4:	ldrb	r3, [sp, #36]	; 0x24
   19bb8:	cmp	r3, #0
   19bbc:	bne	19c1c <add_exclude@@Base+0x4968>
   19bc0:	ldr	r2, [pc, #1948]	; 1a364 <add_exclude@@Base+0x50b0>
   19bc4:	ldrb	r3, [fp]
   19bc8:	ldr	r1, [r7, r2]
   19bcc:	and	r2, r3, #31
   19bd0:	lsr	r3, r3, #5
   19bd4:	ldr	r3, [r1, r3, lsl #2]
   19bd8:	lsr	r3, r3, r2
   19bdc:	tst	r3, #1
   19be0:	beq	19c08 <add_exclude@@Base+0x4954>
   19be4:	str	r4, [sp, #56]	; 0x38
   19be8:	ldrb	r2, [fp]
   19bec:	strb	r4, [sp, #60]	; 0x3c
   19bf0:	strb	r4, [sp, #48]	; 0x30
   19bf4:	mov	r9, r2
   19bf8:	cmp	r9, #0
   19bfc:	str	r2, [sp, #64]	; 0x40
   19c00:	bne	19ca0 <add_exclude@@Base+0x49ec>
   19c04:	bl	11d64 <abort@plt>
   19c08:	mov	r0, r6
   19c0c:	bl	119b0 <mbsinit@plt>
   19c10:	cmp	r0, #0
   19c14:	beq	1a318 <add_exclude@@Base+0x5064>
   19c18:	strb	r4, [sp, #36]	; 0x24
   19c1c:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19c20:	mov	r1, r0
   19c24:	mov	r0, fp
   19c28:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19c2c:	mov	r1, fp
   19c30:	mov	r3, r6
   19c34:	mov	r2, r0
   19c38:	mov	r0, sl
   19c3c:	bl	11a88 <mbrtowc@plt>
   19c40:	cmn	r0, #1
   19c44:	str	r0, [sp, #56]	; 0x38
   19c48:	beq	1a08c <add_exclude@@Base+0x4dd8>
   19c4c:	cmn	r0, #2
   19c50:	beq	1a0bc <add_exclude@@Base+0x4e08>
   19c54:	cmp	r0, #0
   19c58:	bne	1a0b4 <add_exclude@@Base+0x4e00>
   19c5c:	ldr	fp, [sp, #52]	; 0x34
   19c60:	str	r4, [sp, #56]	; 0x38
   19c64:	ldrb	r3, [fp]
   19c68:	cmp	r3, #0
   19c6c:	bne	1a33c <add_exclude@@Base+0x5088>
   19c70:	ldr	r2, [sp, #64]	; 0x40
   19c74:	cmp	r2, #0
   19c78:	bne	1a06c <add_exclude@@Base+0x4db8>
   19c7c:	mov	r9, r2
   19c80:	mov	r0, r6
   19c84:	strb	r4, [sp, #60]	; 0x3c
   19c88:	bl	119b0 <mbsinit@plt>
   19c8c:	strb	r4, [sp, #48]	; 0x30
   19c90:	cmp	r0, #0
   19c94:	strbne	r5, [sp, #36]	; 0x24
   19c98:	cmp	r9, #0
   19c9c:	beq	19c04 <add_exclude@@Base+0x4950>
   19ca0:	ldr	fp, [sp, #52]	; 0x34
   19ca4:	ldr	r3, [sp, #56]	; 0x38
   19ca8:	strb	r5, [sp, #48]	; 0x30
   19cac:	add	fp, fp, r3
   19cb0:	ldrb	r3, [sp, #60]	; 0x3c
   19cb4:	cmp	r8, fp
   19cb8:	str	fp, [sp, #52]	; 0x34
   19cbc:	bhi	19bb4 <add_exclude@@Base+0x4900>
   19cc0:	cmp	r3, #0
   19cc4:	mov	r2, r9
   19cc8:	ldr	r9, [sp, #24]
   19ccc:	beq	1a184 <add_exclude@@Base+0x4ed0>
   19cd0:	mov	r0, r2
   19cd4:	bl	11bcc <iswalnum@plt>
   19cd8:	rsbs	r0, r0, #1
   19cdc:	movcc	r0, #0
   19ce0:	str	r0, [sp, #24]
   19ce4:	strb	r5, [sp, #92]	; 0x5c
   19ce8:	ldrb	r2, [sp, #92]	; 0x5c
   19cec:	ldr	fp, [sp, #20]
   19cf0:	cmp	r2, #0
   19cf4:	str	r5, [r6, #4]
   19cf8:	str	r5, [r9, #4]
   19cfc:	str	r8, [sp, #52]	; 0x34
   19d00:	strb	r5, [sp, #36]	; 0x24
   19d04:	str	r5, [r6]
   19d08:	strb	r5, [sp, #48]	; 0x30
   19d0c:	str	fp, [sp, #108]	; 0x6c
   19d10:	str	r5, [r9]
   19d14:	strb	r5, [sp, #104]	; 0x68
   19d18:	bne	19ed4 <add_exclude@@Base+0x4c20>
   19d1c:	ldr	r1, [pc, #1600]	; 1a364 <add_exclude@@Base+0x50b0>
   19d20:	ldrb	r2, [fp]
   19d24:	ldr	r0, [r7, r1]
   19d28:	and	r1, r2, #31
   19d2c:	lsr	r2, r2, #5
   19d30:	ldr	r2, [r0, r2, lsl #2]
   19d34:	lsr	r2, r2, r1
   19d38:	tst	r2, #1
   19d3c:	beq	1a034 <add_exclude@@Base+0x4d80>
   19d40:	str	r4, [sp, #112]	; 0x70
   19d44:	ldrb	r3, [fp]
   19d48:	strb	r4, [sp, #116]	; 0x74
   19d4c:	mov	fp, r3
   19d50:	str	r3, [sp, #120]	; 0x78
   19d54:	cmp	fp, #0
   19d58:	strb	r4, [sp, #104]	; 0x68
   19d5c:	mov	r3, #1
   19d60:	bne	19e88 <add_exclude@@Base+0x4bd4>
   19d64:	ldrb	ip, [sp, #48]	; 0x30
   19d68:	cmp	ip, #0
   19d6c:	bne	1a0d8 <add_exclude@@Base+0x4e24>
   19d70:	ldrb	r2, [sp, #36]	; 0x24
   19d74:	ldr	sl, [sp, #52]	; 0x34
   19d78:	cmp	r2, #0
   19d7c:	bne	1a228 <add_exclude@@Base+0x4f74>
   19d80:	ldr	r1, [pc, #1500]	; 1a364 <add_exclude@@Base+0x50b0>
   19d84:	ldrb	r2, [sl]
   19d88:	ldr	r0, [r7, r1]
   19d8c:	and	r1, r2, #31
   19d90:	lsr	r2, r2, #5
   19d94:	ldr	r2, [r0, r2, lsl #2]
   19d98:	lsr	r2, r2, r1
   19d9c:	tst	r2, #1
   19da0:	beq	1a204 <add_exclude@@Base+0x4f50>
   19da4:	str	r3, [sp, #56]	; 0x38
   19da8:	mov	ip, r3
   19dac:	ldrb	r2, [sl]
   19db0:	strb	r3, [sp, #60]	; 0x3c
   19db4:	mov	r3, r2
   19db8:	str	r2, [sp, #64]	; 0x40
   19dbc:	strb	r4, [sp, #48]	; 0x30
   19dc0:	cmp	ip, #0
   19dc4:	beq	19dd0 <add_exclude@@Base+0x4b1c>
   19dc8:	cmp	r3, #0
   19dcc:	beq	19dec <add_exclude@@Base+0x4b38>
   19dd0:	ldrb	r2, [sp, #60]	; 0x3c
   19dd4:	cmp	r2, #0
   19dd8:	beq	19dec <add_exclude@@Base+0x4b38>
   19ddc:	mov	r0, r3
   19de0:	bl	11bcc <iswalnum@plt>
   19de4:	cmp	r0, #0
   19de8:	bne	19df8 <add_exclude@@Base+0x4b44>
   19dec:	ldr	r2, [sp, #24]
   19df0:	cmp	r2, #0
   19df4:	bne	1a310 <add_exclude@@Base+0x505c>
   19df8:	ldr	r2, [pc, #1380]	; 1a364 <add_exclude@@Base+0x50b0>
   19dfc:	str	r5, [r6, #4]
   19e00:	str	r8, [sp, #52]	; 0x34
   19e04:	strb	r5, [sp, #36]	; 0x24
   19e08:	str	r5, [r6]
   19e0c:	strb	r5, [sp, #48]	; 0x30
   19e10:	ldrb	r3, [r8]
   19e14:	ldr	r1, [r7, r2]
   19e18:	and	r2, r3, #31
   19e1c:	lsr	r3, r3, #5
   19e20:	ldr	r3, [r1, r3, lsl #2]
   19e24:	lsr	r3, r3, r2
   19e28:	tst	r3, #1
   19e2c:	beq	1a190 <add_exclude@@Base+0x4edc>
   19e30:	str	r4, [sp, #56]	; 0x38
   19e34:	ldrb	fp, [r8]
   19e38:	strb	r4, [sp, #60]	; 0x3c
   19e3c:	str	fp, [sp, #64]	; 0x40
   19e40:	cmp	fp, #0
   19e44:	strb	r4, [sp, #48]	; 0x30
   19e48:	bne	1a178 <add_exclude@@Base+0x4ec4>
   19e4c:	ldr	r0, [sp, #20]
   19e50:	bl	11974 <free@plt>
   19e54:	ldr	r1, [sp, #28]
   19e58:	ldr	r2, [sp, #148]	; 0x94
   19e5c:	mov	r0, fp
   19e60:	ldr	r3, [r1]
   19e64:	cmp	r2, r3
   19e68:	bne	1a338 <add_exclude@@Base+0x5084>
   19e6c:	add	sp, sp, #156	; 0x9c
   19e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e74:	ldr	r0, [sp, #108]	; 0x6c
   19e78:	bl	11b84 <strlen@plt>
   19e7c:	strb	r5, [sp, #116]	; 0x74
   19e80:	str	r0, [sp, #112]	; 0x70
   19e84:	strb	r4, [sp, #104]	; 0x68
   19e88:	ldrb	fp, [sp, #48]	; 0x30
   19e8c:	cmp	fp, #0
   19e90:	beq	19f38 <add_exclude@@Base+0x4c84>
   19e94:	ldrb	fp, [sp, #60]	; 0x3c
   19e98:	cmp	fp, #0
   19e9c:	bne	19f8c <add_exclude@@Base+0x4cd8>
   19ea0:	ldr	r1, [sp, #52]	; 0x34
   19ea4:	ldr	r2, [sp, #56]	; 0x38
   19ea8:	ldr	fp, [sp, #108]	; 0x6c
   19eac:	add	r1, r1, r2
   19eb0:	ldr	r2, [sp, #112]	; 0x70
   19eb4:	strb	r5, [sp, #48]	; 0x30
   19eb8:	add	fp, fp, r2
   19ebc:	ldrb	r2, [sp, #92]	; 0x5c
   19ec0:	strb	r5, [sp, #104]	; 0x68
   19ec4:	cmp	r2, #0
   19ec8:	str	r1, [sp, #52]	; 0x34
   19ecc:	str	fp, [sp, #108]	; 0x6c
   19ed0:	beq	19d1c <add_exclude@@Base+0x4a68>
   19ed4:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19ed8:	mov	r1, r0
   19edc:	mov	r0, fp
   19ee0:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19ee4:	mov	r1, fp
   19ee8:	mov	r3, r9
   19eec:	mov	r2, r0
   19ef0:	add	r0, sp, #120	; 0x78
   19ef4:	bl	11a88 <mbrtowc@plt>
   19ef8:	cmn	r0, #1
   19efc:	str	r0, [sp, #112]	; 0x70
   19f00:	strbeq	r5, [sp, #116]	; 0x74
   19f04:	streq	r4, [sp, #112]	; 0x70
   19f08:	beq	19e84 <add_exclude@@Base+0x4bd0>
   19f0c:	cmn	r0, #2
   19f10:	beq	19e74 <add_exclude@@Base+0x4bc0>
   19f14:	cmp	r0, #0
   19f18:	beq	1a04c <add_exclude@@Base+0x4d98>
   19f1c:	ldr	fp, [sp, #120]	; 0x78
   19f20:	mov	r0, r9
   19f24:	strb	r4, [sp, #116]	; 0x74
   19f28:	bl	119b0 <mbsinit@plt>
   19f2c:	cmp	r0, #0
   19f30:	strbne	r5, [sp, #92]	; 0x5c
   19f34:	b	19d54 <add_exclude@@Base+0x4aa0>
   19f38:	ldrb	r3, [sp, #36]	; 0x24
   19f3c:	ldr	sl, [sp, #52]	; 0x34
   19f40:	cmp	r3, #0
   19f44:	bne	19fb0 <add_exclude@@Base+0x4cfc>
   19f48:	ldr	r1, [pc, #1044]	; 1a364 <add_exclude@@Base+0x50b0>
   19f4c:	ldrb	r2, [sl]
   19f50:	ldr	r0, [r7, r1]
   19f54:	and	r1, r2, #31
   19f58:	lsr	r2, r2, #5
   19f5c:	ldr	r2, [r0, r2, lsl #2]
   19f60:	lsr	r2, r2, r1
   19f64:	tst	r2, #1
   19f68:	beq	19f9c <add_exclude@@Base+0x4ce8>
   19f6c:	str	r4, [sp, #56]	; 0x38
   19f70:	mov	fp, #1
   19f74:	ldrb	r3, [sl]
   19f78:	strb	r4, [sp, #60]	; 0x3c
   19f7c:	str	r3, [sp, #64]	; 0x40
   19f80:	cmp	fp, #0
   19f84:	strb	r4, [sp, #48]	; 0x30
   19f88:	beq	19ea0 <add_exclude@@Base+0x4bec>
   19f8c:	ldr	r3, [sp, #64]	; 0x40
   19f90:	cmp	r3, #0
   19f94:	bne	19ea0 <add_exclude@@Base+0x4bec>
   19f98:	b	19c04 <add_exclude@@Base+0x4950>
   19f9c:	mov	r0, r6
   19fa0:	bl	119b0 <mbsinit@plt>
   19fa4:	cmp	r0, #0
   19fa8:	beq	1a318 <add_exclude@@Base+0x5064>
   19fac:	strb	r4, [sp, #36]	; 0x24
   19fb0:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   19fb4:	mov	r1, r0
   19fb8:	mov	r0, sl
   19fbc:	bl	1be50 <add_exclude@@Base+0x6b9c>
   19fc0:	mov	r1, sl
   19fc4:	mov	r3, r6
   19fc8:	mov	r2, r0
   19fcc:	add	r0, sp, #64	; 0x40
   19fd0:	bl	11a88 <mbrtowc@plt>
   19fd4:	cmn	r0, #1
   19fd8:	str	r0, [sp, #56]	; 0x38
   19fdc:	strbeq	r5, [sp, #60]	; 0x3c
   19fe0:	streq	r4, [sp, #56]	; 0x38
   19fe4:	beq	19f80 <add_exclude@@Base+0x4ccc>
   19fe8:	cmn	r0, #2
   19fec:	beq	1a0a0 <add_exclude@@Base+0x4dec>
   19ff0:	cmp	r0, #0
   19ff4:	bne	1a018 <add_exclude@@Base+0x4d64>
   19ff8:	ldr	r3, [sp, #52]	; 0x34
   19ffc:	str	r4, [sp, #56]	; 0x38
   1a000:	ldrb	r3, [r3]
   1a004:	cmp	r3, #0
   1a008:	bne	1a33c <add_exclude@@Base+0x5088>
   1a00c:	ldr	r3, [sp, #64]	; 0x40
   1a010:	cmp	r3, #0
   1a014:	bne	1a06c <add_exclude@@Base+0x4db8>
   1a018:	mov	r0, r6
   1a01c:	strb	r4, [sp, #60]	; 0x3c
   1a020:	bl	119b0 <mbsinit@plt>
   1a024:	mov	fp, #1
   1a028:	cmp	r0, #0
   1a02c:	strbne	r5, [sp, #36]	; 0x24
   1a030:	b	19f80 <add_exclude@@Base+0x4ccc>
   1a034:	mov	r0, r9
   1a038:	bl	119b0 <mbsinit@plt>
   1a03c:	cmp	r0, #0
   1a040:	beq	1a318 <add_exclude@@Base+0x5064>
   1a044:	strb	r4, [sp, #92]	; 0x5c
   1a048:	b	19ed4 <add_exclude@@Base+0x4c20>
   1a04c:	ldr	r3, [sp, #108]	; 0x6c
   1a050:	str	r4, [sp, #112]	; 0x70
   1a054:	ldrb	r3, [r3]
   1a058:	cmp	r3, #0
   1a05c:	bne	1a33c <add_exclude@@Base+0x5088>
   1a060:	ldr	fp, [sp, #120]	; 0x78
   1a064:	cmp	fp, #0
   1a068:	beq	19f20 <add_exclude@@Base+0x4c6c>
   1a06c:	ldr	r0, [pc, #756]	; 1a368 <add_exclude@@Base+0x50b4>
   1a070:	mov	r2, #179	; 0xb3
   1a074:	ldr	r1, [pc, #752]	; 1a36c <add_exclude@@Base+0x50b8>
   1a078:	ldr	r3, [pc, #752]	; 1a370 <add_exclude@@Base+0x50bc>
   1a07c:	add	r0, pc, r0
   1a080:	add	r1, pc, r1
   1a084:	add	r3, pc, r3
   1a088:	bl	11d94 <__assert_fail@plt>
   1a08c:	str	r4, [sp, #56]	; 0x38
   1a090:	strb	r5, [sp, #60]	; 0x3c
   1a094:	ldr	r9, [sp, #64]	; 0x40
   1a098:	ldr	fp, [sp, #52]	; 0x34
   1a09c:	b	19ca4 <add_exclude@@Base+0x49f0>
   1a0a0:	ldr	r0, [sp, #52]	; 0x34
   1a0a4:	bl	11b84 <strlen@plt>
   1a0a8:	strb	r5, [sp, #60]	; 0x3c
   1a0ac:	str	r0, [sp, #56]	; 0x38
   1a0b0:	b	19f80 <add_exclude@@Base+0x4ccc>
   1a0b4:	ldr	r9, [sp, #64]	; 0x40
   1a0b8:	b	19c80 <add_exclude@@Base+0x49cc>
   1a0bc:	ldr	fp, [sp, #52]	; 0x34
   1a0c0:	mov	r0, fp
   1a0c4:	bl	11b84 <strlen@plt>
   1a0c8:	strb	r5, [sp, #60]	; 0x3c
   1a0cc:	ldr	r9, [sp, #64]	; 0x40
   1a0d0:	str	r0, [sp, #56]	; 0x38
   1a0d4:	b	19ca4 <add_exclude@@Base+0x49f0>
   1a0d8:	ldr	r3, [sp, #64]	; 0x40
   1a0dc:	ldrb	ip, [sp, #60]	; 0x3c
   1a0e0:	b	19dc0 <add_exclude@@Base+0x4b0c>
   1a0e4:	cmp	fp, r8
   1a0e8:	movcs	fp, #1
   1a0ec:	bcs	1a10c <add_exclude@@Base+0x4e58>
   1a0f0:	bl	11b48 <__ctype_b_loc@plt>
   1a0f4:	ldrb	r3, [r8, #-1]
   1a0f8:	lsl	r3, r3, #1
   1a0fc:	ldr	r2, [r0]
   1a100:	ldrh	fp, [r2, r3]
   1a104:	eor	fp, fp, #8
   1a108:	ubfx	fp, fp, #3, #1
   1a10c:	ldr	r0, [sp, #20]
   1a110:	bl	11b84 <strlen@plt>
   1a114:	ldrb	r3, [r8, r0]
   1a118:	cmp	r3, #0
   1a11c:	beq	1a140 <add_exclude@@Base+0x4e8c>
   1a120:	str	r3, [sp, #8]
   1a124:	bl	11b48 <__ctype_b_loc@plt>
   1a128:	ldr	r3, [sp, #8]
   1a12c:	lsl	r3, r3, #1
   1a130:	ldr	r2, [r0]
   1a134:	ldrh	r3, [r2, r3]
   1a138:	tst	r3, #8
   1a13c:	bne	1a148 <add_exclude@@Base+0x4e94>
   1a140:	cmp	fp, #0
   1a144:	bne	1a310 <add_exclude@@Base+0x505c>
   1a148:	ldrb	r3, [r8]
   1a14c:	cmp	r3, #0
   1a150:	beq	1a164 <add_exclude@@Base+0x4eb0>
   1a154:	add	fp, r8, #1
   1a158:	ldrb	r3, [fp]
   1a15c:	cmp	r3, #0
   1a160:	bne	19b70 <add_exclude@@Base+0x48bc>
   1a164:	mov	fp, #0
   1a168:	b	19e4c <add_exclude@@Base+0x4b98>
   1a16c:	ldr	r0, [sp, #52]	; 0x34
   1a170:	bl	11b84 <strlen@plt>
   1a174:	str	r0, [sp, #56]	; 0x38
   1a178:	ldr	fp, [sp, #56]	; 0x38
   1a17c:	add	fp, r8, fp
   1a180:	b	19b64 <add_exclude@@Base+0x48b0>
   1a184:	mov	r3, #1
   1a188:	str	r3, [sp, #24]
   1a18c:	b	19ce4 <add_exclude@@Base+0x4a30>
   1a190:	mov	r0, r6
   1a194:	bl	119b0 <mbsinit@plt>
   1a198:	cmp	r0, #0
   1a19c:	beq	1a318 <add_exclude@@Base+0x5064>
   1a1a0:	strb	r4, [sp, #36]	; 0x24
   1a1a4:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   1a1a8:	mov	r1, r0
   1a1ac:	mov	r0, r8
   1a1b0:	bl	1be50 <add_exclude@@Base+0x6b9c>
   1a1b4:	mov	r1, r8
   1a1b8:	mov	r3, r6
   1a1bc:	mov	r2, r0
   1a1c0:	add	r0, sp, #64	; 0x40
   1a1c4:	bl	11a88 <mbrtowc@plt>
   1a1c8:	cmn	r0, #1
   1a1cc:	str	r0, [sp, #56]	; 0x38
   1a1d0:	streq	r4, [sp, #56]	; 0x38
   1a1d4:	beq	1a178 <add_exclude@@Base+0x4ec4>
   1a1d8:	cmn	r0, #2
   1a1dc:	beq	1a16c <add_exclude@@Base+0x4eb8>
   1a1e0:	cmp	r0, #0
   1a1e4:	beq	1a294 <add_exclude@@Base+0x4fe0>
   1a1e8:	ldr	fp, [sp, #64]	; 0x40
   1a1ec:	mov	r0, r6
   1a1f0:	strb	r4, [sp, #60]	; 0x3c
   1a1f4:	bl	119b0 <mbsinit@plt>
   1a1f8:	cmp	r0, #0
   1a1fc:	strbne	r5, [sp, #36]	; 0x24
   1a200:	b	19e40 <add_exclude@@Base+0x4b8c>
   1a204:	mov	r0, r6
   1a208:	str	r3, [sp, #8]
   1a20c:	str	ip, [sp, #4]
   1a210:	bl	119b0 <mbsinit@plt>
   1a214:	ldr	r3, [sp, #8]
   1a218:	ldr	ip, [sp, #4]
   1a21c:	cmp	r0, #0
   1a220:	beq	1a318 <add_exclude@@Base+0x5064>
   1a224:	strb	r3, [sp, #36]	; 0x24
   1a228:	str	ip, [sp, #4]
   1a22c:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   1a230:	mov	r1, r0
   1a234:	mov	r0, sl
   1a238:	bl	1be50 <add_exclude@@Base+0x6b9c>
   1a23c:	mov	r1, sl
   1a240:	mov	r3, r6
   1a244:	mov	r2, r0
   1a248:	add	r0, sp, #64	; 0x40
   1a24c:	bl	11a88 <mbrtowc@plt>
   1a250:	ldr	ip, [sp, #4]
   1a254:	cmn	r0, #1
   1a258:	str	r0, [sp, #56]	; 0x38
   1a25c:	beq	1a2e0 <add_exclude@@Base+0x502c>
   1a260:	cmn	r0, #2
   1a264:	beq	1a2f0 <add_exclude@@Base+0x503c>
   1a268:	cmp	r0, #0
   1a26c:	bne	1a2b8 <add_exclude@@Base+0x5004>
   1a270:	ldr	r3, [sp, #52]	; 0x34
   1a274:	str	r4, [sp, #56]	; 0x38
   1a278:	ldrb	r3, [r3]
   1a27c:	cmp	r3, #0
   1a280:	bne	1a33c <add_exclude@@Base+0x5088>
   1a284:	ldr	r3, [sp, #64]	; 0x40
   1a288:	cmp	r3, #0
   1a28c:	beq	1a2bc <add_exclude@@Base+0x5008>
   1a290:	b	1a06c <add_exclude@@Base+0x4db8>
   1a294:	ldr	r3, [sp, #52]	; 0x34
   1a298:	str	r4, [sp, #56]	; 0x38
   1a29c:	ldrb	r3, [r3]
   1a2a0:	cmp	r3, #0
   1a2a4:	bne	1a33c <add_exclude@@Base+0x5088>
   1a2a8:	ldr	fp, [sp, #64]	; 0x40
   1a2ac:	cmp	fp, #0
   1a2b0:	beq	1a1ec <add_exclude@@Base+0x4f38>
   1a2b4:	b	1a06c <add_exclude@@Base+0x4db8>
   1a2b8:	ldr	r3, [sp, #64]	; 0x40
   1a2bc:	mov	r0, r6
   1a2c0:	str	r3, [sp, #8]
   1a2c4:	strb	r4, [sp, #60]	; 0x3c
   1a2c8:	bl	119b0 <mbsinit@plt>
   1a2cc:	ldr	r3, [sp, #8]
   1a2d0:	mov	ip, #1
   1a2d4:	cmp	r0, #0
   1a2d8:	strbne	r5, [sp, #36]	; 0x24
   1a2dc:	b	19dbc <add_exclude@@Base+0x4b08>
   1a2e0:	str	r4, [sp, #56]	; 0x38
   1a2e4:	strb	r5, [sp, #60]	; 0x3c
   1a2e8:	ldr	r3, [sp, #64]	; 0x40
   1a2ec:	b	19dbc <add_exclude@@Base+0x4b08>
   1a2f0:	ldr	r0, [sp, #52]	; 0x34
   1a2f4:	str	ip, [sp, #4]
   1a2f8:	bl	11b84 <strlen@plt>
   1a2fc:	strb	r5, [sp, #60]	; 0x3c
   1a300:	ldr	r3, [sp, #64]	; 0x40
   1a304:	ldr	ip, [sp, #4]
   1a308:	str	r0, [sp, #56]	; 0x38
   1a30c:	b	19dbc <add_exclude@@Base+0x4b08>
   1a310:	mov	fp, #1
   1a314:	b	19e4c <add_exclude@@Base+0x4b98>
   1a318:	ldr	r0, [pc, #84]	; 1a374 <add_exclude@@Base+0x50c0>
   1a31c:	mov	r2, #150	; 0x96
   1a320:	ldr	r1, [pc, #80]	; 1a378 <add_exclude@@Base+0x50c4>
   1a324:	ldr	r3, [pc, #80]	; 1a37c <add_exclude@@Base+0x50c8>
   1a328:	add	r0, pc, r0
   1a32c:	add	r1, pc, r1
   1a330:	add	r3, pc, r3
   1a334:	bl	11d94 <__assert_fail@plt>
   1a338:	bl	119d4 <__stack_chk_fail@plt>
   1a33c:	ldr	r0, [pc, #60]	; 1a380 <add_exclude@@Base+0x50cc>
   1a340:	mov	r2, #178	; 0xb2
   1a344:	ldr	r1, [pc, #56]	; 1a384 <add_exclude@@Base+0x50d0>
   1a348:	ldr	r3, [pc, #56]	; 1a388 <add_exclude@@Base+0x50d4>
   1a34c:	add	r0, pc, r0
   1a350:	add	r1, pc, r1
   1a354:	add	r3, pc, r3
   1a358:	bl	11d94 <__assert_fail@plt>
   1a35c:	ldrdeq	lr, [r1], -r8
   1a360:			; <UNDEFINED> instruction: 0x000001b4
   1a364:	andeq	r0, r0, ip, lsr #3
   1a368:	andeq	ip, r0, ip, lsl r3
   1a36c:	strdeq	ip, [r0], -r0
   1a370:	andeq	ip, r0, ip, lsr #9
   1a374:	andeq	ip, r0, r0, lsr r0
   1a378:	andeq	ip, r0, r4, asr #32
   1a37c:	andeq	ip, r0, r0, lsl #4
   1a380:	andeq	ip, r0, r4, lsr r0
   1a384:	andeq	ip, r0, r0, lsr #32
   1a388:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1a38c:	push	{r4, r5, r6, lr}
   1a390:	mov	r1, r0
   1a394:	mov	r4, r0
   1a398:	sub	sp, sp, #8
   1a39c:	mov	r2, #5
   1a3a0:	mov	r0, #0
   1a3a4:	bl	119c8 <dcgettext@plt>
   1a3a8:	cmp	r0, r4
   1a3ac:	mov	r5, r0
   1a3b0:	moveq	r0, r0
   1a3b4:	beq	1a3cc <add_exclude@@Base+0x5118>
   1a3b8:	mov	r1, r4
   1a3bc:	bl	19b08 <add_exclude@@Base+0x4854>
   1a3c0:	cmp	r0, #0
   1a3c4:	mov	r0, r5
   1a3c8:	beq	1a3d4 <add_exclude@@Base+0x5120>
   1a3cc:	add	sp, sp, #8
   1a3d0:	pop	{r4, r5, r6, pc}
   1a3d4:	bl	11b84 <strlen@plt>
   1a3d8:	mov	r6, r0
   1a3dc:	mov	r0, r4
   1a3e0:	bl	11b84 <strlen@plt>
   1a3e4:	add	r0, r6, r0
   1a3e8:	add	r0, r0, #4
   1a3ec:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1a3f0:	ldr	r3, [pc, #36]	; 1a41c <add_exclude@@Base+0x5168>
   1a3f4:	str	r5, [sp]
   1a3f8:	mov	r1, #1
   1a3fc:	str	r4, [sp, #4]
   1a400:	mvn	r2, #0
   1a404:	add	r3, pc, r3
   1a408:	mov	r6, r0
   1a40c:	bl	11bd8 <__sprintf_chk@plt>
   1a410:	mov	r0, r6
   1a414:	add	sp, sp, #8
   1a418:	pop	{r4, r5, r6, pc}
   1a41c:	andeq	ip, r0, r0, asr #2
   1a420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a424:	mov	r6, r0
   1a428:	sub	sp, sp, #12
   1a42c:	mov	r2, #5
   1a430:	mov	r4, r1
   1a434:	mov	r0, #0
   1a438:	mov	r1, r6
   1a43c:	ldr	r7, [pc, #640]	; 1a6c4 <add_exclude@@Base+0x5410>
   1a440:	bl	119c8 <dcgettext@plt>
   1a444:	add	r7, pc, r7
   1a448:	mov	r8, r0
   1a44c:	bl	215c8 <fts_children@@Base+0xe24>
   1a450:	mov	r1, r7
   1a454:	mov	r9, r0
   1a458:	bl	21248 <fts_children@@Base+0xaa4>
   1a45c:	cmp	r0, #0
   1a460:	moveq	r5, r0
   1a464:	moveq	r9, r4
   1a468:	bne	1a4b4 <add_exclude@@Base+0x5200>
   1a46c:	cmp	r4, #0
   1a470:	movne	sl, r4
   1a474:	movne	r7, #0
   1a478:	beq	1a56c <add_exclude@@Base+0x52b8>
   1a47c:	mov	r0, r8
   1a480:	mov	r1, r6
   1a484:	bl	11938 <strcmp@plt>
   1a488:	cmp	r0, #0
   1a48c:	bne	1a584 <add_exclude@@Base+0x52d0>
   1a490:	cmp	r5, r4
   1a494:	cmpne	r5, #0
   1a498:	bne	1a614 <add_exclude@@Base+0x5360>
   1a49c:	cmp	r7, r4
   1a4a0:	cmpne	r7, #0
   1a4a4:	moveq	r0, r4
   1a4a8:	bne	1a600 <add_exclude@@Base+0x534c>
   1a4ac:	add	sp, sp, #12
   1a4b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4b4:	mov	r2, r9
   1a4b8:	mov	r1, r7
   1a4bc:	mov	r0, r4
   1a4c0:	bl	1cd30 <add_exclude@@Base+0x7a7c>
   1a4c4:	mov	r5, r0
   1a4c8:	mov	r0, r9
   1a4cc:	bl	11b84 <strlen@plt>
   1a4d0:	mov	fp, r0
   1a4d4:	add	r0, r0, #11
   1a4d8:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1a4dc:	mov	r1, r9
   1a4e0:	mov	r2, fp
   1a4e4:	mov	sl, r0
   1a4e8:	bl	1198c <memcpy@plt>
   1a4ec:	ldr	r3, [pc, #468]	; 1a6c8 <add_exclude@@Base+0x5414>
   1a4f0:	add	ip, sl, fp
   1a4f4:	mov	r2, sl
   1a4f8:	add	r3, pc, r3
   1a4fc:	ldm	r3!, {r0, r1}
   1a500:	ldrh	lr, [r3]
   1a504:	ldrb	r3, [r3, #2]
   1a508:	str	r0, [sl, fp]
   1a50c:	mov	r0, r4
   1a510:	str	r1, [ip, #4]
   1a514:	mov	r1, r7
   1a518:	strh	lr, [ip, #8]
   1a51c:	strb	r3, [ip, #10]
   1a520:	bl	1cd30 <add_exclude@@Base+0x7a7c>
   1a524:	mov	r9, r0
   1a528:	mov	r0, sl
   1a52c:	bl	11974 <free@plt>
   1a530:	cmp	r9, #0
   1a534:	beq	1a6a4 <add_exclude@@Base+0x53f0>
   1a538:	mov	r0, r9
   1a53c:	mov	r1, #63	; 0x3f
   1a540:	bl	11b90 <strchr@plt>
   1a544:	cmp	r0, #0
   1a548:	beq	1a68c <add_exclude@@Base+0x53d8>
   1a54c:	mov	r0, r9
   1a550:	mov	r4, r5
   1a554:	bl	11974 <free@plt>
   1a558:	cmp	r4, #0
   1a55c:	mov	r9, #0
   1a560:	movne	sl, r4
   1a564:	movne	r7, #0
   1a568:	bne	1a47c <add_exclude@@Base+0x51c8>
   1a56c:	cmp	r9, #0
   1a570:	beq	1a6ac <add_exclude@@Base+0x53f8>
   1a574:	mov	r7, r4
   1a578:	mov	sl, #0
   1a57c:	mov	r4, r9
   1a580:	b	1a47c <add_exclude@@Base+0x51c8>
   1a584:	mov	r1, r6
   1a588:	mov	r0, r8
   1a58c:	bl	19b08 <add_exclude@@Base+0x4854>
   1a590:	cmp	r0, #0
   1a594:	bne	1a5d0 <add_exclude@@Base+0x531c>
   1a598:	cmp	sl, #0
   1a59c:	beq	1a5b4 <add_exclude@@Base+0x5300>
   1a5a0:	mov	r1, sl
   1a5a4:	mov	r0, r8
   1a5a8:	bl	19b08 <add_exclude@@Base+0x4854>
   1a5ac:	cmp	r0, #0
   1a5b0:	bne	1a5d0 <add_exclude@@Base+0x531c>
   1a5b4:	cmp	r9, #0
   1a5b8:	beq	1a620 <add_exclude@@Base+0x536c>
   1a5bc:	mov	r1, r9
   1a5c0:	mov	r0, r8
   1a5c4:	bl	19b08 <add_exclude@@Base+0x4854>
   1a5c8:	cmp	r0, #0
   1a5cc:	beq	1a620 <add_exclude@@Base+0x536c>
   1a5d0:	cmp	r5, #0
   1a5d4:	beq	1a5e0 <add_exclude@@Base+0x532c>
   1a5d8:	mov	r0, r5
   1a5dc:	bl	11974 <free@plt>
   1a5e0:	cmp	r7, #0
   1a5e4:	moveq	r0, r8
   1a5e8:	beq	1a4ac <add_exclude@@Base+0x51f8>
   1a5ec:	mov	r0, r7
   1a5f0:	bl	11974 <free@plt>
   1a5f4:	mov	r0, r8
   1a5f8:	add	sp, sp, #12
   1a5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a600:	mov	r0, r7
   1a604:	bl	11974 <free@plt>
   1a608:	mov	r0, r4
   1a60c:	add	sp, sp, #12
   1a610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a614:	mov	r0, r5
   1a618:	bl	11974 <free@plt>
   1a61c:	b	1a49c <add_exclude@@Base+0x51e8>
   1a620:	mov	r0, r8
   1a624:	bl	11b84 <strlen@plt>
   1a628:	mov	r6, r0
   1a62c:	mov	r0, r4
   1a630:	bl	11b84 <strlen@plt>
   1a634:	add	r0, r6, r0
   1a638:	add	r0, r0, #4
   1a63c:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1a640:	ldr	r3, [pc, #132]	; 1a6cc <add_exclude@@Base+0x5418>
   1a644:	str	r8, [sp]
   1a648:	mov	r1, #1
   1a64c:	str	r4, [sp, #4]
   1a650:	mvn	r2, #0
   1a654:	add	r3, pc, r3
   1a658:	mov	r6, r0
   1a65c:	bl	11bd8 <__sprintf_chk@plt>
   1a660:	cmp	r5, #0
   1a664:	beq	1a670 <add_exclude@@Base+0x53bc>
   1a668:	mov	r0, r5
   1a66c:	bl	11974 <free@plt>
   1a670:	cmp	r7, #0
   1a674:	moveq	r0, r6
   1a678:	beq	1a4ac <add_exclude@@Base+0x51f8>
   1a67c:	mov	r0, r7
   1a680:	bl	11974 <free@plt>
   1a684:	mov	r0, r6
   1a688:	b	1a4ac <add_exclude@@Base+0x51f8>
   1a68c:	cmp	r5, #0
   1a690:	beq	1a6bc <add_exclude@@Base+0x5408>
   1a694:	mov	sl, r5
   1a698:	mov	r7, r9
   1a69c:	mov	r4, r5
   1a6a0:	b	1a47c <add_exclude@@Base+0x51c8>
   1a6a4:	mov	r4, r5
   1a6a8:	b	1a46c <add_exclude@@Base+0x51b8>
   1a6ac:	mov	sl, r9
   1a6b0:	mov	r7, r9
   1a6b4:	mov	r4, r6
   1a6b8:	b	1a47c <add_exclude@@Base+0x51c8>
   1a6bc:	mov	r4, r9
   1a6c0:	b	1a574 <add_exclude@@Base+0x52c0>
   1a6c4:	andeq	ip, r0, r8, lsl #2
   1a6c8:	andeq	ip, r0, ip, asr r0
   1a6cc:	strdeq	fp, [r0], -r0
   1a6d0:	push	{r3, lr}
   1a6d4:	mov	r3, r0
   1a6d8:	mov	r2, #0
   1a6dc:	cmp	r1, #8
   1a6e0:	str	r2, [r3], #4
   1a6e4:	add	r3, r3, #4
   1a6e8:	str	r2, [r0, #4]
   1a6ec:	str	r2, [r3], #4
   1a6f0:	str	r2, [r3], #4
   1a6f4:	str	r2, [r3], #4
   1a6f8:	str	r2, [r3], #4
   1a6fc:	str	r2, [r3], #4
   1a700:	str	r2, [r3], #4
   1a704:	str	r2, [r3], #4
   1a708:	str	r2, [r3], #4
   1a70c:	str	r2, [r3], #4
   1a710:	str	r2, [r3]
   1a714:	beq	1a720 <add_exclude@@Base+0x546c>
   1a718:	str	r1, [r0]
   1a71c:	pop	{r3, pc}
   1a720:	bl	11d64 <abort@plt>
   1a724:	push	{r4, r5, r6, lr}
   1a728:	mov	r4, r0
   1a72c:	mov	r6, r1
   1a730:	mov	r0, #0
   1a734:	mov	r1, r4
   1a738:	mov	r2, #5
   1a73c:	bl	119c8 <dcgettext@plt>
   1a740:	cmp	r0, r4
   1a744:	mov	r5, r0
   1a748:	beq	1a750 <add_exclude@@Base+0x549c>
   1a74c:	pop	{r4, r5, r6, pc}
   1a750:	bl	215c8 <fts_children@@Base+0xe24>
   1a754:	ldrb	r3, [r0]
   1a758:	bic	r3, r3, #32
   1a75c:	cmp	r3, #85	; 0x55
   1a760:	bne	1a7d4 <add_exclude@@Base+0x5520>
   1a764:	ldrb	r3, [r0, #1]
   1a768:	bic	r3, r3, #32
   1a76c:	cmp	r3, #84	; 0x54
   1a770:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a774:	ldrb	r3, [r0, #2]
   1a778:	bic	r3, r3, #32
   1a77c:	cmp	r3, #70	; 0x46
   1a780:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a784:	ldrb	r3, [r0, #3]
   1a788:	cmp	r3, #45	; 0x2d
   1a78c:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a790:	ldrb	r3, [r0, #4]
   1a794:	cmp	r3, #56	; 0x38
   1a798:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a79c:	ldrb	r3, [r0, #5]
   1a7a0:	cmp	r3, #0
   1a7a4:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a7a8:	ldrb	r3, [r5]
   1a7ac:	cmp	r3, #96	; 0x60
   1a7b0:	beq	1a84c <add_exclude@@Base+0x5598>
   1a7b4:	ldr	r0, [pc, #180]	; 1a870 <add_exclude@@Base+0x55bc>
   1a7b8:	add	r0, pc, r0
   1a7bc:	pop	{r4, r5, r6, pc}
   1a7c0:	cmp	r6, #7
   1a7c4:	beq	1a858 <add_exclude@@Base+0x55a4>
   1a7c8:	ldr	r0, [pc, #164]	; 1a874 <add_exclude@@Base+0x55c0>
   1a7cc:	add	r0, pc, r0
   1a7d0:	pop	{r4, r5, r6, pc}
   1a7d4:	cmp	r3, #71	; 0x47
   1a7d8:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a7dc:	ldrb	r3, [r0, #1]
   1a7e0:	bic	r3, r3, #32
   1a7e4:	cmp	r3, #66	; 0x42
   1a7e8:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a7ec:	ldrb	r3, [r0, #2]
   1a7f0:	cmp	r3, #49	; 0x31
   1a7f4:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a7f8:	ldrb	r3, [r0, #3]
   1a7fc:	cmp	r3, #56	; 0x38
   1a800:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a804:	ldrb	r3, [r0, #4]
   1a808:	cmp	r3, #48	; 0x30
   1a80c:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a810:	ldrb	r3, [r0, #5]
   1a814:	cmp	r3, #51	; 0x33
   1a818:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a81c:	ldrb	r3, [r0, #6]
   1a820:	cmp	r3, #48	; 0x30
   1a824:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a828:	ldrb	r3, [r0, #7]
   1a82c:	cmp	r3, #0
   1a830:	bne	1a7c0 <add_exclude@@Base+0x550c>
   1a834:	ldrb	r3, [r5]
   1a838:	cmp	r3, #96	; 0x60
   1a83c:	beq	1a864 <add_exclude@@Base+0x55b0>
   1a840:	ldr	r0, [pc, #48]	; 1a878 <add_exclude@@Base+0x55c4>
   1a844:	add	r0, pc, r0
   1a848:	pop	{r4, r5, r6, pc}
   1a84c:	ldr	r0, [pc, #40]	; 1a87c <add_exclude@@Base+0x55c8>
   1a850:	add	r0, pc, r0
   1a854:	pop	{r4, r5, r6, pc}
   1a858:	ldr	r0, [pc, #32]	; 1a880 <add_exclude@@Base+0x55cc>
   1a85c:	add	r0, pc, r0
   1a860:	pop	{r4, r5, r6, pc}
   1a864:	ldr	r0, [pc, #24]	; 1a884 <add_exclude@@Base+0x55d0>
   1a868:	add	r0, pc, r0
   1a86c:	pop	{r4, r5, r6, pc}
   1a870:	andeq	fp, r0, r8, asr #27
   1a874:	andeq	fp, r0, ip, lsr #11
   1a878:	andeq	fp, r0, r0, asr #26
   1a87c:	andeq	fp, r0, r0, asr #26
   1a880:	andeq	fp, r0, ip, lsr #26
   1a884:	andeq	fp, r0, r4, lsr #26
   1a888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a88c:	sub	sp, sp, #124	; 0x7c
   1a890:	ldr	ip, [pc, #3304]	; 1b580 <add_exclude@@Base+0x62cc>
   1a894:	mov	sl, r1
   1a898:	str	r0, [sp, #40]	; 0x28
   1a89c:	mov	r8, r3
   1a8a0:	ldr	r0, [pc, #3292]	; 1b584 <add_exclude@@Base+0x62d0>
   1a8a4:	add	ip, pc, ip
   1a8a8:	str	r2, [sp, #32]
   1a8ac:	ldr	r1, [sp, #164]	; 0xa4
   1a8b0:	mov	r3, ip
   1a8b4:	ldr	r0, [ip, r0]
   1a8b8:	ldr	r2, [sp, #172]	; 0xac
   1a8bc:	ubfx	r1, r1, #1, #1
   1a8c0:	str	r1, [sp, #36]	; 0x24
   1a8c4:	str	r0, [sp, #56]	; 0x38
   1a8c8:	ldr	r0, [sp, #168]	; 0xa8
   1a8cc:	ldr	r1, [sp, #176]	; 0xb0
   1a8d0:	str	r2, [sp, #72]	; 0x48
   1a8d4:	str	r0, [sp, #48]	; 0x30
   1a8d8:	ldr	r0, [sp, #56]	; 0x38
   1a8dc:	str	r1, [sp, #68]	; 0x44
   1a8e0:	ldr	r3, [r0]
   1a8e4:	str	r3, [sp, #116]	; 0x74
   1a8e8:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   1a8ec:	ldr	r2, [sp, #160]	; 0xa0
   1a8f0:	str	r0, [sp, #64]	; 0x40
   1a8f4:	cmp	r2, #8
   1a8f8:	addls	pc, pc, r2, lsl #2
   1a8fc:	b	1b45c <add_exclude@@Base+0x61a8>
   1a900:	b	1a924 <add_exclude@@Base+0x5670>
   1a904:	b	1b174 <add_exclude@@Base+0x5ec0>
   1a908:	b	1b1a4 <add_exclude@@Base+0x5ef0>
   1a90c:	b	1b054 <add_exclude@@Base+0x5da0>
   1a910:	b	1b094 <add_exclude@@Base+0x5de0>
   1a914:	b	1b0c0 <add_exclude@@Base+0x5e0c>
   1a918:	b	1b0e0 <add_exclude@@Base+0x5e2c>
   1a91c:	b	1b0e0 <add_exclude@@Base+0x5e2c>
   1a920:	b	1b0e0 <add_exclude@@Base+0x5e2c>
   1a924:	mov	r2, #0
   1a928:	str	r2, [sp, #36]	; 0x24
   1a92c:	mov	r9, r2
   1a930:	str	r2, [sp, #24]
   1a934:	str	r2, [sp, #28]
   1a938:	str	r2, [sp, #52]	; 0x34
   1a93c:	ldr	r0, [sp, #36]	; 0x24
   1a940:	mov	fp, #0
   1a944:	ldr	r1, [sp, #24]
   1a948:	eor	r2, r0, #1
   1a94c:	eor	r3, r1, #1
   1a950:	and	r3, r2, r3
   1a954:	and	r2, r1, r0
   1a958:	str	r3, [sp, #44]	; 0x2c
   1a95c:	str	r2, [sp, #76]	; 0x4c
   1a960:	cmn	r8, #1
   1a964:	beq	1ace4 <add_exclude@@Base+0x5a30>
   1a968:	subs	r3, fp, r8
   1a96c:	movne	r3, #1
   1a970:	cmp	r3, #0
   1a974:	beq	1acfc <add_exclude@@Base+0x5a48>
   1a978:	ldr	r3, [sp, #28]
   1a97c:	ldr	r0, [sp, #24]
   1a980:	adds	r7, r3, #0
   1a984:	movne	r7, #1
   1a988:	ands	r6, r7, r0
   1a98c:	bne	1b1e8 <add_exclude@@Base+0x5f34>
   1a990:	ldr	r1, [sp, #32]
   1a994:	add	r5, r1, fp
   1a998:	ldrb	r4, [r5]
   1a99c:	cmp	r4, #126	; 0x7e
   1a9a0:	addls	pc, pc, r4, lsl #2
   1a9a4:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9a8:	b	1ae74 <add_exclude@@Base+0x5bc0>
   1a9ac:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9b0:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9b4:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9b8:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9bc:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9c0:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9c4:	b	1ae5c <add_exclude@@Base+0x5ba8>
   1a9c8:	b	1ae44 <add_exclude@@Base+0x5b90>
   1a9cc:	b	1ae6c <add_exclude@@Base+0x5bb8>
   1a9d0:	b	1ae64 <add_exclude@@Base+0x5bb0>
   1a9d4:	b	1ae54 <add_exclude@@Base+0x5ba0>
   1a9d8:	b	1ae4c <add_exclude@@Base+0x5b98>
   1a9dc:	b	1ae10 <add_exclude@@Base+0x5b5c>
   1a9e0:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9e4:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9e8:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9ec:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9f0:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9f4:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9f8:	b	1af68 <add_exclude@@Base+0x5cb4>
   1a9fc:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa00:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa04:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa08:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa0c:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa10:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa14:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa18:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa1c:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa20:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa24:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aa28:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa2c:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa30:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa34:	b	1ad94 <add_exclude@@Base+0x5ae0>
   1aa38:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa3c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa40:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa44:	b	1af10 <add_exclude@@Base+0x5c5c>
   1aa48:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa4c:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa50:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa54:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa58:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa5c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa60:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa64:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa68:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa6c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa70:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa74:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa78:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa7c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa80:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa84:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa88:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa8c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa90:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aa94:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa98:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aa9c:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aaa0:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1aaa4:	b	1aba4 <add_exclude@@Base+0x58f0>
   1aaa8:	b	1af68 <add_exclude@@Base+0x5cb4>
   1aaac:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aab0:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aab4:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aab8:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aabc:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aac0:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aac4:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aac8:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aacc:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aad0:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aad4:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aad8:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aadc:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aae0:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aae4:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aae8:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aaec:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aaf0:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aaf4:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aaf8:	b	1ac70 <add_exclude@@Base+0x59bc>
   1aafc:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab00:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab04:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab08:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab0c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab10:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab14:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1ab18:	b	1aef4 <add_exclude@@Base+0x5c40>
   1ab1c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab20:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1ab24:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab28:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1ab2c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab30:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab34:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab38:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab3c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab40:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab44:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab48:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab4c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab50:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab54:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab58:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab5c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab60:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab64:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab68:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab6c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab70:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab74:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab78:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab7c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab80:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab84:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab88:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab8c:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab90:	b	1ac70 <add_exclude@@Base+0x59bc>
   1ab94:	b	1ad7c <add_exclude@@Base+0x5ac8>
   1ab98:	b	1ad9c <add_exclude@@Base+0x5ae8>
   1ab9c:	b	1ad7c <add_exclude@@Base+0x5ac8>
   1aba0:	b	1ad94 <add_exclude@@Base+0x5ae0>
   1aba4:	ldr	r3, [sp, #160]	; 0xa0
   1aba8:	cmp	r3, #2
   1abac:	beq	1b438 <add_exclude@@Base+0x6184>
   1abb0:	cmp	r3, #3
   1abb4:	bne	1ac70 <add_exclude@@Base+0x59bc>
   1abb8:	ldr	r1, [sp, #164]	; 0xa4
   1abbc:	tst	r1, #4
   1abc0:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1abc4:	add	r3, fp, #2
   1abc8:	cmp	r8, r3
   1abcc:	bls	1ac70 <add_exclude@@Base+0x59bc>
   1abd0:	ldrb	r2, [r5, #1]
   1abd4:	mov	r1, #1
   1abd8:	cmp	r2, #63	; 0x3f
   1abdc:	bne	1ac70 <add_exclude@@Base+0x59bc>
   1abe0:	ldr	r0, [sp, #32]
   1abe4:	ldrb	ip, [r0, r3]
   1abe8:	sub	r0, ip, #33	; 0x21
   1abec:	uxtb	r0, r0
   1abf0:	cmp	r0, #29
   1abf4:	bhi	1ac70 <add_exclude@@Base+0x59bc>
   1abf8:	lsl	r1, r1, r0
   1abfc:	movw	r0, #20929	; 0x51c1
   1ac00:	movt	r0, #14336	; 0x3800
   1ac04:	and	r0, r1, r0
   1ac08:	cmp	r0, #0
   1ac0c:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1ac10:	ldr	r1, [sp, #36]	; 0x24
   1ac14:	cmp	r1, #0
   1ac18:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1ac1c:	cmp	r9, sl
   1ac20:	mov	r4, ip
   1ac24:	mov	fp, r3
   1ac28:	ldrcc	r0, [sp, #40]	; 0x28
   1ac2c:	strbcc	r2, [r0, r9]
   1ac30:	add	r2, r9, #1
   1ac34:	cmp	sl, r2
   1ac38:	ldrhi	r0, [sp, #40]	; 0x28
   1ac3c:	movhi	r1, #34	; 0x22
   1ac40:	strbhi	r1, [r0, r2]
   1ac44:	add	r2, r9, #2
   1ac48:	cmp	sl, r2
   1ac4c:	ldrhi	r0, [sp, #40]	; 0x28
   1ac50:	movhi	r1, #34	; 0x22
   1ac54:	strbhi	r1, [r0, r2]
   1ac58:	add	r2, r9, #3
   1ac5c:	cmp	sl, r2
   1ac60:	add	r9, r9, #4
   1ac64:	ldrhi	r0, [sp, #40]	; 0x28
   1ac68:	movhi	r1, #63	; 0x3f
   1ac6c:	strbhi	r1, [r0, r2]
   1ac70:	ldr	r0, [sp, #44]	; 0x2c
   1ac74:	cmp	r0, #0
   1ac78:	bne	1aca0 <add_exclude@@Base+0x59ec>
   1ac7c:	ldr	r1, [sp, #48]	; 0x30
   1ac80:	cmp	r1, #0
   1ac84:	beq	1aca0 <add_exclude@@Base+0x59ec>
   1ac88:	ubfx	r2, r4, #5, #8
   1ac8c:	and	r3, r4, #31
   1ac90:	ldr	r2, [r1, r2, lsl #2]
   1ac94:	lsr	r3, r2, r3
   1ac98:	tst	r3, #1
   1ac9c:	bne	1aca8 <add_exclude@@Base+0x59f4>
   1aca0:	cmp	r6, #0
   1aca4:	beq	1acc8 <add_exclude@@Base+0x5a14>
   1aca8:	ldr	r2, [sp, #36]	; 0x24
   1acac:	cmp	r2, #0
   1acb0:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1acb4:	cmp	r9, sl
   1acb8:	ldrcc	r0, [sp, #40]	; 0x28
   1acbc:	movcc	r3, #92	; 0x5c
   1acc0:	strbcc	r3, [r0, r9]
   1acc4:	add	r9, r9, #1
   1acc8:	add	fp, fp, #1
   1accc:	cmp	r9, sl
   1acd0:	ldrcc	r1, [sp, #40]	; 0x28
   1acd4:	strbcc	r4, [r1, r9]
   1acd8:	cmn	r8, #1
   1acdc:	add	r9, r9, #1
   1ace0:	bne	1a968 <add_exclude@@Base+0x56b4>
   1ace4:	ldr	r2, [sp, #32]
   1ace8:	ldrb	r3, [r2, fp]
   1acec:	adds	r3, r3, #0
   1acf0:	movne	r3, #1
   1acf4:	cmp	r3, #0
   1acf8:	bne	1a978 <add_exclude@@Base+0x56c4>
   1acfc:	ldr	r3, [sp, #160]	; 0xa0
   1ad00:	cmp	r9, #0
   1ad04:	cmpeq	r3, #2
   1ad08:	bne	1ad18 <add_exclude@@Base+0x5a64>
   1ad0c:	ldr	r0, [sp, #36]	; 0x24
   1ad10:	cmp	r0, #0
   1ad14:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1ad18:	ldr	r1, [sp, #36]	; 0x24
   1ad1c:	ldr	r2, [sp, #52]	; 0x34
   1ad20:	eor	r3, r1, #1
   1ad24:	cmp	r2, #0
   1ad28:	moveq	r3, #0
   1ad2c:	andne	r3, r3, #1
   1ad30:	cmp	r3, #0
   1ad34:	beq	1ad60 <add_exclude@@Base+0x5aac>
   1ad38:	ldrb	r3, [r2]
   1ad3c:	cmp	r3, #0
   1ad40:	beq	1ad60 <add_exclude@@Base+0x5aac>
   1ad44:	ldr	r1, [sp, #40]	; 0x28
   1ad48:	cmp	sl, r9
   1ad4c:	strbhi	r3, [r1, r9]
   1ad50:	ldrb	r3, [r2, #1]!
   1ad54:	add	r9, r9, #1
   1ad58:	cmp	r3, #0
   1ad5c:	bne	1ad48 <add_exclude@@Base+0x5a94>
   1ad60:	cmp	r9, sl
   1ad64:	movcs	r0, r9
   1ad68:	ldrcc	r1, [sp, #40]	; 0x28
   1ad6c:	movcc	r3, #0
   1ad70:	movcc	r0, r9
   1ad74:	strbcc	r3, [r1, r9]
   1ad78:	b	1adf4 <add_exclude@@Base+0x5b40>
   1ad7c:	cmn	r8, #1
   1ad80:	beq	1b448 <add_exclude@@Base+0x6194>
   1ad84:	subs	r3, r8, #1
   1ad88:	movne	r3, #1
   1ad8c:	cmp	r3, #0
   1ad90:	bne	1ac70 <add_exclude@@Base+0x59bc>
   1ad94:	cmp	fp, #0
   1ad98:	bne	1ac70 <add_exclude@@Base+0x59bc>
   1ad9c:	ldr	r3, [sp, #36]	; 0x24
   1ada0:	ldr	r0, [sp, #160]	; 0xa0
   1ada4:	cmp	r0, #2
   1ada8:	movne	r3, #0
   1adac:	andeq	r3, r3, #1
   1adb0:	cmp	r3, #0
   1adb4:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1adb8:	ldr	r2, [sp, #164]	; 0xa4
   1adbc:	mov	ip, #0
   1adc0:	ldr	r0, [sp, #160]	; 0xa0
   1adc4:	bic	r3, r2, #2
   1adc8:	ldr	r1, [sp, #72]	; 0x48
   1adcc:	ldr	r2, [sp, #68]	; 0x44
   1add0:	stm	sp, {r0, r3}
   1add4:	mov	r3, r8
   1add8:	str	r1, [sp, #12]
   1addc:	mov	r1, sl
   1ade0:	str	r2, [sp, #16]
   1ade4:	ldr	r0, [sp, #40]	; 0x28
   1ade8:	ldr	r2, [sp, #32]
   1adec:	str	ip, [sp, #8]
   1adf0:	bl	1a888 <add_exclude@@Base+0x55d4>
   1adf4:	ldr	r1, [sp, #56]	; 0x38
   1adf8:	ldr	r2, [sp, #116]	; 0x74
   1adfc:	ldr	r3, [r1]
   1ae00:	cmp	r2, r3
   1ae04:	bne	1b538 <add_exclude@@Base+0x6284>
   1ae08:	add	sp, sp, #124	; 0x7c
   1ae0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae10:	mov	r3, #114	; 0x72
   1ae14:	ldr	r2, [sp, #36]	; 0x24
   1ae18:	ldr	r0, [sp, #160]	; 0xa0
   1ae1c:	cmp	r0, #2
   1ae20:	movne	r2, #0
   1ae24:	andeq	r2, r2, #1
   1ae28:	cmp	r2, #0
   1ae2c:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1ae30:	ldr	r1, [sp, #24]
   1ae34:	cmp	r1, #0
   1ae38:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1ae3c:	mov	r4, r3
   1ae40:	b	1aca8 <add_exclude@@Base+0x59f4>
   1ae44:	mov	r3, #98	; 0x62
   1ae48:	b	1ae30 <add_exclude@@Base+0x5b7c>
   1ae4c:	mov	r3, #102	; 0x66
   1ae50:	b	1ae30 <add_exclude@@Base+0x5b7c>
   1ae54:	mov	r3, #118	; 0x76
   1ae58:	b	1ae30 <add_exclude@@Base+0x5b7c>
   1ae5c:	mov	r3, #97	; 0x61
   1ae60:	b	1ae30 <add_exclude@@Base+0x5b7c>
   1ae64:	mov	r3, #110	; 0x6e
   1ae68:	b	1ae14 <add_exclude@@Base+0x5b60>
   1ae6c:	mov	r3, #116	; 0x74
   1ae70:	b	1ae14 <add_exclude@@Base+0x5b60>
   1ae74:	ldr	r2, [sp, #24]
   1ae78:	cmp	r2, #0
   1ae7c:	beq	1b424 <add_exclude@@Base+0x6170>
   1ae80:	ldr	r3, [sp, #36]	; 0x24
   1ae84:	cmp	r3, #0
   1ae88:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1ae8c:	cmp	r9, sl
   1ae90:	add	r2, r9, #1
   1ae94:	ldrcc	r0, [sp, #40]	; 0x28
   1ae98:	movcc	r3, #92	; 0x5c
   1ae9c:	strbcc	r3, [r0, r9]
   1aea0:	add	r3, fp, #1
   1aea4:	cmp	r8, r3
   1aea8:	bls	1aee8 <add_exclude@@Base+0x5c34>
   1aeac:	ldr	r1, [sp, #32]
   1aeb0:	ldrb	r3, [r1, r3]
   1aeb4:	sub	r3, r3, #48	; 0x30
   1aeb8:	cmp	r3, #9
   1aebc:	bhi	1aee8 <add_exclude@@Base+0x5c34>
   1aec0:	cmp	sl, r2
   1aec4:	ldrhi	r0, [sp, #40]	; 0x28
   1aec8:	movhi	r3, #48	; 0x30
   1aecc:	strbhi	r3, [r0, r2]
   1aed0:	add	r3, r9, #2
   1aed4:	cmp	sl, r3
   1aed8:	ldrhi	r1, [sp, #40]	; 0x28
   1aedc:	movhi	r2, #48	; 0x30
   1aee0:	strbhi	r2, [r1, r3]
   1aee4:	add	r2, r9, #3
   1aee8:	mov	r9, r2
   1aeec:	mov	r4, #48	; 0x30
   1aef0:	b	1ac7c <add_exclude@@Base+0x59c8>
   1aef4:	ldr	r1, [sp, #76]	; 0x4c
   1aef8:	cmp	r1, #0
   1aefc:	beq	1af08 <add_exclude@@Base+0x5c54>
   1af00:	cmp	r7, #0
   1af04:	bne	1acc8 <add_exclude@@Base+0x5a14>
   1af08:	mov	r3, r4
   1af0c:	b	1ae14 <add_exclude@@Base+0x5b60>
   1af10:	ldr	r1, [sp, #160]	; 0xa0
   1af14:	cmp	r1, #2
   1af18:	bne	1ac70 <add_exclude@@Base+0x59bc>
   1af1c:	ldr	r2, [sp, #36]	; 0x24
   1af20:	cmp	r2, #0
   1af24:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1af28:	cmp	r9, sl
   1af2c:	ldrcc	r0, [sp, #40]	; 0x28
   1af30:	movcc	r3, #39	; 0x27
   1af34:	strbcc	r3, [r0, r9]
   1af38:	add	r3, r9, #1
   1af3c:	cmp	sl, r3
   1af40:	ldrhi	r1, [sp, #40]	; 0x28
   1af44:	movhi	r2, #92	; 0x5c
   1af48:	strbhi	r2, [r1, r3]
   1af4c:	add	r3, r9, #2
   1af50:	cmp	sl, r3
   1af54:	add	r9, r9, #3
   1af58:	ldrhi	r0, [sp, #40]	; 0x28
   1af5c:	movhi	r2, #39	; 0x27
   1af60:	strbhi	r2, [r0, r3]
   1af64:	b	1ac70 <add_exclude@@Base+0x59bc>
   1af68:	ldr	r1, [sp, #64]	; 0x40
   1af6c:	cmp	r1, #1
   1af70:	bne	1b268 <add_exclude@@Base+0x5fb4>
   1af74:	bl	11b48 <__ctype_b_loc@plt>
   1af78:	ldr	r2, [sp, #64]	; 0x40
   1af7c:	sxth	r3, r4
   1af80:	str	r2, [sp, #60]	; 0x3c
   1af84:	lsl	r3, r3, #1
   1af88:	ldr	r2, [r0]
   1af8c:	ldrh	r2, [r2, r3]
   1af90:	eor	r2, r2, #16384	; 0x4000
   1af94:	ubfx	r2, r2, #14, #1
   1af98:	ldr	r1, [sp, #24]
   1af9c:	ands	r2, r2, r1
   1afa0:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1afa4:	ldr	r3, [sp, #60]	; 0x3c
   1afa8:	mov	r0, #92	; 0x5c
   1afac:	ldr	r7, [sp, #36]	; 0x24
   1afb0:	add	r1, r3, fp
   1afb4:	str	r8, [sp, #60]	; 0x3c
   1afb8:	ldr	r3, [sp, #40]	; 0x28
   1afbc:	b	1b020 <add_exclude@@Base+0x5d6c>
   1afc0:	cmp	r7, #0
   1afc4:	bne	1b460 <add_exclude@@Base+0x61ac>
   1afc8:	add	ip, r9, #1
   1afcc:	cmp	r9, sl
   1afd0:	strbcc	r0, [r3, r9]
   1afd4:	cmp	sl, ip
   1afd8:	lsrhi	r8, r4, #6
   1afdc:	addhi	r8, r8, #48	; 0x30
   1afe0:	strbhi	r8, [r3, ip]
   1afe4:	add	ip, r9, #2
   1afe8:	add	r9, r9, #3
   1afec:	cmp	sl, ip
   1aff0:	ubfxhi	r8, r4, #3, #3
   1aff4:	and	r4, r4, #7
   1aff8:	add	r4, r4, #48	; 0x30
   1affc:	addhi	r8, r8, #48	; 0x30
   1b000:	strbhi	r8, [r3, ip]
   1b004:	add	fp, fp, #1
   1b008:	cmp	r1, fp
   1b00c:	bls	1b04c <add_exclude@@Base+0x5d98>
   1b010:	cmp	r9, sl
   1b014:	strbcc	r4, [r3, r9]
   1b018:	ldrb	r4, [r5, #1]!
   1b01c:	add	r9, r9, #1
   1b020:	cmp	r2, #0
   1b024:	bne	1afc0 <add_exclude@@Base+0x5d0c>
   1b028:	cmp	r6, #0
   1b02c:	beq	1b004 <add_exclude@@Base+0x5d50>
   1b030:	add	fp, fp, #1
   1b034:	cmp	r9, sl
   1b038:	strbcc	r0, [r3, r9]
   1b03c:	cmp	r1, fp
   1b040:	add	r9, r9, #1
   1b044:	mov	r6, #0
   1b048:	bhi	1b010 <add_exclude@@Base+0x5d5c>
   1b04c:	ldr	r8, [sp, #60]	; 0x3c
   1b050:	b	1accc <add_exclude@@Base+0x5a18>
   1b054:	ldr	r3, [sp, #36]	; 0x24
   1b058:	cmp	r3, #0
   1b05c:	bne	1b560 <add_exclude@@Base+0x62ac>
   1b060:	cmp	sl, #0
   1b064:	beq	1b478 <add_exclude@@Base+0x61c4>
   1b068:	ldr	r1, [sp, #40]	; 0x28
   1b06c:	mov	r0, #1
   1b070:	ldr	r2, [pc, #1296]	; 1b588 <add_exclude@@Base+0x62d4>
   1b074:	mov	r3, #34	; 0x22
   1b078:	str	r0, [sp, #24]
   1b07c:	mov	r9, r0
   1b080:	add	r2, pc, r2
   1b084:	str	r0, [sp, #28]
   1b088:	strb	r3, [r1]
   1b08c:	str	r2, [sp, #52]	; 0x34
   1b090:	b	1a93c <add_exclude@@Base+0x5688>
   1b094:	ldr	r3, [pc, #1264]	; 1b58c <add_exclude@@Base+0x62d8>
   1b098:	mov	r2, #1
   1b09c:	mov	r0, #3
   1b0a0:	str	r2, [sp, #36]	; 0x24
   1b0a4:	add	r3, pc, r3
   1b0a8:	str	r2, [sp, #24]
   1b0ac:	str	r3, [sp, #52]	; 0x34
   1b0b0:	mov	r9, #0
   1b0b4:	str	r2, [sp, #28]
   1b0b8:	str	r0, [sp, #160]	; 0xa0
   1b0bc:	b	1a93c <add_exclude@@Base+0x5688>
   1b0c0:	mov	r0, #0
   1b0c4:	mov	r1, #1
   1b0c8:	str	r0, [sp, #36]	; 0x24
   1b0cc:	mov	r9, r0
   1b0d0:	str	r1, [sp, #24]
   1b0d4:	str	r0, [sp, #28]
   1b0d8:	str	r0, [sp, #52]	; 0x34
   1b0dc:	b	1a93c <add_exclude@@Base+0x5688>
   1b0e0:	ldr	r3, [sp, #160]	; 0xa0
   1b0e4:	cmp	r3, #8
   1b0e8:	beq	1b114 <add_exclude@@Base+0x5e60>
   1b0ec:	ldr	r0, [pc, #1180]	; 1b590 <add_exclude@@Base+0x62dc>
   1b0f0:	mov	r1, r3
   1b0f4:	add	r0, pc, r0
   1b0f8:	bl	1a724 <add_exclude@@Base+0x5470>
   1b0fc:	ldr	r1, [sp, #160]	; 0xa0
   1b100:	str	r0, [sp, #72]	; 0x48
   1b104:	ldr	r0, [pc, #1160]	; 1b594 <add_exclude@@Base+0x62e0>
   1b108:	add	r0, pc, r0
   1b10c:	bl	1a724 <add_exclude@@Base+0x5470>
   1b110:	str	r0, [sp, #68]	; 0x44
   1b114:	ldr	r0, [sp, #36]	; 0x24
   1b118:	cmp	r0, #0
   1b11c:	movne	r9, #0
   1b120:	bne	1b158 <add_exclude@@Base+0x5ea4>
   1b124:	ldr	r1, [sp, #72]	; 0x48
   1b128:	ldrb	r3, [r1]
   1b12c:	cmp	r3, #0
   1b130:	beq	1b530 <add_exclude@@Base+0x627c>
   1b134:	mov	r2, r1
   1b138:	ldr	r1, [sp, #40]	; 0x28
   1b13c:	mov	r9, r0
   1b140:	cmp	r9, sl
   1b144:	strbcc	r3, [r1, r9]
   1b148:	ldrb	r3, [r2, #1]!
   1b14c:	add	r9, r9, #1
   1b150:	cmp	r3, #0
   1b154:	bne	1b140 <add_exclude@@Base+0x5e8c>
   1b158:	ldr	r0, [sp, #68]	; 0x44
   1b15c:	str	r0, [sp, #52]	; 0x34
   1b160:	bl	11b84 <strlen@plt>
   1b164:	mov	r2, #1
   1b168:	str	r2, [sp, #24]
   1b16c:	str	r0, [sp, #28]
   1b170:	b	1a93c <add_exclude@@Base+0x5688>
   1b174:	ldr	r3, [pc, #1052]	; 1b598 <add_exclude@@Base+0x62e4>
   1b178:	mov	r2, #0
   1b17c:	mov	r1, #1
   1b180:	mov	r0, #2
   1b184:	add	r3, pc, r3
   1b188:	str	r1, [sp, #36]	; 0x24
   1b18c:	str	r2, [sp, #24]
   1b190:	mov	r9, r2
   1b194:	str	r1, [sp, #28]
   1b198:	str	r3, [sp, #52]	; 0x34
   1b19c:	str	r0, [sp, #160]	; 0xa0
   1b1a0:	b	1a93c <add_exclude@@Base+0x5688>
   1b1a4:	ldr	r3, [sp, #36]	; 0x24
   1b1a8:	cmp	r3, #0
   1b1ac:	bne	1b53c <add_exclude@@Base+0x6288>
   1b1b0:	cmp	sl, #0
   1b1b4:	beq	1b498 <add_exclude@@Base+0x61e4>
   1b1b8:	ldr	r1, [sp, #40]	; 0x28
   1b1bc:	mov	r3, #39	; 0x27
   1b1c0:	ldr	r2, [sp, #36]	; 0x24
   1b1c4:	mov	r0, #1
   1b1c8:	mov	r9, r0
   1b1cc:	str	r0, [sp, #28]
   1b1d0:	strb	r3, [r1]
   1b1d4:	ldr	r3, [pc, #960]	; 1b59c <add_exclude@@Base+0x62e8>
   1b1d8:	str	r2, [sp, #24]
   1b1dc:	add	r3, pc, r3
   1b1e0:	str	r3, [sp, #52]	; 0x34
   1b1e4:	b	1a93c <add_exclude@@Base+0x5688>
   1b1e8:	ldr	r2, [sp, #28]
   1b1ec:	cmp	r2, #1
   1b1f0:	add	r4, fp, r2
   1b1f4:	movls	r3, #0
   1b1f8:	movhi	r3, #1
   1b1fc:	cmn	r8, #1
   1b200:	movne	r3, #0
   1b204:	cmp	r3, #0
   1b208:	beq	1b218 <add_exclude@@Base+0x5f64>
   1b20c:	ldr	r0, [sp, #32]
   1b210:	bl	11b84 <strlen@plt>
   1b214:	mov	r8, r0
   1b218:	cmp	r8, r4
   1b21c:	ldrcc	r3, [sp, #32]
   1b220:	movcc	r6, #0
   1b224:	addcc	r5, r3, fp
   1b228:	bcc	1a998 <add_exclude@@Base+0x56e4>
   1b22c:	ldr	r0, [sp, #32]
   1b230:	ldr	r1, [sp, #52]	; 0x34
   1b234:	add	r5, r0, fp
   1b238:	ldr	r2, [sp, #28]
   1b23c:	mov	r0, r5
   1b240:	bl	119bc <memcmp@plt>
   1b244:	cmp	r0, #0
   1b248:	bne	1b260 <add_exclude@@Base+0x5fac>
   1b24c:	ldr	r1, [sp, #36]	; 0x24
   1b250:	cmp	r1, #0
   1b254:	bne	1adb8 <add_exclude@@Base+0x5b04>
   1b258:	mov	r6, #1
   1b25c:	b	1a998 <add_exclude@@Base+0x56e4>
   1b260:	mov	r6, #0
   1b264:	b	1a998 <add_exclude@@Base+0x56e4>
   1b268:	add	r7, sp, #108	; 0x6c
   1b26c:	cmn	r8, #1
   1b270:	mov	r3, #0
   1b274:	str	r3, [sp, #108]	; 0x6c
   1b278:	str	r3, [r7, #4]
   1b27c:	beq	1b468 <add_exclude@@Base+0x61b4>
   1b280:	mov	r1, #0
   1b284:	ldr	r0, [sp, #32]
   1b288:	mov	ip, #1
   1b28c:	str	r9, [sp, #88]	; 0x58
   1b290:	str	r6, [sp, #96]	; 0x60
   1b294:	mov	r9, r1
   1b298:	str	r5, [sp, #100]	; 0x64
   1b29c:	mov	r6, ip
   1b2a0:	mov	r5, r7
   1b2a4:	add	r3, sp, #104	; 0x68
   1b2a8:	sub	r0, r0, #1
   1b2ac:	str	r3, [sp, #80]	; 0x50
   1b2b0:	str	r0, [sp, #84]	; 0x54
   1b2b4:	str	r1, [sp, #60]	; 0x3c
   1b2b8:	str	r4, [sp, #92]	; 0x5c
   1b2bc:	ldr	r2, [sp, #32]
   1b2c0:	add	r7, r9, fp
   1b2c4:	add	r0, sp, #104	; 0x68
   1b2c8:	mov	r3, r5
   1b2cc:	add	r4, r2, r7
   1b2d0:	rsb	r2, r7, r8
   1b2d4:	mov	r1, r4
   1b2d8:	bl	11a88 <mbrtowc@plt>
   1b2dc:	subs	r2, r0, #0
   1b2e0:	beq	1b3ec <add_exclude@@Base+0x6138>
   1b2e4:	cmn	r2, #1
   1b2e8:	beq	1b514 <add_exclude@@Base+0x6260>
   1b2ec:	cmn	r2, #2
   1b2f0:	beq	1b4b8 <add_exclude@@Base+0x6204>
   1b2f4:	ldr	r3, [sp, #36]	; 0x24
   1b2f8:	ldr	r0, [sp, #160]	; 0xa0
   1b2fc:	cmp	r0, #2
   1b300:	movne	r3, #0
   1b304:	andeq	r3, r3, #1
   1b308:	cmp	r3, #0
   1b30c:	beq	1b3c8 <add_exclude@@Base+0x6114>
   1b310:	cmp	r2, #1
   1b314:	beq	1b3c8 <add_exclude@@Base+0x6114>
   1b318:	ldr	r1, [sp, #84]	; 0x54
   1b31c:	add	r3, r1, r2
   1b320:	add	r7, r3, r7
   1b324:	ldrb	r3, [r4, #1]!
   1b328:	sub	r3, r3, #91	; 0x5b
   1b32c:	cmp	r3, #33	; 0x21
   1b330:	addls	pc, pc, r3, lsl #2
   1b334:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b338:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b33c:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b340:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b344:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b348:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b34c:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b350:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b354:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b358:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b35c:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b360:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b364:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b368:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b36c:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b370:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b374:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b378:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b37c:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b380:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b384:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b388:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b38c:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b390:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b394:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b398:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b39c:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3a0:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3a4:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3a8:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3ac:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3b0:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3b4:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3b8:	b	1b3c0 <add_exclude@@Base+0x610c>
   1b3bc:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b3c0:	cmp	r4, r7
   1b3c4:	bne	1b324 <add_exclude@@Base+0x6070>
   1b3c8:	ldr	r0, [sp, #104]	; 0x68
   1b3cc:	add	r9, r9, r2
   1b3d0:	bl	11a28 <iswprint@plt>
   1b3d4:	cmp	r0, #0
   1b3d8:	mov	r0, r5
   1b3dc:	moveq	r6, #0
   1b3e0:	bl	119b0 <mbsinit@plt>
   1b3e4:	cmp	r0, #0
   1b3e8:	beq	1b2bc <add_exclude@@Base+0x6008>
   1b3ec:	mov	ip, r6
   1b3f0:	eor	r2, ip, #1
   1b3f4:	str	r9, [sp, #60]	; 0x3c
   1b3f8:	ldr	r4, [sp, #92]	; 0x5c
   1b3fc:	uxtb	r2, r2
   1b400:	ldr	r9, [sp, #88]	; 0x58
   1b404:	ldr	r6, [sp, #96]	; 0x60
   1b408:	ldr	r5, [sp, #100]	; 0x64
   1b40c:	ldr	r3, [sp, #60]	; 0x3c
   1b410:	cmp	r3, #1
   1b414:	bls	1af98 <add_exclude@@Base+0x5ce4>
   1b418:	ldr	r0, [sp, #24]
   1b41c:	and	r2, r2, r0
   1b420:	b	1afa4 <add_exclude@@Base+0x5cf0>
   1b424:	ldr	r2, [sp, #164]	; 0xa4
   1b428:	tst	r2, #1
   1b42c:	addne	fp, fp, #1
   1b430:	bne	1a960 <add_exclude@@Base+0x56ac>
   1b434:	b	1ac70 <add_exclude@@Base+0x59bc>
   1b438:	ldr	r0, [sp, #36]	; 0x24
   1b43c:	cmp	r0, #0
   1b440:	beq	1ac70 <add_exclude@@Base+0x59bc>
   1b444:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b448:	ldr	r2, [sp, #32]
   1b44c:	ldrb	r3, [r2, #1]
   1b450:	adds	r3, r3, #0
   1b454:	movne	r3, #1
   1b458:	b	1ad8c <add_exclude@@Base+0x5ad8>
   1b45c:	bl	11d64 <abort@plt>
   1b460:	ldr	r8, [sp, #60]	; 0x3c
   1b464:	b	1adb8 <add_exclude@@Base+0x5b04>
   1b468:	ldr	r0, [sp, #32]
   1b46c:	bl	11b84 <strlen@plt>
   1b470:	mov	r8, r0
   1b474:	b	1b280 <add_exclude@@Base+0x5fcc>
   1b478:	ldr	r2, [pc, #288]	; 1b5a0 <add_exclude@@Base+0x62ec>
   1b47c:	mov	r1, #1
   1b480:	mov	r9, r1
   1b484:	str	r1, [sp, #24]
   1b488:	add	r2, pc, r2
   1b48c:	str	r1, [sp, #28]
   1b490:	str	r2, [sp, #52]	; 0x34
   1b494:	b	1a93c <add_exclude@@Base+0x5688>
   1b498:	ldr	r2, [pc, #260]	; 1b5a4 <add_exclude@@Base+0x62f0>
   1b49c:	mov	r3, #1
   1b4a0:	mov	r9, r3
   1b4a4:	str	r3, [sp, #28]
   1b4a8:	add	r2, pc, r2
   1b4ac:	str	sl, [sp, #24]
   1b4b0:	str	r2, [sp, #52]	; 0x34
   1b4b4:	b	1a93c <add_exclude@@Base+0x5688>
   1b4b8:	cmp	r8, r7
   1b4bc:	str	r9, [sp, #60]	; 0x3c
   1b4c0:	mov	ip, r4
   1b4c4:	ldr	r6, [sp, #96]	; 0x60
   1b4c8:	ldr	r9, [sp, #88]	; 0x58
   1b4cc:	ldr	r4, [sp, #92]	; 0x5c
   1b4d0:	ldr	r5, [sp, #100]	; 0x64
   1b4d4:	bls	1b50c <add_exclude@@Base+0x6258>
   1b4d8:	ldrb	r3, [ip]
   1b4dc:	cmp	r3, #0
   1b4e0:	beq	1b50c <add_exclude@@Base+0x6258>
   1b4e4:	ldr	r3, [sp, #60]	; 0x3c
   1b4e8:	b	1b4f8 <add_exclude@@Base+0x6244>
   1b4ec:	ldrb	r2, [r5, r3]
   1b4f0:	cmp	r2, #0
   1b4f4:	beq	1b508 <add_exclude@@Base+0x6254>
   1b4f8:	add	r3, r3, #1
   1b4fc:	add	r2, fp, r3
   1b500:	cmp	r8, r2
   1b504:	bhi	1b4ec <add_exclude@@Base+0x6238>
   1b508:	str	r3, [sp, #60]	; 0x3c
   1b50c:	mov	r2, #1
   1b510:	b	1b40c <add_exclude@@Base+0x6158>
   1b514:	str	r9, [sp, #60]	; 0x3c
   1b518:	mov	r2, #1
   1b51c:	ldr	r4, [sp, #92]	; 0x5c
   1b520:	ldr	r6, [sp, #96]	; 0x60
   1b524:	ldr	r9, [sp, #88]	; 0x58
   1b528:	ldr	r5, [sp, #100]	; 0x64
   1b52c:	b	1b40c <add_exclude@@Base+0x6158>
   1b530:	ldr	r9, [sp, #36]	; 0x24
   1b534:	b	1b158 <add_exclude@@Base+0x5ea4>
   1b538:	bl	119d4 <__stack_chk_fail@plt>
   1b53c:	ldr	r1, [pc, #100]	; 1b5a8 <add_exclude@@Base+0x62f4>
   1b540:	mov	r3, #0
   1b544:	mov	r0, #1
   1b548:	str	r3, [sp, #24]
   1b54c:	add	r1, pc, r1
   1b550:	str	r0, [sp, #28]
   1b554:	mov	r9, r3
   1b558:	str	r1, [sp, #52]	; 0x34
   1b55c:	b	1a93c <add_exclude@@Base+0x5688>
   1b560:	ldr	r0, [pc, #68]	; 1b5ac <add_exclude@@Base+0x62f8>
   1b564:	mov	r3, #1
   1b568:	mov	r9, #0
   1b56c:	str	r3, [sp, #24]
   1b570:	add	r0, pc, r0
   1b574:	str	r3, [sp, #28]
   1b578:	str	r0, [sp, #52]	; 0x34
   1b57c:	b	1a93c <add_exclude@@Base+0x5688>
   1b580:	andeq	sp, r1, r4, asr r7
   1b584:			; <UNDEFINED> instruction: 0x000001b4
   1b588:	andeq	fp, r0, r8, lsl #10
   1b58c:	andeq	fp, r0, r4, ror #9
   1b590:	andeq	fp, r0, r0, lsr #9
   1b594:	andeq	sl, r0, r0, ror ip
   1b598:	strdeq	sl, [r0], -r4
   1b59c:	muleq	r0, ip, fp
   1b5a0:	andeq	fp, r0, r0, lsl #2
   1b5a4:	ldrdeq	sl, [r0], -r0
   1b5a8:	andeq	sl, r0, ip, lsr #16
   1b5ac:	andeq	fp, r0, r8, lsl r0
   1b5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b5b4:	sub	sp, sp, #44	; 0x2c
   1b5b8:	mov	r6, r0
   1b5bc:	mov	r9, r1
   1b5c0:	mov	sl, r2
   1b5c4:	mov	r4, r3
   1b5c8:	bl	11bc0 <__errno_location@plt>
   1b5cc:	ldr	fp, [pc, #412]	; 1b770 <add_exclude@@Base+0x64bc>
   1b5d0:	cmp	r6, #0
   1b5d4:	add	fp, pc, fp
   1b5d8:	ldr	r5, [fp]
   1b5dc:	ldr	r1, [r0]
   1b5e0:	mov	r8, r0
   1b5e4:	str	r1, [sp, #36]	; 0x24
   1b5e8:	blt	1b768 <add_exclude@@Base+0x64b4>
   1b5ec:	ldr	r3, [pc, #384]	; 1b774 <add_exclude@@Base+0x64c0>
   1b5f0:	add	r3, pc, r3
   1b5f4:	ldr	r3, [r3]
   1b5f8:	cmp	r6, r3
   1b5fc:	bcc	1b650 <add_exclude@@Base+0x639c>
   1b600:	add	r7, r6, #1
   1b604:	cmn	r7, #-536870911	; 0xe0000001
   1b608:	bhi	1b76c <add_exclude@@Base+0x64b8>
   1b60c:	add	r3, fp, #4
   1b610:	cmp	r5, r3
   1b614:	beq	1b740 <add_exclude@@Base+0x648c>
   1b618:	mov	r0, r5
   1b61c:	lsl	r1, r7, #3
   1b620:	bl	1ca28 <add_exclude@@Base+0x7774>
   1b624:	mov	r5, r0
   1b628:	str	r0, [fp]
   1b62c:	ldr	fp, [pc, #324]	; 1b778 <add_exclude@@Base+0x64c4>
   1b630:	mov	r1, #0
   1b634:	add	fp, pc, fp
   1b638:	ldr	r0, [fp]
   1b63c:	rsb	r2, r0, r7
   1b640:	add	r0, r5, r0, lsl #3
   1b644:	lsl	r2, r2, #3
   1b648:	bl	11bfc <memset@plt>
   1b64c:	str	r7, [fp]
   1b650:	add	r2, r4, #8
   1b654:	str	r2, [sp, #32]
   1b658:	ldr	r1, [r4]
   1b65c:	add	fp, r5, r6, lsl #3
   1b660:	ldr	lr, [sp, #32]
   1b664:	mov	r2, r9
   1b668:	ldr	r3, [r4, #4]
   1b66c:	ldr	ip, [r5, r6, lsl #3]
   1b670:	ldr	r7, [fp, #4]
   1b674:	orr	r3, r3, #1
   1b678:	str	r1, [sp]
   1b67c:	str	r3, [sp, #4]
   1b680:	mov	r1, ip
   1b684:	str	lr, [sp, #8]
   1b688:	mov	r0, r7
   1b68c:	ldr	lr, [r4, #40]	; 0x28
   1b690:	str	r3, [sp, #28]
   1b694:	mov	r3, sl
   1b698:	str	lr, [sp, #12]
   1b69c:	ldr	lr, [r4, #44]	; 0x2c
   1b6a0:	str	ip, [sp, #24]
   1b6a4:	str	lr, [sp, #16]
   1b6a8:	bl	1a888 <add_exclude@@Base+0x55d4>
   1b6ac:	ldr	ip, [sp, #24]
   1b6b0:	cmp	ip, r0
   1b6b4:	bhi	1b72c <add_exclude@@Base+0x6478>
   1b6b8:	ldr	r3, [pc, #188]	; 1b77c <add_exclude@@Base+0x64c8>
   1b6bc:	add	r1, r0, #1
   1b6c0:	str	r1, [r5, r6, lsl #3]
   1b6c4:	add	r3, pc, r3
   1b6c8:	cmp	r7, r3
   1b6cc:	beq	1b6e0 <add_exclude@@Base+0x642c>
   1b6d0:	mov	r0, r7
   1b6d4:	str	r1, [sp, #24]
   1b6d8:	bl	11974 <free@plt>
   1b6dc:	ldr	r1, [sp, #24]
   1b6e0:	mov	r0, r1
   1b6e4:	str	r1, [sp, #24]
   1b6e8:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1b6ec:	ldr	r3, [sp, #28]
   1b6f0:	ldr	lr, [sp, #32]
   1b6f4:	mov	r2, r9
   1b6f8:	str	r0, [fp, #4]
   1b6fc:	mov	r7, r0
   1b700:	ldr	ip, [r4]
   1b704:	str	r3, [sp, #4]
   1b708:	mov	r3, sl
   1b70c:	str	lr, [sp, #8]
   1b710:	str	ip, [sp]
   1b714:	ldr	ip, [r4, #40]	; 0x28
   1b718:	ldr	r1, [sp, #24]
   1b71c:	str	ip, [sp, #12]
   1b720:	ldr	ip, [r4, #44]	; 0x2c
   1b724:	str	ip, [sp, #16]
   1b728:	bl	1a888 <add_exclude@@Base+0x55d4>
   1b72c:	ldr	r1, [sp, #36]	; 0x24
   1b730:	mov	r0, r7
   1b734:	str	r1, [r8]
   1b738:	add	sp, sp, #44	; 0x2c
   1b73c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b740:	lsl	r1, r7, #3
   1b744:	mov	r0, #0
   1b748:	str	r3, [sp, #24]
   1b74c:	bl	1ca28 <add_exclude@@Base+0x7774>
   1b750:	ldr	r3, [sp, #24]
   1b754:	mov	r5, r0
   1b758:	ldm	r3, {r0, r1}
   1b75c:	str	r5, [fp]
   1b760:	stm	r5, {r0, r1}
   1b764:	b	1b62c <add_exclude@@Base+0x6378>
   1b768:	bl	11d64 <abort@plt>
   1b76c:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1b770:	andeq	ip, r1, r8, ror #24
   1b774:	andeq	ip, r1, r8, lsl ip
   1b778:	ldrdeq	ip, [r1], -r4
   1b77c:	andeq	ip, r1, r0, lsl ip
   1b780:	push	{r4, r5, r6, lr}
   1b784:	mov	r5, r0
   1b788:	bl	11bc0 <__errno_location@plt>
   1b78c:	cmp	r5, #0
   1b790:	mov	r1, #48	; 0x30
   1b794:	mov	r4, r0
   1b798:	ldr	r0, [pc, #24]	; 1b7b8 <add_exclude@@Base+0x6504>
   1b79c:	ldr	r6, [r4]
   1b7a0:	add	r0, pc, r0
   1b7a4:	add	r0, r0, #256	; 0x100
   1b7a8:	movne	r0, r5
   1b7ac:	bl	1cba4 <add_exclude@@Base+0x78f0>
   1b7b0:	str	r6, [r4]
   1b7b4:	pop	{r4, r5, r6, pc}
   1b7b8:	andeq	ip, r1, r4, lsr fp
   1b7bc:	cmp	r0, #0
   1b7c0:	beq	1b7cc <add_exclude@@Base+0x6518>
   1b7c4:	ldr	r0, [r0]
   1b7c8:	bx	lr
   1b7cc:	ldr	r0, [pc, #12]	; 1b7e0 <add_exclude@@Base+0x652c>
   1b7d0:	add	r0, pc, r0
   1b7d4:	add	r0, r0, #256	; 0x100
   1b7d8:	ldr	r0, [r0]
   1b7dc:	bx	lr
   1b7e0:	andeq	ip, r1, r4, lsl #22
   1b7e4:	cmp	r0, #0
   1b7e8:	beq	1b7f4 <add_exclude@@Base+0x6540>
   1b7ec:	str	r1, [r0]
   1b7f0:	bx	lr
   1b7f4:	ldr	r0, [pc, #12]	; 1b808 <add_exclude@@Base+0x6554>
   1b7f8:	add	r0, pc, r0
   1b7fc:	add	r0, r0, #256	; 0x100
   1b800:	str	r1, [r0]
   1b804:	bx	lr
   1b808:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1b80c:	cmp	r0, #0
   1b810:	movne	r3, r0
   1b814:	beq	1b844 <add_exclude@@Base+0x6590>
   1b818:	lsr	ip, r1, #5
   1b81c:	and	r1, r1, #31
   1b820:	add	r3, r3, ip, lsl #2
   1b824:	ldr	ip, [r3, #8]
   1b828:	lsr	r0, ip, r1
   1b82c:	eor	r2, r0, r2
   1b830:	and	r0, r0, #1
   1b834:	and	r2, r2, #1
   1b838:	eor	ip, ip, r2, lsl r1
   1b83c:	str	ip, [r3, #8]
   1b840:	bx	lr
   1b844:	ldr	r3, [pc, #8]	; 1b854 <add_exclude@@Base+0x65a0>
   1b848:	add	r3, pc, r3
   1b84c:	add	r3, r3, #256	; 0x100
   1b850:	b	1b818 <add_exclude@@Base+0x6564>
   1b854:	andeq	ip, r1, ip, lsl #21
   1b858:	subs	r3, r0, #0
   1b85c:	beq	1b86c <add_exclude@@Base+0x65b8>
   1b860:	ldr	r0, [r3, #4]
   1b864:	str	r1, [r3, #4]
   1b868:	bx	lr
   1b86c:	ldr	r3, [pc, #8]	; 1b87c <add_exclude@@Base+0x65c8>
   1b870:	add	r3, pc, r3
   1b874:	add	r3, r3, #256	; 0x100
   1b878:	b	1b860 <add_exclude@@Base+0x65ac>
   1b87c:	andeq	ip, r1, r4, ror #20
   1b880:	cmp	r0, #0
   1b884:	push	{r3, lr}
   1b888:	beq	1b8ac <add_exclude@@Base+0x65f8>
   1b88c:	cmp	r2, #0
   1b890:	cmpne	r1, #0
   1b894:	mov	r3, #8
   1b898:	strne	r1, [r0, #40]	; 0x28
   1b89c:	str	r3, [r0]
   1b8a0:	strne	r2, [r0, #44]	; 0x2c
   1b8a4:	popne	{r3, pc}
   1b8a8:	bl	11d64 <abort@plt>
   1b8ac:	ldr	r0, [pc, #8]	; 1b8bc <add_exclude@@Base+0x6608>
   1b8b0:	add	r0, pc, r0
   1b8b4:	add	r0, r0, #256	; 0x100
   1b8b8:	b	1b88c <add_exclude@@Base+0x65d8>
   1b8bc:	andeq	ip, r1, r4, lsr #20
   1b8c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b8c4:	sub	sp, sp, #24
   1b8c8:	mov	r7, r0
   1b8cc:	mov	sl, r1
   1b8d0:	ldr	r4, [sp, #56]	; 0x38
   1b8d4:	mov	r9, r2
   1b8d8:	mov	r8, r3
   1b8dc:	cmp	r4, #0
   1b8e0:	beq	1b934 <add_exclude@@Base+0x6680>
   1b8e4:	bl	11bc0 <__errno_location@plt>
   1b8e8:	ldr	r3, [r4]
   1b8ec:	add	lr, r4, #8
   1b8f0:	mov	r1, sl
   1b8f4:	mov	r2, r9
   1b8f8:	ldr	r6, [r0]
   1b8fc:	mov	r5, r0
   1b900:	str	r3, [sp]
   1b904:	mov	r0, r7
   1b908:	ldr	ip, [r4, #4]
   1b90c:	mov	r3, r8
   1b910:	stmib	sp, {ip, lr}
   1b914:	ldr	ip, [r4, #40]	; 0x28
   1b918:	str	ip, [sp, #12]
   1b91c:	ldr	ip, [r4, #44]	; 0x2c
   1b920:	str	ip, [sp, #16]
   1b924:	bl	1a888 <add_exclude@@Base+0x55d4>
   1b928:	str	r6, [r5]
   1b92c:	add	sp, sp, #24
   1b930:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b934:	ldr	r4, [pc, #8]	; 1b944 <add_exclude@@Base+0x6690>
   1b938:	add	r4, pc, r4
   1b93c:	add	r4, r4, #256	; 0x100
   1b940:	b	1b8e4 <add_exclude@@Base+0x6630>
   1b944:	muleq	r1, ip, r9
   1b948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b94c:	subs	r4, r3, #0
   1b950:	sub	sp, sp, #36	; 0x24
   1b954:	mov	r7, r0
   1b958:	mov	r6, r1
   1b95c:	mov	r5, r2
   1b960:	beq	1ba1c <add_exclude@@Base+0x6768>
   1b964:	bl	11bc0 <__errno_location@plt>
   1b968:	ldr	r3, [r4]
   1b96c:	ldr	sl, [r4, #4]
   1b970:	add	r9, r4, #8
   1b974:	mov	r8, r0
   1b978:	mov	r0, #0
   1b97c:	ldr	r2, [r8]
   1b980:	cmp	r5, r0
   1b984:	orreq	sl, sl, #1
   1b988:	str	r9, [sp, #8]
   1b98c:	mov	r1, r0
   1b990:	stm	sp, {r3, sl}
   1b994:	mov	r3, r6
   1b998:	ldr	ip, [r4, #40]	; 0x28
   1b99c:	str	r2, [sp, #28]
   1b9a0:	mov	r2, r7
   1b9a4:	str	ip, [sp, #12]
   1b9a8:	ldr	ip, [r4, #44]	; 0x2c
   1b9ac:	str	ip, [sp, #16]
   1b9b0:	bl	1a888 <add_exclude@@Base+0x55d4>
   1b9b4:	add	r1, r0, #1
   1b9b8:	mov	fp, r0
   1b9bc:	str	r1, [sp, #24]
   1b9c0:	mov	r0, r1
   1b9c4:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1b9c8:	ldr	lr, [r4]
   1b9cc:	str	sl, [sp, #4]
   1b9d0:	mov	r3, r6
   1b9d4:	str	r9, [sp, #8]
   1b9d8:	mov	r2, r7
   1b9dc:	str	lr, [sp]
   1b9e0:	ldr	lr, [r4, #40]	; 0x28
   1b9e4:	ldr	r1, [sp, #24]
   1b9e8:	str	lr, [sp, #12]
   1b9ec:	ldr	lr, [r4, #44]	; 0x2c
   1b9f0:	str	lr, [sp, #16]
   1b9f4:	str	r0, [sp, #24]
   1b9f8:	bl	1a888 <add_exclude@@Base+0x55d4>
   1b9fc:	ldr	r3, [sp, #28]
   1ba00:	cmp	r5, #0
   1ba04:	str	r3, [r8]
   1ba08:	ldr	ip, [sp, #24]
   1ba0c:	strne	fp, [r5]
   1ba10:	mov	r0, ip
   1ba14:	add	sp, sp, #36	; 0x24
   1ba18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba1c:	ldr	r4, [pc, #8]	; 1ba2c <add_exclude@@Base+0x6778>
   1ba20:	add	r4, pc, r4
   1ba24:	add	r4, r4, #256	; 0x100
   1ba28:	b	1b964 <add_exclude@@Base+0x66b0>
   1ba2c:			; <UNDEFINED> instruction: 0x0001c8b4
   1ba30:	mov	r3, r2
   1ba34:	mov	r2, #0
   1ba38:	b	1b948 <add_exclude@@Base+0x6694>
   1ba3c:	ldr	r2, [pc, #152]	; 1badc <add_exclude@@Base+0x6828>
   1ba40:	push	{r3, r4, r5, r6, r7, lr}
   1ba44:	add	r2, pc, r2
   1ba48:	ldr	r3, [pc, #144]	; 1bae0 <add_exclude@@Base+0x682c>
   1ba4c:	ldr	r6, [r2]
   1ba50:	add	r3, pc, r3
   1ba54:	cmp	r6, #1
   1ba58:	ldr	r7, [r3]
   1ba5c:	movhi	r4, #1
   1ba60:	movhi	r5, r7
   1ba64:	bls	1ba80 <add_exclude@@Base+0x67cc>
   1ba68:	ldr	r0, [r5, #12]
   1ba6c:	add	r4, r4, #1
   1ba70:	bl	11974 <free@plt>
   1ba74:	cmp	r4, r6
   1ba78:	add	r5, r5, #8
   1ba7c:	bne	1ba68 <add_exclude@@Base+0x67b4>
   1ba80:	ldr	r4, [pc, #92]	; 1bae4 <add_exclude@@Base+0x6830>
   1ba84:	ldr	r0, [r7, #4]
   1ba88:	add	r4, pc, r4
   1ba8c:	cmp	r0, r4
   1ba90:	beq	1baa8 <add_exclude@@Base+0x67f4>
   1ba94:	bl	11974 <free@plt>
   1ba98:	ldr	r3, [pc, #72]	; 1bae8 <add_exclude@@Base+0x6834>
   1ba9c:	mov	r2, #256	; 0x100
   1baa0:	add	r3, pc, r3
   1baa4:	stmib	r3, {r2, r4}
   1baa8:	ldr	r4, [pc, #60]	; 1baec <add_exclude@@Base+0x6838>
   1baac:	add	r4, pc, r4
   1bab0:	add	r5, r4, #4
   1bab4:	cmp	r7, r5
   1bab8:	beq	1bac8 <add_exclude@@Base+0x6814>
   1babc:	mov	r0, r7
   1bac0:	bl	11974 <free@plt>
   1bac4:	str	r5, [r4]
   1bac8:	ldr	r3, [pc, #32]	; 1baf0 <add_exclude@@Base+0x683c>
   1bacc:	mov	r2, #1
   1bad0:	add	r3, pc, r3
   1bad4:	str	r2, [r3]
   1bad8:	pop	{r3, r4, r5, r6, r7, pc}
   1badc:	andeq	ip, r1, r4, asr #15
   1bae0:	andeq	ip, r1, ip, ror #15
   1bae4:	andeq	ip, r1, ip, asr #16
   1bae8:	muleq	r1, ip, r7
   1baec:	muleq	r1, r0, r7
   1baf0:	andeq	ip, r1, r8, lsr r7
   1baf4:	ldr	r3, [pc, #12]	; 1bb08 <add_exclude@@Base+0x6854>
   1baf8:	mvn	r2, #0
   1bafc:	add	r3, pc, r3
   1bb00:	add	r3, r3, #256	; 0x100
   1bb04:	b	1b5b0 <add_exclude@@Base+0x62fc>
   1bb08:	ldrdeq	ip, [r1], -r8
   1bb0c:	ldr	r3, [pc, #8]	; 1bb1c <add_exclude@@Base+0x6868>
   1bb10:	add	r3, pc, r3
   1bb14:	add	r3, r3, #256	; 0x100
   1bb18:	b	1b5b0 <add_exclude@@Base+0x62fc>
   1bb1c:	andeq	ip, r1, r4, asr #15
   1bb20:	mov	r1, r0
   1bb24:	mov	r0, #0
   1bb28:	b	1baf4 <add_exclude@@Base+0x6840>
   1bb2c:	mov	r2, r1
   1bb30:	mov	r1, r0
   1bb34:	mov	r0, #0
   1bb38:	b	1bb0c <add_exclude@@Base+0x6858>
   1bb3c:	ldr	r3, [pc, #92]	; 1bba0 <add_exclude@@Base+0x68ec>
   1bb40:	ldr	ip, [pc, #92]	; 1bba4 <add_exclude@@Base+0x68f0>
   1bb44:	add	r3, pc, r3
   1bb48:	push	{r4, r5, r6, r7, lr}
   1bb4c:	sub	sp, sp, #60	; 0x3c
   1bb50:	ldr	r4, [r3, ip]
   1bb54:	add	r5, sp, #4
   1bb58:	mov	r7, r2
   1bb5c:	mov	r6, r0
   1bb60:	mov	r0, r5
   1bb64:	ldr	r3, [r4]
   1bb68:	str	r3, [sp, #52]	; 0x34
   1bb6c:	bl	1a6d0 <add_exclude@@Base+0x541c>
   1bb70:	mov	r3, r5
   1bb74:	mvn	r2, #0
   1bb78:	mov	r0, r6
   1bb7c:	mov	r1, r7
   1bb80:	bl	1b5b0 <add_exclude@@Base+0x62fc>
   1bb84:	ldr	r2, [sp, #52]	; 0x34
   1bb88:	ldr	r3, [r4]
   1bb8c:	cmp	r2, r3
   1bb90:	bne	1bb9c <add_exclude@@Base+0x68e8>
   1bb94:	add	sp, sp, #60	; 0x3c
   1bb98:	pop	{r4, r5, r6, r7, pc}
   1bb9c:	bl	119d4 <__stack_chk_fail@plt>
   1bba0:			; <UNDEFINED> instruction: 0x0001c4b4
   1bba4:			; <UNDEFINED> instruction: 0x000001b4
   1bba8:	ldr	ip, [pc, #96]	; 1bc10 <add_exclude@@Base+0x695c>
   1bbac:	push	{r4, r5, r6, r7, r8, lr}
   1bbb0:	add	ip, pc, ip
   1bbb4:	ldr	lr, [pc, #88]	; 1bc14 <add_exclude@@Base+0x6960>
   1bbb8:	sub	sp, sp, #56	; 0x38
   1bbbc:	mov	r8, r3
   1bbc0:	add	r5, sp, #4
   1bbc4:	mov	r7, r2
   1bbc8:	mov	r6, r0
   1bbcc:	ldr	r4, [ip, lr]
   1bbd0:	mov	r0, r5
   1bbd4:	ldr	r3, [r4]
   1bbd8:	str	r3, [sp, #52]	; 0x34
   1bbdc:	bl	1a6d0 <add_exclude@@Base+0x541c>
   1bbe0:	mov	r2, r8
   1bbe4:	mov	r3, r5
   1bbe8:	mov	r0, r6
   1bbec:	mov	r1, r7
   1bbf0:	bl	1b5b0 <add_exclude@@Base+0x62fc>
   1bbf4:	ldr	r2, [sp, #52]	; 0x34
   1bbf8:	ldr	r3, [r4]
   1bbfc:	cmp	r2, r3
   1bc00:	bne	1bc0c <add_exclude@@Base+0x6958>
   1bc04:	add	sp, sp, #56	; 0x38
   1bc08:	pop	{r4, r5, r6, r7, r8, pc}
   1bc0c:	bl	119d4 <__stack_chk_fail@plt>
   1bc10:	andeq	ip, r1, r8, asr #8
   1bc14:			; <UNDEFINED> instruction: 0x000001b4
   1bc18:	mov	r2, r1
   1bc1c:	mov	r1, r0
   1bc20:	mov	r0, #0
   1bc24:	b	1bb3c <add_exclude@@Base+0x6888>
   1bc28:	mov	ip, r1
   1bc2c:	mov	r3, r2
   1bc30:	mov	r1, r0
   1bc34:	mov	r2, ip
   1bc38:	mov	r0, #0
   1bc3c:	b	1bba8 <add_exclude@@Base+0x68f4>
   1bc40:	push	{r4, r5, r6, r7, r8, lr}
   1bc44:	mov	r5, r2
   1bc48:	ldr	lr, [pc, #136]	; 1bcd8 <add_exclude@@Base+0x6a24>
   1bc4c:	mov	r7, r0
   1bc50:	mov	r6, r1
   1bc54:	ldr	r4, [pc, #128]	; 1bcdc <add_exclude@@Base+0x6a28>
   1bc58:	add	lr, pc, lr
   1bc5c:	sub	sp, sp, #56	; 0x38
   1bc60:	add	lr, lr, #256	; 0x100
   1bc64:	ldr	r8, [pc, #116]	; 1bce0 <add_exclude@@Base+0x6a2c>
   1bc68:	add	r4, pc, r4
   1bc6c:	add	ip, sp, #4
   1bc70:	ldm	lr!, {r0, r1, r2, r3}
   1bc74:	ldr	r4, [r4, r8]
   1bc78:	stmia	ip!, {r0, r1, r2, r3}
   1bc7c:	ldm	lr!, {r0, r1, r2, r3}
   1bc80:	ldr	r8, [r4]
   1bc84:	stmia	ip!, {r0, r1, r2, r3}
   1bc88:	ldm	lr, {r0, r1, r2, r3}
   1bc8c:	str	r8, [sp, #52]	; 0x34
   1bc90:	stm	ip, {r0, r1, r2, r3}
   1bc94:	mov	r1, r5
   1bc98:	add	r5, sp, #4
   1bc9c:	mov	r2, #1
   1bca0:	mov	r0, r5
   1bca4:	bl	1b80c <add_exclude@@Base+0x6558>
   1bca8:	mov	r2, r6
   1bcac:	mov	r3, r5
   1bcb0:	mov	r1, r7
   1bcb4:	mov	r0, #0
   1bcb8:	bl	1b5b0 <add_exclude@@Base+0x62fc>
   1bcbc:	ldr	r2, [sp, #52]	; 0x34
   1bcc0:	ldr	r3, [r4]
   1bcc4:	cmp	r2, r3
   1bcc8:	bne	1bcd4 <add_exclude@@Base+0x6a20>
   1bccc:	add	sp, sp, #56	; 0x38
   1bcd0:	pop	{r4, r5, r6, r7, r8, pc}
   1bcd4:	bl	119d4 <__stack_chk_fail@plt>
   1bcd8:	andeq	ip, r1, ip, ror r6
   1bcdc:	muleq	r1, r0, r3
   1bce0:			; <UNDEFINED> instruction: 0x000001b4
   1bce4:	mov	r2, r1
   1bce8:	mvn	r1, #0
   1bcec:	b	1bc40 <add_exclude@@Base+0x698c>
   1bcf0:	mov	r1, #58	; 0x3a
   1bcf4:	b	1bce4 <add_exclude@@Base+0x6a30>
   1bcf8:	mov	r2, #58	; 0x3a
   1bcfc:	b	1bc40 <add_exclude@@Base+0x698c>
   1bd00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bd04:	mov	r5, r2
   1bd08:	ldr	lr, [pc, #144]	; 1bda0 <add_exclude@@Base+0x6aec>
   1bd0c:	mov	r8, r0
   1bd10:	mov	r9, r1
   1bd14:	mov	r7, r3
   1bd18:	add	lr, pc, lr
   1bd1c:	ldr	r4, [pc, #128]	; 1bda4 <add_exclude@@Base+0x6af0>
   1bd20:	add	lr, lr, #256	; 0x100
   1bd24:	sub	sp, sp, #56	; 0x38
   1bd28:	ldr	sl, [pc, #120]	; 1bda8 <add_exclude@@Base+0x6af4>
   1bd2c:	add	r4, pc, r4
   1bd30:	ldm	lr!, {r0, r1, r2, r3}
   1bd34:	add	ip, sp, #4
   1bd38:	ldr	r4, [r4, sl]
   1bd3c:	ldr	r6, [sp, #88]	; 0x58
   1bd40:	stmia	ip!, {r0, r1, r2, r3}
   1bd44:	ldm	lr!, {r0, r1, r2, r3}
   1bd48:	ldr	sl, [r4]
   1bd4c:	stmia	ip!, {r0, r1, r2, r3}
   1bd50:	ldm	lr, {r0, r1, r2, r3}
   1bd54:	str	sl, [sp, #52]	; 0x34
   1bd58:	stm	ip, {r0, r1, r2, r3}
   1bd5c:	mov	r2, r5
   1bd60:	add	r5, sp, #4
   1bd64:	mov	r1, r9
   1bd68:	mov	r0, r5
   1bd6c:	bl	1b880 <add_exclude@@Base+0x65cc>
   1bd70:	mov	r2, r6
   1bd74:	mov	r3, r5
   1bd78:	mov	r0, r8
   1bd7c:	mov	r1, r7
   1bd80:	bl	1b5b0 <add_exclude@@Base+0x62fc>
   1bd84:	ldr	r2, [sp, #52]	; 0x34
   1bd88:	ldr	r3, [r4]
   1bd8c:	cmp	r2, r3
   1bd90:	bne	1bd9c <add_exclude@@Base+0x6ae8>
   1bd94:	add	sp, sp, #56	; 0x38
   1bd98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bd9c:	bl	119d4 <__stack_chk_fail@plt>
   1bda0:			; <UNDEFINED> instruction: 0x0001c5bc
   1bda4:	andeq	ip, r1, ip, asr #5
   1bda8:			; <UNDEFINED> instruction: 0x000001b4
   1bdac:	push	{lr}		; (str lr, [sp, #-4]!)
   1bdb0:	sub	sp, sp, #12
   1bdb4:	mvn	ip, #0
   1bdb8:	str	ip, [sp]
   1bdbc:	bl	1bd00 <add_exclude@@Base+0x6a4c>
   1bdc0:	add	sp, sp, #12
   1bdc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bdc8:	mov	ip, r1
   1bdcc:	mov	r3, r2
   1bdd0:	mov	r1, r0
   1bdd4:	mov	r2, ip
   1bdd8:	mov	r0, #0
   1bddc:	b	1bdac <add_exclude@@Base+0x6af8>
   1bde0:	push	{lr}		; (str lr, [sp, #-4]!)
   1bde4:	sub	sp, sp, #12
   1bde8:	mov	lr, r1
   1bdec:	mov	ip, r2
   1bdf0:	mov	r1, r0
   1bdf4:	str	r3, [sp]
   1bdf8:	mov	r2, lr
   1bdfc:	mov	r3, ip
   1be00:	mov	r0, #0
   1be04:	bl	1bd00 <add_exclude@@Base+0x6a4c>
   1be08:	add	sp, sp, #12
   1be0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1be10:	ldr	r3, [pc, #12]	; 1be24 <add_exclude@@Base+0x6b70>
   1be14:	ldr	ip, [pc, #12]	; 1be28 <add_exclude@@Base+0x6b74>
   1be18:	add	r3, pc, r3
   1be1c:	ldr	r3, [r3, ip]
   1be20:	b	1b5b0 <add_exclude@@Base+0x62fc>
   1be24:	andeq	ip, r1, r0, ror #3
   1be28:	andeq	r0, r0, r8, lsr #3
   1be2c:	mov	r2, r1
   1be30:	mov	r1, r0
   1be34:	mov	r0, #0
   1be38:	b	1be10 <add_exclude@@Base+0x6b5c>
   1be3c:	mvn	r2, #0
   1be40:	b	1be10 <add_exclude@@Base+0x6b5c>
   1be44:	mov	r1, r0
   1be48:	mov	r0, #0
   1be4c:	b	1be3c <add_exclude@@Base+0x6b88>
   1be50:	push	{r3, r4, r5, lr}
   1be54:	mov	r4, r1
   1be58:	mov	r2, r4
   1be5c:	mov	r1, #0
   1be60:	mov	r5, r0
   1be64:	bl	11c38 <memchr@plt>
   1be68:	cmp	r0, #0
   1be6c:	rsbne	r0, r5, r0
   1be70:	addne	r0, r0, #1
   1be74:	moveq	r0, r4
   1be78:	pop	{r3, r4, r5, pc}
   1be7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1be80:	sub	sp, sp, #84	; 0x54
   1be84:	ldr	r5, [pc, #1396]	; 1c400 <add_exclude@@Base+0x714c>
   1be88:	mov	sl, r1
   1be8c:	ldr	r3, [pc, #1392]	; 1c404 <add_exclude@@Base+0x7150>
   1be90:	add	r5, pc, r5
   1be94:	ldr	r3, [r5, r3]
   1be98:	str	r3, [sp, #12]
   1be9c:	ldr	r3, [r3]
   1bea0:	str	r3, [sp, #76]	; 0x4c
   1bea4:	bl	11bf0 <__strdup@plt>
   1bea8:	cmp	r0, #0
   1beac:	str	r0, [sp]
   1beb0:	beq	1c3dc <add_exclude@@Base+0x7128>
   1beb4:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   1beb8:	cmp	r0, #1
   1bebc:	bls	1c160 <add_exclude@@Base+0x6eac>
   1bec0:	cmp	sl, #0
   1bec4:	bne	1c220 <add_exclude@@Base+0x6f6c>
   1bec8:	add	r4, sp, #24
   1becc:	ldr	r0, [sp]
   1bed0:	mov	fp, #0
   1bed4:	str	r0, [sp, #36]	; 0x24
   1bed8:	bl	11b84 <strlen@plt>
   1bedc:	ldr	r1, [sp]
   1bee0:	str	fp, [sp, #24]
   1bee4:	strb	fp, [sp, #20]
   1bee8:	str	fp, [r4, #4]
   1beec:	strb	fp, [sp, #32]
   1bef0:	add	r9, r1, r0
   1bef4:	str	r9, [sp, #16]
   1bef8:	cmp	r1, r9
   1befc:	bcs	1c130 <add_exclude@@Base+0x6e7c>
   1bf00:	add	r1, sp, #48	; 0x30
   1bf04:	str	r1, [sp, #4]
   1bf08:	ldrb	r1, [sp, #20]
   1bf0c:	mov	r8, fp
   1bf10:	ldr	r3, [sp]
   1bf14:	mov	r7, #1
   1bf18:	cmp	r1, #0
   1bf1c:	mov	ip, r3
   1bf20:	bne	1bfc4 <add_exclude@@Base+0x6d10>
   1bf24:	ldr	r2, [pc, #1244]	; 1c408 <add_exclude@@Base+0x7154>
   1bf28:	ldrb	r3, [ip]
   1bf2c:	ldr	r1, [r5, r2]
   1bf30:	and	r2, r3, #31
   1bf34:	lsr	r3, r3, #5
   1bf38:	ldr	r3, [r1, r3, lsl #2]
   1bf3c:	lsr	r3, r3, r2
   1bf40:	tst	r3, #1
   1bf44:	beq	1c074 <add_exclude@@Base+0x6dc0>
   1bf48:	str	r7, [sp, #40]	; 0x28
   1bf4c:	mov	r6, #1
   1bf50:	ldrb	r2, [ip]
   1bf54:	ldr	r9, [sp, #16]
   1bf58:	ldr	sl, [sp, #36]	; 0x24
   1bf5c:	strb	r7, [sp, #44]	; 0x2c
   1bf60:	str	r2, [sp, #48]	; 0x30
   1bf64:	cmp	fp, #0
   1bf68:	strb	r7, [sp, #32]
   1bf6c:	beq	1c04c <add_exclude@@Base+0x6d98>
   1bf70:	cmp	fp, #1
   1bf74:	beq	1c08c <add_exclude@@Base+0x6dd8>
   1bf78:	cmp	fp, #2
   1bf7c:	bne	1c06c <add_exclude@@Base+0x6db8>
   1bf80:	ldrb	r2, [sp, #44]	; 0x2c
   1bf84:	cmp	r2, #0
   1bf88:	beq	1c06c <add_exclude@@Base+0x6db8>
   1bf8c:	ldr	r0, [sp, #48]	; 0x30
   1bf90:	bl	11b6c <iswspace@plt>
   1bf94:	cmp	r0, #0
   1bf98:	movne	fp, #2
   1bf9c:	moveq	fp, #1
   1bfa0:	add	ip, sl, r6
   1bfa4:	strb	r8, [sp, #32]
   1bfa8:	cmp	ip, r9
   1bfac:	str	ip, [sp, #36]	; 0x24
   1bfb0:	mov	r1, #0
   1bfb4:	bcs	1c150 <add_exclude@@Base+0x6e9c>
   1bfb8:	ldrb	r1, [sp, #20]
   1bfbc:	cmp	r1, #0
   1bfc0:	beq	1bf24 <add_exclude@@Base+0x6c70>
   1bfc4:	ldr	r1, [sp, #36]	; 0x24
   1bfc8:	add	r0, sp, #48	; 0x30
   1bfcc:	mov	r3, r4
   1bfd0:	rsb	r2, r1, r9
   1bfd4:	bl	11a88 <mbrtowc@plt>
   1bfd8:	cmn	r0, #1
   1bfdc:	str	r0, [sp, #40]	; 0x28
   1bfe0:	beq	1c0bc <add_exclude@@Base+0x6e08>
   1bfe4:	cmn	r0, #2
   1bfe8:	beq	1c0d4 <add_exclude@@Base+0x6e20>
   1bfec:	cmp	r0, #0
   1bff0:	ldr	r6, [sp, #36]	; 0x24
   1bff4:	bne	1c014 <add_exclude@@Base+0x6d60>
   1bff8:	str	r7, [sp, #40]	; 0x28
   1bffc:	ldrb	r3, [r6]
   1c000:	cmp	r3, #0
   1c004:	bne	1c3e0 <add_exclude@@Base+0x712c>
   1c008:	ldr	r3, [sp, #48]	; 0x30
   1c00c:	cmp	r3, #0
   1c010:	bne	1c3bc <add_exclude@@Base+0x7108>
   1c014:	mov	r0, r4
   1c018:	strb	r7, [sp, #44]	; 0x2c
   1c01c:	bl	119b0 <mbsinit@plt>
   1c020:	strb	r7, [sp, #32]
   1c024:	cmp	r0, #0
   1c028:	strbne	r8, [sp, #20]
   1c02c:	moveq	sl, r6
   1c030:	movne	sl, r6
   1c034:	ldreq	r9, [sp, #16]
   1c038:	ldreq	r6, [sp, #40]	; 0x28
   1c03c:	ldrne	r9, [sp, #16]
   1c040:	ldrne	r6, [sp, #40]	; 0x28
   1c044:	cmp	fp, #0
   1c048:	bne	1bf70 <add_exclude@@Base+0x6cbc>
   1c04c:	ldrb	r2, [sp, #44]	; 0x2c
   1c050:	cmp	r2, #0
   1c054:	beq	1c06c <add_exclude@@Base+0x6db8>
   1c058:	ldr	r0, [sp, #48]	; 0x30
   1c05c:	bl	11b6c <iswspace@plt>
   1c060:	rsbs	fp, r0, #1
   1c064:	movcc	fp, #0
   1c068:	b	1bfa0 <add_exclude@@Base+0x6cec>
   1c06c:	mov	fp, #1
   1c070:	b	1bfa0 <add_exclude@@Base+0x6cec>
   1c074:	mov	r0, r4
   1c078:	bl	119b0 <mbsinit@plt>
   1c07c:	cmp	r0, #0
   1c080:	beq	1c398 <add_exclude@@Base+0x70e4>
   1c084:	strb	r7, [sp, #20]
   1c088:	b	1bfc4 <add_exclude@@Base+0x6d10>
   1c08c:	ldrb	r2, [sp, #44]	; 0x2c
   1c090:	cmp	r2, #0
   1c094:	beq	1bfa0 <add_exclude@@Base+0x6cec>
   1c098:	ldr	r0, [sp, #48]	; 0x30
   1c09c:	bl	11b6c <iswspace@plt>
   1c0a0:	ldr	r2, [sp, #8]
   1c0a4:	cmp	r0, #0
   1c0a8:	movne	r2, sl
   1c0ac:	moveq	fp, #1
   1c0b0:	movne	fp, #2
   1c0b4:	str	r2, [sp, #8]
   1c0b8:	b	1bfa0 <add_exclude@@Base+0x6cec>
   1c0bc:	str	r7, [sp, #40]	; 0x28
   1c0c0:	mov	r6, #1
   1c0c4:	strb	r8, [sp, #44]	; 0x2c
   1c0c8:	ldr	r9, [sp, #16]
   1c0cc:	ldr	sl, [sp, #36]	; 0x24
   1c0d0:	b	1bf64 <add_exclude@@Base+0x6cb0>
   1c0d4:	ldr	ip, [sp, #36]	; 0x24
   1c0d8:	ldr	r9, [sp, #16]
   1c0dc:	strb	r8, [sp, #44]	; 0x2c
   1c0e0:	rsb	r3, ip, r9
   1c0e4:	mov	sl, ip
   1c0e8:	str	r3, [sp, #40]	; 0x28
   1c0ec:	mov	r6, r3
   1c0f0:	b	1bf64 <add_exclude@@Base+0x6cb0>
   1c0f4:	ldr	fp, [sp, #36]	; 0x24
   1c0f8:	mov	r2, #1
   1c0fc:	mov	r3, #0
   1c100:	str	r2, [sp, #40]	; 0x28
   1c104:	strb	r3, [sp, #44]	; 0x2c
   1c108:	mov	r3, #1
   1c10c:	strb	r3, [sp, #32]
   1c110:	mov	r0, fp
   1c114:	bl	11b84 <strlen@plt>
   1c118:	mov	r1, fp
   1c11c:	add	r2, r0, #1
   1c120:	ldr	r0, [sp]
   1c124:	bl	11968 <memmove@plt>
   1c128:	cmp	sl, #1
   1c12c:	bne	1becc <add_exclude@@Base+0x6c18>
   1c130:	ldr	r1, [sp, #12]
   1c134:	ldr	r2, [sp, #76]	; 0x4c
   1c138:	ldr	r0, [sp]
   1c13c:	ldr	r3, [r1]
   1c140:	cmp	r2, r3
   1c144:	bne	1c3b8 <add_exclude@@Base+0x7104>
   1c148:	add	sp, sp, #84	; 0x54
   1c14c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c150:	cmp	fp, #2
   1c154:	ldreq	r3, [sp, #8]
   1c158:	strbeq	r1, [r3]
   1c15c:	b	1c130 <add_exclude@@Base+0x6e7c>
   1c160:	cmp	sl, #0
   1c164:	beq	1c1cc <add_exclude@@Base+0x6f18>
   1c168:	ldr	r2, [sp]
   1c16c:	ldrb	r4, [r2]
   1c170:	cmp	r4, #0
   1c174:	beq	1c388 <add_exclude@@Base+0x70d4>
   1c178:	bl	11b48 <__ctype_b_loc@plt>
   1c17c:	ldr	r3, [sp]
   1c180:	ldr	r1, [r0]
   1c184:	b	1c198 <add_exclude@@Base+0x6ee4>
   1c188:	ldrb	r4, [r3, #1]
   1c18c:	add	r3, r3, #1
   1c190:	cmp	r4, #0
   1c194:	beq	1c380 <add_exclude@@Base+0x70cc>
   1c198:	lsl	r4, r4, #1
   1c19c:	mov	r5, r3
   1c1a0:	ldrh	r2, [r1, r4]
   1c1a4:	tst	r2, #8192	; 0x2000
   1c1a8:	bne	1c188 <add_exclude@@Base+0x6ed4>
   1c1ac:	mov	r0, r5
   1c1b0:	bl	11b84 <strlen@plt>
   1c1b4:	mov	r1, r5
   1c1b8:	add	r2, r0, #1
   1c1bc:	ldr	r0, [sp]
   1c1c0:	bl	11968 <memmove@plt>
   1c1c4:	cmp	sl, #1
   1c1c8:	beq	1c130 <add_exclude@@Base+0x6e7c>
   1c1cc:	ldr	r0, [sp]
   1c1d0:	bl	11b84 <strlen@plt>
   1c1d4:	ldr	r1, [sp]
   1c1d8:	sub	r0, r0, #1
   1c1dc:	adds	r4, r1, r0
   1c1e0:	bcs	1c130 <add_exclude@@Base+0x6e7c>
   1c1e4:	bl	11b48 <__ctype_b_loc@plt>
   1c1e8:	mov	r3, r4
   1c1ec:	mov	ip, #0
   1c1f0:	ldr	r4, [sp]
   1c1f4:	b	1c204 <add_exclude@@Base+0x6f50>
   1c1f8:	cmp	r4, r3
   1c1fc:	strb	ip, [r3, #1]
   1c200:	bhi	1c130 <add_exclude@@Base+0x6e7c>
   1c204:	ldrb	r2, [r3], #-1
   1c208:	ldr	r1, [r0]
   1c20c:	lsl	r2, r2, #1
   1c210:	ldrh	r2, [r1, r2]
   1c214:	tst	r2, #8192	; 0x2000
   1c218:	bne	1c1f8 <add_exclude@@Base+0x6f44>
   1c21c:	b	1c130 <add_exclude@@Base+0x6e7c>
   1c220:	ldr	r0, [sp]
   1c224:	add	r4, sp, #24
   1c228:	mov	r8, #0
   1c22c:	str	r0, [sp, #36]	; 0x24
   1c230:	bl	11b84 <strlen@plt>
   1c234:	ldr	r3, [sp]
   1c238:	str	r8, [sp, #24]
   1c23c:	strb	r8, [sp, #20]
   1c240:	str	r8, [r4, #4]
   1c244:	strb	r8, [sp, #32]
   1c248:	add	r2, r3, r0
   1c24c:	str	r2, [sp, #16]
   1c250:	cmp	r3, r2
   1c254:	bcs	1c390 <add_exclude@@Base+0x70dc>
   1c258:	mov	fp, r3
   1c25c:	add	r9, sp, #48	; 0x30
   1c260:	mov	r7, #1
   1c264:	mov	r6, r2
   1c268:	b	1c2d4 <add_exclude@@Base+0x7020>
   1c26c:	ldr	r2, [pc, #404]	; 1c408 <add_exclude@@Base+0x7154>
   1c270:	ldrb	r3, [fp]
   1c274:	ldr	r1, [r5, r2]
   1c278:	and	r2, r3, #31
   1c27c:	lsr	r3, r3, #5
   1c280:	ldr	r3, [r1, r3, lsl #2]
   1c284:	lsr	r3, r3, r2
   1c288:	tst	r3, #1
   1c28c:	beq	1c348 <add_exclude@@Base+0x7094>
   1c290:	str	r7, [sp, #40]	; 0x28
   1c294:	ldrb	r6, [fp]
   1c298:	ldr	fp, [sp, #36]	; 0x24
   1c29c:	strb	r7, [sp, #44]	; 0x2c
   1c2a0:	str	r6, [sp, #48]	; 0x30
   1c2a4:	mov	r0, r6
   1c2a8:	strb	r7, [sp, #32]
   1c2ac:	bl	11b6c <iswspace@plt>
   1c2b0:	cmp	r0, #0
   1c2b4:	beq	1c110 <add_exclude@@Base+0x6e5c>
   1c2b8:	ldr	r3, [sp, #40]	; 0x28
   1c2bc:	ldr	r6, [sp, #16]
   1c2c0:	add	fp, fp, r3
   1c2c4:	strb	r8, [sp, #32]
   1c2c8:	cmp	r6, fp
   1c2cc:	str	fp, [sp, #36]	; 0x24
   1c2d0:	bls	1c110 <add_exclude@@Base+0x6e5c>
   1c2d4:	ldrb	r3, [sp, #20]
   1c2d8:	cmp	r3, #0
   1c2dc:	beq	1c26c <add_exclude@@Base+0x6fb8>
   1c2e0:	ldr	r1, [sp, #36]	; 0x24
   1c2e4:	mov	r0, r9
   1c2e8:	mov	r3, r4
   1c2ec:	rsb	r2, r1, r6
   1c2f0:	bl	11a88 <mbrtowc@plt>
   1c2f4:	cmn	r0, #1
   1c2f8:	str	r0, [sp, #40]	; 0x28
   1c2fc:	beq	1c0f4 <add_exclude@@Base+0x6e40>
   1c300:	cmn	r0, #2
   1c304:	ldr	fp, [sp, #36]	; 0x24
   1c308:	beq	1c368 <add_exclude@@Base+0x70b4>
   1c30c:	cmp	r0, #0
   1c310:	bne	1c360 <add_exclude@@Base+0x70ac>
   1c314:	str	r7, [sp, #40]	; 0x28
   1c318:	ldrb	r3, [fp]
   1c31c:	cmp	r3, #0
   1c320:	bne	1c3e0 <add_exclude@@Base+0x712c>
   1c324:	ldr	r6, [sp, #48]	; 0x30
   1c328:	cmp	r6, #0
   1c32c:	bne	1c3bc <add_exclude@@Base+0x7108>
   1c330:	mov	r0, r4
   1c334:	strb	r7, [sp, #44]	; 0x2c
   1c338:	bl	119b0 <mbsinit@plt>
   1c33c:	cmp	r0, #0
   1c340:	strbne	r8, [sp, #20]
   1c344:	b	1c2a4 <add_exclude@@Base+0x6ff0>
   1c348:	mov	r0, r4
   1c34c:	bl	119b0 <mbsinit@plt>
   1c350:	cmp	r0, #0
   1c354:	beq	1c398 <add_exclude@@Base+0x70e4>
   1c358:	strb	r7, [sp, #20]
   1c35c:	b	1c2e0 <add_exclude@@Base+0x702c>
   1c360:	ldr	r6, [sp, #48]	; 0x30
   1c364:	b	1c330 <add_exclude@@Base+0x707c>
   1c368:	ldr	r3, [sp, #16]
   1c36c:	mov	r2, #0
   1c370:	strb	r2, [sp, #44]	; 0x2c
   1c374:	rsb	r3, fp, r3
   1c378:	str	r3, [sp, #40]	; 0x28
   1c37c:	b	1c108 <add_exclude@@Base+0x6e54>
   1c380:	mov	r5, r3
   1c384:	b	1c1ac <add_exclude@@Base+0x6ef8>
   1c388:	ldr	r5, [sp]
   1c38c:	b	1c1ac <add_exclude@@Base+0x6ef8>
   1c390:	ldr	fp, [sp]
   1c394:	b	1c110 <add_exclude@@Base+0x6e5c>
   1c398:	ldr	r0, [pc, #108]	; 1c40c <add_exclude@@Base+0x7158>
   1c39c:	mov	r2, #142	; 0x8e
   1c3a0:	ldr	r1, [pc, #104]	; 1c410 <add_exclude@@Base+0x715c>
   1c3a4:	ldr	r3, [pc, #104]	; 1c414 <add_exclude@@Base+0x7160>
   1c3a8:	add	r0, pc, r0
   1c3ac:	add	r1, pc, r1
   1c3b0:	add	r3, pc, r3
   1c3b4:	bl	11d94 <__assert_fail@plt>
   1c3b8:	bl	119d4 <__stack_chk_fail@plt>
   1c3bc:	ldr	r0, [pc, #84]	; 1c418 <add_exclude@@Base+0x7164>
   1c3c0:	mov	r2, #170	; 0xaa
   1c3c4:	ldr	r1, [pc, #80]	; 1c41c <add_exclude@@Base+0x7168>
   1c3c8:	ldr	r3, [pc, #80]	; 1c420 <add_exclude@@Base+0x716c>
   1c3cc:	add	r0, pc, r0
   1c3d0:	add	r1, pc, r1
   1c3d4:	add	r3, pc, r3
   1c3d8:	bl	11d94 <__assert_fail@plt>
   1c3dc:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1c3e0:	ldr	r0, [pc, #60]	; 1c424 <add_exclude@@Base+0x7170>
   1c3e4:	mov	r2, #169	; 0xa9
   1c3e8:	ldr	r1, [pc, #56]	; 1c428 <add_exclude@@Base+0x7174>
   1c3ec:	ldr	r3, [pc, #56]	; 1c42c <add_exclude@@Base+0x7178>
   1c3f0:	add	r0, pc, r0
   1c3f4:	add	r1, pc, r1
   1c3f8:	add	r3, pc, r3
   1c3fc:	bl	11d94 <__assert_fail@plt>
   1c400:	andeq	ip, r1, r8, ror #2
   1c404:			; <UNDEFINED> instruction: 0x000001b4
   1c408:	andeq	r0, r0, ip, lsr #3
   1c40c:			; <UNDEFINED> instruction: 0x00009fb0
   1c410:	andeq	sl, r0, r8, lsr r2
   1c414:	andeq	sl, r0, r0, lsr #4
   1c418:	andeq	r9, r0, ip, asr #31
   1c41c:	andeq	sl, r0, r4, lsl r2
   1c420:	strdeq	sl, [r0], -ip
   1c424:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   1c428:	strdeq	sl, [r0], -r0
   1c42c:	ldrdeq	sl, [r0], -r8
   1c430:	push	{r4, r5, r6, r7, lr}
   1c434:	cmp	r1, #0
   1c438:	sub	sp, sp, #36	; 0x24
   1c43c:	ldr	r7, [pc, #896]	; 1c7c4 <add_exclude@@Base+0x7510>
   1c440:	mov	ip, r3
   1c444:	mov	r5, r0
   1c448:	add	r7, pc, r7
   1c44c:	ldr	r4, [sp, #56]	; 0x38
   1c450:	ldr	r6, [sp, #60]	; 0x3c
   1c454:	beq	1c798 <add_exclude@@Base+0x74e4>
   1c458:	str	r2, [sp]
   1c45c:	mov	r3, r1
   1c460:	ldr	r2, [pc, #864]	; 1c7c8 <add_exclude@@Base+0x7514>
   1c464:	mov	r1, #1
   1c468:	str	ip, [sp, #4]
   1c46c:	add	r2, pc, r2
   1c470:	bl	11c2c <__fprintf_chk@plt>
   1c474:	ldr	r1, [pc, #848]	; 1c7cc <add_exclude@@Base+0x7518>
   1c478:	mov	r2, #5
   1c47c:	mov	r0, #0
   1c480:	add	r1, pc, r1
   1c484:	bl	119c8 <dcgettext@plt>
   1c488:	ldr	r2, [pc, #832]	; 1c7d0 <add_exclude@@Base+0x751c>
   1c48c:	movw	ip, #2013	; 0x7dd
   1c490:	mov	r1, #1
   1c494:	ldr	r2, [r7, r2]
   1c498:	str	ip, [sp]
   1c49c:	mov	r3, r0
   1c4a0:	mov	r0, r5
   1c4a4:	bl	11c2c <__fprintf_chk@plt>
   1c4a8:	ldr	r1, [pc, #804]	; 1c7d4 <add_exclude@@Base+0x7520>
   1c4ac:	mov	r0, #0
   1c4b0:	mov	r2, #5
   1c4b4:	add	r1, pc, r1
   1c4b8:	bl	119c8 <dcgettext@plt>
   1c4bc:	mov	r1, r5
   1c4c0:	bl	118f0 <fputs_unlocked@plt>
   1c4c4:	cmp	r6, #9
   1c4c8:	addls	pc, pc, r6, lsl #2
   1c4cc:	b	1c7b4 <add_exclude@@Base+0x7500>
   1c4d0:	b	1c564 <add_exclude@@Base+0x72b0>
   1c4d4:	b	1c568 <add_exclude@@Base+0x72b4>
   1c4d8:	b	1c598 <add_exclude@@Base+0x72e4>
   1c4dc:	b	1c5cc <add_exclude@@Base+0x7318>
   1c4e0:	b	1c608 <add_exclude@@Base+0x7354>
   1c4e4:	b	1c648 <add_exclude@@Base+0x7394>
   1c4e8:	b	1c690 <add_exclude@@Base+0x73dc>
   1c4ec:	b	1c6e0 <add_exclude@@Base+0x742c>
   1c4f0:	b	1c738 <add_exclude@@Base+0x7484>
   1c4f4:	b	1c4f8 <add_exclude@@Base+0x7244>
   1c4f8:	ldr	r1, [pc, #728]	; 1c7d8 <add_exclude@@Base+0x7524>
   1c4fc:	mov	r0, #0
   1c500:	add	r1, pc, r1
   1c504:	mov	r2, #5
   1c508:	bl	119c8 <dcgettext@plt>
   1c50c:	ldm	r4, {r3, ip}
   1c510:	mov	r1, #1
   1c514:	str	ip, [sp]
   1c518:	ldr	ip, [r4, #8]
   1c51c:	str	ip, [sp, #4]
   1c520:	ldr	ip, [r4, #12]
   1c524:	str	ip, [sp, #8]
   1c528:	ldr	ip, [r4, #16]
   1c52c:	str	ip, [sp, #12]
   1c530:	ldr	ip, [r4, #20]
   1c534:	str	ip, [sp, #16]
   1c538:	ldr	ip, [r4, #24]
   1c53c:	str	ip, [sp, #20]
   1c540:	ldr	ip, [r4, #28]
   1c544:	str	ip, [sp, #24]
   1c548:	ldr	ip, [r4, #32]
   1c54c:	str	ip, [sp, #28]
   1c550:	mov	r2, r0
   1c554:	mov	r0, r5
   1c558:	bl	11c2c <__fprintf_chk@plt>
   1c55c:	add	sp, sp, #36	; 0x24
   1c560:	pop	{r4, r5, r6, r7, pc}
   1c564:	bl	11d64 <abort@plt>
   1c568:	ldr	r1, [pc, #620]	; 1c7dc <add_exclude@@Base+0x7528>
   1c56c:	mov	r2, #5
   1c570:	mov	r0, #0
   1c574:	add	r1, pc, r1
   1c578:	bl	119c8 <dcgettext@plt>
   1c57c:	ldr	r3, [r4]
   1c580:	mov	r1, #1
   1c584:	mov	r2, r0
   1c588:	mov	r0, r5
   1c58c:	add	sp, sp, #36	; 0x24
   1c590:	pop	{r4, r5, r6, r7, lr}
   1c594:	b	11c2c <__fprintf_chk@plt>
   1c598:	ldr	r1, [pc, #576]	; 1c7e0 <add_exclude@@Base+0x752c>
   1c59c:	mov	r2, #5
   1c5a0:	mov	r0, #0
   1c5a4:	add	r1, pc, r1
   1c5a8:	bl	119c8 <dcgettext@plt>
   1c5ac:	ldm	r4, {r3, ip}
   1c5b0:	mov	r1, #1
   1c5b4:	str	ip, [sp, #56]	; 0x38
   1c5b8:	mov	r2, r0
   1c5bc:	mov	r0, r5
   1c5c0:	add	sp, sp, #36	; 0x24
   1c5c4:	pop	{r4, r5, r6, r7, lr}
   1c5c8:	b	11c2c <__fprintf_chk@plt>
   1c5cc:	ldr	r1, [pc, #528]	; 1c7e4 <add_exclude@@Base+0x7530>
   1c5d0:	mov	r2, #5
   1c5d4:	mov	r0, #0
   1c5d8:	add	r1, pc, r1
   1c5dc:	bl	119c8 <dcgettext@plt>
   1c5e0:	ldm	r4, {r3, ip}
   1c5e4:	mov	r1, #1
   1c5e8:	str	ip, [sp, #56]	; 0x38
   1c5ec:	ldr	ip, [r4, #8]
   1c5f0:	str	ip, [sp, #60]	; 0x3c
   1c5f4:	mov	r2, r0
   1c5f8:	mov	r0, r5
   1c5fc:	add	sp, sp, #36	; 0x24
   1c600:	pop	{r4, r5, r6, r7, lr}
   1c604:	b	11c2c <__fprintf_chk@plt>
   1c608:	ldr	r1, [pc, #472]	; 1c7e8 <add_exclude@@Base+0x7534>
   1c60c:	mov	r2, #5
   1c610:	mov	r0, #0
   1c614:	add	r1, pc, r1
   1c618:	bl	119c8 <dcgettext@plt>
   1c61c:	ldm	r4, {r3, ip}
   1c620:	mov	r1, #1
   1c624:	str	ip, [sp]
   1c628:	ldr	ip, [r4, #8]
   1c62c:	str	ip, [sp, #4]
   1c630:	ldr	ip, [r4, #12]
   1c634:	str	ip, [sp, #8]
   1c638:	mov	r2, r0
   1c63c:	mov	r0, r5
   1c640:	bl	11c2c <__fprintf_chk@plt>
   1c644:	b	1c55c <add_exclude@@Base+0x72a8>
   1c648:	ldr	r1, [pc, #412]	; 1c7ec <add_exclude@@Base+0x7538>
   1c64c:	mov	r2, #5
   1c650:	mov	r0, #0
   1c654:	add	r1, pc, r1
   1c658:	bl	119c8 <dcgettext@plt>
   1c65c:	ldm	r4, {r3, ip}
   1c660:	mov	r1, #1
   1c664:	str	ip, [sp]
   1c668:	ldr	ip, [r4, #8]
   1c66c:	str	ip, [sp, #4]
   1c670:	ldr	ip, [r4, #12]
   1c674:	str	ip, [sp, #8]
   1c678:	ldr	ip, [r4, #16]
   1c67c:	str	ip, [sp, #12]
   1c680:	mov	r2, r0
   1c684:	mov	r0, r5
   1c688:	bl	11c2c <__fprintf_chk@plt>
   1c68c:	b	1c55c <add_exclude@@Base+0x72a8>
   1c690:	ldr	r1, [pc, #344]	; 1c7f0 <add_exclude@@Base+0x753c>
   1c694:	mov	r2, #5
   1c698:	mov	r0, #0
   1c69c:	add	r1, pc, r1
   1c6a0:	bl	119c8 <dcgettext@plt>
   1c6a4:	ldm	r4, {r3, ip}
   1c6a8:	mov	r1, #1
   1c6ac:	str	ip, [sp]
   1c6b0:	ldr	ip, [r4, #8]
   1c6b4:	str	ip, [sp, #4]
   1c6b8:	ldr	ip, [r4, #12]
   1c6bc:	str	ip, [sp, #8]
   1c6c0:	ldr	ip, [r4, #16]
   1c6c4:	str	ip, [sp, #12]
   1c6c8:	ldr	ip, [r4, #20]
   1c6cc:	str	ip, [sp, #16]
   1c6d0:	mov	r2, r0
   1c6d4:	mov	r0, r5
   1c6d8:	bl	11c2c <__fprintf_chk@plt>
   1c6dc:	b	1c55c <add_exclude@@Base+0x72a8>
   1c6e0:	ldr	r1, [pc, #268]	; 1c7f4 <add_exclude@@Base+0x7540>
   1c6e4:	mov	r2, #5
   1c6e8:	mov	r0, #0
   1c6ec:	add	r1, pc, r1
   1c6f0:	bl	119c8 <dcgettext@plt>
   1c6f4:	ldm	r4, {r3, ip}
   1c6f8:	mov	r1, #1
   1c6fc:	str	ip, [sp]
   1c700:	ldr	ip, [r4, #8]
   1c704:	str	ip, [sp, #4]
   1c708:	ldr	ip, [r4, #12]
   1c70c:	str	ip, [sp, #8]
   1c710:	ldr	ip, [r4, #16]
   1c714:	str	ip, [sp, #12]
   1c718:	ldr	ip, [r4, #20]
   1c71c:	str	ip, [sp, #16]
   1c720:	ldr	ip, [r4, #24]
   1c724:	str	ip, [sp, #20]
   1c728:	mov	r2, r0
   1c72c:	mov	r0, r5
   1c730:	bl	11c2c <__fprintf_chk@plt>
   1c734:	b	1c55c <add_exclude@@Base+0x72a8>
   1c738:	ldr	r1, [pc, #184]	; 1c7f8 <add_exclude@@Base+0x7544>
   1c73c:	mov	r2, #5
   1c740:	mov	r0, #0
   1c744:	add	r1, pc, r1
   1c748:	bl	119c8 <dcgettext@plt>
   1c74c:	ldm	r4, {r3, ip}
   1c750:	mov	r1, #1
   1c754:	str	ip, [sp]
   1c758:	ldr	ip, [r4, #8]
   1c75c:	str	ip, [sp, #4]
   1c760:	ldr	ip, [r4, #12]
   1c764:	str	ip, [sp, #8]
   1c768:	ldr	ip, [r4, #16]
   1c76c:	str	ip, [sp, #12]
   1c770:	ldr	ip, [r4, #20]
   1c774:	str	ip, [sp, #16]
   1c778:	ldr	ip, [r4, #24]
   1c77c:	str	ip, [sp, #20]
   1c780:	ldr	ip, [r4, #28]
   1c784:	str	ip, [sp, #24]
   1c788:	mov	r2, r0
   1c78c:	mov	r0, r5
   1c790:	bl	11c2c <__fprintf_chk@plt>
   1c794:	b	1c55c <add_exclude@@Base+0x72a8>
   1c798:	str	r3, [sp]
   1c79c:	mov	r3, r2
   1c7a0:	ldr	r2, [pc, #84]	; 1c7fc <add_exclude@@Base+0x7548>
   1c7a4:	mov	r1, #1
   1c7a8:	add	r2, pc, r2
   1c7ac:	bl	11c2c <__fprintf_chk@plt>
   1c7b0:	b	1c474 <add_exclude@@Base+0x71c0>
   1c7b4:	ldr	r1, [pc, #68]	; 1c800 <add_exclude@@Base+0x754c>
   1c7b8:	mov	r0, #0
   1c7bc:	add	r1, pc, r1
   1c7c0:	b	1c504 <add_exclude@@Base+0x7250>
   1c7c4:			; <UNDEFINED> instruction: 0x0001bbb0
   1c7c8:	andeq	sl, r0, r8, lsl #3
   1c7cc:	andeq	sl, r0, r8, lsl #3
   1c7d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1c7d4:	andeq	sl, r0, r8, asr r1
   1c7d8:	andeq	sl, r0, r4, ror #5
   1c7dc:	andeq	sl, r0, r4, ror #2
   1c7e0:	andeq	sl, r0, r4, asr #2
   1c7e4:	andeq	sl, r0, r8, lsr #2
   1c7e8:	andeq	sl, r0, r8, lsl #2
   1c7ec:	andeq	sl, r0, r8, ror #1
   1c7f0:	andeq	sl, r0, r4, asr #1
   1c7f4:	muleq	r0, ip, r0
   1c7f8:	andeq	sl, r0, r0, ror r0
   1c7fc:	andeq	r9, r0, r8, asr lr
   1c800:	andeq	sl, r0, ip, asr r0
   1c804:	push	{r4, r5, lr}
   1c808:	sub	sp, sp, #12
   1c80c:	ldr	r5, [sp, #24]
   1c810:	ldr	ip, [r5]
   1c814:	cmp	ip, #0
   1c818:	beq	1c834 <add_exclude@@Base+0x7580>
   1c81c:	mov	lr, r5
   1c820:	mov	ip, #0
   1c824:	ldr	r4, [lr, #4]!
   1c828:	add	ip, ip, #1
   1c82c:	cmp	r4, #0
   1c830:	bne	1c824 <add_exclude@@Base+0x7570>
   1c834:	stm	sp, {r5, ip}
   1c838:	bl	1c430 <add_exclude@@Base+0x717c>
   1c83c:	add	sp, sp, #12
   1c840:	pop	{r4, r5, pc}
   1c844:	push	{r4, r5, r6, r7, lr}
   1c848:	sub	sp, sp, #60	; 0x3c
   1c84c:	ldr	r4, [pc, #100]	; 1c8b8 <add_exclude@@Base+0x7604>
   1c850:	mov	ip, #0
   1c854:	ldr	r5, [pc, #96]	; 1c8bc <add_exclude@@Base+0x7608>
   1c858:	mov	lr, ip
   1c85c:	add	r4, pc, r4
   1c860:	ldr	r6, [sp, #80]	; 0x50
   1c864:	ldr	r7, [r4, r5]
   1c868:	add	r5, sp, #12
   1c86c:	ldr	r4, [r7]
   1c870:	str	r4, [sp, #52]	; 0x34
   1c874:	ldr	r4, [r6, ip]
   1c878:	cmp	r4, #0
   1c87c:	str	r4, [r5, ip]
   1c880:	beq	1c894 <add_exclude@@Base+0x75e0>
   1c884:	add	lr, lr, #1
   1c888:	add	ip, ip, #4
   1c88c:	cmp	lr, #10
   1c890:	bne	1c874 <add_exclude@@Base+0x75c0>
   1c894:	stm	sp, {r5, lr}
   1c898:	bl	1c430 <add_exclude@@Base+0x717c>
   1c89c:	ldr	r2, [sp, #52]	; 0x34
   1c8a0:	ldr	r3, [r7]
   1c8a4:	cmp	r2, r3
   1c8a8:	bne	1c8b4 <add_exclude@@Base+0x7600>
   1c8ac:	add	sp, sp, #60	; 0x3c
   1c8b0:	pop	{r4, r5, r6, r7, pc}
   1c8b4:	bl	119d4 <__stack_chk_fail@plt>
   1c8b8:	muleq	r1, ip, r7
   1c8bc:			; <UNDEFINED> instruction: 0x000001b4
   1c8c0:	push	{r3}		; (str r3, [sp, #-4]!)
   1c8c4:	push	{r4, lr}
   1c8c8:	sub	sp, sp, #20
   1c8cc:	ldr	lr, [pc, #72]	; 1c91c <add_exclude@@Base+0x7668>
   1c8d0:	add	ip, sp, #32
   1c8d4:	ldr	r4, [pc, #68]	; 1c920 <add_exclude@@Base+0x766c>
   1c8d8:	add	lr, pc, lr
   1c8dc:	ldr	r3, [sp, #28]
   1c8e0:	ldr	r4, [lr, r4]
   1c8e4:	str	ip, [sp]
   1c8e8:	str	ip, [sp, #8]
   1c8ec:	ldr	ip, [r4]
   1c8f0:	str	ip, [sp, #12]
   1c8f4:	bl	1c844 <add_exclude@@Base+0x7590>
   1c8f8:	ldr	r2, [sp, #12]
   1c8fc:	ldr	r3, [r4]
   1c900:	cmp	r2, r3
   1c904:	bne	1c918 <add_exclude@@Base+0x7664>
   1c908:	add	sp, sp, #20
   1c90c:	pop	{r4, lr}
   1c910:	add	sp, sp, #4
   1c914:	bx	lr
   1c918:	bl	119d4 <__stack_chk_fail@plt>
   1c91c:	andeq	fp, r1, r0, lsr #14
   1c920:			; <UNDEFINED> instruction: 0x000001b4
   1c924:	ldr	r1, [pc, #132]	; 1c9b0 <add_exclude@@Base+0x76fc>
   1c928:	mov	r2, #5
   1c92c:	push	{r4, lr}
   1c930:	add	r1, pc, r1
   1c934:	mov	r0, #0
   1c938:	ldr	r4, [pc, #116]	; 1c9b4 <add_exclude@@Base+0x7700>
   1c93c:	bl	119c8 <dcgettext@plt>
   1c940:	ldr	r2, [pc, #112]	; 1c9b8 <add_exclude@@Base+0x7704>
   1c944:	add	r4, pc, r4
   1c948:	add	r2, pc, r2
   1c94c:	mov	r1, r0
   1c950:	mov	r0, #1
   1c954:	bl	11c14 <__printf_chk@plt>
   1c958:	ldr	r1, [pc, #92]	; 1c9bc <add_exclude@@Base+0x7708>
   1c95c:	mov	r2, #5
   1c960:	mov	r0, #0
   1c964:	add	r1, pc, r1
   1c968:	bl	119c8 <dcgettext@plt>
   1c96c:	ldr	r2, [pc, #76]	; 1c9c0 <add_exclude@@Base+0x770c>
   1c970:	ldr	r3, [pc, #76]	; 1c9c4 <add_exclude@@Base+0x7710>
   1c974:	add	r2, pc, r2
   1c978:	add	r3, pc, r3
   1c97c:	mov	r1, r0
   1c980:	mov	r0, #1
   1c984:	bl	11c14 <__printf_chk@plt>
   1c988:	ldr	r1, [pc, #56]	; 1c9c8 <add_exclude@@Base+0x7714>
   1c98c:	mov	r0, #0
   1c990:	mov	r2, #5
   1c994:	add	r1, pc, r1
   1c998:	bl	119c8 <dcgettext@plt>
   1c99c:	ldr	r3, [pc, #40]	; 1c9cc <add_exclude@@Base+0x7718>
   1c9a0:	ldr	r3, [r4, r3]
   1c9a4:	pop	{r4, lr}
   1c9a8:	ldr	r1, [r3]
   1c9ac:	b	118f0 <fputs_unlocked@plt>
   1c9b0:	andeq	r9, r0, r4, lsr #30
   1c9b4:			; <UNDEFINED> instruction: 0x0001b6b4
   1c9b8:	andeq	r9, r0, r4, lsr #30
   1c9bc:	andeq	r9, r0, r0, lsr #30
   1c9c0:			; <UNDEFINED> instruction: 0x000092b4
   1c9c4:	andeq	r9, r0, r0, asr #5
   1c9c8:	andeq	r9, r0, r4, lsl #30
   1c9cc:	ldrdeq	r0, [r0], -ip
   1c9d0:	push	{r4, lr}
   1c9d4:	mov	r4, r0
   1c9d8:	bl	11ac4 <malloc@plt>
   1c9dc:	rsbs	r3, r0, #1
   1c9e0:	movcc	r3, #0
   1c9e4:	cmp	r4, #0
   1c9e8:	moveq	r3, #0
   1c9ec:	cmp	r3, #0
   1c9f0:	popeq	{r4, pc}
   1c9f4:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1c9f8:	push	{r3, r4, r5, lr}
   1c9fc:	mov	r4, r0
   1ca00:	mvn	r0, #0
   1ca04:	mov	r5, r1
   1ca08:	bl	23d10 <fts_children@@Base+0x356c>
   1ca0c:	cmp	r0, r4
   1ca10:	bcc	1ca20 <add_exclude@@Base+0x776c>
   1ca14:	mul	r0, r4, r5
   1ca18:	pop	{r3, r4, r5, lr}
   1ca1c:	b	1c9d0 <add_exclude@@Base+0x771c>
   1ca20:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1ca24:	b	1c9d0 <add_exclude@@Base+0x771c>
   1ca28:	rsbs	r3, r1, #1
   1ca2c:	push	{r4, lr}
   1ca30:	movcc	r3, #0
   1ca34:	cmp	r0, #0
   1ca38:	mov	r4, r1
   1ca3c:	moveq	r3, #0
   1ca40:	cmp	r3, #0
   1ca44:	bne	1ca68 <add_exclude@@Base+0x77b4>
   1ca48:	bl	119ec <realloc@plt>
   1ca4c:	rsbs	r3, r0, #1
   1ca50:	movcc	r3, #0
   1ca54:	cmp	r4, #0
   1ca58:	moveq	r3, #0
   1ca5c:	cmp	r3, #0
   1ca60:	popeq	{r4, pc}
   1ca64:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1ca68:	bl	11974 <free@plt>
   1ca6c:	mov	r0, #0
   1ca70:	pop	{r4, pc}
   1ca74:	push	{r4, r5, r6, lr}
   1ca78:	mov	r5, r1
   1ca7c:	mov	r6, r0
   1ca80:	mov	r1, r2
   1ca84:	mvn	r0, #0
   1ca88:	mov	r4, r2
   1ca8c:	bl	23d10 <fts_children@@Base+0x356c>
   1ca90:	cmp	r0, r5
   1ca94:	bcc	1caa8 <add_exclude@@Base+0x77f4>
   1ca98:	mov	r0, r6
   1ca9c:	mul	r1, r5, r4
   1caa0:	pop	{r4, r5, r6, lr}
   1caa4:	b	1ca28 <add_exclude@@Base+0x7774>
   1caa8:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1caac:	push	{r3, r4, r5, r6, r7, lr}
   1cab0:	subs	r7, r0, #0
   1cab4:	mov	r5, r1
   1cab8:	mov	r6, r2
   1cabc:	ldr	r4, [r1]
   1cac0:	beq	1caf8 <add_exclude@@Base+0x7844>
   1cac4:	movw	r0, #43690	; 0xaaaa
   1cac8:	mov	r1, r2
   1cacc:	bfi	r0, r0, #16, #16
   1cad0:	bl	23d10 <fts_children@@Base+0x356c>
   1cad4:	cmp	r4, r0
   1cad8:	addcc	r3, r4, #1
   1cadc:	addcc	r4, r4, r3, lsr #1
   1cae0:	bcs	1cb1c <add_exclude@@Base+0x7868>
   1cae4:	str	r4, [r5]
   1cae8:	mov	r0, r7
   1caec:	mul	r1, r6, r4
   1caf0:	pop	{r3, r4, r5, r6, r7, lr}
   1caf4:	b	1ca28 <add_exclude@@Base+0x7774>
   1caf8:	cmp	r4, #0
   1cafc:	bne	1cae4 <add_exclude@@Base+0x7830>
   1cb00:	mov	r0, #64	; 0x40
   1cb04:	mov	r1, r2
   1cb08:	bl	23d10 <fts_children@@Base+0x356c>
   1cb0c:	cmp	r0, #0
   1cb10:	movne	r4, r0
   1cb14:	addeq	r4, r0, #1
   1cb18:	b	1cae4 <add_exclude@@Base+0x7830>
   1cb1c:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cb20:	cmp	r0, #0
   1cb24:	push	{r3, lr}
   1cb28:	ldr	r3, [r1]
   1cb2c:	beq	1cb58 <add_exclude@@Base+0x78a4>
   1cb30:	movw	r2, #43689	; 0xaaa9
   1cb34:	movt	r2, #43690	; 0xaaaa
   1cb38:	cmp	r3, r2
   1cb3c:	addls	r2, r3, #1
   1cb40:	addls	r3, r3, r2, lsr #1
   1cb44:	bhi	1cb70 <add_exclude@@Base+0x78bc>
   1cb48:	str	r3, [r1]
   1cb4c:	mov	r1, r3
   1cb50:	pop	{r3, lr}
   1cb54:	b	1ca28 <add_exclude@@Base+0x7774>
   1cb58:	cmp	r3, #0
   1cb5c:	moveq	r3, #64	; 0x40
   1cb60:	str	r3, [r1]
   1cb64:	mov	r1, r3
   1cb68:	pop	{r3, lr}
   1cb6c:	b	1ca28 <add_exclude@@Base+0x7774>
   1cb70:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cb74:	push	{r4, lr}
   1cb78:	mov	r4, r0
   1cb7c:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1cb80:	mov	r2, r4
   1cb84:	mov	r1, #0
   1cb88:	pop	{r4, lr}
   1cb8c:	b	11bfc <memset@plt>
   1cb90:	push	{r3, lr}
   1cb94:	bl	118e4 <calloc@plt>
   1cb98:	cmp	r0, #0
   1cb9c:	popne	{r3, pc}
   1cba0:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cba4:	push	{r3, r4, r5, lr}
   1cba8:	mov	r4, r1
   1cbac:	mov	r5, r0
   1cbb0:	mov	r0, r1
   1cbb4:	bl	1c9d0 <add_exclude@@Base+0x771c>
   1cbb8:	mov	r1, r5
   1cbbc:	mov	r2, r4
   1cbc0:	pop	{r3, r4, r5, lr}
   1cbc4:	b	1198c <memcpy@plt>
   1cbc8:	push	{r4, lr}
   1cbcc:	mov	r4, r0
   1cbd0:	bl	11b84 <strlen@plt>
   1cbd4:	add	r1, r0, #1
   1cbd8:	mov	r0, r4
   1cbdc:	pop	{r4, lr}
   1cbe0:	b	1cba4 <add_exclude@@Base+0x78f0>
   1cbe4:	ldr	r3, [pc, #64]	; 1cc2c <add_exclude@@Base+0x7978>
   1cbe8:	mov	r2, #5
   1cbec:	ldr	ip, [pc, #60]	; 1cc30 <add_exclude@@Base+0x797c>
   1cbf0:	mov	r0, #0
   1cbf4:	add	r3, pc, r3
   1cbf8:	ldr	r1, [pc, #52]	; 1cc34 <add_exclude@@Base+0x7980>
   1cbfc:	push	{r4, lr}
   1cc00:	add	r1, pc, r1
   1cc04:	ldr	r3, [r3, ip]
   1cc08:	ldr	r4, [r3]
   1cc0c:	bl	119c8 <dcgettext@plt>
   1cc10:	ldr	r2, [pc, #32]	; 1cc38 <add_exclude@@Base+0x7984>
   1cc14:	mov	r1, #0
   1cc18:	add	r2, pc, r2
   1cc1c:	mov	r3, r0
   1cc20:	mov	r0, r4
   1cc24:	bl	11a94 <error@plt>
   1cc28:	bl	11d64 <abort@plt>
   1cc2c:	andeq	fp, r1, r4, lsl #8
   1cc30:	andeq	r0, r0, r0, ror #3
   1cc34:	andeq	r9, r0, r8, lsl #26
   1cc38:	andeq	r9, r0, r8, lsr #14
   1cc3c:	push	{r3, lr}
   1cc40:	orr	r1, r1, #512	; 0x200
   1cc44:	bl	1fa04 <fts_open@@Base>
   1cc48:	cmp	r0, #0
   1cc4c:	popne	{r3, pc}
   1cc50:	bl	11bc0 <__errno_location@plt>
   1cc54:	ldr	r3, [r0]
   1cc58:	cmp	r3, #22
   1cc5c:	beq	1cc64 <add_exclude@@Base+0x79b0>
   1cc60:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cc64:	ldr	r0, [pc, #24]	; 1cc84 <add_exclude@@Base+0x79d0>
   1cc68:	mov	r2, #41	; 0x29
   1cc6c:	ldr	r1, [pc, #20]	; 1cc88 <add_exclude@@Base+0x79d4>
   1cc70:	ldr	r3, [pc, #20]	; 1cc8c <add_exclude@@Base+0x79d8>
   1cc74:	add	r0, pc, r0
   1cc78:	add	r1, pc, r1
   1cc7c:	add	r3, pc, r3
   1cc80:	bl	11d94 <__assert_fail@plt>
   1cc84:			; <UNDEFINED> instruction: 0x00009cb4
   1cc88:	ldrdeq	r9, [r0], -r0
   1cc8c:	andeq	r9, r0, r0, lsr #25
   1cc90:	ldr	r3, [r0, #48]	; 0x30
   1cc94:	and	r3, r3, #17
   1cc98:	cmp	r3, #16
   1cc9c:	beq	1ccc0 <add_exclude@@Base+0x7a0c>
   1cca0:	cmp	r3, #17
   1cca4:	beq	1ccb0 <add_exclude@@Base+0x79fc>
   1cca8:	mov	r0, #0
   1ccac:	bx	lr
   1ccb0:	ldr	r0, [r1, #48]	; 0x30
   1ccb4:	adds	r0, r0, #0
   1ccb8:	movne	r0, #1
   1ccbc:	bx	lr
   1ccc0:	mov	r0, #1
   1ccc4:	bx	lr
   1ccc8:	push	{r4, lr}
   1cccc:	sub	sp, sp, #8
   1ccd0:	ldr	ip, [sp, #16]
   1ccd4:	str	ip, [sp]
   1ccd8:	bl	231b0 <fts_children@@Base+0x2a0c>
   1ccdc:	subs	r4, r0, #0
   1cce0:	blt	1ccf0 <add_exclude@@Base+0x7a3c>
   1cce4:	mov	r0, r4
   1cce8:	add	sp, sp, #8
   1ccec:	pop	{r4, pc}
   1ccf0:	bl	11bc0 <__errno_location@plt>
   1ccf4:	ldr	r3, [r0]
   1ccf8:	cmp	r3, #12
   1ccfc:	bne	1cce4 <add_exclude@@Base+0x7a30>
   1cd00:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cd04:	push	{r4, lr}
   1cd08:	bl	23514 <fts_children@@Base+0x2d70>
   1cd0c:	subs	r4, r0, #0
   1cd10:	beq	1cd1c <add_exclude@@Base+0x7a68>
   1cd14:	mov	r0, r4
   1cd18:	pop	{r4, pc}
   1cd1c:	bl	11bc0 <__errno_location@plt>
   1cd20:	ldr	r3, [r0]
   1cd24:	cmp	r3, #12
   1cd28:	bne	1cd14 <add_exclude@@Base+0x7a60>
   1cd2c:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cd30:	push	{r4, lr}
   1cd34:	bl	23730 <fts_children@@Base+0x2f8c>
   1cd38:	subs	r4, r0, #0
   1cd3c:	beq	1cd48 <add_exclude@@Base+0x7a94>
   1cd40:	mov	r0, r4
   1cd44:	pop	{r4, pc}
   1cd48:	bl	11bc0 <__errno_location@plt>
   1cd4c:	ldr	r3, [r0]
   1cd50:	cmp	r3, #12
   1cd54:	bne	1cd40 <add_exclude@@Base+0x7a8c>
   1cd58:	bl	1cbe4 <add_exclude@@Base+0x7930>
   1cd5c:	ldr	ip, [pc, #2612]	; 1d798 <add_exclude@@Base+0x84e4>
   1cd60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd64:	mov	r8, r2
   1cd68:	ldr	r2, [pc, #2604]	; 1d79c <add_exclude@@Base+0x84e8>
   1cd6c:	add	ip, pc, ip
   1cd70:	mov	r9, r3
   1cd74:	sub	sp, sp, #60	; 0x3c
   1cd78:	mov	r3, ip
   1cd7c:	cmp	r8, #36	; 0x24
   1cd80:	ldr	r7, [ip, r2]
   1cd84:	mov	r4, r0
   1cd88:	mov	r6, r1
   1cd8c:	ldr	fp, [sp, #96]	; 0x60
   1cd90:	ldr	r3, [r7]
   1cd94:	str	r3, [sp, #52]	; 0x34
   1cd98:	bhi	1d764 <add_exclude@@Base+0x84b0>
   1cd9c:	cmp	r1, #0
   1cda0:	mov	r5, #0
   1cda4:	addeq	r6, sp, #48	; 0x30
   1cda8:	bl	11bc0 <__errno_location@plt>
   1cdac:	mov	r2, r8
   1cdb0:	mov	r3, r5
   1cdb4:	mov	r1, r6
   1cdb8:	str	r5, [r0]
   1cdbc:	mov	sl, r0
   1cdc0:	mov	r0, r4
   1cdc4:	bl	11d04 <__strtoll_internal@plt>
   1cdc8:	ldr	r8, [r6]
   1cdcc:	cmp	r8, r4
   1cdd0:	strd	r0, [sp]
   1cdd4:	beq	1cf70 <add_exclude@@Base+0x7cbc>
   1cdd8:	ldr	sl, [sl]
   1cddc:	cmp	sl, #0
   1cde0:	bne	1ce1c <add_exclude@@Base+0x7b68>
   1cde4:	cmp	fp, #0
   1cde8:	beq	1cfb4 <add_exclude@@Base+0x7d00>
   1cdec:	ldrb	r4, [r8]
   1cdf0:	cmp	r4, #0
   1cdf4:	bne	1ce2c <add_exclude@@Base+0x7b78>
   1cdf8:	ldrd	r2, [sp]
   1cdfc:	mov	r0, sl
   1ce00:	strd	r2, [r9]
   1ce04:	ldr	r2, [sp, #52]	; 0x34
   1ce08:	ldr	r3, [r7]
   1ce0c:	cmp	r2, r3
   1ce10:	bne	1d760 <add_exclude@@Base+0x84ac>
   1ce14:	add	sp, sp, #60	; 0x3c
   1ce18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce1c:	cmp	sl, #34	; 0x22
   1ce20:	beq	1cfac <add_exclude@@Base+0x7cf8>
   1ce24:	mov	r0, #4
   1ce28:	b	1ce04 <add_exclude@@Base+0x7b50>
   1ce2c:	mov	r0, fp
   1ce30:	mov	r1, r4
   1ce34:	bl	11b90 <strchr@plt>
   1ce38:	cmp	r0, #0
   1ce3c:	beq	1cf60 <add_exclude@@Base+0x7cac>
   1ce40:	mov	r0, fp
   1ce44:	mov	r1, #48	; 0x30
   1ce48:	bl	11b90 <strchr@plt>
   1ce4c:	cmp	r0, #0
   1ce50:	beq	1ce70 <add_exclude@@Base+0x7bbc>
   1ce54:	ldrb	r3, [r8, #1]
   1ce58:	cmp	r3, #68	; 0x44
   1ce5c:	beq	1cfc4 <add_exclude@@Base+0x7d10>
   1ce60:	cmp	r3, #105	; 0x69
   1ce64:	beq	1d620 <add_exclude@@Base+0x836c>
   1ce68:	cmp	r3, #66	; 0x42
   1ce6c:	beq	1cfc4 <add_exclude@@Base+0x7d10>
   1ce70:	mov	fp, #1
   1ce74:	mov	r3, #1024	; 0x400
   1ce78:	sub	r4, r4, #66	; 0x42
   1ce7c:	cmp	r4, #53	; 0x35
   1ce80:	addls	pc, pc, r4, lsl #2
   1ce84:	b	1d610 <add_exclude@@Base+0x835c>
   1ce88:	b	1d320 <add_exclude@@Base+0x806c>
   1ce8c:	b	1d610 <add_exclude@@Base+0x835c>
   1ce90:	b	1d610 <add_exclude@@Base+0x835c>
   1ce94:	b	1d270 <add_exclude@@Base+0x7fbc>
   1ce98:	b	1d610 <add_exclude@@Base+0x835c>
   1ce9c:	b	1d1d8 <add_exclude@@Base+0x7f24>
   1cea0:	b	1d610 <add_exclude@@Base+0x835c>
   1cea4:	b	1d610 <add_exclude@@Base+0x835c>
   1cea8:	b	1d610 <add_exclude@@Base+0x835c>
   1ceac:	b	1d598 <add_exclude@@Base+0x82e4>
   1ceb0:	b	1d610 <add_exclude@@Base+0x835c>
   1ceb4:	b	1d4c8 <add_exclude@@Base+0x8214>
   1ceb8:	b	1d610 <add_exclude@@Base+0x835c>
   1cebc:	b	1d610 <add_exclude@@Base+0x835c>
   1cec0:	b	1d418 <add_exclude@@Base+0x8164>
   1cec4:	b	1d610 <add_exclude@@Base+0x835c>
   1cec8:	b	1d610 <add_exclude@@Base+0x835c>
   1cecc:	b	1d610 <add_exclude@@Base+0x835c>
   1ced0:	b	1d370 <add_exclude@@Base+0x80bc>
   1ced4:	b	1d610 <add_exclude@@Base+0x835c>
   1ced8:	b	1d610 <add_exclude@@Base+0x835c>
   1cedc:	b	1d610 <add_exclude@@Base+0x835c>
   1cee0:	b	1d610 <add_exclude@@Base+0x835c>
   1cee4:	b	1d0f0 <add_exclude@@Base+0x7e3c>
   1cee8:	b	1d040 <add_exclude@@Base+0x7d8c>
   1ceec:	b	1d610 <add_exclude@@Base+0x835c>
   1cef0:	b	1d610 <add_exclude@@Base+0x835c>
   1cef4:	b	1d610 <add_exclude@@Base+0x835c>
   1cef8:	b	1d610 <add_exclude@@Base+0x835c>
   1cefc:	b	1d610 <add_exclude@@Base+0x835c>
   1cf00:	b	1d610 <add_exclude@@Base+0x835c>
   1cf04:	b	1d610 <add_exclude@@Base+0x835c>
   1cf08:	b	1cff0 <add_exclude@@Base+0x7d3c>
   1cf0c:	b	1cfd0 <add_exclude@@Base+0x7d1c>
   1cf10:	b	1d610 <add_exclude@@Base+0x835c>
   1cf14:	b	1d610 <add_exclude@@Base+0x835c>
   1cf18:	b	1d610 <add_exclude@@Base+0x835c>
   1cf1c:	b	1d1d8 <add_exclude@@Base+0x7f24>
   1cf20:	b	1d610 <add_exclude@@Base+0x835c>
   1cf24:	b	1d610 <add_exclude@@Base+0x835c>
   1cf28:	b	1d610 <add_exclude@@Base+0x835c>
   1cf2c:	b	1d598 <add_exclude@@Base+0x82e4>
   1cf30:	b	1d610 <add_exclude@@Base+0x835c>
   1cf34:	b	1d4c8 <add_exclude@@Base+0x8214>
   1cf38:	b	1d610 <add_exclude@@Base+0x835c>
   1cf3c:	b	1d610 <add_exclude@@Base+0x835c>
   1cf40:	b	1d610 <add_exclude@@Base+0x835c>
   1cf44:	b	1d610 <add_exclude@@Base+0x835c>
   1cf48:	b	1d610 <add_exclude@@Base+0x835c>
   1cf4c:	b	1d610 <add_exclude@@Base+0x835c>
   1cf50:	b	1d370 <add_exclude@@Base+0x80bc>
   1cf54:	b	1d610 <add_exclude@@Base+0x835c>
   1cf58:	b	1d610 <add_exclude@@Base+0x835c>
   1cf5c:	b	1d1a0 <add_exclude@@Base+0x7eec>
   1cf60:	ldrd	r2, [sp]
   1cf64:	orr	r0, sl, #2
   1cf68:	strd	r2, [r9]
   1cf6c:	b	1ce04 <add_exclude@@Base+0x7b50>
   1cf70:	cmp	fp, r5
   1cf74:	beq	1ce24 <add_exclude@@Base+0x7b70>
   1cf78:	ldrb	r4, [r4]
   1cf7c:	cmp	r4, r5
   1cf80:	beq	1ce24 <add_exclude@@Base+0x7b70>
   1cf84:	mov	r0, fp
   1cf88:	mov	r1, r4
   1cf8c:	bl	11b90 <strchr@plt>
   1cf90:	cmp	r0, r5
   1cf94:	beq	1ce24 <add_exclude@@Base+0x7b70>
   1cf98:	mov	r0, #1
   1cf9c:	mov	r1, #0
   1cfa0:	mov	sl, r5
   1cfa4:	strd	r0, [sp]
   1cfa8:	b	1ce40 <add_exclude@@Base+0x7b8c>
   1cfac:	mov	sl, #1
   1cfb0:	b	1cde4 <add_exclude@@Base+0x7b30>
   1cfb4:	ldrd	r0, [sp]
   1cfb8:	strd	r0, [r9]
   1cfbc:	mov	r0, sl
   1cfc0:	b	1ce04 <add_exclude@@Base+0x7b50>
   1cfc4:	mov	fp, #2
   1cfc8:	mov	r3, #1000	; 0x3e8
   1cfcc:	b	1ce78 <add_exclude@@Base+0x7bc4>
   1cfd0:	mov	r5, #0
   1cfd4:	add	r3, r8, fp
   1cfd8:	str	r3, [r6]
   1cfdc:	ldrb	r3, [r8, fp]
   1cfe0:	orr	sl, sl, r5
   1cfe4:	cmp	r3, #0
   1cfe8:	orrne	sl, sl, #2
   1cfec:	b	1cdf8 <add_exclude@@Base+0x7b44>
   1cff0:	ldrd	r0, [sp]
   1cff4:	mov	r3, #0
   1cff8:	movt	r3, #65472	; 0xffc0
   1cffc:	mov	r2, #0
   1d000:	cmp	r0, r2
   1d004:	sbcs	r1, r1, r3
   1d008:	blt	1d658 <add_exclude@@Base+0x83a4>
   1d00c:	ldrd	r2, [sp]
   1d010:	cmp	r2, #0
   1d014:	sbcs	r3, r3, #4194304	; 0x400000
   1d018:	bge	1d6cc <add_exclude@@Base+0x8418>
   1d01c:	ldr	r0, [sp, #4]
   1d020:	mov	r5, #0
   1d024:	ldr	r1, [sp]
   1d028:	lsl	r3, r0, #9
   1d02c:	lsl	r2, r1, #9
   1d030:	orr	r3, r3, r1, lsr #23
   1d034:	str	r2, [sp]
   1d038:	str	r3, [sp, #4]
   1d03c:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d040:	mov	r0, r3
   1d044:	asr	r1, r3, #31
   1d048:	strd	r0, [sp, #8]
   1d04c:	mov	r0, #0
   1d050:	mov	r1, #-2147483648	; 0x80000000
   1d054:	ldrd	r2, [sp, #8]
   1d058:	bl	242d4 <fts_children@@Base+0x3b30>
   1d05c:	mov	r4, #7
   1d060:	str	sl, [sp, #28]
   1d064:	mov	r5, #0
   1d068:	str	fp, [sp, #32]
   1d06c:	str	r8, [sp, #36]	; 0x24
   1d070:	str	r6, [sp, #40]	; 0x28
   1d074:	str	r9, [sp, #44]	; 0x2c
   1d078:	ldrd	sl, [sp]
   1d07c:	strd	r0, [sp, #16]
   1d080:	mov	r8, r0
   1d084:	str	r7, [sp, #16]
   1d088:	mov	r9, r1
   1d08c:	ldrd	r6, [sp, #8]
   1d090:	b	1d0d4 <add_exclude@@Base+0x7e20>
   1d094:	mov	r2, r6
   1d098:	mvn	r0, #0
   1d09c:	mvn	r1, #-2147483648	; 0x80000000
   1d0a0:	mov	r3, r7
   1d0a4:	bl	242d4 <fts_children@@Base+0x3b30>
   1d0a8:	cmp	r0, sl
   1d0ac:	sbcs	r2, r1, fp
   1d0b0:	blt	1d68c <add_exclude@@Base+0x83d8>
   1d0b4:	mul	r2, sl, r7
   1d0b8:	mov	r3, #0
   1d0bc:	mla	r2, r6, fp, r2
   1d0c0:	umull	sl, fp, sl, r6
   1d0c4:	add	fp, r2, fp
   1d0c8:	subs	r4, r4, #1
   1d0cc:	orr	r5, r5, r3
   1d0d0:	beq	1d638 <add_exclude@@Base+0x8384>
   1d0d4:	cmp	sl, r8
   1d0d8:	sbcs	r1, fp, r9
   1d0dc:	bge	1d094 <add_exclude@@Base+0x7de0>
   1d0e0:	mov	sl, #0
   1d0e4:	mov	fp, #-2147483648	; 0x80000000
   1d0e8:	mov	r3, #1
   1d0ec:	b	1d0c8 <add_exclude@@Base+0x7e14>
   1d0f0:	mov	r0, r3
   1d0f4:	asr	r1, r3, #31
   1d0f8:	strd	r0, [sp, #8]
   1d0fc:	mov	r0, #0
   1d100:	mov	r1, #-2147483648	; 0x80000000
   1d104:	ldrd	r2, [sp, #8]
   1d108:	bl	242d4 <fts_children@@Base+0x3b30>
   1d10c:	mov	r4, #8
   1d110:	str	sl, [sp, #28]
   1d114:	mov	r5, #0
   1d118:	str	fp, [sp, #32]
   1d11c:	str	r8, [sp, #36]	; 0x24
   1d120:	str	r6, [sp, #40]	; 0x28
   1d124:	str	r9, [sp, #44]	; 0x2c
   1d128:	ldrd	sl, [sp]
   1d12c:	strd	r0, [sp, #16]
   1d130:	mov	r8, r0
   1d134:	str	r7, [sp, #16]
   1d138:	mov	r9, r1
   1d13c:	ldrd	r6, [sp, #8]
   1d140:	b	1d184 <add_exclude@@Base+0x7ed0>
   1d144:	mov	r2, r6
   1d148:	mvn	r0, #0
   1d14c:	mvn	r1, #-2147483648	; 0x80000000
   1d150:	mov	r3, r7
   1d154:	bl	242d4 <fts_children@@Base+0x3b30>
   1d158:	cmp	r0, sl
   1d15c:	sbcs	r2, r1, fp
   1d160:	blt	1d67c <add_exclude@@Base+0x83c8>
   1d164:	mul	r2, sl, r7
   1d168:	mov	r3, #0
   1d16c:	mla	r2, r6, fp, r2
   1d170:	umull	sl, fp, sl, r6
   1d174:	add	fp, r2, fp
   1d178:	subs	r4, r4, #1
   1d17c:	orr	r5, r5, r3
   1d180:	beq	1d638 <add_exclude@@Base+0x8384>
   1d184:	cmp	sl, r8
   1d188:	sbcs	r1, fp, r9
   1d18c:	bge	1d144 <add_exclude@@Base+0x7e90>
   1d190:	mov	sl, #0
   1d194:	mov	fp, #-2147483648	; 0x80000000
   1d198:	mov	r3, #1
   1d19c:	b	1d178 <add_exclude@@Base+0x7ec4>
   1d1a0:	ldrd	r0, [sp]
   1d1a4:	cmp	r0, #0
   1d1a8:	sbcs	r1, r1, #-1073741824	; 0xc0000000
   1d1ac:	blt	1d658 <add_exclude@@Base+0x83a4>
   1d1b0:	ldrd	r2, [sp]
   1d1b4:	cmp	r2, #0
   1d1b8:	sbcs	r3, r3, #1073741824	; 0x40000000
   1d1bc:	bge	1d6cc <add_exclude@@Base+0x8418>
   1d1c0:	ldrd	r0, [sp]
   1d1c4:	mov	r5, #0
   1d1c8:	adds	r0, r0, r0
   1d1cc:	adc	r1, r1, r1
   1d1d0:	strd	r0, [sp]
   1d1d4:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d1d8:	mov	r0, r3
   1d1dc:	asr	r1, r3, #31
   1d1e0:	strd	r0, [sp, #8]
   1d1e4:	mov	r0, #0
   1d1e8:	mov	r1, #-2147483648	; 0x80000000
   1d1ec:	ldrd	r2, [sp, #8]
   1d1f0:	bl	242d4 <fts_children@@Base+0x3b30>
   1d1f4:	str	r6, [sp, #28]
   1d1f8:	str	r7, [sp, #32]
   1d1fc:	mov	r4, #3
   1d200:	ldrd	r6, [sp]
   1d204:	mov	r5, #0
   1d208:	strd	r0, [sp, #16]
   1d20c:	ldrd	r2, [sp, #16]
   1d210:	cmp	r6, r2
   1d214:	sbcs	r3, r7, r3
   1d218:	blt	1d69c <add_exclude@@Base+0x83e8>
   1d21c:	ldrd	r2, [sp, #8]
   1d220:	mvn	r0, #0
   1d224:	mvn	r1, #-2147483648	; 0x80000000
   1d228:	bl	242d4 <fts_children@@Base+0x3b30>
   1d22c:	cmp	r0, r6
   1d230:	sbcs	r2, r1, r7
   1d234:	blt	1d710 <add_exclude@@Base+0x845c>
   1d238:	ldr	r3, [sp, #12]
   1d23c:	ldr	r0, [sp, #8]
   1d240:	mul	r2, r6, r3
   1d244:	mov	r3, #0
   1d248:	mla	r2, r0, r7, r2
   1d24c:	umull	r6, r7, r6, r0
   1d250:	add	r7, r2, r7
   1d254:	subs	r4, r4, #1
   1d258:	orr	r5, r5, r3
   1d25c:	bne	1d20c <add_exclude@@Base+0x7f58>
   1d260:	strd	r6, [sp]
   1d264:	ldr	r6, [sp, #28]
   1d268:	ldr	r7, [sp, #32]
   1d26c:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d270:	mov	r0, r3
   1d274:	asr	r1, r3, #31
   1d278:	strd	r0, [sp, #8]
   1d27c:	mov	r0, #0
   1d280:	mov	r1, #-2147483648	; 0x80000000
   1d284:	ldrd	r2, [sp, #8]
   1d288:	bl	242d4 <fts_children@@Base+0x3b30>
   1d28c:	mov	r4, #6
   1d290:	str	sl, [sp, #28]
   1d294:	mov	r5, #0
   1d298:	str	fp, [sp, #32]
   1d29c:	str	r8, [sp, #36]	; 0x24
   1d2a0:	str	r6, [sp, #40]	; 0x28
   1d2a4:	str	r9, [sp, #44]	; 0x2c
   1d2a8:	ldrd	sl, [sp]
   1d2ac:	strd	r0, [sp, #16]
   1d2b0:	mov	r8, r0
   1d2b4:	str	r7, [sp, #16]
   1d2b8:	mov	r9, r1
   1d2bc:	ldrd	r6, [sp, #8]
   1d2c0:	b	1d304 <add_exclude@@Base+0x8050>
   1d2c4:	mov	r2, r6
   1d2c8:	mvn	r0, #0
   1d2cc:	mvn	r1, #-2147483648	; 0x80000000
   1d2d0:	mov	r3, r7
   1d2d4:	bl	242d4 <fts_children@@Base+0x3b30>
   1d2d8:	cmp	r0, sl
   1d2dc:	sbcs	r2, r1, fp
   1d2e0:	blt	1d6ac <add_exclude@@Base+0x83f8>
   1d2e4:	mul	r2, sl, r7
   1d2e8:	mov	r3, #0
   1d2ec:	mla	r2, r6, fp, r2
   1d2f0:	umull	sl, fp, sl, r6
   1d2f4:	add	fp, r2, fp
   1d2f8:	subs	r4, r4, #1
   1d2fc:	orr	r5, r5, r3
   1d300:	beq	1d638 <add_exclude@@Base+0x8384>
   1d304:	cmp	sl, r8
   1d308:	sbcs	r1, fp, r9
   1d30c:	bge	1d2c4 <add_exclude@@Base+0x8010>
   1d310:	mov	sl, #0
   1d314:	mov	fp, #-2147483648	; 0x80000000
   1d318:	mov	r3, #1
   1d31c:	b	1d2f8 <add_exclude@@Base+0x8044>
   1d320:	ldrd	r0, [sp]
   1d324:	mov	r3, #0
   1d328:	movt	r3, #65504	; 0xffe0
   1d32c:	mov	r2, #0
   1d330:	cmp	r0, r2
   1d334:	sbcs	r1, r1, r3
   1d338:	blt	1d658 <add_exclude@@Base+0x83a4>
   1d33c:	ldrd	r2, [sp]
   1d340:	cmp	r2, #0
   1d344:	sbcs	r3, r3, #2097152	; 0x200000
   1d348:	bge	1d6cc <add_exclude@@Base+0x8418>
   1d34c:	ldr	r0, [sp, #4]
   1d350:	mov	r5, #0
   1d354:	ldr	r1, [sp]
   1d358:	lsl	r3, r0, #10
   1d35c:	lsl	r2, r1, #10
   1d360:	orr	r3, r3, r1, lsr #22
   1d364:	str	r2, [sp]
   1d368:	str	r3, [sp, #4]
   1d36c:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d370:	mov	r0, r3
   1d374:	asr	r1, r3, #31
   1d378:	strd	r0, [sp, #16]
   1d37c:	mov	r0, #0
   1d380:	ldrd	r2, [sp, #16]
   1d384:	mov	r1, #-2147483648	; 0x80000000
   1d388:	bl	242d4 <fts_children@@Base+0x3b30>
   1d38c:	str	r8, [sp, #28]
   1d390:	str	r6, [sp, #32]
   1d394:	mov	r4, #4
   1d398:	str	r9, [sp, #36]	; 0x24
   1d39c:	mov	r5, #0
   1d3a0:	ldrd	r8, [sp, #16]
   1d3a4:	str	r7, [sp, #16]
   1d3a8:	ldrd	r6, [sp]
   1d3ac:	strd	r0, [sp, #8]
   1d3b0:	ldrd	r2, [sp, #8]
   1d3b4:	cmp	r6, r2
   1d3b8:	sbcs	r3, r7, r3
   1d3bc:	blt	1d66c <add_exclude@@Base+0x83b8>
   1d3c0:	mov	r2, r8
   1d3c4:	mvn	r0, #0
   1d3c8:	mvn	r1, #-2147483648	; 0x80000000
   1d3cc:	mov	r3, r9
   1d3d0:	bl	242d4 <fts_children@@Base+0x3b30>
   1d3d4:	cmp	r0, r6
   1d3d8:	sbcs	r2, r1, r7
   1d3dc:	blt	1d6e0 <add_exclude@@Base+0x842c>
   1d3e0:	mul	r2, r6, r9
   1d3e4:	mov	r3, #0
   1d3e8:	mla	r2, r8, r7, r2
   1d3ec:	umull	r6, r7, r6, r8
   1d3f0:	add	r7, r2, r7
   1d3f4:	subs	r4, r4, #1
   1d3f8:	orr	r5, r5, r3
   1d3fc:	bne	1d3b0 <add_exclude@@Base+0x80fc>
   1d400:	strd	r6, [sp]
   1d404:	ldr	r8, [sp, #28]
   1d408:	ldr	r6, [sp, #32]
   1d40c:	ldr	r9, [sp, #36]	; 0x24
   1d410:	ldr	r7, [sp, #16]
   1d414:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d418:	mov	r0, r3
   1d41c:	asr	r1, r3, #31
   1d420:	strd	r0, [sp, #8]
   1d424:	mov	r0, #0
   1d428:	ldrd	r2, [sp, #8]
   1d42c:	mov	r1, #-2147483648	; 0x80000000
   1d430:	bl	242d4 <fts_children@@Base+0x3b30>
   1d434:	mov	r4, #5
   1d438:	str	sl, [sp, #28]
   1d43c:	mov	r5, #0
   1d440:	str	fp, [sp, #32]
   1d444:	str	r8, [sp, #36]	; 0x24
   1d448:	str	r9, [sp, #40]	; 0x28
   1d44c:	ldrd	r8, [sp, #8]
   1d450:	str	r7, [sp, #8]
   1d454:	strd	r0, [sp, #16]
   1d458:	mov	sl, r0
   1d45c:	str	r6, [sp, #16]
   1d460:	mov	fp, r1
   1d464:	ldrd	r6, [sp]
   1d468:	b	1d4ac <add_exclude@@Base+0x81f8>
   1d46c:	mov	r2, r8
   1d470:	mvn	r0, #0
   1d474:	mvn	r1, #-2147483648	; 0x80000000
   1d478:	mov	r3, r9
   1d47c:	bl	242d4 <fts_children@@Base+0x3b30>
   1d480:	cmp	r0, r6
   1d484:	sbcs	r2, r1, r7
   1d488:	blt	1d6bc <add_exclude@@Base+0x8408>
   1d48c:	mul	r2, r6, r9
   1d490:	mov	r3, #0
   1d494:	mla	r2, r8, r7, r2
   1d498:	umull	r6, r7, r6, r8
   1d49c:	add	r7, r2, r7
   1d4a0:	subs	r4, r4, #1
   1d4a4:	orr	r5, r5, r3
   1d4a8:	beq	1d6f0 <add_exclude@@Base+0x843c>
   1d4ac:	cmp	r6, sl
   1d4b0:	sbcs	r1, r7, fp
   1d4b4:	bge	1d46c <add_exclude@@Base+0x81b8>
   1d4b8:	mov	r6, #0
   1d4bc:	mov	r7, #-2147483648	; 0x80000000
   1d4c0:	mov	r3, #1
   1d4c4:	b	1d4a0 <add_exclude@@Base+0x81ec>
   1d4c8:	asr	r5, r3, #31
   1d4cc:	mov	r2, r3
   1d4d0:	mov	r4, r3
   1d4d4:	mov	r0, #0
   1d4d8:	mov	r3, r5
   1d4dc:	mov	r1, #-2147483648	; 0x80000000
   1d4e0:	bl	242d4 <fts_children@@Base+0x3b30>
   1d4e4:	ldrd	r2, [sp]
   1d4e8:	cmp	r2, r0
   1d4ec:	sbcs	r3, r3, r1
   1d4f0:	strd	r0, [sp, #8]
   1d4f4:	blt	1d720 <add_exclude@@Base+0x846c>
   1d4f8:	mov	r2, r4
   1d4fc:	mov	r3, r5
   1d500:	mvn	r0, #0
   1d504:	mvn	r1, #-2147483648	; 0x80000000
   1d508:	bl	242d4 <fts_children@@Base+0x3b30>
   1d50c:	ldrd	r2, [sp]
   1d510:	cmp	r0, r2
   1d514:	sbcs	r3, r1, r3
   1d518:	strd	r0, [sp, #16]
   1d51c:	blt	1d738 <add_exclude@@Base+0x8484>
   1d520:	ldr	r0, [sp]
   1d524:	mov	ip, #0
   1d528:	ldr	r2, [sp, #4]
   1d52c:	mul	r1, r0, r5
   1d530:	mla	r1, r4, r2, r1
   1d534:	umull	r2, r3, r0, r4
   1d538:	add	r1, r1, r3
   1d53c:	strd	r2, [sp]
   1d540:	str	r1, [sp, #4]
   1d544:	ldrd	r0, [sp]
   1d548:	ldrd	r2, [sp, #8]
   1d54c:	cmp	r0, r2
   1d550:	sbcs	r3, r1, r3
   1d554:	blt	1d784 <add_exclude@@Base+0x84d0>
   1d558:	ldrd	r2, [sp, #16]
   1d55c:	ldrd	r0, [sp]
   1d560:	cmp	r2, r0
   1d564:	sbcs	r1, r3, r1
   1d568:	blt	1d74c <add_exclude@@Base+0x8498>
   1d56c:	ldr	r2, [sp]
   1d570:	ldr	r3, [sp, #4]
   1d574:	mul	r0, r2, r5
   1d578:	mov	r5, #0
   1d57c:	mla	r0, r4, r3, r0
   1d580:	umull	r2, r3, r2, r4
   1d584:	add	r0, r0, r3
   1d588:	strd	r2, [sp]
   1d58c:	str	r0, [sp, #4]
   1d590:	orr	r5, r5, ip
   1d594:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d598:	asr	r5, r3, #31
   1d59c:	mov	r2, r3
   1d5a0:	mov	r4, r3
   1d5a4:	mov	r0, #0
   1d5a8:	mov	r3, r5
   1d5ac:	mov	r1, #-2147483648	; 0x80000000
   1d5b0:	bl	242d4 <fts_children@@Base+0x3b30>
   1d5b4:	ldrd	r2, [sp]
   1d5b8:	cmp	r2, r0
   1d5bc:	sbcs	r3, r3, r1
   1d5c0:	blt	1d658 <add_exclude@@Base+0x83a4>
   1d5c4:	mov	r2, r4
   1d5c8:	mov	r3, r5
   1d5cc:	mvn	r0, #0
   1d5d0:	mvn	r1, #-2147483648	; 0x80000000
   1d5d4:	bl	242d4 <fts_children@@Base+0x3b30>
   1d5d8:	ldrd	r2, [sp]
   1d5dc:	cmp	r0, r2
   1d5e0:	sbcs	r3, r1, r3
   1d5e4:	blt	1d6cc <add_exclude@@Base+0x8418>
   1d5e8:	ldr	r0, [sp]
   1d5ec:	ldr	r1, [sp, #4]
   1d5f0:	mul	r3, r0, r5
   1d5f4:	mov	r5, #0
   1d5f8:	mla	r3, r4, r1, r3
   1d5fc:	umull	r0, r1, r0, r4
   1d600:	add	r3, r3, r1
   1d604:	strd	r0, [sp]
   1d608:	str	r3, [sp, #4]
   1d60c:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d610:	ldrd	r0, [sp]
   1d614:	strd	r0, [r9]
   1d618:	orr	r0, sl, #2
   1d61c:	b	1ce04 <add_exclude@@Base+0x7b50>
   1d620:	ldrb	fp, [r8, #2]
   1d624:	mov	r3, #1024	; 0x400
   1d628:	cmp	fp, #66	; 0x42
   1d62c:	moveq	fp, #3
   1d630:	movne	fp, #1
   1d634:	b	1ce78 <add_exclude@@Base+0x7bc4>
   1d638:	strd	sl, [sp]
   1d63c:	ldr	r8, [sp, #36]	; 0x24
   1d640:	ldr	sl, [sp, #28]
   1d644:	ldr	fp, [sp, #32]
   1d648:	ldr	r6, [sp, #40]	; 0x28
   1d64c:	ldr	r9, [sp, #44]	; 0x2c
   1d650:	ldr	r7, [sp, #16]
   1d654:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d658:	mov	r2, #0
   1d65c:	mov	r3, #-2147483648	; 0x80000000
   1d660:	mov	r5, #1
   1d664:	strd	r2, [sp]
   1d668:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d66c:	mov	r6, #0
   1d670:	mov	r7, #-2147483648	; 0x80000000
   1d674:	mov	r3, #1
   1d678:	b	1d3f4 <add_exclude@@Base+0x8140>
   1d67c:	mvn	sl, #0
   1d680:	mvn	fp, #-2147483648	; 0x80000000
   1d684:	mov	r3, #1
   1d688:	b	1d178 <add_exclude@@Base+0x7ec4>
   1d68c:	mvn	sl, #0
   1d690:	mvn	fp, #-2147483648	; 0x80000000
   1d694:	mov	r3, #1
   1d698:	b	1d0c8 <add_exclude@@Base+0x7e14>
   1d69c:	mov	r6, #0
   1d6a0:	mov	r7, #-2147483648	; 0x80000000
   1d6a4:	mov	r3, #1
   1d6a8:	b	1d254 <add_exclude@@Base+0x7fa0>
   1d6ac:	mvn	sl, #0
   1d6b0:	mvn	fp, #-2147483648	; 0x80000000
   1d6b4:	mov	r3, #1
   1d6b8:	b	1d2f8 <add_exclude@@Base+0x8044>
   1d6bc:	mvn	r6, #0
   1d6c0:	mvn	r7, #-2147483648	; 0x80000000
   1d6c4:	mov	r3, #1
   1d6c8:	b	1d4a0 <add_exclude@@Base+0x81ec>
   1d6cc:	mvn	r0, #0
   1d6d0:	mvn	r1, #-2147483648	; 0x80000000
   1d6d4:	mov	r5, #1
   1d6d8:	strd	r0, [sp]
   1d6dc:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d6e0:	mvn	r6, #0
   1d6e4:	mvn	r7, #-2147483648	; 0x80000000
   1d6e8:	mov	r3, #1
   1d6ec:	b	1d3f4 <add_exclude@@Base+0x8140>
   1d6f0:	strd	r6, [sp]
   1d6f4:	ldr	sl, [sp, #28]
   1d6f8:	ldr	fp, [sp, #32]
   1d6fc:	ldr	r8, [sp, #36]	; 0x24
   1d700:	ldr	r6, [sp, #16]
   1d704:	ldr	r9, [sp, #40]	; 0x28
   1d708:	ldr	r7, [sp, #8]
   1d70c:	b	1cfd4 <add_exclude@@Base+0x7d20>
   1d710:	mvn	r6, #0
   1d714:	mvn	r7, #-2147483648	; 0x80000000
   1d718:	mov	r3, #1
   1d71c:	b	1d254 <add_exclude@@Base+0x7fa0>
   1d720:	mov	ip, #1
   1d724:	mov	r0, #0
   1d728:	mov	r1, #-2147483648	; 0x80000000
   1d72c:	mov	r5, ip
   1d730:	strd	r0, [sp]
   1d734:	b	1d590 <add_exclude@@Base+0x82dc>
   1d738:	mvn	r0, #0
   1d73c:	mvn	r1, #-2147483648	; 0x80000000
   1d740:	mov	ip, #1
   1d744:	strd	r0, [sp]
   1d748:	b	1d558 <add_exclude@@Base+0x82a4>
   1d74c:	mvn	r0, #0
   1d750:	mvn	r1, #-2147483648	; 0x80000000
   1d754:	mov	r5, #1
   1d758:	strd	r0, [sp]
   1d75c:	b	1d590 <add_exclude@@Base+0x82dc>
   1d760:	bl	119d4 <__stack_chk_fail@plt>
   1d764:	ldr	r0, [pc, #52]	; 1d7a0 <add_exclude@@Base+0x84ec>
   1d768:	mov	r2, #96	; 0x60
   1d76c:	ldr	r1, [pc, #48]	; 1d7a4 <add_exclude@@Base+0x84f0>
   1d770:	ldr	r3, [pc, #48]	; 1d7a8 <add_exclude@@Base+0x84f4>
   1d774:	add	r0, pc, r0
   1d778:	add	r1, pc, r1
   1d77c:	add	r3, pc, r3
   1d780:	bl	11d94 <__assert_fail@plt>
   1d784:	mov	r2, #0
   1d788:	mov	r3, #-2147483648	; 0x80000000
   1d78c:	mov	r5, #1
   1d790:	strd	r2, [sp]
   1d794:	b	1d590 <add_exclude@@Base+0x82dc>
   1d798:	andeq	fp, r1, ip, lsl #5
   1d79c:			; <UNDEFINED> instruction: 0x000001b4
   1d7a0:	andeq	r9, r0, ip, ror #3
   1d7a4:	andeq	r9, r0, r0, lsl r2
   1d7a8:	ldrdeq	r9, [r0], -r8
   1d7ac:	ldr	ip, [pc, #1308]	; 1dcd0 <add_exclude@@Base+0x8a1c>
   1d7b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d7b4:	mov	sl, r2
   1d7b8:	ldr	r2, [pc, #1300]	; 1dcd4 <add_exclude@@Base+0x8a20>
   1d7bc:	add	ip, pc, ip
   1d7c0:	mov	r9, r3
   1d7c4:	sub	sp, sp, #20
   1d7c8:	mov	r3, ip
   1d7cc:	cmp	sl, #36	; 0x24
   1d7d0:	ldr	r6, [ip, r2]
   1d7d4:	mov	r5, r0
   1d7d8:	mov	r7, r1
   1d7dc:	ldr	r8, [sp, #56]	; 0x38
   1d7e0:	ldr	r3, [r6]
   1d7e4:	str	r3, [sp, #12]
   1d7e8:	bhi	1dcb0 <add_exclude@@Base+0x89fc>
   1d7ec:	cmp	r1, #0
   1d7f0:	addeq	r7, sp, #8
   1d7f4:	bl	11b48 <__ctype_b_loc@plt>
   1d7f8:	ldrb	ip, [r5]
   1d7fc:	mov	r2, r5
   1d800:	ldr	r1, [r0]
   1d804:	b	1d80c <add_exclude@@Base+0x8558>
   1d808:	ldrb	ip, [r2, #1]!
   1d80c:	lsl	r3, ip, #1
   1d810:	ldrh	r4, [r1, r3]
   1d814:	and	r4, r4, #8192	; 0x2000
   1d818:	uxth	r4, r4
   1d81c:	cmp	r4, #0
   1d820:	bne	1d808 <add_exclude@@Base+0x8554>
   1d824:	cmp	ip, #45	; 0x2d
   1d828:	bne	1d848 <add_exclude@@Base+0x8594>
   1d82c:	mov	r0, #4
   1d830:	ldr	r2, [sp, #12]
   1d834:	ldr	r3, [r6]
   1d838:	cmp	r2, r3
   1d83c:	bne	1dcac <add_exclude@@Base+0x89f8>
   1d840:	add	sp, sp, #20
   1d844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d848:	bl	11bc0 <__errno_location@plt>
   1d84c:	mov	r2, sl
   1d850:	mov	r1, r7
   1d854:	str	r4, [r0]
   1d858:	mov	fp, r0
   1d85c:	mov	r0, r5
   1d860:	bl	11b78 <strtoul@plt>
   1d864:	ldr	r3, [r7]
   1d868:	cmp	r3, r5
   1d86c:	mov	sl, r0
   1d870:	beq	1da00 <add_exclude@@Base+0x874c>
   1d874:	ldr	r0, [fp]
   1d878:	cmp	r0, #0
   1d87c:	bne	1d8ac <add_exclude@@Base+0x85f8>
   1d880:	mov	r4, r0
   1d884:	cmp	r8, #0
   1d888:	streq	sl, [r9]
   1d88c:	moveq	r0, r4
   1d890:	beq	1d830 <add_exclude@@Base+0x857c>
   1d894:	ldrb	r5, [r3]
   1d898:	cmp	r5, #0
   1d89c:	bne	1d8bc <add_exclude@@Base+0x8608>
   1d8a0:	mov	r0, r4
   1d8a4:	str	sl, [r9]
   1d8a8:	b	1d830 <add_exclude@@Base+0x857c>
   1d8ac:	cmp	r0, #34	; 0x22
   1d8b0:	moveq	r4, #1
   1d8b4:	bne	1d82c <add_exclude@@Base+0x8578>
   1d8b8:	b	1d884 <add_exclude@@Base+0x85d0>
   1d8bc:	mov	r0, r8
   1d8c0:	mov	r1, r5
   1d8c4:	str	r3, [sp, #4]
   1d8c8:	bl	11b90 <strchr@plt>
   1d8cc:	ldr	r3, [sp, #4]
   1d8d0:	cmp	r0, #0
   1d8d4:	beq	1da38 <add_exclude@@Base+0x8784>
   1d8d8:	mov	r0, r8
   1d8dc:	mov	r1, #48	; 0x30
   1d8e0:	str	r3, [sp, #4]
   1d8e4:	bl	11b90 <strchr@plt>
   1d8e8:	ldr	r3, [sp, #4]
   1d8ec:	cmp	r0, #0
   1d8f0:	beq	1d910 <add_exclude@@Base+0x865c>
   1d8f4:	ldrb	r2, [r3, #1]
   1d8f8:	cmp	r2, #68	; 0x44
   1d8fc:	beq	1dc94 <add_exclude@@Base+0x89e0>
   1d900:	cmp	r2, #105	; 0x69
   1d904:	beq	1dc7c <add_exclude@@Base+0x89c8>
   1d908:	cmp	r2, #66	; 0x42
   1d90c:	beq	1dc94 <add_exclude@@Base+0x89e0>
   1d910:	mov	r8, #1
   1d914:	mov	fp, #1024	; 0x400
   1d918:	sub	r5, r5, #66	; 0x42
   1d91c:	cmp	r5, #53	; 0x35
   1d920:	addls	pc, pc, r5, lsl #2
   1d924:	b	1da38 <add_exclude@@Base+0x8784>
   1d928:	b	1dc28 <add_exclude@@Base+0x8974>
   1d92c:	b	1da38 <add_exclude@@Base+0x8784>
   1d930:	b	1da38 <add_exclude@@Base+0x8784>
   1d934:	b	1dbe8 <add_exclude@@Base+0x8934>
   1d938:	b	1da38 <add_exclude@@Base+0x8784>
   1d93c:	b	1dc3c <add_exclude@@Base+0x8988>
   1d940:	b	1da38 <add_exclude@@Base+0x8784>
   1d944:	b	1da38 <add_exclude@@Base+0x8784>
   1d948:	b	1da38 <add_exclude@@Base+0x8784>
   1d94c:	b	1dbc8 <add_exclude@@Base+0x8914>
   1d950:	b	1da38 <add_exclude@@Base+0x8784>
   1d954:	b	1db94 <add_exclude@@Base+0x88e0>
   1d958:	b	1da38 <add_exclude@@Base+0x8784>
   1d95c:	b	1da38 <add_exclude@@Base+0x8784>
   1d960:	b	1db54 <add_exclude@@Base+0x88a0>
   1d964:	b	1da38 <add_exclude@@Base+0x8784>
   1d968:	b	1da38 <add_exclude@@Base+0x8784>
   1d96c:	b	1da38 <add_exclude@@Base+0x8784>
   1d970:	b	1db14 <add_exclude@@Base+0x8860>
   1d974:	b	1da38 <add_exclude@@Base+0x8784>
   1d978:	b	1da38 <add_exclude@@Base+0x8784>
   1d97c:	b	1da38 <add_exclude@@Base+0x8784>
   1d980:	b	1da38 <add_exclude@@Base+0x8784>
   1d984:	b	1dad4 <add_exclude@@Base+0x8820>
   1d988:	b	1da94 <add_exclude@@Base+0x87e0>
   1d98c:	b	1da38 <add_exclude@@Base+0x8784>
   1d990:	b	1da38 <add_exclude@@Base+0x8784>
   1d994:	b	1da38 <add_exclude@@Base+0x8784>
   1d998:	b	1da38 <add_exclude@@Base+0x8784>
   1d99c:	b	1da38 <add_exclude@@Base+0x8784>
   1d9a0:	b	1da38 <add_exclude@@Base+0x8784>
   1d9a4:	b	1da38 <add_exclude@@Base+0x8784>
   1d9a8:	b	1da80 <add_exclude@@Base+0x87cc>
   1d9ac:	b	1da44 <add_exclude@@Base+0x8790>
   1d9b0:	b	1da38 <add_exclude@@Base+0x8784>
   1d9b4:	b	1da38 <add_exclude@@Base+0x8784>
   1d9b8:	b	1da38 <add_exclude@@Base+0x8784>
   1d9bc:	b	1dc3c <add_exclude@@Base+0x8988>
   1d9c0:	b	1da38 <add_exclude@@Base+0x8784>
   1d9c4:	b	1da38 <add_exclude@@Base+0x8784>
   1d9c8:	b	1da38 <add_exclude@@Base+0x8784>
   1d9cc:	b	1dbc8 <add_exclude@@Base+0x8914>
   1d9d0:	b	1da38 <add_exclude@@Base+0x8784>
   1d9d4:	b	1db94 <add_exclude@@Base+0x88e0>
   1d9d8:	b	1da38 <add_exclude@@Base+0x8784>
   1d9dc:	b	1da38 <add_exclude@@Base+0x8784>
   1d9e0:	b	1da38 <add_exclude@@Base+0x8784>
   1d9e4:	b	1da38 <add_exclude@@Base+0x8784>
   1d9e8:	b	1da38 <add_exclude@@Base+0x8784>
   1d9ec:	b	1da38 <add_exclude@@Base+0x8784>
   1d9f0:	b	1db14 <add_exclude@@Base+0x8860>
   1d9f4:	b	1da38 <add_exclude@@Base+0x8784>
   1d9f8:	b	1da38 <add_exclude@@Base+0x8784>
   1d9fc:	b	1da64 <add_exclude@@Base+0x87b0>
   1da00:	cmp	r8, #0
   1da04:	beq	1d82c <add_exclude@@Base+0x8578>
   1da08:	ldrb	r5, [r5]
   1da0c:	cmp	r5, #0
   1da10:	beq	1d82c <add_exclude@@Base+0x8578>
   1da14:	mov	r0, r8
   1da18:	mov	r1, r5
   1da1c:	str	r3, [sp, #4]
   1da20:	bl	11b90 <strchr@plt>
   1da24:	ldr	r3, [sp, #4]
   1da28:	cmp	r0, #0
   1da2c:	movne	sl, #1
   1da30:	bne	1d8d8 <add_exclude@@Base+0x8624>
   1da34:	b	1d82c <add_exclude@@Base+0x8578>
   1da38:	str	sl, [r9]
   1da3c:	orr	r0, r4, #2
   1da40:	b	1d830 <add_exclude@@Base+0x857c>
   1da44:	mov	r2, #0
   1da48:	add	r1, r3, r8
   1da4c:	str	r1, [r7]
   1da50:	ldrb	r3, [r3, r8]
   1da54:	orr	r4, r4, r2
   1da58:	cmp	r3, #0
   1da5c:	orrne	r4, r4, #2
   1da60:	b	1d8a0 <add_exclude@@Base+0x85ec>
   1da64:	cmn	sl, #-2147483647	; 0x80000001
   1da68:	lslls	sl, sl, #1
   1da6c:	movls	r2, #0
   1da70:	bls	1da48 <add_exclude@@Base+0x8794>
   1da74:	mvn	sl, #0
   1da78:	mov	r2, #1
   1da7c:	b	1da48 <add_exclude@@Base+0x8794>
   1da80:	cmp	sl, #8388608	; 0x800000
   1da84:	lslcc	sl, sl, #9
   1da88:	movcc	r2, #0
   1da8c:	bcc	1da48 <add_exclude@@Base+0x8794>
   1da90:	b	1da74 <add_exclude@@Base+0x87c0>
   1da94:	mov	r1, fp
   1da98:	mvn	r0, #0
   1da9c:	str	r3, [sp, #4]
   1daa0:	bl	23d10 <fts_children@@Base+0x356c>
   1daa4:	ldr	r3, [sp, #4]
   1daa8:	mov	r1, #7
   1daac:	mov	r2, #0
   1dab0:	cmp	r0, sl
   1dab4:	movcs	ip, #0
   1dab8:	movcc	ip, #1
   1dabc:	mulcs	sl, fp, sl
   1dac0:	mvncc	sl, #0
   1dac4:	subs	r1, r1, #1
   1dac8:	orr	r2, r2, ip
   1dacc:	bne	1dab0 <add_exclude@@Base+0x87fc>
   1dad0:	b	1da48 <add_exclude@@Base+0x8794>
   1dad4:	mov	r1, fp
   1dad8:	mvn	r0, #0
   1dadc:	str	r3, [sp, #4]
   1dae0:	bl	23d10 <fts_children@@Base+0x356c>
   1dae4:	ldr	r3, [sp, #4]
   1dae8:	mov	r1, #8
   1daec:	mov	r2, #0
   1daf0:	cmp	r0, sl
   1daf4:	movcs	ip, #0
   1daf8:	movcc	ip, #1
   1dafc:	mulcs	sl, fp, sl
   1db00:	mvncc	sl, #0
   1db04:	subs	r1, r1, #1
   1db08:	orr	r2, r2, ip
   1db0c:	bne	1daf0 <add_exclude@@Base+0x883c>
   1db10:	b	1da48 <add_exclude@@Base+0x8794>
   1db14:	mov	r1, fp
   1db18:	mvn	r0, #0
   1db1c:	str	r3, [sp, #4]
   1db20:	bl	23d10 <fts_children@@Base+0x356c>
   1db24:	ldr	r3, [sp, #4]
   1db28:	mov	r1, #4
   1db2c:	mov	r2, #0
   1db30:	cmp	r0, sl
   1db34:	movcs	ip, #0
   1db38:	movcc	ip, #1
   1db3c:	mulcs	sl, fp, sl
   1db40:	mvncc	sl, #0
   1db44:	subs	r1, r1, #1
   1db48:	orr	r2, r2, ip
   1db4c:	bne	1db30 <add_exclude@@Base+0x887c>
   1db50:	b	1da48 <add_exclude@@Base+0x8794>
   1db54:	mov	r1, fp
   1db58:	mvn	r0, #0
   1db5c:	str	r3, [sp, #4]
   1db60:	bl	23d10 <fts_children@@Base+0x356c>
   1db64:	ldr	r3, [sp, #4]
   1db68:	mov	r1, #5
   1db6c:	mov	r2, #0
   1db70:	cmp	r0, sl
   1db74:	movcs	ip, #0
   1db78:	movcc	ip, #1
   1db7c:	mulcs	sl, fp, sl
   1db80:	mvncc	sl, #0
   1db84:	subs	r1, r1, #1
   1db88:	orr	r2, r2, ip
   1db8c:	bne	1db70 <add_exclude@@Base+0x88bc>
   1db90:	b	1da48 <add_exclude@@Base+0x8794>
   1db94:	mvn	r0, #0
   1db98:	mov	r1, fp
   1db9c:	str	r3, [sp, #4]
   1dba0:	bl	23d10 <fts_children@@Base+0x356c>
   1dba4:	ldr	r3, [sp, #4]
   1dba8:	cmp	sl, r0
   1dbac:	bhi	1dca0 <add_exclude@@Base+0x89ec>
   1dbb0:	mul	sl, sl, fp
   1dbb4:	cmp	r0, sl
   1dbb8:	bcc	1dca0 <add_exclude@@Base+0x89ec>
   1dbbc:	mul	sl, fp, sl
   1dbc0:	mov	r2, #0
   1dbc4:	b	1da48 <add_exclude@@Base+0x8794>
   1dbc8:	mvn	r0, #0
   1dbcc:	mov	r1, fp
   1dbd0:	str	r3, [sp, #4]
   1dbd4:	bl	23d10 <fts_children@@Base+0x356c>
   1dbd8:	ldr	r3, [sp, #4]
   1dbdc:	cmp	sl, r0
   1dbe0:	bhi	1da74 <add_exclude@@Base+0x87c0>
   1dbe4:	b	1dbbc <add_exclude@@Base+0x8908>
   1dbe8:	mov	r1, fp
   1dbec:	mvn	r0, #0
   1dbf0:	str	r3, [sp, #4]
   1dbf4:	bl	23d10 <fts_children@@Base+0x356c>
   1dbf8:	ldr	r3, [sp, #4]
   1dbfc:	mov	r1, #6
   1dc00:	mov	r2, #0
   1dc04:	cmp	r0, sl
   1dc08:	movcs	ip, #0
   1dc0c:	movcc	ip, #1
   1dc10:	mulcs	sl, fp, sl
   1dc14:	mvncc	sl, #0
   1dc18:	subs	r1, r1, #1
   1dc1c:	orr	r2, r2, ip
   1dc20:	bne	1dc04 <add_exclude@@Base+0x8950>
   1dc24:	b	1da48 <add_exclude@@Base+0x8794>
   1dc28:	cmp	sl, #4194304	; 0x400000
   1dc2c:	lslcc	sl, sl, #10
   1dc30:	movcc	r2, #0
   1dc34:	bcc	1da48 <add_exclude@@Base+0x8794>
   1dc38:	b	1da74 <add_exclude@@Base+0x87c0>
   1dc3c:	mov	r1, fp
   1dc40:	mvn	r0, #0
   1dc44:	str	r3, [sp, #4]
   1dc48:	bl	23d10 <fts_children@@Base+0x356c>
   1dc4c:	ldr	r3, [sp, #4]
   1dc50:	mov	r1, #3
   1dc54:	mov	r2, #0
   1dc58:	cmp	r0, sl
   1dc5c:	movcs	ip, #0
   1dc60:	movcc	ip, #1
   1dc64:	mulcs	sl, fp, sl
   1dc68:	mvncc	sl, #0
   1dc6c:	subs	r1, r1, #1
   1dc70:	orr	r2, r2, ip
   1dc74:	bne	1dc58 <add_exclude@@Base+0x89a4>
   1dc78:	b	1da48 <add_exclude@@Base+0x8794>
   1dc7c:	ldrb	r8, [r3, #2]
   1dc80:	mov	fp, #1024	; 0x400
   1dc84:	cmp	r8, #66	; 0x42
   1dc88:	moveq	r8, #3
   1dc8c:	movne	r8, #1
   1dc90:	b	1d918 <add_exclude@@Base+0x8664>
   1dc94:	mov	r8, #2
   1dc98:	mov	fp, #1000	; 0x3e8
   1dc9c:	b	1d918 <add_exclude@@Base+0x8664>
   1dca0:	mov	r2, #1
   1dca4:	mvn	sl, #0
   1dca8:	b	1da48 <add_exclude@@Base+0x8794>
   1dcac:	bl	119d4 <__stack_chk_fail@plt>
   1dcb0:	ldr	r0, [pc, #32]	; 1dcd8 <add_exclude@@Base+0x8a24>
   1dcb4:	mov	r2, #96	; 0x60
   1dcb8:	ldr	r1, [pc, #28]	; 1dcdc <add_exclude@@Base+0x8a28>
   1dcbc:	ldr	r3, [pc, #28]	; 1dce0 <add_exclude@@Base+0x8a2c>
   1dcc0:	add	r0, pc, r0
   1dcc4:	add	r1, pc, r1
   1dcc8:	add	r3, pc, r3
   1dccc:	bl	11d94 <__assert_fail@plt>
   1dcd0:	andeq	sl, r1, ip, lsr r8
   1dcd4:			; <UNDEFINED> instruction: 0x000001b4
   1dcd8:	andeq	r8, r0, r0, lsr #25
   1dcdc:	andeq	r8, r0, r4, asr #25
   1dce0:	ldrdeq	r8, [r0], -r0
   1dce4:	ldr	ip, [pc, #204]	; 1ddb8 <add_exclude@@Base+0x8b04>
   1dce8:	push	{r4, r5, r6, r7, lr}
   1dcec:	sub	lr, r0, #1
   1dcf0:	ldr	r0, [pc, #196]	; 1ddbc <add_exclude@@Base+0x8b08>
   1dcf4:	add	ip, pc, ip
   1dcf8:	ldr	r4, [pc, #192]	; 1ddc0 <add_exclude@@Base+0x8b0c>
   1dcfc:	sub	sp, sp, #20
   1dd00:	ldr	r0, [ip, r0]
   1dd04:	ldr	r5, [sp, #40]	; 0x28
   1dd08:	ldr	r0, [r0]
   1dd0c:	str	r0, [sp, #12]
   1dd10:	ldr	r0, [ip, r4]
   1dd14:	ldr	r4, [r0]
   1dd18:	cmp	lr, #3
   1dd1c:	addls	pc, pc, lr, lsl #2
   1dd20:	b	1dd7c <add_exclude@@Base+0x8ac8>
   1dd24:	b	1dd80 <add_exclude@@Base+0x8acc>
   1dd28:	b	1dd34 <add_exclude@@Base+0x8a80>
   1dd2c:	b	1dd34 <add_exclude@@Base+0x8a80>
   1dd30:	b	1dd8c <add_exclude@@Base+0x8ad8>
   1dd34:	ldr	r0, [pc, #136]	; 1ddc4 <add_exclude@@Base+0x8b10>
   1dd38:	add	r0, pc, r0
   1dd3c:	cmp	r1, #0
   1dd40:	blt	1dd98 <add_exclude@@Base+0x8ae4>
   1dd44:	ldr	r7, [pc, #124]	; 1ddc8 <add_exclude@@Base+0x8b14>
   1dd48:	ldr	r6, [r3, r1, lsl #4]
   1dd4c:	add	r7, pc, r7
   1dd50:	mov	r1, r0
   1dd54:	mov	r2, #5
   1dd58:	mov	r0, #0
   1dd5c:	bl	119c8 <dcgettext@plt>
   1dd60:	str	r6, [sp]
   1dd64:	str	r5, [sp, #4]
   1dd68:	mov	r3, r7
   1dd6c:	mov	r1, #0
   1dd70:	mov	r2, r0
   1dd74:	mov	r0, r4
   1dd78:	bl	11a94 <error@plt>
   1dd7c:	bl	11d64 <abort@plt>
   1dd80:	ldr	r0, [pc, #68]	; 1ddcc <add_exclude@@Base+0x8b18>
   1dd84:	add	r0, pc, r0
   1dd88:	b	1dd3c <add_exclude@@Base+0x8a88>
   1dd8c:	ldr	r0, [pc, #60]	; 1ddd0 <add_exclude@@Base+0x8b1c>
   1dd90:	add	r0, pc, r0
   1dd94:	b	1dd3c <add_exclude@@Base+0x8a88>
   1dd98:	ldr	r7, [pc, #52]	; 1ddd4 <add_exclude@@Base+0x8b20>
   1dd9c:	mov	r3, #0
   1dda0:	strb	r2, [sp, #8]
   1dda4:	add	r6, sp, #8
   1dda8:	add	r7, pc, r7
   1ddac:	strb	r3, [sp, #9]
   1ddb0:	rsb	r7, r1, r7
   1ddb4:	b	1dd50 <add_exclude@@Base+0x8a9c>
   1ddb8:	andeq	sl, r1, r4, lsl #6
   1ddbc:			; <UNDEFINED> instruction: 0x000001b4
   1ddc0:	andeq	r0, r0, r0, ror #3
   1ddc4:	andeq	r8, r0, r8, lsl #25
   1ddc8:			; <UNDEFINED> instruction: 0x00008cbc
   1ddcc:	andeq	r8, r0, r4, ror #24
   1ddd0:	andeq	r8, r0, r4, lsl ip
   1ddd4:	andeq	r8, r0, r0, ror #24
   1ddd8:	ldr	ip, [pc, #1852]	; 1e51c <add_exclude@@Base+0x9268>
   1dddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dde0:	mov	fp, r2
   1dde4:	ldr	r2, [pc, #1844]	; 1e520 <add_exclude@@Base+0x926c>
   1dde8:	add	ip, pc, ip
   1ddec:	mov	r9, r3
   1ddf0:	sub	sp, sp, #36	; 0x24
   1ddf4:	mov	r3, ip
   1ddf8:	cmp	fp, #36	; 0x24
   1ddfc:	ldr	sl, [ip, r2]
   1de00:	mov	r5, r0
   1de04:	mov	r8, r1
   1de08:	ldr	r6, [sp, #72]	; 0x48
   1de0c:	ldr	r3, [sl]
   1de10:	str	r3, [sp, #28]
   1de14:	bhi	1e4fc <add_exclude@@Base+0x9248>
   1de18:	cmp	r1, #0
   1de1c:	addeq	r8, sp, #24
   1de20:	bl	11b48 <__ctype_b_loc@plt>
   1de24:	ldrb	r3, [r5]
   1de28:	mov	r1, r5
   1de2c:	ldr	r0, [r0]
   1de30:	b	1de38 <add_exclude@@Base+0x8b84>
   1de34:	ldrb	r3, [r1, #1]!
   1de38:	lsl	r2, r3, #1
   1de3c:	ldrh	r4, [r0, r2]
   1de40:	and	r4, r4, #8192	; 0x2000
   1de44:	uxth	r4, r4
   1de48:	cmp	r4, #0
   1de4c:	bne	1de34 <add_exclude@@Base+0x8b80>
   1de50:	cmp	r3, #45	; 0x2d
   1de54:	bne	1de74 <add_exclude@@Base+0x8bc0>
   1de58:	mov	r0, #4
   1de5c:	ldr	r2, [sp, #28]
   1de60:	ldr	r3, [sl]
   1de64:	cmp	r2, r3
   1de68:	bne	1e4f8 <add_exclude@@Base+0x9244>
   1de6c:	add	sp, sp, #36	; 0x24
   1de70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de74:	bl	11bc0 <__errno_location@plt>
   1de78:	mov	r2, fp
   1de7c:	mov	r1, r8
   1de80:	mov	r3, r4
   1de84:	str	r4, [r0]
   1de88:	mov	r7, r0
   1de8c:	mov	r0, r5
   1de90:	bl	11998 <__strtoull_internal@plt>
   1de94:	ldr	fp, [r8]
   1de98:	cmp	fp, r5
   1de9c:	strd	r0, [sp]
   1dea0:	beq	1e01c <add_exclude@@Base+0x8d68>
   1dea4:	ldr	ip, [r7]
   1dea8:	cmp	ip, #0
   1deac:	bne	1ded8 <add_exclude@@Base+0x8c24>
   1deb0:	mov	r7, ip
   1deb4:	cmp	r6, #0
   1deb8:	beq	1e488 <add_exclude@@Base+0x91d4>
   1debc:	ldrb	r5, [fp]
   1dec0:	cmp	r5, #0
   1dec4:	bne	1dee8 <add_exclude@@Base+0x8c34>
   1dec8:	ldrd	r2, [sp]
   1decc:	mov	r0, r7
   1ded0:	strd	r2, [r9]
   1ded4:	b	1de5c <add_exclude@@Base+0x8ba8>
   1ded8:	cmp	ip, #34	; 0x22
   1dedc:	moveq	r7, #1
   1dee0:	bne	1de58 <add_exclude@@Base+0x8ba4>
   1dee4:	b	1deb4 <add_exclude@@Base+0x8c00>
   1dee8:	mov	r0, r6
   1deec:	mov	r1, r5
   1def0:	bl	11b90 <strchr@plt>
   1def4:	cmp	r0, #0
   1def8:	beq	1e058 <add_exclude@@Base+0x8da4>
   1defc:	mov	r0, r6
   1df00:	mov	r1, #48	; 0x30
   1df04:	bl	11b90 <strchr@plt>
   1df08:	cmp	r0, #0
   1df0c:	beq	1df2c <add_exclude@@Base+0x8c78>
   1df10:	ldrb	r3, [fp, #1]
   1df14:	cmp	r3, #68	; 0x44
   1df18:	beq	1e4b0 <add_exclude@@Base+0x91fc>
   1df1c:	cmp	r3, #105	; 0x69
   1df20:	beq	1e498 <add_exclude@@Base+0x91e4>
   1df24:	cmp	r3, #66	; 0x42
   1df28:	beq	1e4b0 <add_exclude@@Base+0x91fc>
   1df2c:	mov	r6, #1
   1df30:	mov	r4, #1024	; 0x400
   1df34:	sub	r5, r5, #66	; 0x42
   1df38:	cmp	r5, #53	; 0x35
   1df3c:	addls	pc, pc, r5, lsl #2
   1df40:	b	1e058 <add_exclude@@Base+0x8da4>
   1df44:	b	1e300 <add_exclude@@Base+0x904c>
   1df48:	b	1e058 <add_exclude@@Base+0x8da4>
   1df4c:	b	1e058 <add_exclude@@Base+0x8da4>
   1df50:	b	1e294 <add_exclude@@Base+0x8fe0>
   1df54:	b	1e058 <add_exclude@@Base+0x8da4>
   1df58:	b	1e228 <add_exclude@@Base+0x8f74>
   1df5c:	b	1e058 <add_exclude@@Base+0x8da4>
   1df60:	b	1e058 <add_exclude@@Base+0x8da4>
   1df64:	b	1e058 <add_exclude@@Base+0x8da4>
   1df68:	b	1e1d0 <add_exclude@@Base+0x8f1c>
   1df6c:	b	1e058 <add_exclude@@Base+0x8da4>
   1df70:	b	1e3a8 <add_exclude@@Base+0x90f4>
   1df74:	b	1e058 <add_exclude@@Base+0x8da4>
   1df78:	b	1e058 <add_exclude@@Base+0x8da4>
   1df7c:	b	1e33c <add_exclude@@Base+0x9088>
   1df80:	b	1e058 <add_exclude@@Base+0x8da4>
   1df84:	b	1e058 <add_exclude@@Base+0x8da4>
   1df88:	b	1e058 <add_exclude@@Base+0x8da4>
   1df8c:	b	1e41c <add_exclude@@Base+0x9168>
   1df90:	b	1e058 <add_exclude@@Base+0x8da4>
   1df94:	b	1e058 <add_exclude@@Base+0x8da4>
   1df98:	b	1e058 <add_exclude@@Base+0x8da4>
   1df9c:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfa0:	b	1e164 <add_exclude@@Base+0x8eb0>
   1dfa4:	b	1e0ec <add_exclude@@Base+0x8e38>
   1dfa8:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfac:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfb0:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfb4:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfb8:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfbc:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfc0:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfc4:	b	1e0b0 <add_exclude@@Base+0x8dfc>
   1dfc8:	b	1e068 <add_exclude@@Base+0x8db4>
   1dfcc:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfd0:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfd4:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfd8:	b	1e228 <add_exclude@@Base+0x8f74>
   1dfdc:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfe0:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfe4:	b	1e058 <add_exclude@@Base+0x8da4>
   1dfe8:	b	1e1d0 <add_exclude@@Base+0x8f1c>
   1dfec:	b	1e058 <add_exclude@@Base+0x8da4>
   1dff0:	b	1e3a8 <add_exclude@@Base+0x90f4>
   1dff4:	b	1e058 <add_exclude@@Base+0x8da4>
   1dff8:	b	1e058 <add_exclude@@Base+0x8da4>
   1dffc:	b	1e058 <add_exclude@@Base+0x8da4>
   1e000:	b	1e058 <add_exclude@@Base+0x8da4>
   1e004:	b	1e058 <add_exclude@@Base+0x8da4>
   1e008:	b	1e058 <add_exclude@@Base+0x8da4>
   1e00c:	b	1e41c <add_exclude@@Base+0x9168>
   1e010:	b	1e058 <add_exclude@@Base+0x8da4>
   1e014:	b	1e058 <add_exclude@@Base+0x8da4>
   1e018:	b	1e088 <add_exclude@@Base+0x8dd4>
   1e01c:	cmp	r6, #0
   1e020:	beq	1de58 <add_exclude@@Base+0x8ba4>
   1e024:	ldrb	r5, [r5]
   1e028:	cmp	r5, #0
   1e02c:	beq	1de58 <add_exclude@@Base+0x8ba4>
   1e030:	mov	r0, r6
   1e034:	mov	r1, r5
   1e038:	bl	11b90 <strchr@plt>
   1e03c:	cmp	r0, #0
   1e040:	beq	1de58 <add_exclude@@Base+0x8ba4>
   1e044:	mov	r0, #1
   1e048:	mov	r1, #0
   1e04c:	mov	r7, r4
   1e050:	strd	r0, [sp]
   1e054:	b	1defc <add_exclude@@Base+0x8c48>
   1e058:	ldrd	r2, [sp]
   1e05c:	orr	r0, r7, #2
   1e060:	strd	r2, [r9]
   1e064:	b	1de5c <add_exclude@@Base+0x8ba8>
   1e068:	mov	r3, #0
   1e06c:	add	r2, fp, r6
   1e070:	str	r2, [r8]
   1e074:	ldrb	r2, [fp, r6]
   1e078:	orr	r7, r7, r3
   1e07c:	cmp	r2, #0
   1e080:	orrne	r7, r7, #2
   1e084:	b	1dec8 <add_exclude@@Base+0x8c14>
   1e088:	ldrd	r2, [sp]
   1e08c:	cmp	r2, #0
   1e090:	sbcs	r3, r3, #0
   1e094:	blt	1e4d0 <add_exclude@@Base+0x921c>
   1e098:	ldrd	r0, [sp]
   1e09c:	mov	r3, #0
   1e0a0:	adds	r0, r0, r0
   1e0a4:	adc	r1, r1, r1
   1e0a8:	strd	r0, [sp]
   1e0ac:	b	1e06c <add_exclude@@Base+0x8db8>
   1e0b0:	ldrd	r0, [sp]
   1e0b4:	movw	r3, #65535	; 0xffff
   1e0b8:	movt	r3, #127	; 0x7f
   1e0bc:	mvn	r2, #0
   1e0c0:	cmp	r1, r3
   1e0c4:	cmpeq	r0, r2
   1e0c8:	bhi	1e4d0 <add_exclude@@Base+0x921c>
   1e0cc:	lsl	r2, r1, #9
   1e0d0:	ldr	r1, [sp]
   1e0d4:	lsl	r3, r0, #9
   1e0d8:	str	r3, [sp]
   1e0dc:	mov	r3, #0
   1e0e0:	orr	r2, r2, r1, lsr #23
   1e0e4:	str	r2, [sp, #4]
   1e0e8:	b	1e06c <add_exclude@@Base+0x8db8>
   1e0ec:	asr	r5, r4, #31
   1e0f0:	mov	r2, r4
   1e0f4:	mvn	r0, #0
   1e0f8:	mvn	r1, #0
   1e0fc:	mov	r3, r5
   1e100:	bl	2431c <fts_children@@Base+0x3b78>
   1e104:	mov	ip, r7
   1e108:	str	r6, [sp, #20]
   1e10c:	mov	r2, #7
   1e110:	ldrd	r6, [sp]
   1e114:	mov	r3, #0
   1e118:	strd	r0, [sp, #8]
   1e11c:	ldrd	r0, [sp, #8]
   1e120:	cmp	r1, r7
   1e124:	cmpeq	r0, r6
   1e128:	mulcs	r0, r6, r5
   1e12c:	movcs	r1, #0
   1e130:	mlacs	r0, r4, r7, r0
   1e134:	movcc	r1, #1
   1e138:	umullcs	r6, r7, r6, r4
   1e13c:	mvncc	r6, #0
   1e140:	mvncc	r7, #0
   1e144:	orr	r3, r3, r1
   1e148:	addcs	r7, r0, r7
   1e14c:	subs	r2, r2, #1
   1e150:	bne	1e11c <add_exclude@@Base+0x8e68>
   1e154:	strd	r6, [sp]
   1e158:	mov	r7, ip
   1e15c:	ldr	r6, [sp, #20]
   1e160:	b	1e06c <add_exclude@@Base+0x8db8>
   1e164:	asr	r5, r4, #31
   1e168:	mov	r2, r4
   1e16c:	mvn	r0, #0
   1e170:	mvn	r1, #0
   1e174:	mov	r3, r5
   1e178:	bl	2431c <fts_children@@Base+0x3b78>
   1e17c:	mov	ip, r7
   1e180:	str	r6, [sp, #20]
   1e184:	mov	r2, #8
   1e188:	ldrd	r6, [sp]
   1e18c:	mov	r3, #0
   1e190:	strd	r0, [sp, #8]
   1e194:	ldrd	r0, [sp, #8]
   1e198:	cmp	r1, r7
   1e19c:	cmpeq	r0, r6
   1e1a0:	mulcs	r0, r6, r5
   1e1a4:	movcs	r1, #0
   1e1a8:	mlacs	r0, r4, r7, r0
   1e1ac:	movcc	r1, #1
   1e1b0:	umullcs	r6, r7, r6, r4
   1e1b4:	mvncc	r6, #0
   1e1b8:	mvncc	r7, #0
   1e1bc:	orr	r3, r3, r1
   1e1c0:	addcs	r7, r0, r7
   1e1c4:	subs	r2, r2, #1
   1e1c8:	bne	1e194 <add_exclude@@Base+0x8ee0>
   1e1cc:	b	1e154 <add_exclude@@Base+0x8ea0>
   1e1d0:	mov	r2, r4
   1e1d4:	asr	r3, r4, #31
   1e1d8:	mvn	r0, #0
   1e1dc:	mvn	r1, #0
   1e1e0:	strd	r2, [sp, #8]
   1e1e4:	bl	2431c <fts_children@@Base+0x3b78>
   1e1e8:	ldrd	r2, [sp]
   1e1ec:	cmp	r3, r1
   1e1f0:	cmpeq	r2, r0
   1e1f4:	bhi	1e4bc <add_exclude@@Base+0x9208>
   1e1f8:	ldr	r3, [sp]
   1e1fc:	ldr	ip, [sp, #12]
   1e200:	ldr	r0, [sp, #4]
   1e204:	ldr	r1, [sp]
   1e208:	mul	r2, r3, ip
   1e20c:	mov	r3, #0
   1e210:	mla	r2, r4, r0, r2
   1e214:	umull	r0, r1, r1, r4
   1e218:	add	r2, r2, r1
   1e21c:	strd	r0, [sp]
   1e220:	str	r2, [sp, #4]
   1e224:	b	1e06c <add_exclude@@Base+0x8db8>
   1e228:	asr	r5, r4, #31
   1e22c:	mov	r2, r4
   1e230:	mvn	r0, #0
   1e234:	mvn	r1, #0
   1e238:	mov	r3, r5
   1e23c:	bl	2431c <fts_children@@Base+0x3b78>
   1e240:	mov	ip, r7
   1e244:	str	r6, [sp, #20]
   1e248:	mov	r2, #3
   1e24c:	ldrd	r6, [sp]
   1e250:	mov	r3, #0
   1e254:	strd	r0, [sp, #8]
   1e258:	ldrd	r0, [sp, #8]
   1e25c:	cmp	r1, r7
   1e260:	cmpeq	r0, r6
   1e264:	mulcs	r0, r6, r5
   1e268:	movcs	r1, #0
   1e26c:	mlacs	r0, r4, r7, r0
   1e270:	movcc	r1, #1
   1e274:	umullcs	r6, r7, r6, r4
   1e278:	mvncc	r6, #0
   1e27c:	mvncc	r7, #0
   1e280:	orr	r3, r3, r1
   1e284:	addcs	r7, r0, r7
   1e288:	subs	r2, r2, #1
   1e28c:	bne	1e258 <add_exclude@@Base+0x8fa4>
   1e290:	b	1e154 <add_exclude@@Base+0x8ea0>
   1e294:	asr	r5, r4, #31
   1e298:	mov	r2, r4
   1e29c:	mvn	r0, #0
   1e2a0:	mvn	r1, #0
   1e2a4:	mov	r3, r5
   1e2a8:	bl	2431c <fts_children@@Base+0x3b78>
   1e2ac:	mov	ip, r7
   1e2b0:	str	r6, [sp, #20]
   1e2b4:	mov	r2, #6
   1e2b8:	ldrd	r6, [sp]
   1e2bc:	mov	r3, #0
   1e2c0:	strd	r0, [sp, #8]
   1e2c4:	ldrd	r0, [sp, #8]
   1e2c8:	cmp	r1, r7
   1e2cc:	cmpeq	r0, r6
   1e2d0:	mulcs	r0, r6, r5
   1e2d4:	movcs	r1, #0
   1e2d8:	mlacs	r0, r4, r7, r0
   1e2dc:	movcc	r1, #1
   1e2e0:	umullcs	r6, r7, r6, r4
   1e2e4:	mvncc	r6, #0
   1e2e8:	mvncc	r7, #0
   1e2ec:	orr	r3, r3, r1
   1e2f0:	addcs	r7, r0, r7
   1e2f4:	subs	r2, r2, #1
   1e2f8:	bne	1e2c4 <add_exclude@@Base+0x9010>
   1e2fc:	b	1e154 <add_exclude@@Base+0x8ea0>
   1e300:	ldrd	r0, [sp]
   1e304:	movw	r3, #65535	; 0xffff
   1e308:	movt	r3, #63	; 0x3f
   1e30c:	mvn	r2, #0
   1e310:	cmp	r1, r3
   1e314:	cmpeq	r0, r2
   1e318:	bhi	1e4bc <add_exclude@@Base+0x9208>
   1e31c:	lsl	r2, r1, #10
   1e320:	ldr	r1, [sp]
   1e324:	lsl	r3, r0, #10
   1e328:	str	r3, [sp]
   1e32c:	mov	r3, #0
   1e330:	orr	r2, r2, r1, lsr #22
   1e334:	str	r2, [sp, #4]
   1e338:	b	1e06c <add_exclude@@Base+0x8db8>
   1e33c:	asr	r5, r4, #31
   1e340:	mov	r2, r4
   1e344:	mvn	r0, #0
   1e348:	mvn	r1, #0
   1e34c:	mov	r3, r5
   1e350:	bl	2431c <fts_children@@Base+0x3b78>
   1e354:	mov	ip, r7
   1e358:	str	r6, [sp, #20]
   1e35c:	mov	r2, #5
   1e360:	ldrd	r6, [sp]
   1e364:	mov	r3, #0
   1e368:	strd	r0, [sp, #8]
   1e36c:	ldrd	r0, [sp, #8]
   1e370:	cmp	r1, r7
   1e374:	cmpeq	r0, r6
   1e378:	mulcs	r0, r6, r5
   1e37c:	movcs	r1, #0
   1e380:	mlacs	r0, r4, r7, r0
   1e384:	movcc	r1, #1
   1e388:	umullcs	r6, r7, r6, r4
   1e38c:	mvncc	r6, #0
   1e390:	mvncc	r7, #0
   1e394:	orr	r3, r3, r1
   1e398:	addcs	r7, r0, r7
   1e39c:	subs	r2, r2, #1
   1e3a0:	bne	1e36c <add_exclude@@Base+0x90b8>
   1e3a4:	b	1e154 <add_exclude@@Base+0x8ea0>
   1e3a8:	mov	r2, r4
   1e3ac:	asr	r3, r4, #31
   1e3b0:	mvn	r0, #0
   1e3b4:	mvn	r1, #0
   1e3b8:	strd	r2, [sp, #8]
   1e3bc:	bl	2431c <fts_children@@Base+0x3b78>
   1e3c0:	ldrd	r2, [sp]
   1e3c4:	cmp	r3, r1
   1e3c8:	cmpeq	r2, r0
   1e3cc:	bhi	1e4e4 <add_exclude@@Base+0x9230>
   1e3d0:	ldr	ip, [sp, #4]
   1e3d4:	mul	r3, r4, ip
   1e3d8:	ldr	ip, [sp, #12]
   1e3dc:	mla	r3, r2, ip, r3
   1e3e0:	ldr	r2, [sp]
   1e3e4:	umull	r4, r5, r4, r2
   1e3e8:	add	r5, r3, r5
   1e3ec:	cmp	r1, r5
   1e3f0:	cmpeq	r0, r4
   1e3f4:	bcc	1e4e4 <add_exclude@@Base+0x9230>
   1e3f8:	mul	r2, r4, ip
   1e3fc:	ldr	ip, [sp, #8]
   1e400:	mov	r3, #0
   1e404:	umull	r0, r1, r4, ip
   1e408:	mla	r2, ip, r5, r2
   1e40c:	strd	r0, [sp]
   1e410:	add	r2, r2, r1
   1e414:	str	r2, [sp, #4]
   1e418:	b	1e06c <add_exclude@@Base+0x8db8>
   1e41c:	asr	r5, r4, #31
   1e420:	mov	r2, r4
   1e424:	mvn	r0, #0
   1e428:	mvn	r1, #0
   1e42c:	mov	r3, r5
   1e430:	bl	2431c <fts_children@@Base+0x3b78>
   1e434:	mov	ip, r7
   1e438:	str	r6, [sp, #20]
   1e43c:	mov	r2, #4
   1e440:	ldrd	r6, [sp]
   1e444:	mov	r3, #0
   1e448:	strd	r0, [sp, #8]
   1e44c:	ldrd	r0, [sp, #8]
   1e450:	cmp	r1, r7
   1e454:	cmpeq	r0, r6
   1e458:	mulcs	r0, r6, r5
   1e45c:	movcs	r1, #0
   1e460:	mlacs	r0, r4, r7, r0
   1e464:	movcc	r1, #1
   1e468:	umullcs	r6, r7, r6, r4
   1e46c:	mvncc	r6, #0
   1e470:	mvncc	r7, #0
   1e474:	orr	r3, r3, r1
   1e478:	addcs	r7, r0, r7
   1e47c:	subs	r2, r2, #1
   1e480:	bne	1e44c <add_exclude@@Base+0x9198>
   1e484:	b	1e154 <add_exclude@@Base+0x8ea0>
   1e488:	ldrd	r0, [sp]
   1e48c:	strd	r0, [r9]
   1e490:	mov	r0, r7
   1e494:	b	1de5c <add_exclude@@Base+0x8ba8>
   1e498:	ldrb	r3, [fp, #2]
   1e49c:	mov	r4, #1024	; 0x400
   1e4a0:	cmp	r3, #66	; 0x42
   1e4a4:	moveq	r6, #3
   1e4a8:	movne	r6, #1
   1e4ac:	b	1df34 <add_exclude@@Base+0x8c80>
   1e4b0:	mov	r6, #2
   1e4b4:	mov	r4, #1000	; 0x3e8
   1e4b8:	b	1df34 <add_exclude@@Base+0x8c80>
   1e4bc:	mvn	r3, #0
   1e4c0:	mvn	r2, #0
   1e4c4:	strd	r2, [sp]
   1e4c8:	mov	r3, #1
   1e4cc:	b	1e06c <add_exclude@@Base+0x8db8>
   1e4d0:	mvn	r0, #0
   1e4d4:	mvn	r1, #0
   1e4d8:	mov	r3, #1
   1e4dc:	strd	r0, [sp]
   1e4e0:	b	1e06c <add_exclude@@Base+0x8db8>
   1e4e4:	mvn	r0, #0
   1e4e8:	mvn	r1, #0
   1e4ec:	mov	r3, #1
   1e4f0:	strd	r0, [sp]
   1e4f4:	b	1e06c <add_exclude@@Base+0x8db8>
   1e4f8:	bl	119d4 <__stack_chk_fail@plt>
   1e4fc:	ldr	r0, [pc, #32]	; 1e524 <add_exclude@@Base+0x9270>
   1e500:	mov	r2, #96	; 0x60
   1e504:	ldr	r1, [pc, #28]	; 1e528 <add_exclude@@Base+0x9274>
   1e508:	ldr	r3, [pc, #28]	; 1e52c <add_exclude@@Base+0x9278>
   1e50c:	add	r0, pc, r0
   1e510:	add	r1, pc, r1
   1e514:	add	r3, pc, r3
   1e518:	bl	11d94 <__assert_fail@plt>
   1e51c:	andeq	sl, r1, r0, lsl r2
   1e520:			; <UNDEFINED> instruction: 0x000001b4
   1e524:	andeq	r8, r0, r4, asr r4
   1e528:	andeq	r8, r0, r8, ror r4
   1e52c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1e530:	push	{r4, r5, r6, lr}
   1e534:	sub	sp, sp, #8
   1e538:	mov	r4, r0
   1e53c:	bl	11c20 <fileno@plt>
   1e540:	cmp	r0, #0
   1e544:	mov	r0, r4
   1e548:	blt	1e5c4 <add_exclude@@Base+0x9310>
   1e54c:	bl	11af4 <__freading@plt>
   1e550:	cmp	r0, #0
   1e554:	bne	1e590 <add_exclude@@Base+0x92dc>
   1e558:	mov	r0, r4
   1e55c:	bl	1e5d0 <add_exclude@@Base+0x931c>
   1e560:	cmp	r0, #0
   1e564:	beq	1e5c0 <add_exclude@@Base+0x930c>
   1e568:	bl	11bc0 <__errno_location@plt>
   1e56c:	ldr	r6, [r0]
   1e570:	mov	r5, r0
   1e574:	mov	r0, r4
   1e578:	bl	11c44 <fclose@plt>
   1e57c:	cmp	r6, #0
   1e580:	mvnne	r0, #0
   1e584:	strne	r6, [r5]
   1e588:	add	sp, sp, #8
   1e58c:	pop	{r4, r5, r6, pc}
   1e590:	mov	r0, r4
   1e594:	bl	11c20 <fileno@plt>
   1e598:	mov	r1, #1
   1e59c:	mov	r2, #0
   1e5a0:	mov	r3, #0
   1e5a4:	str	r1, [sp]
   1e5a8:	bl	11a58 <lseek64@plt>
   1e5ac:	mvn	r2, #0
   1e5b0:	mvn	r3, #0
   1e5b4:	cmp	r1, r3
   1e5b8:	cmpeq	r0, r2
   1e5bc:	bne	1e558 <add_exclude@@Base+0x92a4>
   1e5c0:	mov	r0, r4
   1e5c4:	add	sp, sp, #8
   1e5c8:	pop	{r4, r5, r6, lr}
   1e5cc:	b	11c44 <fclose@plt>
   1e5d0:	push	{r4, lr}
   1e5d4:	subs	r4, r0, #0
   1e5d8:	sub	sp, sp, #8
   1e5dc:	beq	1e5ec <add_exclude@@Base+0x9338>
   1e5e0:	bl	11af4 <__freading@plt>
   1e5e4:	cmp	r0, #0
   1e5e8:	bne	1e5fc <add_exclude@@Base+0x9348>
   1e5ec:	mov	r0, r4
   1e5f0:	add	sp, sp, #8
   1e5f4:	pop	{r4, lr}
   1e5f8:	b	11950 <fflush@plt>
   1e5fc:	ldr	r3, [r4]
   1e600:	tst	r3, #256	; 0x100
   1e604:	beq	1e5ec <add_exclude@@Base+0x9338>
   1e608:	mov	r3, #1
   1e60c:	mov	r0, r4
   1e610:	str	r3, [sp]
   1e614:	mov	r2, #0
   1e618:	mov	r3, #0
   1e61c:	bl	1e630 <add_exclude@@Base+0x937c>
   1e620:	mov	r0, r4
   1e624:	add	sp, sp, #8
   1e628:	pop	{r4, lr}
   1e62c:	b	11950 <fflush@plt>
   1e630:	push	{r4, r5, r6, r7, lr}
   1e634:	sub	sp, sp, #20
   1e638:	ldmib	r0, {r1, ip}
   1e63c:	mov	r6, r0
   1e640:	ldr	r4, [sp, #40]	; 0x28
   1e644:	cmp	ip, r1
   1e648:	beq	1e660 <add_exclude@@Base+0x93ac>
   1e64c:	str	r4, [sp, #40]	; 0x28
   1e650:	mov	r0, r6
   1e654:	add	sp, sp, #20
   1e658:	pop	{r4, r5, r6, r7, lr}
   1e65c:	b	11c5c <fseeko64@plt>
   1e660:	ldr	ip, [r0, #20]
   1e664:	ldr	r1, [r0, #16]
   1e668:	cmp	ip, r1
   1e66c:	bne	1e64c <add_exclude@@Base+0x9398>
   1e670:	ldr	r7, [r0, #36]	; 0x24
   1e674:	cmp	r7, #0
   1e678:	bne	1e64c <add_exclude@@Base+0x9398>
   1e67c:	str	r2, [sp, #12]
   1e680:	mvn	r5, #0
   1e684:	str	r3, [sp, #8]
   1e688:	bl	11c20 <fileno@plt>
   1e68c:	str	r4, [sp]
   1e690:	mvn	r4, #0
   1e694:	ldr	r2, [sp, #12]
   1e698:	ldr	r3, [sp, #8]
   1e69c:	bl	11a58 <lseek64@plt>
   1e6a0:	mov	r2, r0
   1e6a4:	mov	r3, r1
   1e6a8:	cmp	r3, r5
   1e6ac:	cmpeq	r2, r4
   1e6b0:	beq	1e6d0 <add_exclude@@Base+0x941c>
   1e6b4:	ldr	r1, [r6]
   1e6b8:	mov	r0, r7
   1e6bc:	strd	r2, [r6, #80]	; 0x50
   1e6c0:	bic	r3, r1, #16
   1e6c4:	str	r3, [r6]
   1e6c8:	add	sp, sp, #20
   1e6cc:	pop	{r4, r5, r6, r7, pc}
   1e6d0:	mvn	r0, #0
   1e6d4:	b	1e6c8 <add_exclude@@Base+0x9414>
   1e6d8:	push	{r4, r5}
   1e6dc:	mov	ip, r1
   1e6e0:	ldrd	r4, [r0, #8]
   1e6e4:	ldrd	r2, [r1, #8]
   1e6e8:	cmp	r5, r3
   1e6ec:	cmpeq	r4, r2
   1e6f0:	movne	r0, #0
   1e6f4:	beq	1e700 <add_exclude@@Base+0x944c>
   1e6f8:	pop	{r4, r5}
   1e6fc:	bx	lr
   1e700:	ldrd	r0, [r0]
   1e704:	ldrd	r2, [ip]
   1e708:	pop	{r4, r5}
   1e70c:	cmp	r1, r3
   1e710:	cmpeq	r0, r2
   1e714:	movne	r0, #0
   1e718:	moveq	r0, #1
   1e71c:	bx	lr
   1e720:	push	{r3, lr}
   1e724:	mov	r2, r1
   1e728:	mov	r3, #0
   1e72c:	ldrd	r0, [r0, #8]
   1e730:	bl	2431c <fts_children@@Base+0x3b78>
   1e734:	mov	r0, r2
   1e738:	pop	{r3, pc}
   1e73c:	push	{r3, lr}
   1e740:	mov	r2, r1
   1e744:	mov	r3, #0
   1e748:	ldrd	r0, [r0]
   1e74c:	bl	2431c <fts_children@@Base+0x3b78>
   1e750:	mov	r0, r2
   1e754:	pop	{r3, pc}
   1e758:	ldrd	r2, [r0]
   1e75c:	ldrd	r0, [r1]
   1e760:	cmp	r3, r1
   1e764:	cmpeq	r2, r0
   1e768:	movne	r0, #0
   1e76c:	moveq	r0, #1
   1e770:	bx	lr
   1e774:	ldr	r3, [r0]
   1e778:	ldr	r2, [r1]
   1e77c:	ldrd	r0, [r3, #168]	; 0xa8
   1e780:	ldrd	r2, [r2, #168]	; 0xa8
   1e784:	cmp	r1, r3
   1e788:	cmpeq	r0, r2
   1e78c:	bcc	1e79c <add_exclude@@Base+0x94e8>
   1e790:	movls	r0, #0
   1e794:	movhi	r0, #1
   1e798:	bx	lr
   1e79c:	mvn	r0, #0
   1e7a0:	bx	lr
   1e7a4:	push	{r3, r4, r5, r6, r7, lr}
   1e7a8:	mov	r7, r2
   1e7ac:	ldr	r2, [r0, #40]	; 0x28
   1e7b0:	mov	r5, r0
   1e7b4:	mov	r4, r1
   1e7b8:	ldr	r6, [r0, #44]	; 0x2c
   1e7bc:	cmp	r2, r7
   1e7c0:	bcc	1e83c <add_exclude@@Base+0x9588>
   1e7c4:	ldr	ip, [r0, #8]
   1e7c8:	cmp	r4, #0
   1e7cc:	beq	1e88c <add_exclude@@Base+0x95d8>
   1e7d0:	str	r4, [ip], #4
   1e7d4:	ldr	r4, [r4, #8]
   1e7d8:	cmp	r4, #0
   1e7dc:	bne	1e7d0 <add_exclude@@Base+0x951c>
   1e7e0:	ldr	r0, [r5, #8]
   1e7e4:	mov	r3, r6
   1e7e8:	mov	r2, #4
   1e7ec:	mov	r1, r7
   1e7f0:	bl	11d1c <qsort@plt>
   1e7f4:	ldr	r2, [r5, #8]
   1e7f8:	subs	r3, r7, #1
   1e7fc:	ldr	r4, [r2]
   1e800:	beq	1e884 <add_exclude@@Base+0x95d0>
   1e804:	add	ip, r2, #4
   1e808:	mov	r6, r4
   1e80c:	b	1e814 <add_exclude@@Base+0x9560>
   1e810:	ldr	r6, [ip, #-4]
   1e814:	ldr	r5, [ip], #4
   1e818:	subs	r3, r3, #1
   1e81c:	str	r5, [r6, #8]
   1e820:	bne	1e810 <add_exclude@@Base+0x955c>
   1e824:	add	r7, r2, r7, lsl #2
   1e828:	ldr	r2, [r7, #-4]
   1e82c:	mov	r3, #0
   1e830:	mov	r0, r4
   1e834:	str	r3, [r2, #8]
   1e838:	pop	{r3, r4, r5, r6, r7, pc}
   1e83c:	add	r1, r7, #40	; 0x28
   1e840:	str	r1, [r0, #40]	; 0x28
   1e844:	cmn	r1, #-1073741823	; 0xc0000001
   1e848:	bhi	1e868 <add_exclude@@Base+0x95b4>
   1e84c:	lsl	r1, r1, #2
   1e850:	ldr	r0, [r0, #8]
   1e854:	bl	119ec <realloc@plt>
   1e858:	cmp	r0, #0
   1e85c:	movne	ip, r0
   1e860:	strne	r0, [r5, #8]
   1e864:	bne	1e7c8 <add_exclude@@Base+0x9514>
   1e868:	ldr	r0, [r5, #8]
   1e86c:	bl	11974 <free@plt>
   1e870:	mov	r3, #0
   1e874:	mov	r0, r4
   1e878:	str	r3, [r5, #8]
   1e87c:	str	r3, [r5, #40]	; 0x28
   1e880:	pop	{r3, r4, r5, r6, r7, pc}
   1e884:	mov	r2, r4
   1e888:	b	1e82c <add_exclude@@Base+0x9578>
   1e88c:	mov	r0, ip
   1e890:	b	1e7e4 <add_exclude@@Base+0x9530>
   1e894:	push	{r3, r4, r5, r6, r7, lr}
   1e898:	mov	r6, r0
   1e89c:	add	r0, r2, #184	; 0xb8
   1e8a0:	mov	r5, r2
   1e8a4:	mov	r7, r1
   1e8a8:	bl	11ac4 <malloc@plt>
   1e8ac:	subs	r4, r0, #0
   1e8b0:	beq	1e8fc <add_exclude@@Base+0x9648>
   1e8b4:	mov	r1, r7
   1e8b8:	mov	r2, r5
   1e8bc:	add	r0, r4, #176	; 0xb0
   1e8c0:	bl	1198c <memcpy@plt>
   1e8c4:	add	r1, r4, r5
   1e8c8:	mov	r3, #0
   1e8cc:	mov	r2, #3
   1e8d0:	strb	r3, [r1, #176]	; 0xb0
   1e8d4:	str	r5, [r4, #52]	; 0x34
   1e8d8:	str	r6, [r4, #44]	; 0x2c
   1e8dc:	ldr	r1, [r6, #24]
   1e8e0:	str	r3, [r4, #32]
   1e8e4:	str	r3, [r4, #12]
   1e8e8:	str	r1, [r4, #28]
   1e8ec:	strh	r3, [r4, #62]	; 0x3e
   1e8f0:	str	r3, [r4, #16]
   1e8f4:	str	r3, [r4, #20]
   1e8f8:	strh	r2, [r4, #64]	; 0x40
   1e8fc:	mov	r0, r4
   1e900:	pop	{r3, r4, r5, r6, r7, pc}
   1e904:	push	{r3, r4, r5, lr}
   1e908:	subs	r4, r0, #0
   1e90c:	popeq	{r3, r4, r5, pc}
   1e910:	ldr	r0, [r4, #12]
   1e914:	ldr	r5, [r4, #8]
   1e918:	cmp	r0, #0
   1e91c:	beq	1e924 <add_exclude@@Base+0x9670>
   1e920:	bl	11d88 <closedir@plt>
   1e924:	mov	r0, r4
   1e928:	mov	r4, r5
   1e92c:	bl	11974 <free@plt>
   1e930:	cmp	r5, #0
   1e934:	bne	1e910 <add_exclude@@Base+0x965c>
   1e938:	pop	{r3, r4, r5, pc}
   1e93c:	push	{r4, lr}
   1e940:	mov	r4, r0
   1e944:	b	1e954 <add_exclude@@Base+0x96a0>
   1e948:	bl	21580 <fts_children@@Base+0xddc>
   1e94c:	cmp	r0, #0
   1e950:	bge	1e96c <add_exclude@@Base+0x96b8>
   1e954:	mov	r0, r4
   1e958:	bl	21534 <fts_children@@Base+0xd90>
   1e95c:	cmp	r0, #0
   1e960:	mov	r0, r4
   1e964:	beq	1e948 <add_exclude@@Base+0x9694>
   1e968:	pop	{r4, pc}
   1e96c:	bl	11d70 <close@plt>
   1e970:	b	1e954 <add_exclude@@Base+0x96a0>
   1e974:	push	{r3, r4, r5, lr}
   1e978:	mov	r5, r1
   1e97c:	ldr	r1, [r0, #32]
   1e980:	mov	r4, r0
   1e984:	subs	r0, r1, r5
   1e988:	rsbs	r3, r0, #0
   1e98c:	adcs	r3, r3, r0
   1e990:	cmn	r1, #100	; 0x64
   1e994:	moveq	r3, #0
   1e998:	cmp	r3, #0
   1e99c:	bne	1e9e4 <add_exclude@@Base+0x9730>
   1e9a0:	cmp	r2, #0
   1e9a4:	bne	1e9cc <add_exclude@@Base+0x9718>
   1e9a8:	ldr	r3, [r4, #48]	; 0x30
   1e9ac:	tst	r3, #4
   1e9b0:	bne	1e9c4 <add_exclude@@Base+0x9710>
   1e9b4:	cmp	r1, #0
   1e9b8:	blt	1e9c4 <add_exclude@@Base+0x9710>
   1e9bc:	mov	r0, r1
   1e9c0:	bl	11d70 <close@plt>
   1e9c4:	str	r5, [r4, #32]
   1e9c8:	pop	{r3, r4, r5, pc}
   1e9cc:	add	r0, r4, #60	; 0x3c
   1e9d0:	bl	2153c <fts_children@@Base+0xd98>
   1e9d4:	cmp	r0, #0
   1e9d8:	bge	1e9c0 <add_exclude@@Base+0x970c>
   1e9dc:	str	r5, [r4, #32]
   1e9e0:	pop	{r3, r4, r5, pc}
   1e9e4:	bl	11d64 <abort@plt>
   1e9e8:	push	{r3, r4, r5, lr}
   1e9ec:	mov	r4, r0
   1e9f0:	ldr	r3, [r0, #48]	; 0x30
   1e9f4:	ands	r5, r3, #4
   1e9f8:	movne	r5, #0
   1e9fc:	bne	1ea14 <add_exclude@@Base+0x9760>
   1ea00:	tst	r3, #512	; 0x200
   1ea04:	beq	1ea24 <add_exclude@@Base+0x9770>
   1ea08:	mvn	r1, #99	; 0x63
   1ea0c:	mov	r2, #1
   1ea10:	bl	1e974 <add_exclude@@Base+0x96c0>
   1ea14:	add	r0, r4, #60	; 0x3c
   1ea18:	bl	1e93c <add_exclude@@Base+0x9688>
   1ea1c:	mov	r0, r5
   1ea20:	pop	{r3, r4, r5, pc}
   1ea24:	ldr	r0, [r0, #28]
   1ea28:	bl	11cf8 <fchdir@plt>
   1ea2c:	adds	r5, r0, #0
   1ea30:	movne	r5, #1
   1ea34:	b	1ea14 <add_exclude@@Base+0x9760>
   1ea38:	push	{r4, r5, r6, r7, lr}
   1ea3c:	mov	r4, r2
   1ea40:	ldr	r2, [r2, #48]	; 0x30
   1ea44:	sub	sp, sp, #12
   1ea48:	mov	r6, r1
   1ea4c:	add	r5, r4, #72	; 0x48
   1ea50:	cmp	r2, #0
   1ea54:	ldr	r2, [r1]
   1ea58:	bne	1ea64 <add_exclude@@Base+0x97b0>
   1ea5c:	tst	r2, #1
   1ea60:	bne	1ea74 <add_exclude@@Base+0x97c0>
   1ea64:	tst	r2, #2
   1ea68:	bne	1ea74 <add_exclude@@Base+0x97c0>
   1ea6c:	cmp	r3, #0
   1ea70:	beq	1eac0 <add_exclude@@Base+0x980c>
   1ea74:	mov	r0, #3
   1ea78:	ldr	r1, [r4, #24]
   1ea7c:	mov	r2, r5
   1ea80:	bl	11d4c <__xstat64@plt>
   1ea84:	cmp	r0, #0
   1ea88:	beq	1eae4 <add_exclude@@Base+0x9830>
   1ea8c:	bl	11bc0 <__errno_location@plt>
   1ea90:	ldr	r6, [r0]
   1ea94:	mov	r7, r0
   1ea98:	cmp	r6, #2
   1ea9c:	beq	1eb88 <add_exclude@@Base+0x98d4>
   1eaa0:	str	r6, [r4, #32]
   1eaa4:	mov	r0, r5
   1eaa8:	mov	r1, #0
   1eaac:	mov	r2, #104	; 0x68
   1eab0:	bl	11bfc <memset@plt>
   1eab4:	mov	r0, #10
   1eab8:	add	sp, sp, #12
   1eabc:	pop	{r4, r5, r6, r7, pc}
   1eac0:	ldr	r2, [r4, #24]
   1eac4:	mov	r1, r0
   1eac8:	mov	r3, #256	; 0x100
   1eacc:	mov	r0, #3
   1ead0:	str	r3, [sp]
   1ead4:	mov	r3, r5
   1ead8:	bl	11a10 <__fxstatat64@plt>
   1eadc:	cmp	r0, #0
   1eae0:	bne	1eb14 <add_exclude@@Base+0x9860>
   1eae4:	ldr	r0, [r4, #88]	; 0x58
   1eae8:	and	r0, r0, #61440	; 0xf000
   1eaec:	cmp	r0, #16384	; 0x4000
   1eaf0:	beq	1eb24 <add_exclude@@Base+0x9870>
   1eaf4:	cmp	r0, #40960	; 0xa000
   1eaf8:	moveq	r0, #12
   1eafc:	beq	1eab8 <add_exclude@@Base+0x9804>
   1eb00:	cmp	r0, #32768	; 0x8000
   1eb04:	movne	r0, #3
   1eb08:	moveq	r0, #8
   1eb0c:	add	sp, sp, #12
   1eb10:	pop	{r4, r5, r6, r7, pc}
   1eb14:	bl	11bc0 <__errno_location@plt>
   1eb18:	ldr	r3, [r0]
   1eb1c:	str	r3, [r4, #32]
   1eb20:	b	1eaa4 <add_exclude@@Base+0x97f0>
   1eb24:	ldr	r3, [r6]
   1eb28:	ldrb	r1, [r4, #176]	; 0xb0
   1eb2c:	tst	r3, #32
   1eb30:	ldr	r2, [r4, #92]	; 0x5c
   1eb34:	moveq	r3, #2
   1eb38:	movne	r3, #0
   1eb3c:	cmp	r1, #46	; 0x2e
   1eb40:	rsb	r3, r3, r2
   1eb44:	str	r3, [r4, #56]	; 0x38
   1eb48:	beq	1eb54 <add_exclude@@Base+0x98a0>
   1eb4c:	mov	r0, #1
   1eb50:	b	1eab8 <add_exclude@@Base+0x9804>
   1eb54:	ldrb	r3, [r4, #177]	; 0xb1
   1eb58:	cmp	r3, #0
   1eb5c:	beq	1eb74 <add_exclude@@Base+0x98c0>
   1eb60:	ldr	r3, [r4, #176]	; 0xb0
   1eb64:	bic	r3, r3, #-16777216	; 0xff000000
   1eb68:	bic	r3, r3, #255	; 0xff
   1eb6c:	cmp	r3, #11776	; 0x2e00
   1eb70:	bne	1eb4c <add_exclude@@Base+0x9898>
   1eb74:	ldr	r0, [r4, #48]	; 0x30
   1eb78:	cmp	r0, #0
   1eb7c:	movne	r0, #5
   1eb80:	moveq	r0, #1
   1eb84:	b	1eab8 <add_exclude@@Base+0x9804>
   1eb88:	mov	r0, #3
   1eb8c:	ldr	r1, [r4, #24]
   1eb90:	mov	r2, r5
   1eb94:	bl	11d7c <__lxstat64@plt>
   1eb98:	cmp	r0, #0
   1eb9c:	streq	r0, [r7]
   1eba0:	moveq	r0, #13
   1eba4:	beq	1eab8 <add_exclude@@Base+0x9804>
   1eba8:	b	1eaa0 <add_exclude@@Base+0x97ec>
   1ebac:	push	{r3, r4, r5, lr}
   1ebb0:	mov	r4, r0
   1ebb4:	ldr	r3, [r1]
   1ebb8:	add	r0, r3, #256	; 0x100
   1ebbc:	add	r2, r0, r2
   1ebc0:	cmp	r3, r2
   1ebc4:	bhi	1ebf0 <add_exclude@@Base+0x993c>
   1ebc8:	str	r2, [r1]
   1ebcc:	mov	r1, r2
   1ebd0:	ldr	r0, [r4]
   1ebd4:	bl	119ec <realloc@plt>
   1ebd8:	subs	r5, r0, #0
   1ebdc:	strne	r5, [r4]
   1ebe0:	movne	r3, #1
   1ebe4:	beq	1ec18 <add_exclude@@Base+0x9964>
   1ebe8:	mov	r0, r3
   1ebec:	pop	{r3, r4, r5, pc}
   1ebf0:	ldr	r0, [r4]
   1ebf4:	mov	r5, #0
   1ebf8:	bl	11974 <free@plt>
   1ebfc:	str	r5, [r4]
   1ec00:	bl	11bc0 <__errno_location@plt>
   1ec04:	mov	r3, r5
   1ec08:	mov	r2, #36	; 0x24
   1ec0c:	str	r2, [r0]
   1ec10:	mov	r0, r3
   1ec14:	pop	{r3, r4, r5, pc}
   1ec18:	ldr	r0, [r4]
   1ec1c:	bl	11974 <free@plt>
   1ec20:	str	r5, [r4]
   1ec24:	mov	r3, r5
   1ec28:	b	1ebe8 <add_exclude@@Base+0x9934>
   1ec2c:	movw	r3, #258	; 0x102
   1ec30:	and	r3, r0, r3
   1ec34:	cmp	r3, #0
   1ec38:	ldr	ip, [pc, #116]	; 1ecb4 <add_exclude@@Base+0x9a00>
   1ec3c:	push	{r4, lr}
   1ec40:	add	ip, pc, ip
   1ec44:	sub	sp, sp, #8
   1ec48:	mov	r4, r1
   1ec4c:	beq	1ec8c <add_exclude@@Base+0x99d8>
   1ec50:	ldr	lr, [pc, #96]	; 1ecb8 <add_exclude@@Base+0x9a04>
   1ec54:	mov	r0, #31
   1ec58:	ldr	r2, [pc, #92]	; 1ecbc <add_exclude@@Base+0x9a08>
   1ec5c:	mov	r1, #0
   1ec60:	ldr	r3, [pc, #88]	; 1ecc0 <add_exclude@@Base+0x9a0c>
   1ec64:	ldr	ip, [ip, lr]
   1ec68:	add	r2, pc, r2
   1ec6c:	add	r3, pc, r3
   1ec70:	str	ip, [sp]
   1ec74:	bl	17c3c <add_exclude@@Base+0x2988>
   1ec78:	str	r0, [r4]
   1ec7c:	adds	r0, r0, #0
   1ec80:	movne	r0, #1
   1ec84:	add	sp, sp, #8
   1ec88:	pop	{r4, pc}
   1ec8c:	mov	r0, #32
   1ec90:	bl	11ac4 <malloc@plt>
   1ec94:	cmp	r0, #0
   1ec98:	str	r0, [r4]
   1ec9c:	moveq	r0, r0
   1eca0:	beq	1ec84 <add_exclude@@Base+0x99d0>
   1eca4:	bl	213a8 <fts_children@@Base+0xc04>
   1eca8:	mov	r0, #1
   1ecac:	add	sp, sp, #8
   1ecb0:	pop	{r4, pc}
   1ecb4:			; <UNDEFINED> instruction: 0x000193b8
   1ecb8:			; <UNDEFINED> instruction: 0x000001b0
   1ecbc:			; <UNDEFINED> instruction: 0xfffffab0
   1ecc0:			; <UNDEFINED> instruction: 0xfffffa64
   1ecc4:	tst	r1, #16
   1ecc8:	push	{r4, lr}
   1eccc:	moveq	r3, #18688	; 0x4900
   1ecd0:	movne	r3, #51456	; 0xc900
   1ecd4:	tst	r1, #2048	; 0x800
   1ecd8:	moveq	ip, #0
   1ecdc:	movne	ip, #262144	; 0x40000
   1ece0:	tst	r1, #512	; 0x200
   1ece4:	orr	r3, ip, r3
   1ece8:	beq	1ed18 <add_exclude@@Base+0x9a64>
   1ecec:	mov	r1, r2
   1ecf0:	mov	r2, r3
   1ecf4:	bl	23144 <fts_children@@Base+0x29a0>
   1ecf8:	mov	r4, r0
   1ecfc:	cmp	r4, #0
   1ed00:	blt	1ed10 <add_exclude@@Base+0x9a5c>
   1ed04:	mov	r0, r4
   1ed08:	mov	r1, #1
   1ed0c:	bl	212b8 <fts_children@@Base+0xb14>
   1ed10:	mov	r0, r4
   1ed14:	pop	{r4, pc}
   1ed18:	mov	r0, r2
   1ed1c:	mov	r1, r3
   1ed20:	bl	2149c <fts_children@@Base+0xcf8>
   1ed24:	mov	r4, r0
   1ed28:	b	1ecfc <add_exclude@@Base+0x9a48>
   1ed2c:	movw	r3, #258	; 0x102
   1ed30:	and	r3, r0, r3
   1ed34:	cmp	r3, #0
   1ed38:	push	{r4, r5, r6, r7, r8, lr}
   1ed3c:	mov	r8, r1
   1ed40:	mov	r6, r2
   1ed44:	beq	1edac <add_exclude@@Base+0x9af8>
   1ed48:	mov	r0, #24
   1ed4c:	bl	11ac4 <malloc@plt>
   1ed50:	subs	r7, r0, #0
   1ed54:	beq	1edd8 <add_exclude@@Base+0x9b24>
   1ed58:	ldrd	r4, [r6, #72]	; 0x48
   1ed5c:	mov	r1, r7
   1ed60:	strd	r4, [r7]
   1ed64:	ldrd	r4, [r6, #168]	; 0xa8
   1ed68:	str	r6, [r7, #16]
   1ed6c:	strd	r4, [r7, #8]
   1ed70:	ldr	r0, [r8]
   1ed74:	bl	18264 <add_exclude@@Base+0x2fb0>
   1ed78:	cmp	r7, r0
   1ed7c:	mov	r4, r0
   1ed80:	beq	1edd0 <add_exclude@@Base+0x9b1c>
   1ed84:	mov	r0, r7
   1ed88:	bl	11974 <free@plt>
   1ed8c:	cmp	r4, #0
   1ed90:	beq	1edd8 <add_exclude@@Base+0x9b24>
   1ed94:	ldr	r3, [r4, #16]
   1ed98:	mov	r2, #2
   1ed9c:	mov	r0, #1
   1eda0:	strh	r2, [r6, #60]	; 0x3c
   1eda4:	str	r3, [r6]
   1eda8:	pop	{r4, r5, r6, r7, r8, pc}
   1edac:	ldr	r0, [r1]
   1edb0:	add	r1, r2, #72	; 0x48
   1edb4:	bl	213c4 <fts_children@@Base+0xc20>
   1edb8:	cmp	r0, #0
   1edbc:	beq	1edd0 <add_exclude@@Base+0x9b1c>
   1edc0:	mov	r3, #2
   1edc4:	str	r6, [r6]
   1edc8:	strh	r3, [r6, #60]	; 0x3c
   1edcc:	pop	{r4, r5, r6, r7, r8, pc}
   1edd0:	mov	r0, #1
   1edd4:	pop	{r4, r5, r6, r7, r8, pc}
   1edd8:	mov	r0, #0
   1eddc:	pop	{r4, r5, r6, r7, r8, pc}
   1ede0:	ldr	ip, [pc, #568]	; 1f020 <add_exclude@@Base+0x9d6c>
   1ede4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ede8:	mov	sl, r0
   1edec:	ldr	r0, [pc, #560]	; 1f024 <add_exclude@@Base+0x9d70>
   1edf0:	add	ip, pc, ip
   1edf4:	sub	sp, sp, #124	; 0x7c
   1edf8:	mov	r9, r3
   1edfc:	mov	r3, ip
   1ee00:	mov	r5, r1
   1ee04:	ldr	r0, [ip, r0]
   1ee08:	mov	fp, r2
   1ee0c:	ldr	r4, [sp, #160]	; 0xa0
   1ee10:	ldr	r3, [r0]
   1ee14:	cmp	r4, #0
   1ee18:	str	r0, [sp]
   1ee1c:	moveq	r7, r4
   1ee20:	str	r3, [sp, #116]	; 0x74
   1ee24:	beq	1ee38 <add_exclude@@Base+0x9b84>
   1ee28:	ldrb	r3, [r4]
   1ee2c:	cmp	r3, #46	; 0x2e
   1ee30:	beq	1ef10 <add_exclude@@Base+0x9c5c>
   1ee34:	mov	r7, #0
   1ee38:	ldr	r6, [sl, #48]	; 0x30
   1ee3c:	ands	r8, r6, #4
   1ee40:	beq	1ee84 <add_exclude@@Base+0x9bd0>
   1ee44:	ands	r8, r6, #512	; 0x200
   1ee48:	beq	1ee64 <add_exclude@@Base+0x9bb0>
   1ee4c:	cmp	r9, #0
   1ee50:	movlt	r8, #0
   1ee54:	blt	1ee64 <add_exclude@@Base+0x9bb0>
   1ee58:	mov	r0, r9
   1ee5c:	mov	r8, #0
   1ee60:	bl	11d70 <close@plt>
   1ee64:	ldr	r1, [sp]
   1ee68:	mov	r0, r8
   1ee6c:	ldr	r2, [sp, #116]	; 0x74
   1ee70:	ldr	r3, [r1]
   1ee74:	cmp	r2, r3
   1ee78:	bne	1f014 <add_exclude@@Base+0x9d60>
   1ee7c:	add	sp, sp, #124	; 0x7c
   1ee80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee84:	lsr	r2, r9, #31
   1ee88:	tst	r7, r2
   1ee8c:	bne	1ef2c <add_exclude@@Base+0x9c78>
   1ee90:	cmp	r2, #0
   1ee94:	streq	r9, [sp, #4]
   1ee98:	bne	1f018 <add_exclude@@Base+0x9d64>
   1ee9c:	tst	r6, #2
   1eea0:	bne	1eed0 <add_exclude@@Base+0x9c1c>
   1eea4:	cmp	r4, #0
   1eea8:	beq	1ef74 <add_exclude@@Base+0x9cc0>
   1eeac:	ldrb	r2, [r4]
   1eeb0:	cmp	r2, #46	; 0x2e
   1eeb4:	bne	1ef74 <add_exclude@@Base+0x9cc0>
   1eeb8:	ldrb	r2, [r4, #1]
   1eebc:	cmp	r2, #46	; 0x2e
   1eec0:	bne	1ef74 <add_exclude@@Base+0x9cc0>
   1eec4:	ldrb	r2, [r4, #2]
   1eec8:	cmp	r2, #0
   1eecc:	bne	1ef74 <add_exclude@@Base+0x9cc0>
   1eed0:	mov	r0, #3
   1eed4:	ldr	r1, [sp, #4]
   1eed8:	add	r2, sp, #8
   1eedc:	bl	11a34 <__fxstat64@plt>
   1eee0:	cmp	r0, #0
   1eee4:	beq	1ef8c <add_exclude@@Base+0x9cd8>
   1eee8:	mvn	r8, #0
   1eeec:	cmp	r9, #0
   1eef0:	bge	1ee64 <add_exclude@@Base+0x9bb0>
   1eef4:	bl	11bc0 <__errno_location@plt>
   1eef8:	ldr	r5, [r0]
   1eefc:	mov	r4, r0
   1ef00:	ldr	r0, [sp, #4]
   1ef04:	bl	11d70 <close@plt>
   1ef08:	str	r5, [r4]
   1ef0c:	b	1ee64 <add_exclude@@Base+0x9bb0>
   1ef10:	ldrb	r3, [r4, #1]
   1ef14:	cmp	r3, #46	; 0x2e
   1ef18:	bne	1ee34 <add_exclude@@Base+0x9b80>
   1ef1c:	ldrb	r3, [r4, #2]
   1ef20:	rsbs	r7, r3, #1
   1ef24:	movcc	r7, #0
   1ef28:	b	1ee38 <add_exclude@@Base+0x9b84>
   1ef2c:	tst	r6, #512	; 0x200
   1ef30:	bne	1efb0 <add_exclude@@Base+0x9cfc>
   1ef34:	mov	r1, r6
   1ef38:	mov	r7, #1
   1ef3c:	ldr	r0, [sl, #32]
   1ef40:	mov	r2, r4
   1ef44:	bl	1ecc4 <add_exclude@@Base+0x9a10>
   1ef48:	cmp	r0, #0
   1ef4c:	str	r0, [sp, #4]
   1ef50:	blt	1f00c <add_exclude@@Base+0x9d58>
   1ef54:	ldr	r6, [sl, #48]	; 0x30
   1ef58:	b	1ee9c <add_exclude@@Base+0x9be8>
   1ef5c:	ldrd	r4, [fp]
   1ef60:	ldrd	r0, [sp, #104]	; 0x68
   1ef64:	cmp	r5, r1
   1ef68:	cmpeq	r4, r0
   1ef6c:	bne	1efa0 <add_exclude@@Base+0x9cec>
   1ef70:	ldr	r6, [sl, #48]	; 0x30
   1ef74:	tst	r6, #512	; 0x200
   1ef78:	bne	1eff4 <add_exclude@@Base+0x9d40>
   1ef7c:	ldr	r0, [sp, #4]
   1ef80:	bl	11cf8 <fchdir@plt>
   1ef84:	mov	r8, r0
   1ef88:	b	1eeec <add_exclude@@Base+0x9c38>
   1ef8c:	ldrd	r2, [r5]
   1ef90:	ldrd	r4, [sp, #8]
   1ef94:	cmp	r3, r5
   1ef98:	cmpeq	r2, r4
   1ef9c:	beq	1ef5c <add_exclude@@Base+0x9ca8>
   1efa0:	bl	11bc0 <__errno_location@plt>
   1efa4:	mov	r3, #2
   1efa8:	str	r3, [r0]
   1efac:	b	1eee8 <add_exclude@@Base+0x9c34>
   1efb0:	add	r7, sl, #60	; 0x3c
   1efb4:	mov	r0, r7
   1efb8:	bl	21534 <fts_children@@Base+0xd90>
   1efbc:	cmp	r0, #0
   1efc0:	bne	1ef34 <add_exclude@@Base+0x9c80>
   1efc4:	mov	r0, r7
   1efc8:	bl	21580 <fts_children@@Base+0xddc>
   1efcc:	cmp	r0, #0
   1efd0:	str	r0, [sp, #4]
   1efd4:	ldrlt	r1, [sl, #48]	; 0x30
   1efd8:	blt	1ef38 <add_exclude@@Base+0x9c84>
   1efdc:	ldr	r6, [sl, #48]	; 0x30
   1efe0:	mov	r7, #1
   1efe4:	ldr	r9, [sp, #4]
   1efe8:	tst	r6, #2
   1efec:	beq	1ef74 <add_exclude@@Base+0x9cc0>
   1eff0:	b	1eed0 <add_exclude@@Base+0x9c1c>
   1eff4:	eor	r2, r7, #1
   1eff8:	mov	r0, sl
   1effc:	ldr	r1, [sp, #4]
   1f000:	uxtb	r2, r2
   1f004:	bl	1e974 <add_exclude@@Base+0x96c0>
   1f008:	b	1ee64 <add_exclude@@Base+0x9bb0>
   1f00c:	mvn	r8, #0
   1f010:	b	1ee64 <add_exclude@@Base+0x9bb0>
   1f014:	bl	119d4 <__stack_chk_fail@plt>
   1f018:	mov	r1, r6
   1f01c:	b	1ef3c <add_exclude@@Base+0x9c88>
   1f020:	andeq	r9, r1, r8, lsl #4
   1f024:			; <UNDEFINED> instruction: 0x000001b4
   1f028:	push	{r4, r5, r6, r7, lr}
   1f02c:	movw	r3, #258	; 0x102
   1f030:	ldr	r5, [pc, #216]	; 1f110 <add_exclude@@Base+0x9e5c>
   1f034:	and	r3, r0, r3
   1f038:	ldr	r4, [pc, #212]	; 1f114 <add_exclude@@Base+0x9e60>
   1f03c:	cmp	r3, #0
   1f040:	add	r5, pc, r5
   1f044:	sub	sp, sp, #36	; 0x24
   1f048:	mov	ip, r1
   1f04c:	ldr	r6, [r5, r4]
   1f050:	mov	r3, r5
   1f054:	ldr	r3, [r6]
   1f058:	str	r3, [sp, #28]
   1f05c:	bne	1f0b4 <add_exclude@@Base+0x9e00>
   1f060:	ldr	r3, [r2, #4]
   1f064:	cmp	r3, #0
   1f068:	beq	1f09c <add_exclude@@Base+0x9de8>
   1f06c:	ldr	r1, [r3, #48]	; 0x30
   1f070:	cmp	r1, #0
   1f074:	blt	1f09c <add_exclude@@Base+0x9de8>
   1f078:	ldr	r7, [ip]
   1f07c:	ldrd	r0, [r7, #16]
   1f080:	orrs	r4, r0, r1
   1f084:	beq	1f10c <add_exclude@@Base+0x9e58>
   1f088:	ldrd	r4, [r7]
   1f08c:	ldrd	r0, [r2, #168]	; 0xa8
   1f090:	cmp	r5, r1
   1f094:	cmpeq	r4, r0
   1f098:	beq	1f0e0 <add_exclude@@Base+0x9e2c>
   1f09c:	ldr	r2, [sp, #28]
   1f0a0:	ldr	r3, [r6]
   1f0a4:	cmp	r2, r3
   1f0a8:	bne	1f108 <add_exclude@@Base+0x9e54>
   1f0ac:	add	sp, sp, #36	; 0x24
   1f0b0:	pop	{r4, r5, r6, r7, pc}
   1f0b4:	ldrd	r4, [r2, #72]	; 0x48
   1f0b8:	mov	r1, sp
   1f0bc:	ldrd	r2, [r2, #168]	; 0xa8
   1f0c0:	ldr	r0, [ip]
   1f0c4:	strd	r4, [sp]
   1f0c8:	strd	r2, [sp, #8]
   1f0cc:	bl	182d8 <add_exclude@@Base+0x3024>
   1f0d0:	cmp	r0, #0
   1f0d4:	beq	1f10c <add_exclude@@Base+0x9e58>
   1f0d8:	bl	11974 <free@plt>
   1f0dc:	b	1f09c <add_exclude@@Base+0x9de8>
   1f0e0:	ldrd	r0, [r7, #8]
   1f0e4:	ldrd	r4, [r2, #72]	; 0x48
   1f0e8:	cmp	r1, r5
   1f0ec:	cmpeq	r0, r4
   1f0f0:	ldrdeq	r0, [r3, #72]	; 0x48
   1f0f4:	strdeq	r0, [r7, #8]
   1f0f8:	ldreq	r1, [ip]
   1f0fc:	ldrdeq	r2, [r3, #168]	; 0xa8
   1f100:	strdeq	r2, [r1]
   1f104:	b	1f09c <add_exclude@@Base+0x9de8>
   1f108:	bl	119d4 <__stack_chk_fail@plt>
   1f10c:	bl	11d64 <abort@plt>
   1f110:			; <UNDEFINED> instruction: 0x00018fb8
   1f114:			; <UNDEFINED> instruction: 0x000001b4
   1f118:	ldr	r3, [pc, #2256]	; 1f9f0 <add_exclude@@Base+0xa73c>
   1f11c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f120:	add	r3, pc, r3
   1f124:	ldr	r2, [pc, #2248]	; 1f9f4 <add_exclude@@Base+0xa740>
   1f128:	sub	sp, sp, #164	; 0xa4
   1f12c:	ldr	r9, [r0]
   1f130:	mov	r5, r0
   1f134:	str	r1, [sp, #52]	; 0x34
   1f138:	ldr	r2, [r3, r2]
   1f13c:	ldr	r0, [r9, #12]
   1f140:	adds	r1, r0, #0
   1f144:	ldr	r3, [r2]
   1f148:	str	r2, [sp, #48]	; 0x30
   1f14c:	movne	r1, #1
   1f150:	cmp	r1, #0
   1f154:	str	r1, [sp, #44]	; 0x2c
   1f158:	str	r3, [sp, #156]	; 0x9c
   1f15c:	bne	1f690 <add_exclude@@Base+0xa3dc>
   1f160:	ldr	r3, [r5, #48]	; 0x30
   1f164:	ldr	r1, [r9, #24]
   1f168:	and	r3, r3, #516	; 0x204
   1f16c:	cmp	r3, #512	; 0x200
   1f170:	ldr	r3, [r5, #48]	; 0x30
   1f174:	ldreq	r0, [r5, #32]
   1f178:	mvnne	r0, #99	; 0x63
   1f17c:	tst	r3, #16
   1f180:	moveq	r2, #18688	; 0x4900
   1f184:	bne	1f61c <add_exclude@@Base+0xa368>
   1f188:	tst	r3, #2048	; 0x800
   1f18c:	moveq	r3, #0
   1f190:	movne	r3, #262144	; 0x40000
   1f194:	orr	r2, r3, r2
   1f198:	bl	23144 <fts_children@@Base+0x29a0>
   1f19c:	subs	r4, r0, #0
   1f1a0:	blt	1f8bc <add_exclude@@Base+0xa608>
   1f1a4:	mov	r1, #1
   1f1a8:	bl	212b8 <fts_children@@Base+0xb14>
   1f1ac:	mov	r0, r4
   1f1b0:	bl	11ce0 <fdopendir@plt>
   1f1b4:	cmp	r0, #0
   1f1b8:	beq	1f8a4 <add_exclude@@Base+0xa5f0>
   1f1bc:	ldrh	r3, [r9, #60]	; 0x3c
   1f1c0:	str	r0, [r9, #12]
   1f1c4:	cmp	r3, #11
   1f1c8:	beq	1f8d8 <add_exclude@@Base+0xa624>
   1f1cc:	ldr	r0, [r5, #48]	; 0x30
   1f1d0:	tst	r0, #256	; 0x100
   1f1d4:	bne	1f700 <add_exclude@@Base+0xa44c>
   1f1d8:	ldr	r2, [r5, #44]	; 0x2c
   1f1dc:	movw	r3, #34464	; 0x86a0
   1f1e0:	movt	r3, #1
   1f1e4:	cmp	r2, #0
   1f1e8:	mvnne	r3, #0
   1f1ec:	str	r3, [sp, #20]
   1f1f0:	ldr	r3, [sp, #52]	; 0x34
   1f1f4:	cmp	r3, #2
   1f1f8:	moveq	r6, #0
   1f1fc:	beq	1f214 <add_exclude@@Base+0x9f60>
   1f200:	ldr	r3, [r5, #48]	; 0x30
   1f204:	and	r3, r3, #24
   1f208:	cmp	r3, #24
   1f20c:	mvnne	r6, #0
   1f210:	beq	1f6e8 <add_exclude@@Base+0xa434>
   1f214:	ldr	r1, [sp, #44]	; 0x2c
   1f218:	cmp	r1, #0
   1f21c:	movne	r1, #1
   1f220:	strne	r1, [sp, #60]	; 0x3c
   1f224:	beq	1f5c0 <add_exclude@@Base+0xa30c>
   1f228:	ldr	r3, [r9, #40]	; 0x28
   1f22c:	ldr	r2, [r9, #28]
   1f230:	str	r3, [sp, #28]
   1f234:	sub	r3, r3, #1
   1f238:	ldr	r1, [sp, #28]
   1f23c:	ldrb	r2, [r2, r3]
   1f240:	cmp	r2, #47	; 0x2f
   1f244:	moveq	r1, r3
   1f248:	ands	r0, r0, #4
   1f24c:	str	r1, [sp, #28]
   1f250:	ldrne	r3, [r5, #24]
   1f254:	movne	r1, #47	; 0x2f
   1f258:	ldrne	r0, [sp, #28]
   1f25c:	streq	r0, [sp, #36]	; 0x24
   1f260:	addne	r2, r3, r0
   1f264:	strbne	r1, [r3, r0]
   1f268:	addne	r2, r2, #1
   1f26c:	ldr	r3, [r9, #48]	; 0x30
   1f270:	add	r0, r5, #48	; 0x30
   1f274:	ldr	r1, [sp, #28]
   1f278:	add	r3, r3, #1
   1f27c:	ldr	fp, [r5, #36]	; 0x24
   1f280:	str	r3, [sp, #24]
   1f284:	add	r1, r1, #1
   1f288:	ldr	r3, [pc, #1896]	; 1f9f8 <add_exclude@@Base+0xa744>
   1f28c:	rsb	fp, r1, fp
   1f290:	strne	r2, [sp, #36]	; 0x24
   1f294:	mov	r2, #0
   1f298:	add	r3, pc, r3
   1f29c:	str	r1, [sp, #12]
   1f2a0:	str	r2, [sp, #32]
   1f2a4:	mov	sl, r2
   1f2a8:	mov	r7, r2
   1f2ac:	str	r2, [sp, #16]
   1f2b0:	str	r3, [sp, #40]	; 0x28
   1f2b4:	str	r0, [sp, #56]	; 0x38
   1f2b8:	b	1f388 <add_exclude@@Base+0xa0d4>
   1f2bc:	ldr	r2, [sp, #12]
   1f2c0:	adds	r0, r0, r2
   1f2c4:	bcs	1f464 <add_exclude@@Base+0xa1b0>
   1f2c8:	ldr	r3, [sp, #24]
   1f2cc:	str	r3, [r4, #48]	; 0x30
   1f2d0:	ldr	r3, [r5]
   1f2d4:	str	r0, [r4, #40]	; 0x28
   1f2d8:	str	r3, [r4, #4]
   1f2dc:	ldrd	r2, [r8]
   1f2e0:	strd	r2, [r4, #168]	; 0xa8
   1f2e4:	ldr	r3, [r5, #48]	; 0x30
   1f2e8:	tst	r3, #4
   1f2ec:	addeq	r3, r4, #176	; 0xb0
   1f2f0:	streq	r3, [r4, #24]
   1f2f4:	bne	1f4ac <add_exclude@@Base+0xa1f8>
   1f2f8:	ldr	r3, [r5, #44]	; 0x2c
   1f2fc:	cmp	r3, #0
   1f300:	beq	1f310 <add_exclude@@Base+0xa05c>
   1f304:	ldr	r3, [r5, #48]	; 0x30
   1f308:	ands	r3, r3, #1024	; 0x400
   1f30c:	beq	1f4cc <add_exclude@@Base+0xa218>
   1f310:	ldr	r3, [r5, #48]	; 0x30
   1f314:	and	r3, r3, #24
   1f318:	cmp	r3, #24
   1f31c:	movne	r2, #0
   1f320:	beq	1f504 <add_exclude@@Base+0xa250>
   1f324:	mov	r0, #11
   1f328:	strh	r0, [r4, #60]	; 0x3c
   1f32c:	ldrb	r3, [r8, #18]
   1f330:	sub	r3, r3, #1
   1f334:	cmp	r3, #11
   1f338:	ldrls	r1, [sp, #40]	; 0x28
   1f33c:	movhi	r3, #0
   1f340:	ldrls	r3, [r1, r3, lsl #2]
   1f344:	cmp	r2, #0
   1f348:	moveq	r2, #2
   1f34c:	movne	r2, #1
   1f350:	str	r3, [r4, #88]	; 0x58
   1f354:	mov	r3, #0
   1f358:	strd	r2, [r4, #120]	; 0x78
   1f35c:	ldr	r2, [sp, #16]
   1f360:	add	r7, r7, #1
   1f364:	ldr	r0, [sp, #20]
   1f368:	mov	r3, #0
   1f36c:	cmp	r2, #0
   1f370:	str	r3, [r4, #8]
   1f374:	streq	r4, [sp, #16]
   1f378:	strne	r4, [sl, #8]
   1f37c:	cmp	r0, r7
   1f380:	bls	1f52c <add_exclude@@Base+0xa278>
   1f384:	mov	sl, r4
   1f388:	ldr	r0, [r9, #12]
   1f38c:	cmp	r0, #0
   1f390:	beq	1f52c <add_exclude@@Base+0xa278>
   1f394:	bl	11cd4 <readdir64@plt>
   1f398:	subs	r8, r0, #0
   1f39c:	beq	1f518 <add_exclude@@Base+0xa264>
   1f3a0:	ldr	r3, [r5, #48]	; 0x30
   1f3a4:	tst	r3, #32
   1f3a8:	bne	1f3b8 <add_exclude@@Base+0xa104>
   1f3ac:	ldrb	r3, [r8, #19]
   1f3b0:	cmp	r3, #46	; 0x2e
   1f3b4:	beq	1f4e4 <add_exclude@@Base+0xa230>
   1f3b8:	add	r6, r8, #19
   1f3bc:	mov	r0, r6
   1f3c0:	bl	11b84 <strlen@plt>
   1f3c4:	mov	r1, r6
   1f3c8:	mov	r2, r0
   1f3cc:	mov	r0, r5
   1f3d0:	bl	1e894 <add_exclude@@Base+0x95e0>
   1f3d4:	subs	r4, r0, #0
   1f3d8:	beq	1f85c <add_exclude@@Base+0xa5a8>
   1f3dc:	mov	r0, r6
   1f3e0:	bl	11b84 <strlen@plt>
   1f3e4:	cmp	fp, r0
   1f3e8:	bhi	1f2bc <add_exclude@@Base+0xa008>
   1f3ec:	mov	r3, r5
   1f3f0:	ldr	r1, [sp, #28]
   1f3f4:	ldr	fp, [r3, #24]!
   1f3f8:	add	r2, r1, #2
   1f3fc:	add	r1, r5, #36	; 0x24
   1f400:	add	r2, r2, r0
   1f404:	mov	r0, r3
   1f408:	bl	1ebac <add_exclude@@Base+0x98f8>
   1f40c:	cmp	r0, #0
   1f410:	beq	1f85c <add_exclude@@Base+0xa5a8>
   1f414:	ldr	r3, [r5, #24]
   1f418:	cmp	r3, fp
   1f41c:	beq	1f444 <add_exclude@@Base+0xa190>
   1f420:	ldr	r2, [r5, #48]	; 0x30
   1f424:	tst	r2, #4
   1f428:	ldrne	r2, [sp, #12]
   1f42c:	moveq	r0, #1
   1f430:	streq	r0, [sp, #32]
   1f434:	addne	r3, r3, r2
   1f438:	strne	r3, [sp, #36]	; 0x24
   1f43c:	movne	r3, #1
   1f440:	strne	r3, [sp, #32]
   1f444:	ldr	r1, [sp, #12]
   1f448:	mov	r0, r6
   1f44c:	ldr	fp, [r5, #36]	; 0x24
   1f450:	rsb	fp, r1, fp
   1f454:	bl	11b84 <strlen@plt>
   1f458:	ldr	r2, [sp, #12]
   1f45c:	adds	r0, r0, r2
   1f460:	bcc	1f2c8 <add_exclude@@Base+0xa014>
   1f464:	mov	r0, r4
   1f468:	mov	r4, #0
   1f46c:	bl	11974 <free@plt>
   1f470:	ldr	r0, [sp, #16]
   1f474:	bl	1e904 <add_exclude@@Base+0x9650>
   1f478:	ldr	r0, [r9, #12]
   1f47c:	bl	11d88 <closedir@plt>
   1f480:	str	r4, [r9, #12]
   1f484:	mov	r3, #7
   1f488:	strh	r3, [r9, #60]	; 0x3c
   1f48c:	ldr	r3, [r5, #48]	; 0x30
   1f490:	orr	r3, r3, #16384	; 0x4000
   1f494:	str	r3, [r5, #48]	; 0x30
   1f498:	bl	11bc0 <__errno_location@plt>
   1f49c:	mov	r2, #36	; 0x24
   1f4a0:	mov	r3, r4
   1f4a4:	str	r2, [r0]
   1f4a8:	b	1f6bc <add_exclude@@Base+0xa408>
   1f4ac:	ldr	r3, [r4, #28]
   1f4b0:	add	r1, r4, #176	; 0xb0
   1f4b4:	ldr	r2, [r4, #52]	; 0x34
   1f4b8:	ldr	r0, [sp, #36]	; 0x24
   1f4bc:	str	r3, [r4, #24]
   1f4c0:	add	r2, r2, #1
   1f4c4:	bl	11968 <memmove@plt>
   1f4c8:	b	1f2f8 <add_exclude@@Base+0xa044>
   1f4cc:	ldr	r0, [r5, #32]
   1f4d0:	mov	r2, r4
   1f4d4:	ldr	r1, [sp, #56]	; 0x38
   1f4d8:	bl	1ea38 <add_exclude@@Base+0x9784>
   1f4dc:	strh	r0, [r4, #60]	; 0x3c
   1f4e0:	b	1f35c <add_exclude@@Base+0xa0a8>
   1f4e4:	ldrb	r3, [r8, #20]
   1f4e8:	cmp	r3, #0
   1f4ec:	beq	1f4fc <add_exclude@@Base+0xa248>
   1f4f0:	ldrh	r3, [r8, #20]
   1f4f4:	cmp	r3, #46	; 0x2e
   1f4f8:	bne	1f3b8 <add_exclude@@Base+0xa104>
   1f4fc:	mov	r4, sl
   1f500:	b	1f384 <add_exclude@@Base+0xa0d0>
   1f504:	ldrb	r3, [r8, #18]
   1f508:	tst	r3, #251	; 0xfb
   1f50c:	moveq	r2, #0
   1f510:	movne	r2, #1
   1f514:	b	1f324 <add_exclude@@Base+0xa070>
   1f518:	ldr	r0, [r9, #12]
   1f51c:	cmp	r0, #0
   1f520:	beq	1f52c <add_exclude@@Base+0xa278>
   1f524:	bl	11d88 <closedir@plt>
   1f528:	str	r8, [r9, #12]
   1f52c:	ldr	r1, [sp, #32]
   1f530:	cmp	r1, #0
   1f534:	bne	1f750 <add_exclude@@Base+0xa49c>
   1f538:	ldr	r3, [r5, #48]	; 0x30
   1f53c:	tst	r3, #4
   1f540:	beq	1f574 <add_exclude@@Base+0xa2c0>
   1f544:	ldr	r3, [r5, #36]	; 0x24
   1f548:	ldr	r2, [sp, #12]
   1f54c:	cmp	r3, r2
   1f550:	beq	1f55c <add_exclude@@Base+0xa2a8>
   1f554:	cmp	r7, #0
   1f558:	bne	1f568 <add_exclude@@Base+0xa2b4>
   1f55c:	ldr	r3, [sp, #36]	; 0x24
   1f560:	sub	r3, r3, #1
   1f564:	str	r3, [sp, #36]	; 0x24
   1f568:	ldr	r0, [sp, #36]	; 0x24
   1f56c:	mov	r3, #0
   1f570:	strb	r3, [r0]
   1f574:	ldr	r1, [sp, #44]	; 0x2c
   1f578:	ldr	r2, [sp, #60]	; 0x3c
   1f57c:	eor	r3, r1, #1
   1f580:	tst	r2, r3
   1f584:	bne	1f63c <add_exclude@@Base+0xa388>
   1f588:	cmp	r7, #0
   1f58c:	beq	1f928 <add_exclude@@Base+0xa674>
   1f590:	movw	r3, #10000	; 0x2710
   1f594:	cmp	r7, r3
   1f598:	bls	1f6a4 <add_exclude@@Base+0xa3f0>
   1f59c:	ldr	r3, [r5, #44]	; 0x2c
   1f5a0:	cmp	r3, #0
   1f5a4:	beq	1f948 <add_exclude@@Base+0xa694>
   1f5a8:	mov	r0, r5
   1f5ac:	ldr	r1, [sp, #16]
   1f5b0:	mov	r2, r7
   1f5b4:	bl	1e7a4 <add_exclude@@Base+0x94f0>
   1f5b8:	mov	r3, r0
   1f5bc:	b	1f6bc <add_exclude@@Base+0xa408>
   1f5c0:	adds	r6, r6, #0
   1f5c4:	ldr	r2, [sp, #52]	; 0x34
   1f5c8:	movne	r6, #1
   1f5cc:	subs	r3, r2, #3
   1f5d0:	rsbs	r7, r3, #0
   1f5d4:	adcs	r7, r7, r3
   1f5d8:	orrs	r3, r6, r7
   1f5dc:	beq	1f6dc <add_exclude@@Base+0xa428>
   1f5e0:	tst	r0, #512	; 0x200
   1f5e4:	bne	1f7e0 <add_exclude@@Base+0xa52c>
   1f5e8:	mov	r3, #0
   1f5ec:	mov	r0, r5
   1f5f0:	str	r3, [sp]
   1f5f4:	add	r1, r9, #72	; 0x48
   1f5f8:	add	r2, r9, #168	; 0xa8
   1f5fc:	mov	r3, r4
   1f600:	bl	1ede0 <add_exclude@@Base+0x9b2c>
   1f604:	cmp	r0, #0
   1f608:	bne	1f7fc <add_exclude@@Base+0xa548>
   1f60c:	mov	r3, #1
   1f610:	ldr	r0, [r5, #48]	; 0x30
   1f614:	str	r3, [sp, #60]	; 0x3c
   1f618:	b	1f228 <add_exclude@@Base+0x9f74>
   1f61c:	tst	r3, #1
   1f620:	moveq	r2, #51456	; 0xc900
   1f624:	beq	1f188 <add_exclude@@Base+0x9ed4>
   1f628:	ldr	r2, [r9, #48]	; 0x30
   1f62c:	cmp	r2, #0
   1f630:	movne	r2, #51456	; 0xc900
   1f634:	moveq	r2, #18688	; 0x4900
   1f638:	b	1f188 <add_exclude@@Base+0x9ed4>
   1f63c:	ldr	r3, [sp, #52]	; 0x34
   1f640:	cmp	r3, #1
   1f644:	cmpne	r7, #0
   1f648:	bne	1f590 <add_exclude@@Base+0xa2dc>
   1f64c:	ldr	r3, [r9, #48]	; 0x30
   1f650:	cmp	r3, #0
   1f654:	bne	1f8f8 <add_exclude@@Base+0xa644>
   1f658:	mov	r0, r5
   1f65c:	bl	1e9e8 <add_exclude@@Base+0x9734>
   1f660:	adds	r0, r0, #0
   1f664:	movne	r0, #1
   1f668:	cmp	r0, #0
   1f66c:	beq	1f588 <add_exclude@@Base+0xa2d4>
   1f670:	mov	r3, #7
   1f674:	strh	r3, [r9, #60]	; 0x3c
   1f678:	ldr	r3, [r5, #48]	; 0x30
   1f67c:	ldr	r0, [sp, #16]
   1f680:	orr	r3, r3, #16384	; 0x4000
   1f684:	str	r3, [r5, #48]	; 0x30
   1f688:	bl	1e904 <add_exclude@@Base+0x9650>
   1f68c:	b	1f8d0 <add_exclude@@Base+0xa61c>
   1f690:	bl	11cec <dirfd@plt>
   1f694:	subs	r4, r0, #0
   1f698:	blt	1f9b4 <add_exclude@@Base+0xa700>
   1f69c:	ldr	r0, [r5, #48]	; 0x30
   1f6a0:	b	1f1d8 <add_exclude@@Base+0x9f24>
   1f6a4:	ldr	r3, [r5, #44]	; 0x2c
   1f6a8:	cmp	r3, #0
   1f6ac:	beq	1f6b8 <add_exclude@@Base+0xa404>
   1f6b0:	cmp	r7, #1
   1f6b4:	bhi	1f5a8 <add_exclude@@Base+0xa2f4>
   1f6b8:	ldr	r3, [sp, #16]
   1f6bc:	ldr	r1, [sp, #48]	; 0x30
   1f6c0:	mov	r0, r3
   1f6c4:	ldr	r2, [sp, #156]	; 0x9c
   1f6c8:	ldr	r3, [r1]
   1f6cc:	cmp	r2, r3
   1f6d0:	bne	1f9ec <add_exclude@@Base+0xa738>
   1f6d4:	add	sp, sp, #164	; 0xa4
   1f6d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f6dc:	ldr	r2, [sp, #44]	; 0x2c
   1f6e0:	str	r2, [sp, #60]	; 0x3c
   1f6e4:	b	1f228 <add_exclude@@Base+0x9f74>
   1f6e8:	tst	r0, #32
   1f6ec:	ldr	r6, [r9, #92]	; 0x5c
   1f6f0:	movne	r3, #0
   1f6f4:	moveq	r3, #2
   1f6f8:	rsb	r6, r3, r6
   1f6fc:	b	1f214 <add_exclude@@Base+0x9f60>
   1f700:	add	r6, r5, #56	; 0x38
   1f704:	mov	r2, r9
   1f708:	mov	r1, r6
   1f70c:	bl	1f028 <add_exclude@@Base+0x9d74>
   1f710:	add	r1, r5, #48	; 0x30
   1f714:	mov	r2, r9
   1f718:	mov	r3, #0
   1f71c:	ldr	r0, [r5, #32]
   1f720:	bl	1ea38 <add_exclude@@Base+0x9784>
   1f724:	mov	r1, r6
   1f728:	ldr	r0, [r5, #48]	; 0x30
   1f72c:	mov	r2, r9
   1f730:	bl	1ed2c <add_exclude@@Base+0x9a78>
   1f734:	subs	r6, r0, #0
   1f738:	bne	1f69c <add_exclude@@Base+0xa3e8>
   1f73c:	bl	11bc0 <__errno_location@plt>
   1f740:	mov	r2, #12
   1f744:	mov	r3, r6
   1f748:	str	r2, [r0]
   1f74c:	b	1f6bc <add_exclude@@Base+0xa408>
   1f750:	ldr	r3, [r5, #4]
   1f754:	ldr	r2, [r5, #24]
   1f758:	cmp	r3, #0
   1f75c:	beq	1f78c <add_exclude@@Base+0xa4d8>
   1f760:	ldr	r1, [r3, #24]
   1f764:	add	r0, r3, #176	; 0xb0
   1f768:	cmp	r1, r0
   1f76c:	ldrne	r0, [r3, #28]
   1f770:	str	r2, [r3, #28]
   1f774:	rsbne	r1, r0, r1
   1f778:	addne	r1, r2, r1
   1f77c:	strne	r1, [r3, #24]
   1f780:	ldr	r3, [r3, #8]
   1f784:	cmp	r3, #0
   1f788:	bne	1f760 <add_exclude@@Base+0xa4ac>
   1f78c:	ldr	r3, [sp, #16]
   1f790:	b	1f7c4 <add_exclude@@Base+0xa510>
   1f794:	ldr	r1, [r3, #24]
   1f798:	add	r0, r3, #176	; 0xb0
   1f79c:	cmp	r1, r0
   1f7a0:	ldrne	r0, [r3, #28]
   1f7a4:	str	r2, [r3, #28]
   1f7a8:	rsbne	r1, r0, r1
   1f7ac:	addne	r1, r2, r1
   1f7b0:	strne	r1, [r3, #24]
   1f7b4:	ldr	r1, [r3, #8]
   1f7b8:	cmp	r1, #0
   1f7bc:	ldreq	r1, [r3, #4]
   1f7c0:	mov	r3, r1
   1f7c4:	ldr	r1, [r3, #48]	; 0x30
   1f7c8:	cmp	r1, #0
   1f7cc:	bge	1f794 <add_exclude@@Base+0xa4e0>
   1f7d0:	ldr	r3, [r5, #48]	; 0x30
   1f7d4:	tst	r3, #4
   1f7d8:	bne	1f544 <add_exclude@@Base+0xa290>
   1f7dc:	b	1f574 <add_exclude@@Base+0xa2c0>
   1f7e0:	mov	r0, r4
   1f7e4:	bl	23818 <fts_children@@Base+0x3074>
   1f7e8:	subs	r4, r0, #0
   1f7ec:	blt	1f7fc <add_exclude@@Base+0xa548>
   1f7f0:	mov	r1, #1
   1f7f4:	bl	212b8 <fts_children@@Base+0xb14>
   1f7f8:	b	1f5e8 <add_exclude@@Base+0xa334>
   1f7fc:	tst	r6, r7
   1f800:	beq	1f810 <add_exclude@@Base+0xa55c>
   1f804:	bl	11bc0 <__errno_location@plt>
   1f808:	ldr	r3, [r0]
   1f80c:	str	r3, [r9, #32]
   1f810:	ldrh	r3, [r9, #62]	; 0x3e
   1f814:	ldr	r0, [r9, #12]
   1f818:	orr	r3, r3, #1
   1f81c:	strh	r3, [r9, #62]	; 0x3e
   1f820:	bl	11d88 <closedir@plt>
   1f824:	mov	r3, #0
   1f828:	str	r3, [r9, #12]
   1f82c:	ldr	r3, [r5, #48]	; 0x30
   1f830:	tst	r3, #512	; 0x200
   1f834:	beq	1f848 <add_exclude@@Base+0xa594>
   1f838:	cmp	r4, #0
   1f83c:	blt	1f848 <add_exclude@@Base+0xa594>
   1f840:	mov	r0, r4
   1f844:	bl	11d70 <close@plt>
   1f848:	mov	r3, #0
   1f84c:	str	r3, [r9, #12]
   1f850:	str	r3, [sp, #60]	; 0x3c
   1f854:	ldr	r0, [r5, #48]	; 0x30
   1f858:	b	1f228 <add_exclude@@Base+0x9f74>
   1f85c:	bl	11bc0 <__errno_location@plt>
   1f860:	mov	r6, r0
   1f864:	mov	r0, r4
   1f868:	ldr	r4, [r6]
   1f86c:	bl	11974 <free@plt>
   1f870:	ldr	r0, [sp, #16]
   1f874:	bl	1e904 <add_exclude@@Base+0x9650>
   1f878:	ldr	r0, [r9, #12]
   1f87c:	bl	11d88 <closedir@plt>
   1f880:	mov	r2, #7
   1f884:	mov	r3, #0
   1f888:	strh	r2, [r9, #60]	; 0x3c
   1f88c:	str	r3, [r9, #12]
   1f890:	ldr	r2, [r5, #48]	; 0x30
   1f894:	orr	r2, r2, #16384	; 0x4000
   1f898:	str	r2, [r5, #48]	; 0x30
   1f89c:	str	r4, [r6]
   1f8a0:	b	1f6bc <add_exclude@@Base+0xa408>
   1f8a4:	bl	11bc0 <__errno_location@plt>
   1f8a8:	ldr	r6, [r0]
   1f8ac:	mov	r5, r0
   1f8b0:	mov	r0, r4
   1f8b4:	bl	11d70 <close@plt>
   1f8b8:	str	r6, [r5]
   1f8bc:	ldr	r2, [sp, #52]	; 0x34
   1f8c0:	mov	r4, #0
   1f8c4:	str	r4, [r9, #12]
   1f8c8:	cmp	r2, #3
   1f8cc:	beq	1f9d0 <add_exclude@@Base+0xa71c>
   1f8d0:	mov	r3, #0
   1f8d4:	b	1f6bc <add_exclude@@Base+0xa408>
   1f8d8:	ldr	r0, [r5, #32]
   1f8dc:	add	r1, r5, #48	; 0x30
   1f8e0:	mov	r2, r9
   1f8e4:	mov	r3, #0
   1f8e8:	bl	1ea38 <add_exclude@@Base+0x9784>
   1f8ec:	strh	r0, [r9, #60]	; 0x3c
   1f8f0:	ldr	r0, [r5, #48]	; 0x30
   1f8f4:	b	1f1d8 <add_exclude@@Base+0x9f24>
   1f8f8:	ldr	r2, [r9, #4]
   1f8fc:	mov	r0, r5
   1f900:	ldr	r1, [pc, #244]	; 1f9fc <add_exclude@@Base+0xa748>
   1f904:	mvn	r3, #0
   1f908:	add	r1, pc, r1
   1f90c:	str	r1, [sp]
   1f910:	add	r1, r2, #72	; 0x48
   1f914:	add	r2, r2, #168	; 0xa8
   1f918:	bl	1ede0 <add_exclude@@Base+0x9b2c>
   1f91c:	adds	r0, r0, #0
   1f920:	movne	r0, #1
   1f924:	b	1f668 <add_exclude@@Base+0xa3b4>
   1f928:	ldr	r0, [sp, #52]	; 0x34
   1f92c:	cmp	r0, #3
   1f930:	ldr	r0, [sp, #16]
   1f934:	moveq	r3, #6
   1f938:	strheq	r3, [r9, #60]	; 0x3c
   1f93c:	bl	1e904 <add_exclude@@Base+0x9650>
   1f940:	mov	r3, #0
   1f944:	b	1f6bc <add_exclude@@Base+0xa408>
   1f948:	ldr	r3, [r5, #48]	; 0x30
   1f94c:	tst	r3, #512	; 0x200
   1f950:	beq	1f6b8 <add_exclude@@Base+0xa404>
   1f954:	ldr	r0, [r5, #32]
   1f958:	add	r1, sp, #64	; 0x40
   1f95c:	bl	118d8 <fstatfs64@plt>
   1f960:	cmp	r0, #0
   1f964:	bne	1f988 <add_exclude@@Base+0xa6d4>
   1f968:	ldr	r2, [sp, #64]	; 0x40
   1f96c:	movw	r3, #26985	; 0x6969
   1f970:	cmp	r2, r3
   1f974:	beq	1f6a4 <add_exclude@@Base+0xa3f0>
   1f978:	movw	r3, #6548	; 0x1994
   1f97c:	movt	r3, #258	; 0x102
   1f980:	cmp	r2, r3
   1f984:	beq	1f6a4 <add_exclude@@Base+0xa3f0>
   1f988:	ldr	r3, [pc, #112]	; 1fa00 <add_exclude@@Base+0xa74c>
   1f98c:	mov	r2, r7
   1f990:	ldr	r1, [sp, #16]
   1f994:	mov	r0, r5
   1f998:	add	r3, pc, r3
   1f99c:	str	r3, [r5, #44]	; 0x2c
   1f9a0:	bl	1e7a4 <add_exclude@@Base+0x94f0>
   1f9a4:	mov	r3, #0
   1f9a8:	str	r3, [r5, #44]	; 0x2c
   1f9ac:	str	r0, [sp, #16]
   1f9b0:	b	1f6b8 <add_exclude@@Base+0xa404>
   1f9b4:	ldr	r0, [r9, #12]
   1f9b8:	mov	r4, #0
   1f9bc:	bl	11d88 <closedir@plt>
   1f9c0:	ldr	r2, [sp, #52]	; 0x34
   1f9c4:	str	r4, [r9, #12]
   1f9c8:	cmp	r2, #3
   1f9cc:	bne	1f8d0 <add_exclude@@Base+0xa61c>
   1f9d0:	mov	r3, #4
   1f9d4:	strh	r3, [r9, #60]	; 0x3c
   1f9d8:	bl	11bc0 <__errno_location@plt>
   1f9dc:	mov	r3, r4
   1f9e0:	ldr	r2, [r0]
   1f9e4:	str	r2, [r9, #32]
   1f9e8:	b	1f6bc <add_exclude@@Base+0xa408>
   1f9ec:	bl	119d4 <__stack_chk_fail@plt>
   1f9f0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1f9f4:			; <UNDEFINED> instruction: 0x000001b4
   1f9f8:	andeq	r7, r0, r0, lsl #15
   1f9fc:	andeq	r7, r0, r0, asr #2
   1fa00:			; <UNDEFINED> instruction: 0xffffedd4

0001fa04 <fts_open@@Base>:
   1fa04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa08:	mov	fp, r1
   1fa0c:	bic	r1, r1, #8128	; 0x1fc0
   1fa10:	sub	sp, sp, #20
   1fa14:	bics	r4, r1, #63	; 0x3f
   1fa18:	mov	r7, r0
   1fa1c:	mov	r8, r2
   1fa20:	bne	1fd50 <fts_open@@Base+0x34c>
   1fa24:	and	r3, fp, #516	; 0x204
   1fa28:	cmp	r3, #516	; 0x204
   1fa2c:	beq	1fd74 <fts_open@@Base+0x370>
   1fa30:	ands	r5, fp, #18
   1fa34:	beq	1fd38 <fts_open@@Base+0x334>
   1fa38:	mov	r0, #96	; 0x60
   1fa3c:	bl	11ac4 <malloc@plt>
   1fa40:	subs	r5, r0, #0
   1fa44:	beq	1fc88 <fts_open@@Base+0x284>
   1fa48:	mov	r1, r4
   1fa4c:	mov	r2, #96	; 0x60
   1fa50:	bl	11bfc <memset@plt>
   1fa54:	tst	fp, #2
   1fa58:	bicne	r3, fp, #512	; 0x200
   1fa5c:	streq	fp, [r5, #48]	; 0x30
   1fa60:	str	r8, [r5, #44]	; 0x2c
   1fa64:	orrne	r3, r3, #4
   1fa68:	strne	r3, [r5, #48]	; 0x30
   1fa6c:	mvn	r3, #99	; 0x63
   1fa70:	str	r3, [r5, #32]
   1fa74:	ldr	r3, [r7]
   1fa78:	cmp	r3, #0
   1fa7c:	beq	1fd6c <fts_open@@Base+0x368>
   1fa80:	mov	r6, r7
   1fa84:	mov	r4, #0
   1fa88:	mov	r0, r3
   1fa8c:	bl	11b84 <strlen@plt>
   1fa90:	ldr	r3, [r6, #4]!
   1fa94:	cmp	r4, r0
   1fa98:	movcc	r4, r0
   1fa9c:	cmp	r3, #0
   1faa0:	bne	1fa88 <fts_open@@Base+0x84>
   1faa4:	add	r2, r4, #1
   1faa8:	cmp	r2, #4096	; 0x1000
   1faac:	movcc	r2, #4096	; 0x1000
   1fab0:	add	r0, r5, #24
   1fab4:	add	r1, r5, #36	; 0x24
   1fab8:	bl	1ebac <add_exclude@@Base+0x98f8>
   1fabc:	subs	sl, r0, #0
   1fac0:	beq	1fccc <fts_open@@Base+0x2c8>
   1fac4:	ldr	r1, [r7]
   1fac8:	cmp	r1, #0
   1facc:	beq	1fce4 <fts_open@@Base+0x2e0>
   1fad0:	ldr	r1, [pc, #696]	; 1fd90 <fts_open@@Base+0x38c>
   1fad4:	mov	r0, r5
   1fad8:	mov	r2, #0
   1fadc:	add	r1, pc, r1
   1fae0:	bl	1e894 <add_exclude@@Base+0x95e0>
   1fae4:	subs	r9, r0, #0
   1fae8:	beq	1fcc4 <fts_open@@Base+0x2c0>
   1faec:	mvn	r3, #0
   1faf0:	str	r3, [r9, #48]	; 0x30
   1faf4:	ldr	r1, [r7]
   1faf8:	cmp	r8, #0
   1fafc:	ldrne	sl, [r5, #48]	; 0x30
   1fb00:	ubfxne	sl, sl, #10, #1
   1fb04:	cmp	r1, #0
   1fb08:	beq	1fd88 <fts_open@@Base+0x384>
   1fb0c:	mov	r2, #0
   1fb10:	and	fp, fp, #4096	; 0x1000
   1fb14:	add	r3, r5, #48	; 0x30
   1fb18:	str	fp, [sp, #4]
   1fb1c:	str	r2, [sp, #8]
   1fb20:	mov	fp, sl
   1fb24:	str	r3, [sp, #12]
   1fb28:	mov	r6, r2
   1fb2c:	mov	r4, r2
   1fb30:	mov	sl, r1
   1fb34:	b	1fb6c <fts_open@@Base+0x168>
   1fb38:	cmp	r8, #0
   1fb3c:	mov	r3, #11
   1fb40:	mov	r2, #2
   1fb44:	strh	r3, [sl, #60]	; 0x3c
   1fb48:	mov	r3, #0
   1fb4c:	strd	r2, [sl, #120]	; 0x78
   1fb50:	beq	1fbf4 <fts_open@@Base+0x1f0>
   1fb54:	str	r4, [sl, #8]
   1fb58:	mov	r4, sl
   1fb5c:	ldr	sl, [r7, #4]!
   1fb60:	add	r6, r6, #1
   1fb64:	cmp	sl, #0
   1fb68:	beq	1fc20 <fts_open@@Base+0x21c>
   1fb6c:	mov	r0, sl
   1fb70:	bl	11b84 <strlen@plt>
   1fb74:	ldr	r3, [sp, #4]
   1fb78:	cmp	r3, #0
   1fb7c:	mov	r2, r0
   1fb80:	bne	1fb9c <fts_open@@Base+0x198>
   1fb84:	cmp	r0, #2
   1fb88:	bls	1fb9c <fts_open@@Base+0x198>
   1fb8c:	add	r3, sl, r0
   1fb90:	ldrb	r0, [r3, #-1]
   1fb94:	cmp	r0, #47	; 0x2f
   1fb98:	beq	1fc94 <fts_open@@Base+0x290>
   1fb9c:	mov	r1, sl
   1fba0:	mov	r0, r5
   1fba4:	bl	1e894 <add_exclude@@Base+0x95e0>
   1fba8:	subs	sl, r0, #0
   1fbac:	beq	1fcb4 <fts_open@@Base+0x2b0>
   1fbb0:	cmp	r4, #0
   1fbb4:	moveq	r3, #0
   1fbb8:	andne	r3, fp, #1
   1fbbc:	mov	r2, #0
   1fbc0:	cmp	r3, r2
   1fbc4:	str	r2, [sl, #48]	; 0x30
   1fbc8:	str	r9, [sl, #4]
   1fbcc:	add	r2, sl, #176	; 0xb0
   1fbd0:	str	r2, [sl, #24]
   1fbd4:	bne	1fb38 <fts_open@@Base+0x134>
   1fbd8:	ldr	r0, [r5, #32]
   1fbdc:	mov	r2, sl
   1fbe0:	ldr	r1, [sp, #12]
   1fbe4:	bl	1ea38 <add_exclude@@Base+0x9784>
   1fbe8:	cmp	r8, #0
   1fbec:	strh	r0, [sl, #60]	; 0x3c
   1fbf0:	bne	1fb54 <fts_open@@Base+0x150>
   1fbf4:	cmp	r4, #0
   1fbf8:	str	r8, [sl, #8]
   1fbfc:	streq	sl, [sp, #8]
   1fc00:	add	r6, r6, #1
   1fc04:	ldrne	r3, [sp, #8]
   1fc08:	moveq	r4, sl
   1fc0c:	strne	sl, [sp, #8]
   1fc10:	strne	sl, [r3, #8]
   1fc14:	ldr	sl, [r7, #4]!
   1fc18:	cmp	sl, #0
   1fc1c:	bne	1fb6c <fts_open@@Base+0x168>
   1fc20:	cmp	r8, #0
   1fc24:	cmpne	r6, #1
   1fc28:	bhi	1fd20 <fts_open@@Base+0x31c>
   1fc2c:	ldr	r1, [pc, #352]	; 1fd94 <fts_open@@Base+0x390>
   1fc30:	mov	r0, r5
   1fc34:	mov	r2, #0
   1fc38:	add	r1, pc, r1
   1fc3c:	bl	1e894 <add_exclude@@Base+0x95e0>
   1fc40:	cmp	r0, #0
   1fc44:	str	r0, [r5]
   1fc48:	beq	1fcb4 <fts_open@@Base+0x2b0>
   1fc4c:	str	r4, [r0, #8]
   1fc50:	mov	r2, #9
   1fc54:	ldr	r3, [r5]
   1fc58:	add	r1, r5, #56	; 0x38
   1fc5c:	strh	r2, [r3, #60]	; 0x3c
   1fc60:	ldr	r0, [r5, #48]	; 0x30
   1fc64:	bl	1ec2c <add_exclude@@Base+0x9978>
   1fc68:	cmp	r0, #0
   1fc6c:	beq	1fcb4 <fts_open@@Base+0x2b0>
   1fc70:	ldr	r1, [r5, #48]	; 0x30
   1fc74:	tst	r1, #516	; 0x204
   1fc78:	beq	1fcec <fts_open@@Base+0x2e8>
   1fc7c:	add	r0, r5, #60	; 0x3c
   1fc80:	mvn	r1, #0
   1fc84:	bl	21508 <fts_children@@Base+0xd64>
   1fc88:	mov	r0, r5
   1fc8c:	add	sp, sp, #20
   1fc90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc94:	ldrb	r1, [r3, #-2]
   1fc98:	sub	r3, r3, #1
   1fc9c:	cmp	r1, #47	; 0x2f
   1fca0:	bne	1fb9c <fts_open@@Base+0x198>
   1fca4:	sub	r2, r2, #1
   1fca8:	cmp	r2, #1
   1fcac:	bne	1fc94 <fts_open@@Base+0x290>
   1fcb0:	b	1fb9c <fts_open@@Base+0x198>
   1fcb4:	mov	r0, r4
   1fcb8:	bl	1e904 <add_exclude@@Base+0x9650>
   1fcbc:	mov	r0, r9
   1fcc0:	bl	11974 <free@plt>
   1fcc4:	ldr	r0, [r5, #24]
   1fcc8:	bl	11974 <free@plt>
   1fccc:	mov	r0, r5
   1fcd0:	mov	r5, #0
   1fcd4:	bl	11974 <free@plt>
   1fcd8:	mov	r0, r5
   1fcdc:	add	sp, sp, #20
   1fce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fce4:	mov	r9, r1
   1fce8:	b	1faf8 <fts_open@@Base+0xf4>
   1fcec:	ldr	r2, [pc, #164]	; 1fd98 <fts_open@@Base+0x394>
   1fcf0:	ldr	r0, [r5, #32]
   1fcf4:	add	r2, pc, r2
   1fcf8:	bl	1ecc4 <add_exclude@@Base+0x9a10>
   1fcfc:	mvn	r1, #0
   1fd00:	cmp	r0, #0
   1fd04:	str	r0, [r5, #28]
   1fd08:	add	r0, r5, #60	; 0x3c
   1fd0c:	ldrlt	r3, [r5, #48]	; 0x30
   1fd10:	orrlt	r3, r3, #4
   1fd14:	strlt	r3, [r5, #48]	; 0x30
   1fd18:	bl	21508 <fts_children@@Base+0xd64>
   1fd1c:	b	1fc88 <fts_open@@Base+0x284>
   1fd20:	mov	r1, r4
   1fd24:	mov	r2, r6
   1fd28:	mov	r0, r5
   1fd2c:	bl	1e7a4 <add_exclude@@Base+0x94f0>
   1fd30:	mov	r4, r0
   1fd34:	b	1fc2c <fts_open@@Base+0x228>
   1fd38:	bl	11bc0 <__errno_location@plt>
   1fd3c:	mov	r3, #22
   1fd40:	str	r3, [r0]
   1fd44:	mov	r0, r5
   1fd48:	add	sp, sp, #20
   1fd4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd50:	bl	11bc0 <__errno_location@plt>
   1fd54:	mov	r5, #0
   1fd58:	mov	r3, #22
   1fd5c:	str	r3, [r0]
   1fd60:	mov	r0, r5
   1fd64:	add	sp, sp, #20
   1fd68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd6c:	mov	r2, #4096	; 0x1000
   1fd70:	b	1fab0 <fts_open@@Base+0xac>
   1fd74:	bl	11bc0 <__errno_location@plt>
   1fd78:	mov	r5, r4
   1fd7c:	mov	r3, #22
   1fd80:	str	r3, [r0]
   1fd84:	b	1fc88 <fts_open@@Base+0x284>
   1fd88:	mov	r4, r1
   1fd8c:	b	1fc2c <fts_open@@Base+0x228>
   1fd90:	andeq	r6, r0, r0, lsl r2
   1fd94:	strheq	r6, [r0], -r4
   1fd98:	strdeq	r5, [r0], -ip

0001fd9c <fts_close@@Base>:
   1fd9c:	push	{r4, r5, r6, lr}
   1fda0:	mov	r5, r0
   1fda4:	ldr	r3, [r0]
   1fda8:	cmp	r3, #0
   1fdac:	beq	1fde8 <fts_close@@Base+0x4c>
   1fdb0:	ldr	r2, [r3, #48]	; 0x30
   1fdb4:	cmp	r2, #0
   1fdb8:	blt	1fed4 <fts_close@@Base+0x138>
   1fdbc:	ldr	r4, [r3, #8]
   1fdc0:	mov	r0, r3
   1fdc4:	cmp	r4, #0
   1fdc8:	ldreq	r4, [r3, #4]
   1fdcc:	bl	11974 <free@plt>
   1fdd0:	ldr	r2, [r4, #48]	; 0x30
   1fdd4:	mov	r3, r4
   1fdd8:	cmp	r2, #0
   1fddc:	bge	1fdbc <fts_close@@Base+0x20>
   1fde0:	mov	r0, r4
   1fde4:	bl	11974 <free@plt>
   1fde8:	ldr	r0, [r5, #4]
   1fdec:	cmp	r0, #0
   1fdf0:	beq	1fdf8 <fts_close@@Base+0x5c>
   1fdf4:	bl	1e904 <add_exclude@@Base+0x9650>
   1fdf8:	ldr	r0, [r5, #8]
   1fdfc:	bl	11974 <free@plt>
   1fe00:	ldr	r0, [r5, #24]
   1fe04:	bl	11974 <free@plt>
   1fe08:	ldr	r3, [r5, #48]	; 0x30
   1fe0c:	tst	r3, #512	; 0x200
   1fe10:	beq	1fe88 <fts_close@@Base+0xec>
   1fe14:	ldr	r0, [r5, #32]
   1fe18:	cmp	r0, #0
   1fe1c:	blt	1fe2c <fts_close@@Base+0x90>
   1fe20:	bl	11d70 <close@plt>
   1fe24:	cmp	r0, #0
   1fe28:	bne	1fec8 <fts_close@@Base+0x12c>
   1fe2c:	mov	r4, #0
   1fe30:	add	r0, r5, #60	; 0x3c
   1fe34:	bl	1e93c <add_exclude@@Base+0x9688>
   1fe38:	ldr	r0, [r5, #52]	; 0x34
   1fe3c:	cmp	r0, #0
   1fe40:	beq	1fe48 <fts_close@@Base+0xac>
   1fe44:	bl	17e20 <add_exclude@@Base+0x2b6c>
   1fe48:	ldr	r2, [r5, #48]	; 0x30
   1fe4c:	movw	r3, #258	; 0x102
   1fe50:	ldr	r0, [r5, #56]	; 0x38
   1fe54:	and	r3, r2, r3
   1fe58:	cmp	r3, #0
   1fe5c:	beq	1fec0 <fts_close@@Base+0x124>
   1fe60:	cmp	r0, #0
   1fe64:	beq	1fe6c <fts_close@@Base+0xd0>
   1fe68:	bl	17e20 <add_exclude@@Base+0x2b6c>
   1fe6c:	mov	r0, r5
   1fe70:	bl	11974 <free@plt>
   1fe74:	cmp	r4, #0
   1fe78:	moveq	r3, r4
   1fe7c:	bne	1ff04 <fts_close@@Base+0x168>
   1fe80:	mov	r0, r3
   1fe84:	pop	{r4, r5, r6, pc}
   1fe88:	tst	r3, #4
   1fe8c:	bne	1fe2c <fts_close@@Base+0x90>
   1fe90:	ldr	r0, [r5, #28]
   1fe94:	bl	11cf8 <fchdir@plt>
   1fe98:	cmp	r0, #0
   1fe9c:	bne	1fedc <fts_close@@Base+0x140>
   1fea0:	ldr	r0, [r5, #28]
   1fea4:	bl	11d70 <close@plt>
   1fea8:	cmp	r0, #0
   1feac:	beq	1fe2c <fts_close@@Base+0x90>
   1feb0:	bl	11bc0 <__errno_location@plt>
   1feb4:	mov	r6, r0
   1feb8:	ldr	r4, [r6]
   1febc:	b	1fe30 <fts_close@@Base+0x94>
   1fec0:	bl	11974 <free@plt>
   1fec4:	b	1fe6c <fts_close@@Base+0xd0>
   1fec8:	bl	11bc0 <__errno_location@plt>
   1fecc:	ldr	r4, [r0]
   1fed0:	b	1fe30 <fts_close@@Base+0x94>
   1fed4:	mov	r4, r3
   1fed8:	b	1fde0 <fts_close@@Base+0x44>
   1fedc:	bl	11bc0 <__errno_location@plt>
   1fee0:	mov	r6, r0
   1fee4:	ldr	r0, [r5, #28]
   1fee8:	ldr	r4, [r6]
   1feec:	bl	11d70 <close@plt>
   1fef0:	cmp	r0, #0
   1fef4:	beq	1fe30 <fts_close@@Base+0x94>
   1fef8:	cmp	r4, #0
   1fefc:	bne	1fe30 <fts_close@@Base+0x94>
   1ff00:	b	1feb8 <fts_close@@Base+0x11c>
   1ff04:	bl	11bc0 <__errno_location@plt>
   1ff08:	mvn	r3, #0
   1ff0c:	str	r4, [r0]
   1ff10:	b	1fe80 <fts_close@@Base+0xe4>

0001ff14 <fts_read@@Base>:
   1ff14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ff18:	sub	sp, sp, #124	; 0x7c
   1ff1c:	ldr	r9, [pc, #2100]	; 20758 <fts_read@@Base+0x844>
   1ff20:	mov	r8, r0
   1ff24:	ldr	r3, [pc, #2096]	; 2075c <fts_read@@Base+0x848>
   1ff28:	add	r9, pc, r9
   1ff2c:	ldr	fp, [r0]
   1ff30:	ldr	sl, [r9, r3]
   1ff34:	cmp	fp, #0
   1ff38:	ldr	r3, [sl]
   1ff3c:	str	r3, [sp, #116]	; 0x74
   1ff40:	beq	200e4 <fts_read@@Base+0x1d0>
   1ff44:	ldr	r3, [r0, #48]	; 0x30
   1ff48:	ands	r3, r3, #16384	; 0x4000
   1ff4c:	bne	200e4 <fts_read@@Base+0x1d0>
   1ff50:	ldrh	r2, [fp, #64]	; 0x40
   1ff54:	mov	r1, #3
   1ff58:	strh	r1, [fp, #64]	; 0x40
   1ff5c:	cmp	r2, #1
   1ff60:	beq	202fc <fts_read@@Base+0x3e8>
   1ff64:	cmp	r2, #2
   1ff68:	ldrh	r3, [fp, #60]	; 0x3c
   1ff6c:	beq	20060 <fts_read@@Base+0x14c>
   1ff70:	cmp	r3, #1
   1ff74:	bne	1ffa4 <fts_read@@Base+0x90>
   1ff78:	b	200d8 <fts_read@@Base+0x1c4>
   1ff7c:	str	r6, [r8]
   1ff80:	mov	r0, fp
   1ff84:	bl	11974 <free@plt>
   1ff88:	ldr	r4, [r6, #48]	; 0x30
   1ff8c:	cmp	r4, #0
   1ff90:	beq	20104 <fts_read@@Base+0x1f0>
   1ff94:	ldrh	r3, [r6, #64]	; 0x40
   1ff98:	cmp	r3, #4
   1ff9c:	bne	20200 <fts_read@@Base+0x2ec>
   1ffa0:	mov	fp, r6
   1ffa4:	ldr	r6, [fp, #8]
   1ffa8:	cmp	r6, #0
   1ffac:	bne	1ff7c <fts_read@@Base+0x68>
   1ffb0:	ldr	r4, [fp, #4]
   1ffb4:	ldr	r3, [r4, #12]
   1ffb8:	cmp	r3, #0
   1ffbc:	bne	20504 <fts_read@@Base+0x5f0>
   1ffc0:	str	r4, [r8]
   1ffc4:	mov	r0, fp
   1ffc8:	bl	11974 <free@plt>
   1ffcc:	ldr	r3, [r4, #48]	; 0x30
   1ffd0:	cmn	r3, #1
   1ffd4:	beq	203c0 <fts_read@@Base+0x4ac>
   1ffd8:	ldrh	r3, [r4, #60]	; 0x3c
   1ffdc:	cmp	r3, #11
   1ffe0:	beq	20274 <fts_read@@Base+0x360>
   1ffe4:	ldr	r3, [r4, #40]	; 0x28
   1ffe8:	mov	r1, #0
   1ffec:	ldr	r2, [r8, #24]
   1fff0:	strb	r1, [r2, r3]
   1fff4:	ldr	r3, [r4, #48]	; 0x30
   1fff8:	cmp	r3, r1
   1fffc:	beq	20368 <fts_read@@Base+0x454>
   20000:	ldrh	r3, [r4, #62]	; 0x3e
   20004:	tst	r3, #2
   20008:	beq	20318 <fts_read@@Base+0x404>
   2000c:	ldr	r3, [r8, #48]	; 0x30
   20010:	tst	r3, #4
   20014:	beq	2037c <fts_read@@Base+0x468>
   20018:	ldr	r0, [r4, #36]	; 0x24
   2001c:	bl	11d70 <close@plt>
   20020:	ldr	r3, [r4, #32]
   20024:	cmp	r3, #0
   20028:	movne	r3, #7
   2002c:	strhne	r3, [r4, #60]	; 0x3c
   20030:	bne	2004c <fts_read@@Base+0x138>
   20034:	mov	r3, #6
   20038:	add	r1, r8, #56	; 0x38
   2003c:	strh	r3, [r4, #60]	; 0x3c
   20040:	mov	r2, r4
   20044:	ldr	r0, [r8, #48]	; 0x30
   20048:	bl	1f028 <add_exclude@@Base+0x9d74>
   2004c:	ldr	r3, [r8, #48]	; 0x30
   20050:	tst	r3, #16384	; 0x4000
   20054:	bne	200e4 <fts_read@@Base+0x1d0>
   20058:	mov	r6, r4
   2005c:	b	200e8 <fts_read@@Base+0x1d4>
   20060:	sub	r2, r3, #12
   20064:	cmp	r2, #1
   20068:	bls	20398 <fts_read@@Base+0x484>
   2006c:	cmp	r3, #1
   20070:	bne	1ffa4 <fts_read@@Base+0x90>
   20074:	ldr	r3, [r8, #48]	; 0x30
   20078:	tst	r3, #64	; 0x40
   2007c:	beq	20278 <fts_read@@Base+0x364>
   20080:	ldrd	r6, [fp, #72]	; 0x48
   20084:	ldrd	r4, [r8, #16]
   20088:	cmp	r7, r5
   2008c:	cmpeq	r6, r4
   20090:	beq	20278 <fts_read@@Base+0x364>
   20094:	ldrh	r3, [fp, #62]	; 0x3e
   20098:	tst	r3, #2
   2009c:	bne	204f8 <fts_read@@Base+0x5e4>
   200a0:	ldr	r0, [r8, #4]
   200a4:	cmp	r0, #0
   200a8:	beq	200b8 <fts_read@@Base+0x1a4>
   200ac:	bl	1e904 <add_exclude@@Base+0x9650>
   200b0:	mov	r3, #0
   200b4:	str	r3, [r8, #4]
   200b8:	mov	r3, #6
   200bc:	add	r1, r8, #56	; 0x38
   200c0:	strh	r3, [fp, #60]	; 0x3c
   200c4:	mov	r2, fp
   200c8:	ldr	r0, [r8, #48]	; 0x30
   200cc:	mov	r6, fp
   200d0:	bl	1f028 <add_exclude@@Base+0x9d74>
   200d4:	b	200e8 <fts_read@@Base+0x1d4>
   200d8:	cmp	r2, #4
   200dc:	bne	20074 <fts_read@@Base+0x160>
   200e0:	b	20094 <fts_read@@Base+0x180>
   200e4:	mov	r6, #0
   200e8:	ldr	r2, [sp, #116]	; 0x74
   200ec:	mov	r0, r6
   200f0:	ldr	r3, [sl]
   200f4:	cmp	r2, r3
   200f8:	bne	2066c <fts_read@@Base+0x758>
   200fc:	add	sp, sp, #124	; 0x7c
   20100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20104:	mov	r0, r8
   20108:	bl	1e9e8 <add_exclude@@Base+0x9734>
   2010c:	cmp	r0, #0
   20110:	bne	20468 <fts_read@@Base+0x554>
   20114:	ldr	r2, [r8, #48]	; 0x30
   20118:	movw	r3, #258	; 0x102
   2011c:	ldr	r0, [r8, #56]	; 0x38
   20120:	and	r3, r2, r3
   20124:	cmp	r3, #0
   20128:	beq	20450 <fts_read@@Base+0x53c>
   2012c:	cmp	r0, #0
   20130:	beq	20138 <fts_read@@Base+0x224>
   20134:	bl	17e20 <add_exclude@@Base+0x2b6c>
   20138:	ldr	r3, [r6, #52]	; 0x34
   2013c:	add	r4, r6, #176	; 0xb0
   20140:	add	r2, r3, #1
   20144:	mov	r1, r4
   20148:	str	r3, [r6, #40]	; 0x28
   2014c:	ldr	r0, [r8, #24]
   20150:	bl	11968 <memmove@plt>
   20154:	mov	r0, r4
   20158:	mov	r1, #47	; 0x2f
   2015c:	bl	11c98 <strrchr@plt>
   20160:	cmp	r0, #0
   20164:	beq	20194 <fts_read@@Base+0x280>
   20168:	cmp	r4, r0
   2016c:	beq	20458 <fts_read@@Base+0x544>
   20170:	add	r7, r0, #1
   20174:	mov	r0, r7
   20178:	bl	11b84 <strlen@plt>
   2017c:	mov	r1, r7
   20180:	mov	r5, r0
   20184:	mov	r0, r4
   20188:	add	r2, r5, #1
   2018c:	bl	11968 <memmove@plt>
   20190:	str	r5, [r6, #52]	; 0x34
   20194:	ldr	r3, [r8, #24]
   20198:	add	r1, r8, #56	; 0x38
   2019c:	str	r3, [r6, #28]
   201a0:	str	r3, [r6, #24]
   201a4:	ldr	r0, [r8, #48]	; 0x30
   201a8:	bl	1ec2c <add_exclude@@Base+0x9978>
   201ac:	str	r6, [r8]
   201b0:	ldrh	r0, [r6, #60]	; 0x3c
   201b4:	cmp	r0, #11
   201b8:	beq	20258 <fts_read@@Base+0x344>
   201bc:	cmp	r0, #1
   201c0:	bne	200e8 <fts_read@@Base+0x1d4>
   201c4:	ldr	r3, [r6, #48]	; 0x30
   201c8:	add	r1, r8, #56	; 0x38
   201cc:	ldr	r0, [r8, #48]	; 0x30
   201d0:	mov	r2, r6
   201d4:	cmp	r3, #0
   201d8:	ldrdeq	r4, [r6, #72]	; 0x48
   201dc:	strdeq	r4, [r8, #16]
   201e0:	bl	1ed2c <add_exclude@@Base+0x9a78>
   201e4:	subs	r4, r0, #0
   201e8:	bne	200e8 <fts_read@@Base+0x1d4>
   201ec:	bl	11bc0 <__errno_location@plt>
   201f0:	mov	r6, r4
   201f4:	mov	r3, #12
   201f8:	str	r3, [r0]
   201fc:	b	200e8 <fts_read@@Base+0x1d4>
   20200:	cmp	r3, #2
   20204:	beq	20534 <fts_read@@Base+0x620>
   20208:	ldr	r0, [r6, #4]
   2020c:	mov	ip, #47	; 0x2f
   20210:	ldr	r2, [r8, #24]
   20214:	add	r1, r6, #176	; 0xb0
   20218:	ldr	r3, [r0, #40]	; 0x28
   2021c:	ldr	lr, [r0, #28]
   20220:	sub	r0, r3, #1
   20224:	ldrb	lr, [lr, r0]
   20228:	cmp	lr, ip
   2022c:	moveq	r3, r0
   20230:	add	r0, r2, r3
   20234:	strb	ip, [r2, r3]
   20238:	add	r0, r0, #1
   2023c:	ldr	r2, [r6, #52]	; 0x34
   20240:	add	r2, r2, #1
   20244:	bl	11968 <memmove@plt>
   20248:	str	r6, [r8]
   2024c:	ldrh	r0, [r6, #60]	; 0x3c
   20250:	cmp	r0, #11
   20254:	bne	201bc <fts_read@@Base+0x2a8>
   20258:	ldrd	r4, [r6, #120]	; 0x78
   2025c:	cmp	r5, #0
   20260:	cmpeq	r4, #2
   20264:	beq	2047c <fts_read@@Base+0x568>
   20268:	cmp	r5, #0
   2026c:	cmpeq	r4, #1
   20270:	beq	200e8 <fts_read@@Base+0x1d4>
   20274:	bl	11d64 <abort@plt>
   20278:	ldr	r0, [r8, #4]
   2027c:	cmp	r0, #0
   20280:	beq	203f4 <fts_read@@Base+0x4e0>
   20284:	tst	r3, #8192	; 0x2000
   20288:	bne	203e0 <fts_read@@Base+0x4cc>
   2028c:	ldr	ip, [fp, #24]
   20290:	mov	r0, r8
   20294:	add	r1, fp, #72	; 0x48
   20298:	add	r2, fp, #168	; 0xa8
   2029c:	mvn	r3, #0
   202a0:	str	ip, [sp]
   202a4:	bl	1ede0 <add_exclude@@Base+0x9b2c>
   202a8:	cmp	r0, #0
   202ac:	beq	202ec <fts_read@@Base+0x3d8>
   202b0:	bl	11bc0 <__errno_location@plt>
   202b4:	ldrh	r3, [fp, #62]	; 0x3e
   202b8:	orr	r3, r3, #1
   202bc:	ldr	r2, [r0]
   202c0:	strh	r3, [fp, #62]	; 0x3e
   202c4:	str	r2, [fp, #32]
   202c8:	ldr	r6, [r8, #4]
   202cc:	cmp	r6, #0
   202d0:	beq	202f0 <fts_read@@Base+0x3dc>
   202d4:	ldr	r3, [r6, #4]
   202d8:	ldr	r3, [r3, #24]
   202dc:	str	r3, [r6, #24]
   202e0:	ldr	r6, [r6, #8]
   202e4:	cmp	r6, #0
   202e8:	bne	202d4 <fts_read@@Base+0x3c0>
   202ec:	ldr	r6, [r8, #4]
   202f0:	mov	r3, #0
   202f4:	str	r3, [r8, #4]
   202f8:	b	20208 <fts_read@@Base+0x2f4>
   202fc:	ldr	r0, [r0, #32]
   20300:	add	r1, r8, #48	; 0x30
   20304:	mov	r2, fp
   20308:	mov	r6, fp
   2030c:	bl	1ea38 <add_exclude@@Base+0x9784>
   20310:	strh	r0, [fp, #60]	; 0x3c
   20314:	b	200e8 <fts_read@@Base+0x1d4>
   20318:	tst	r3, #1
   2031c:	bne	20020 <fts_read@@Base+0x10c>
   20320:	ldr	r2, [r4, #4]
   20324:	mov	r0, r8
   20328:	ldr	r1, [pc, #1072]	; 20760 <fts_read@@Base+0x84c>
   2032c:	mvn	r3, #0
   20330:	add	r1, pc, r1
   20334:	str	r1, [sp]
   20338:	add	r1, r2, #72	; 0x48
   2033c:	add	r2, r2, #168	; 0xa8
   20340:	bl	1ede0 <add_exclude@@Base+0x9b2c>
   20344:	cmp	r0, #0
   20348:	beq	20020 <fts_read@@Base+0x10c>
   2034c:	bl	11bc0 <__errno_location@plt>
   20350:	ldr	r3, [r0]
   20354:	str	r3, [r4, #32]
   20358:	ldr	r3, [r8, #48]	; 0x30
   2035c:	orr	r3, r3, #16384	; 0x4000
   20360:	str	r3, [r8, #48]	; 0x30
   20364:	b	20020 <fts_read@@Base+0x10c>
   20368:	mov	r0, r8
   2036c:	bl	1e9e8 <add_exclude@@Base+0x9734>
   20370:	cmp	r0, #0
   20374:	beq	20020 <fts_read@@Base+0x10c>
   20378:	b	2034c <fts_read@@Base+0x438>
   2037c:	tst	r3, #512	; 0x200
   20380:	beq	20560 <fts_read@@Base+0x64c>
   20384:	mov	r0, r8
   20388:	ldr	r1, [r4, #36]	; 0x24
   2038c:	mov	r2, #1
   20390:	bl	1e974 <add_exclude@@Base+0x96c0>
   20394:	b	20018 <fts_read@@Base+0x104>
   20398:	ldr	r0, [r0, #32]
   2039c:	add	r1, r8, #48	; 0x30
   203a0:	mov	r2, fp
   203a4:	mov	r3, #1
   203a8:	bl	1ea38 <add_exclude@@Base+0x9784>
   203ac:	cmp	r0, #1
   203b0:	strh	r0, [fp, #60]	; 0x3c
   203b4:	beq	2059c <fts_read@@Base+0x688>
   203b8:	mov	r6, fp
   203bc:	b	201ac <fts_read@@Base+0x298>
   203c0:	mov	r0, r4
   203c4:	bl	11974 <free@plt>
   203c8:	bl	11bc0 <__errno_location@plt>
   203cc:	mov	r3, #0
   203d0:	mov	r6, r3
   203d4:	str	r3, [r0]
   203d8:	str	r3, [r8]
   203dc:	b	200e8 <fts_read@@Base+0x1d4>
   203e0:	bic	r3, r3, #8192	; 0x2000
   203e4:	str	r3, [r8, #48]	; 0x30
   203e8:	bl	1e904 <add_exclude@@Base+0x9650>
   203ec:	mov	r3, #0
   203f0:	str	r3, [r8, #4]
   203f4:	mov	r0, r8
   203f8:	mov	r1, #3
   203fc:	bl	1f118 <add_exclude@@Base+0x9e64>
   20400:	cmp	r0, #0
   20404:	str	r0, [r8, #4]
   20408:	movne	r6, r0
   2040c:	bne	202f0 <fts_read@@Base+0x3dc>
   20410:	ldr	r0, [r8, #48]	; 0x30
   20414:	tst	r0, #16384	; 0x4000
   20418:	bne	200e4 <fts_read@@Base+0x1d0>
   2041c:	ldr	r3, [fp, #32]
   20420:	cmp	r3, #0
   20424:	beq	2043c <fts_read@@Base+0x528>
   20428:	ldrh	r3, [fp, #60]	; 0x3c
   2042c:	cmp	r3, #4
   20430:	movne	r3, #7
   20434:	strhne	r3, [fp, #60]	; 0x3c
   20438:	ldrne	r0, [r8, #48]	; 0x30
   2043c:	add	r1, r8, #56	; 0x38
   20440:	mov	r2, fp
   20444:	bl	1f028 <add_exclude@@Base+0x9d74>
   20448:	mov	r6, fp
   2044c:	b	200e8 <fts_read@@Base+0x1d4>
   20450:	bl	11974 <free@plt>
   20454:	b	20138 <fts_read@@Base+0x224>
   20458:	ldrb	r3, [r6, #177]	; 0xb1
   2045c:	cmp	r3, #0
   20460:	bne	20170 <fts_read@@Base+0x25c>
   20464:	b	20194 <fts_read@@Base+0x280>
   20468:	ldr	r3, [r8, #48]	; 0x30
   2046c:	mov	r6, r4
   20470:	orr	r3, r3, #16384	; 0x4000
   20474:	str	r3, [r8, #48]	; 0x30
   20478:	b	200e8 <fts_read@@Base+0x1d4>
   2047c:	ldr	r3, [r6, #48]	; 0x30
   20480:	ldr	r4, [r6, #4]
   20484:	cmp	r3, #0
   20488:	ble	204a8 <fts_read@@Base+0x594>
   2048c:	ldr	r3, [r4, #56]	; 0x38
   20490:	cmp	r3, #0
   20494:	bne	204a8 <fts_read@@Base+0x594>
   20498:	ldr	r3, [r8, #48]	; 0x30
   2049c:	and	r3, r3, #24
   204a0:	cmp	r3, #24
   204a4:	beq	20624 <fts_read@@Base+0x710>
   204a8:	mov	r3, #0
   204ac:	ldr	r0, [r8, #32]
   204b0:	add	r1, r8, #48	; 0x30
   204b4:	mov	r2, r6
   204b8:	bl	1ea38 <add_exclude@@Base+0x9784>
   204bc:	ldr	r3, [r6, #88]	; 0x58
   204c0:	and	r3, r3, #61440	; 0xf000
   204c4:	cmp	r3, #16384	; 0x4000
   204c8:	strh	r0, [r6, #60]	; 0x3c
   204cc:	bne	201bc <fts_read@@Base+0x2a8>
   204d0:	ldr	r3, [r6, #48]	; 0x30
   204d4:	cmp	r3, #0
   204d8:	beq	201bc <fts_read@@Base+0x2a8>
   204dc:	ldr	r3, [r4, #56]	; 0x38
   204e0:	cmp	r3, #0
   204e4:	beq	201bc <fts_read@@Base+0x2a8>
   204e8:	sub	r3, r3, #1
   204ec:	str	r3, [r4, #56]	; 0x38
   204f0:	ldrh	r0, [r6, #60]	; 0x3c
   204f4:	b	201bc <fts_read@@Base+0x2a8>
   204f8:	ldr	r0, [fp, #36]	; 0x24
   204fc:	bl	11d70 <close@plt>
   20500:	b	200a0 <fts_read@@Base+0x18c>
   20504:	str	r4, [r8]
   20508:	mov	r0, r8
   2050c:	ldr	r3, [r4, #40]	; 0x28
   20510:	mov	r1, #3
   20514:	ldr	r2, [r8, #24]
   20518:	strb	r6, [r2, r3]
   2051c:	bl	1f118 <add_exclude@@Base+0x9e64>
   20520:	subs	r6, r0, #0
   20524:	beq	205d8 <fts_read@@Base+0x6c4>
   20528:	mov	r0, fp
   2052c:	bl	11974 <free@plt>
   20530:	b	20208 <fts_read@@Base+0x2f4>
   20534:	ldr	r0, [r8, #32]
   20538:	add	r1, r8, #48	; 0x30
   2053c:	mov	r2, r6
   20540:	mov	r3, #1
   20544:	bl	1ea38 <add_exclude@@Base+0x9784>
   20548:	cmp	r0, #1
   2054c:	strh	r0, [r6, #60]	; 0x3c
   20550:	beq	205ec <fts_read@@Base+0x6d8>
   20554:	mov	r3, #3
   20558:	strh	r3, [r6, #64]	; 0x40
   2055c:	b	20208 <fts_read@@Base+0x2f4>
   20560:	ldr	r0, [r4, #36]	; 0x24
   20564:	bl	11cf8 <fchdir@plt>
   20568:	cmp	r0, #0
   2056c:	beq	20018 <fts_read@@Base+0x104>
   20570:	bl	11bc0 <__errno_location@plt>
   20574:	ldr	r5, [r0]
   20578:	mov	r6, r0
   2057c:	ldr	r0, [r4, #36]	; 0x24
   20580:	bl	11d70 <close@plt>
   20584:	str	r5, [r6]
   20588:	str	r5, [r4, #32]
   2058c:	ldr	r3, [r8, #48]	; 0x30
   20590:	orr	r3, r3, #16384	; 0x4000
   20594:	str	r3, [r8, #48]	; 0x30
   20598:	b	20018 <fts_read@@Base+0x104>
   2059c:	ldr	r1, [r8, #48]	; 0x30
   205a0:	tst	r1, #4
   205a4:	bne	203b8 <fts_read@@Base+0x4a4>
   205a8:	ldr	r2, [pc, #436]	; 20764 <fts_read@@Base+0x850>
   205ac:	ldr	r0, [r8, #32]
   205b0:	add	r2, pc, r2
   205b4:	bl	1ecc4 <add_exclude@@Base+0x9a10>
   205b8:	cmp	r0, #0
   205bc:	str	r0, [fp, #36]	; 0x24
   205c0:	blt	20670 <fts_read@@Base+0x75c>
   205c4:	ldrh	r3, [fp, #62]	; 0x3e
   205c8:	mov	r6, fp
   205cc:	orr	r3, r3, #2
   205d0:	strh	r3, [fp, #62]	; 0x3e
   205d4:	b	201ac <fts_read@@Base+0x298>
   205d8:	ldr	r3, [r8, #48]	; 0x30
   205dc:	tst	r3, #16384	; 0x4000
   205e0:	bne	200e4 <fts_read@@Base+0x1d0>
   205e4:	ldr	r4, [fp, #4]
   205e8:	b	1ffc0 <fts_read@@Base+0xac>
   205ec:	ldr	r1, [r8, #48]	; 0x30
   205f0:	tst	r1, #4
   205f4:	bne	20554 <fts_read@@Base+0x640>
   205f8:	ldr	r2, [pc, #360]	; 20768 <fts_read@@Base+0x854>
   205fc:	ldr	r0, [r8, #32]
   20600:	add	r2, pc, r2
   20604:	bl	1ecc4 <add_exclude@@Base+0x9a10>
   20608:	cmp	r0, #0
   2060c:	str	r0, [r6, #36]	; 0x24
   20610:	blt	2068c <fts_read@@Base+0x778>
   20614:	ldrh	r3, [r6, #62]	; 0x3e
   20618:	orr	r3, r3, #2
   2061c:	strh	r3, [r6, #62]	; 0x3e
   20620:	b	20554 <fts_read@@Base+0x640>
   20624:	ldr	r7, [r4, #44]	; 0x2c
   20628:	ldr	r3, [r7, #48]	; 0x30
   2062c:	ldr	r5, [r7, #52]	; 0x34
   20630:	tst	r3, #512	; 0x200
   20634:	beq	204a8 <fts_read@@Base+0x594>
   20638:	cmp	r5, #0
   2063c:	beq	20710 <fts_read@@Base+0x7fc>
   20640:	ldrd	r2, [r4, #72]	; 0x48
   20644:	add	r1, sp, #120	; 0x78
   20648:	mov	r0, r5
   2064c:	strd	r2, [r1, #-112]!	; 0xffffff90
   20650:	bl	17988 <add_exclude@@Base+0x26d4>
   20654:	subs	fp, r0, #0
   20658:	beq	206a4 <fts_read@@Base+0x790>
   2065c:	ldrb	r7, [fp, #8]
   20660:	cmp	r7, #0
   20664:	bne	204f0 <fts_read@@Base+0x5dc>
   20668:	b	204a8 <fts_read@@Base+0x594>
   2066c:	bl	119d4 <__stack_chk_fail@plt>
   20670:	bl	11bc0 <__errno_location@plt>
   20674:	mov	r6, fp
   20678:	mov	r3, #7
   2067c:	ldr	r2, [r0]
   20680:	strh	r3, [fp, #60]	; 0x3c
   20684:	str	r2, [fp, #32]
   20688:	b	201ac <fts_read@@Base+0x298>
   2068c:	bl	11bc0 <__errno_location@plt>
   20690:	mov	r3, #7
   20694:	ldr	r2, [r0]
   20698:	strh	r3, [r6, #60]	; 0x3c
   2069c:	str	r2, [r6, #32]
   206a0:	b	20554 <fts_read@@Base+0x640>
   206a4:	mov	r0, #16
   206a8:	bl	11ac4 <malloc@plt>
   206ac:	subs	r9, r0, #0
   206b0:	beq	204a8 <fts_read@@Base+0x594>
   206b4:	ldr	r0, [r7, #32]
   206b8:	add	r1, sp, #24
   206bc:	bl	118d8 <fstatfs64@plt>
   206c0:	cmp	r0, #0
   206c4:	movne	r7, fp
   206c8:	bne	206e4 <fts_read@@Base+0x7d0>
   206cc:	ldr	r7, [sp, #24]
   206d0:	movw	r3, #18803	; 0x4973
   206d4:	movt	r3, #21093	; 0x5265
   206d8:	subs	r3, r7, r3
   206dc:	rsbs	r7, r3, #0
   206e0:	adcs	r7, r7, r3
   206e4:	strb	r7, [r9, #8]
   206e8:	mov	r0, r5
   206ec:	ldrd	r2, [r4, #72]	; 0x48
   206f0:	mov	r1, r9
   206f4:	strd	r2, [r9]
   206f8:	bl	18264 <add_exclude@@Base+0x2fb0>
   206fc:	cmp	r0, #0
   20700:	beq	2074c <fts_read@@Base+0x838>
   20704:	cmp	r9, r0
   20708:	beq	20660 <fts_read@@Base+0x74c>
   2070c:	b	20274 <fts_read@@Base+0x360>
   20710:	ldr	ip, [pc, #84]	; 2076c <fts_read@@Base+0x858>
   20714:	mov	r1, r5
   20718:	ldr	r2, [pc, #80]	; 20770 <fts_read@@Base+0x85c>
   2071c:	mov	r0, #13
   20720:	ldr	r3, [pc, #76]	; 20774 <fts_read@@Base+0x860>
   20724:	ldr	ip, [r9, ip]
   20728:	add	r2, pc, r2
   2072c:	add	r3, pc, r3
   20730:	str	ip, [sp]
   20734:	bl	17c3c <add_exclude@@Base+0x2988>
   20738:	cmp	r0, #0
   2073c:	mov	r5, r0
   20740:	str	r0, [r7, #52]	; 0x34
   20744:	bne	20640 <fts_read@@Base+0x72c>
   20748:	b	204a8 <fts_read@@Base+0x594>
   2074c:	mov	r0, r9
   20750:	bl	11974 <free@plt>
   20754:	b	204a8 <fts_read@@Base+0x594>
   20758:	ldrdeq	r8, [r1], -r0
   2075c:			; <UNDEFINED> instruction: 0x000001b4
   20760:	andeq	r6, r0, r8, lsl r7
   20764:	andeq	r5, r0, r0, asr #14
   20768:	strdeq	r5, [r0], -r0
   2076c:			; <UNDEFINED> instruction: 0x000001b0
   20770:			; <UNDEFINED> instruction: 0xffffe00c
   20774:			; <UNDEFINED> instruction: 0xffffe024

00020778 <fts_set@@Base>:
   20778:	cmp	r2, #4
   2077c:	push	{r3, lr}
   20780:	movls	r3, #0
   20784:	strhls	r2, [r1, #64]	; 0x40
   20788:	bls	2079c <fts_set@@Base+0x24>
   2078c:	bl	11bc0 <__errno_location@plt>
   20790:	mov	r3, #1
   20794:	mov	r2, #22
   20798:	str	r2, [r0]
   2079c:	mov	r0, r3
   207a0:	pop	{r3, pc}

000207a4 <fts_children@@Base>:
   207a4:	push	{r4, r5, r6, r7, r8, lr}
   207a8:	bics	r7, r1, #8192	; 0x2000
   207ac:	mov	r5, r1
   207b0:	mov	r4, r0
   207b4:	bne	208b0 <fts_children@@Base+0x10c>
   207b8:	bl	11bc0 <__errno_location@plt>
   207bc:	ldr	r6, [r4]
   207c0:	str	r7, [r0]
   207c4:	mov	r8, r0
   207c8:	ldr	r3, [r4, #48]	; 0x30
   207cc:	ands	r3, r3, #16384	; 0x4000
   207d0:	bne	208c8 <fts_children@@Base+0x124>
   207d4:	ldrh	r2, [r6, #60]	; 0x3c
   207d8:	cmp	r2, #9
   207dc:	ldreq	r3, [r6, #8]
   207e0:	beq	20850 <fts_children@@Base+0xac>
   207e4:	cmp	r2, #1
   207e8:	bne	20850 <fts_children@@Base+0xac>
   207ec:	ldr	r0, [r4, #4]
   207f0:	cmp	r0, #0
   207f4:	beq	207fc <fts_children@@Base+0x58>
   207f8:	bl	1e904 <add_exclude@@Base+0x9650>
   207fc:	cmp	r5, #8192	; 0x2000
   20800:	ldreq	r3, [r4, #48]	; 0x30
   20804:	moveq	r5, #2
   20808:	movne	r5, #1
   2080c:	orreq	r3, r3, #8192	; 0x2000
   20810:	streq	r3, [r4, #48]	; 0x30
   20814:	ldr	r3, [r6, #48]	; 0x30
   20818:	cmp	r3, #0
   2081c:	bne	2083c <fts_children@@Base+0x98>
   20820:	ldr	r3, [r6, #24]
   20824:	ldrb	r3, [r3]
   20828:	cmp	r3, #47	; 0x2f
   2082c:	beq	2083c <fts_children@@Base+0x98>
   20830:	ldr	r1, [r4, #48]	; 0x30
   20834:	ands	r6, r1, #4
   20838:	beq	20858 <fts_children@@Base+0xb4>
   2083c:	mov	r1, r5
   20840:	mov	r0, r4
   20844:	bl	1f118 <add_exclude@@Base+0x9e64>
   20848:	mov	r3, r0
   2084c:	str	r0, [r4, #4]
   20850:	mov	r0, r3
   20854:	pop	{r4, r5, r6, r7, r8, pc}
   20858:	ldr	r2, [pc, #164]	; 20904 <fts_children@@Base+0x160>
   2085c:	ldr	r0, [r4, #32]
   20860:	add	r2, pc, r2
   20864:	bl	1ecc4 <add_exclude@@Base+0x9a10>
   20868:	subs	r7, r0, #0
   2086c:	strlt	r6, [r4, #4]
   20870:	movlt	r3, r6
   20874:	blt	20850 <fts_children@@Base+0xac>
   20878:	mov	r1, r5
   2087c:	mov	r0, r4
   20880:	bl	1f118 <add_exclude@@Base+0x9e64>
   20884:	ldr	r3, [r4, #48]	; 0x30
   20888:	ands	r5, r3, #512	; 0x200
   2088c:	str	r0, [r4, #4]
   20890:	beq	208d0 <fts_children@@Base+0x12c>
   20894:	mov	r1, r7
   20898:	mov	r0, r4
   2089c:	mov	r2, #1
   208a0:	bl	1e974 <add_exclude@@Base+0x96c0>
   208a4:	ldr	r3, [r4, #4]
   208a8:	mov	r0, r3
   208ac:	pop	{r4, r5, r6, r7, r8, pc}
   208b0:	bl	11bc0 <__errno_location@plt>
   208b4:	mov	r3, #0
   208b8:	mov	r2, #22
   208bc:	str	r2, [r0]
   208c0:	mov	r0, r3
   208c4:	pop	{r4, r5, r6, r7, r8, pc}
   208c8:	mov	r3, r7
   208cc:	b	20850 <fts_children@@Base+0xac>
   208d0:	mov	r0, r7
   208d4:	bl	11cf8 <fchdir@plt>
   208d8:	cmp	r0, #0
   208dc:	bne	208ec <fts_children@@Base+0x148>
   208e0:	mov	r0, r7
   208e4:	bl	11d70 <close@plt>
   208e8:	b	208a4 <fts_children@@Base+0x100>
   208ec:	ldr	r4, [r8]
   208f0:	mov	r0, r7
   208f4:	bl	11d70 <close@plt>
   208f8:	mov	r3, r5
   208fc:	str	r4, [r8]
   20900:	b	20850 <fts_children@@Base+0xac>
   20904:	muleq	r0, r0, r4
   20908:	push	{r4, r5, r6, r7, r8, lr}
   2090c:	mov	r4, r0
   20910:	bl	11b84 <strlen@plt>
   20914:	adds	r0, r0, #1
   20918:	popeq	{r4, r5, r6, r7, r8, pc}
   2091c:	mov	r2, #0
   20920:	mov	r3, r2
   20924:	b	2093c <fts_children@@Base+0x198>
   20928:	mov	r3, ip
   2092c:	strb	r1, [r4, r2]
   20930:	cmp	r0, r3
   20934:	add	r2, r2, #1
   20938:	bls	209ac <fts_children@@Base+0x208>
   2093c:	ldrb	r1, [r4, r3]
   20940:	add	ip, r3, #1
   20944:	cmp	r1, #92	; 0x5c
   20948:	bne	20928 <fts_children@@Base+0x184>
   2094c:	add	r5, r3, #4
   20950:	cmp	r0, r5
   20954:	bls	20928 <fts_children@@Base+0x184>
   20958:	ldrb	r6, [r4, ip]
   2095c:	add	r3, r4, r3
   20960:	sub	r6, r6, #48	; 0x30
   20964:	uxtb	r7, r6
   20968:	cmp	r7, #3
   2096c:	bhi	20928 <fts_children@@Base+0x184>
   20970:	ldrb	r7, [r3, #2]
   20974:	sub	r7, r7, #48	; 0x30
   20978:	uxtb	r8, r7
   2097c:	cmp	r8, #7
   20980:	bhi	20928 <fts_children@@Base+0x184>
   20984:	ldrb	r8, [r3, #3]
   20988:	mov	r3, r5
   2098c:	add	r6, r7, r6, lsl #3
   20990:	sub	r5, r8, #48	; 0x30
   20994:	uxtb	r5, r5
   20998:	cmp	r5, #7
   2099c:	add	r5, r5, r6, lsl #3
   209a0:	strbls	r5, [r4, r2]
   209a4:	bls	20930 <fts_children@@Base+0x18c>
   209a8:	b	20928 <fts_children@@Base+0x184>
   209ac:	pop	{r4, r5, r6, r7, r8, pc}
   209b0:	push	{r4, lr}
   209b4:	mov	r4, r0
   209b8:	ldr	r0, [r0]
   209bc:	bl	11974 <free@plt>
   209c0:	ldr	r0, [r4, #4]
   209c4:	bl	11974 <free@plt>
   209c8:	ldr	r0, [r4, #8]
   209cc:	bl	11974 <free@plt>
   209d0:	ldrb	r3, [r4, #24]
   209d4:	tst	r3, #4
   209d8:	beq	209e4 <fts_children@@Base+0x240>
   209dc:	ldr	r0, [r4, #12]
   209e0:	bl	11974 <free@plt>
   209e4:	mov	r0, r4
   209e8:	pop	{r4, lr}
   209ec:	b	11974 <free@plt>
   209f0:	ldr	r3, [pc, #1968]	; 211a8 <fts_children@@Base+0xa04>
   209f4:	ldr	r2, [pc, #1968]	; 211ac <fts_children@@Base+0xa08>
   209f8:	add	r3, pc, r3
   209fc:	ldr	r0, [pc, #1964]	; 211b0 <fts_children@@Base+0xa0c>
   20a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a04:	sub	sp, sp, #148	; 0x94
   20a08:	ldr	r2, [r3, r2]
   20a0c:	add	r0, pc, r0
   20a10:	ldr	r5, [pc, #1948]	; 211b4 <fts_children@@Base+0xa10>
   20a14:	ldr	r3, [r2]
   20a18:	add	r5, pc, r5
   20a1c:	str	r2, [sp, #64]	; 0x40
   20a20:	mov	r1, r5
   20a24:	str	r3, [sp, #140]	; 0x8c
   20a28:	bl	11d10 <fopen64@plt>
   20a2c:	subs	r4, r0, #0
   20a30:	beq	20ea8 <fts_children@@Base+0x704>
   20a34:	add	sl, sp, #88	; 0x58
   20a38:	str	sl, [sp, #52]	; 0x34
   20a3c:	ldr	sl, [pc, #1908]	; 211b8 <fts_children@@Base+0xa14>
   20a40:	add	r6, sp, #92	; 0x5c
   20a44:	ldr	r7, [pc, #1904]	; 211bc <fts_children@@Base+0xa18>
   20a48:	add	r5, sp, #96	; 0x60
   20a4c:	add	sl, pc, sl
   20a50:	str	sl, [sp, #48]	; 0x30
   20a54:	ldr	sl, [pc, #1892]	; 211c0 <fts_children@@Base+0xa1c>
   20a58:	add	r7, pc, r7
   20a5c:	ldr	fp, [pc, #1888]	; 211c4 <fts_children@@Base+0xa20>
   20a60:	mov	r3, #0
   20a64:	add	sl, pc, sl
   20a68:	str	sl, [sp, #68]	; 0x44
   20a6c:	ldr	sl, [pc, #1876]	; 211c8 <fts_children@@Base+0xa24>
   20a70:	add	fp, pc, fp
   20a74:	str	r3, [sp, #92]	; 0x5c
   20a78:	add	sl, pc, sl
   20a7c:	str	sl, [sp, #72]	; 0x48
   20a80:	ldr	sl, [pc, #1860]	; 211cc <fts_children@@Base+0xa28>
   20a84:	str	r3, [sp, #96]	; 0x60
   20a88:	add	sl, pc, sl
   20a8c:	str	fp, [sp, #36]	; 0x24
   20a90:	str	sl, [sp, #76]	; 0x4c
   20a94:	mov	r0, r6
   20a98:	mov	r1, r5
   20a9c:	mov	r2, #10
   20aa0:	mov	r3, r4
   20aa4:	bl	11914 <__getdelim@plt>
   20aa8:	cmn	r0, #1
   20aac:	ldr	r0, [sp, #92]	; 0x5c
   20ab0:	beq	20cb8 <fts_children@@Base+0x514>
   20ab4:	add	r3, sp, #132	; 0x84
   20ab8:	add	r8, sp, #87	; 0x57
   20abc:	str	r3, [sp]
   20ac0:	mov	r1, r7
   20ac4:	add	r3, sp, #136	; 0x88
   20ac8:	str	r8, [sp, #16]
   20acc:	str	r3, [sp, #4]
   20ad0:	add	r2, sp, #100	; 0x64
   20ad4:	add	r3, sp, #108	; 0x6c
   20ad8:	str	r3, [sp, #8]
   20adc:	add	r3, sp, #112	; 0x70
   20ae0:	str	r3, [sp, #12]
   20ae4:	add	r3, sp, #104	; 0x68
   20ae8:	bl	11cbc <sscanf@plt>
   20aec:	bic	r0, r0, #4
   20af0:	cmp	r0, #3
   20af4:	bne	20a94 <fts_children@@Base+0x2f0>
   20af8:	ldr	r3, [sp, #112]	; 0x70
   20afc:	ldr	r0, [sp, #92]	; 0x5c
   20b00:	ldr	r1, [sp, #36]	; 0x24
   20b04:	add	r0, r0, r3
   20b08:	bl	118fc <strstr@plt>
   20b0c:	subs	sl, r0, #0
   20b10:	beq	20a94 <fts_children@@Base+0x2f0>
   20b14:	add	r3, sp, #124	; 0x7c
   20b18:	str	r8, [sp, #8]
   20b1c:	str	r3, [sp]
   20b20:	add	r2, sp, #116	; 0x74
   20b24:	add	r3, sp, #128	; 0x80
   20b28:	ldr	r1, [sp, #48]	; 0x30
   20b2c:	str	r3, [sp, #4]
   20b30:	add	r3, sp, #120	; 0x78
   20b34:	bl	11cbc <sscanf@plt>
   20b38:	bic	r9, r0, #4
   20b3c:	cmp	r9, #1
   20b40:	bne	20a94 <fts_children@@Base+0x2f0>
   20b44:	ldr	r1, [sp, #92]	; 0x5c
   20b48:	mov	r3, #0
   20b4c:	ldr	r2, [sp, #136]	; 0x88
   20b50:	str	r3, [sp, #60]	; 0x3c
   20b54:	strb	r3, [r1, r2]
   20b58:	ldr	r1, [sp, #92]	; 0x5c
   20b5c:	ldr	r2, [sp, #112]	; 0x70
   20b60:	strb	r3, [r1, r2]
   20b64:	ldr	r2, [sp, #120]	; 0x78
   20b68:	strb	r3, [sl, r2]
   20b6c:	ldr	r2, [sp, #128]	; 0x80
   20b70:	strb	r3, [sl, r2]
   20b74:	ldr	r0, [sp, #124]	; 0x7c
   20b78:	str	r3, [sp, #28]
   20b7c:	add	r0, sl, r0
   20b80:	bl	20908 <fts_children@@Base+0x164>
   20b84:	ldr	r2, [sp, #108]	; 0x6c
   20b88:	ldr	r0, [sp, #92]	; 0x5c
   20b8c:	add	r0, r0, r2
   20b90:	bl	20908 <fts_children@@Base+0x164>
   20b94:	ldr	r2, [sp, #132]	; 0x84
   20b98:	ldr	r0, [sp, #92]	; 0x5c
   20b9c:	add	r0, r0, r2
   20ba0:	bl	20908 <fts_children@@Base+0x164>
   20ba4:	mov	r0, #32
   20ba8:	bl	1c9d0 <add_exclude@@Base+0x771c>
   20bac:	mov	r8, r0
   20bb0:	ldr	r0, [sp, #124]	; 0x7c
   20bb4:	add	r0, sl, r0
   20bb8:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20bbc:	ldr	r1, [sp, #92]	; 0x5c
   20bc0:	ldr	r2, [sp, #108]	; 0x6c
   20bc4:	str	r0, [r8]
   20bc8:	add	r0, r1, r2
   20bcc:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20bd0:	ldr	r1, [sp, #92]	; 0x5c
   20bd4:	ldr	r2, [sp, #132]	; 0x84
   20bd8:	str	r0, [r8, #4]
   20bdc:	add	r0, r1, r2
   20be0:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20be4:	ldr	r2, [sp, #116]	; 0x74
   20be8:	str	r0, [r8, #8]
   20bec:	add	r0, sl, r2
   20bf0:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20bf4:	ldr	ip, [sp, #104]	; 0x68
   20bf8:	ldr	r1, [sp, #100]	; 0x64
   20bfc:	bic	r2, ip, #255	; 0xff
   20c00:	bic	fp, r1, #4080	; 0xff0
   20c04:	ubfx	r1, r1, #0, #12
   20c08:	bic	lr, fp, #15
   20c0c:	lsr	sl, r2, #20
   20c10:	str	lr, [sp, #44]	; 0x2c
   20c14:	lsl	r2, r2, #12
   20c18:	str	sl, [sp, #60]	; 0x3c
   20c1c:	uxtb	ip, ip
   20c20:	str	r2, [sp, #56]	; 0x38
   20c24:	orr	r1, ip, r1, lsl #8
   20c28:	ldrd	sl, [sp, #56]	; 0x38
   20c2c:	ldrb	ip, [r8, #24]
   20c30:	orr	ip, ip, #4
   20c34:	str	r0, [r8, #12]
   20c38:	ldr	r3, [sp, #28]
   20c3c:	strb	ip, [r8, #24]
   20c40:	str	r0, [sp, #32]
   20c44:	str	r3, [sp, #40]	; 0x28
   20c48:	ldrd	r2, [sp, #40]	; 0x28
   20c4c:	orr	r2, r2, sl
   20c50:	orr	r3, r3, fp
   20c54:	orr	r2, r2, r1
   20c58:	ldr	r1, [sp, #68]	; 0x44
   20c5c:	strd	r2, [r8, #16]
   20c60:	bl	11938 <strcmp@plt>
   20c64:	cmp	r0, #0
   20c68:	bne	20d04 <fts_children@@Base+0x560>
   20c6c:	mov	r0, r9
   20c70:	ldr	r9, [r8]
   20c74:	mov	r1, #58	; 0x3a
   20c78:	ldrb	r3, [r8, #24]
   20c7c:	bfi	r3, r0, #0, #1
   20c80:	mov	r0, r9
   20c84:	strb	r3, [r8, #24]
   20c88:	bl	11b90 <strchr@plt>
   20c8c:	cmp	r0, #0
   20c90:	beq	20e28 <fts_children@@Base+0x684>
   20c94:	mov	r0, #1
   20c98:	ldr	sl, [sp, #52]	; 0x34
   20c9c:	ldrb	r3, [r8, #24]
   20ca0:	bfi	r3, r0, #1, #1
   20ca4:	strb	r3, [r8, #24]
   20ca8:	str	r8, [sl]
   20cac:	add	r8, r8, #28
   20cb0:	str	r8, [sp, #52]	; 0x34
   20cb4:	b	20a94 <fts_children@@Base+0x2f0>
   20cb8:	bl	11974 <free@plt>
   20cbc:	ldr	r3, [r4]
   20cc0:	tst	r3, #32
   20cc4:	bne	20e4c <fts_children@@Base+0x6a8>
   20cc8:	mov	r0, r4
   20ccc:	bl	1e530 <add_exclude@@Base+0x927c>
   20cd0:	cmn	r0, #1
   20cd4:	beq	21108 <fts_children@@Base+0x964>
   20cd8:	ldr	sl, [sp, #52]	; 0x34
   20cdc:	mov	r3, #0
   20ce0:	str	r3, [sl]
   20ce4:	ldr	r0, [sp, #88]	; 0x58
   20ce8:	ldr	fp, [sp, #64]	; 0x40
   20cec:	ldr	r2, [sp, #140]	; 0x8c
   20cf0:	ldr	r3, [fp]
   20cf4:	cmp	r2, r3
   20cf8:	bne	2119c <fts_children@@Base+0x9f8>
   20cfc:	add	sp, sp, #148	; 0x94
   20d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d04:	ldr	r1, [pc, #1220]	; 211d0 <fts_children@@Base+0xa2c>
   20d08:	ldr	r0, [sp, #32]
   20d0c:	add	r1, pc, r1
   20d10:	bl	11938 <strcmp@plt>
   20d14:	cmp	r0, #0
   20d18:	beq	20c6c <fts_children@@Base+0x4c8>
   20d1c:	ldr	r1, [pc, #1200]	; 211d4 <fts_children@@Base+0xa30>
   20d20:	ldr	r0, [sp, #32]
   20d24:	add	r1, pc, r1
   20d28:	bl	11938 <strcmp@plt>
   20d2c:	cmp	r0, #0
   20d30:	beq	20c6c <fts_children@@Base+0x4c8>
   20d34:	ldr	r1, [pc, #1180]	; 211d8 <fts_children@@Base+0xa34>
   20d38:	ldr	r0, [sp, #32]
   20d3c:	add	r1, pc, r1
   20d40:	bl	11938 <strcmp@plt>
   20d44:	cmp	r0, #0
   20d48:	beq	20c6c <fts_children@@Base+0x4c8>
   20d4c:	ldr	r1, [pc, #1160]	; 211dc <fts_children@@Base+0xa38>
   20d50:	ldr	r0, [sp, #32]
   20d54:	add	r1, pc, r1
   20d58:	bl	11938 <strcmp@plt>
   20d5c:	cmp	r0, #0
   20d60:	beq	20c6c <fts_children@@Base+0x4c8>
   20d64:	ldr	r1, [pc, #1140]	; 211e0 <fts_children@@Base+0xa3c>
   20d68:	ldr	r0, [sp, #32]
   20d6c:	add	r1, pc, r1
   20d70:	bl	11938 <strcmp@plt>
   20d74:	cmp	r0, #0
   20d78:	beq	21154 <fts_children@@Base+0x9b0>
   20d7c:	ldr	r1, [pc, #1120]	; 211e4 <fts_children@@Base+0xa40>
   20d80:	ldr	r0, [sp, #32]
   20d84:	add	r1, pc, r1
   20d88:	bl	11938 <strcmp@plt>
   20d8c:	cmp	r0, #0
   20d90:	beq	21154 <fts_children@@Base+0x9b0>
   20d94:	ldr	r1, [pc, #1100]	; 211e8 <fts_children@@Base+0xa44>
   20d98:	ldr	r0, [sp, #32]
   20d9c:	add	r1, pc, r1
   20da0:	bl	11938 <strcmp@plt>
   20da4:	cmp	r0, #0
   20da8:	beq	21154 <fts_children@@Base+0x9b0>
   20dac:	ldr	r1, [pc, #1080]	; 211ec <fts_children@@Base+0xa48>
   20db0:	ldr	r0, [sp, #32]
   20db4:	add	r1, pc, r1
   20db8:	bl	11938 <strcmp@plt>
   20dbc:	cmp	r0, #0
   20dc0:	beq	21154 <fts_children@@Base+0x9b0>
   20dc4:	ldr	r1, [pc, #1060]	; 211f0 <fts_children@@Base+0xa4c>
   20dc8:	ldr	r0, [sp, #32]
   20dcc:	add	r1, pc, r1
   20dd0:	bl	11938 <strcmp@plt>
   20dd4:	cmp	r0, #0
   20dd8:	beq	21154 <fts_children@@Base+0x9b0>
   20ddc:	ldr	r1, [pc, #1040]	; 211f4 <fts_children@@Base+0xa50>
   20de0:	ldr	r0, [sp, #32]
   20de4:	add	r1, pc, r1
   20de8:	bl	11938 <strcmp@plt>
   20dec:	cmp	r0, #0
   20df0:	beq	21154 <fts_children@@Base+0x9b0>
   20df4:	ldr	r1, [pc, #1020]	; 211f8 <fts_children@@Base+0xa54>
   20df8:	ldr	r0, [sp, #32]
   20dfc:	add	r1, pc, r1
   20e00:	bl	11938 <strcmp@plt>
   20e04:	cmp	r0, #0
   20e08:	beq	21154 <fts_children@@Base+0x9b0>
   20e0c:	ldr	r1, [pc, #1000]	; 211fc <fts_children@@Base+0xa58>
   20e10:	ldr	r0, [sp, #32]
   20e14:	add	r1, pc, r1
   20e18:	bl	11938 <strcmp@plt>
   20e1c:	rsbs	r0, r0, #1
   20e20:	movcc	r0, #0
   20e24:	b	20c70 <fts_children@@Base+0x4cc>
   20e28:	ldrb	r3, [r9]
   20e2c:	cmp	r3, #47	; 0x2f
   20e30:	beq	21118 <fts_children@@Base+0x974>
   20e34:	mov	r1, r9
   20e38:	ldr	r0, [sp, #72]	; 0x48
   20e3c:	bl	11938 <strcmp@plt>
   20e40:	rsbs	r0, r0, #1
   20e44:	movcc	r0, #0
   20e48:	b	20c98 <fts_children@@Base+0x4f4>
   20e4c:	bl	11bc0 <__errno_location@plt>
   20e50:	ldr	r6, [r0]
   20e54:	mov	r5, r0
   20e58:	mov	r0, r4
   20e5c:	bl	1e530 <add_exclude@@Base+0x927c>
   20e60:	mov	r7, r6
   20e64:	str	r6, [r5]
   20e68:	ldr	sl, [sp, #52]	; 0x34
   20e6c:	mov	r3, #0
   20e70:	str	r3, [sl]
   20e74:	ldr	r0, [sp, #88]	; 0x58
   20e78:	cmp	r0, r3
   20e7c:	bne	20e88 <fts_children@@Base+0x6e4>
   20e80:	b	20e9c <fts_children@@Base+0x6f8>
   20e84:	mov	r0, r4
   20e88:	ldr	r4, [r0, #28]
   20e8c:	bl	209b0 <fts_children@@Base+0x20c>
   20e90:	cmp	r4, #0
   20e94:	str	r4, [sp, #88]	; 0x58
   20e98:	bne	20e84 <fts_children@@Base+0x6e0>
   20e9c:	str	r7, [r5]
   20ea0:	mov	r0, #0
   20ea4:	b	20ce8 <fts_children@@Base+0x544>
   20ea8:	ldr	r0, [pc, #848]	; 21200 <fts_children@@Base+0xa5c>
   20eac:	mov	r1, r5
   20eb0:	add	r0, pc, r0
   20eb4:	bl	11d28 <setmntent@plt>
   20eb8:	subs	r5, r0, #0
   20ebc:	beq	211a0 <fts_children@@Base+0x9fc>
   20ec0:	ldr	r6, [pc, #828]	; 21204 <fts_children@@Base+0xa60>
   20ec4:	add	sl, sp, #88	; 0x58
   20ec8:	ldr	r7, [pc, #824]	; 21208 <fts_children@@Base+0xa64>
   20ecc:	ldr	r8, [pc, #824]	; 2120c <fts_children@@Base+0xa68>
   20ed0:	add	r6, pc, r6
   20ed4:	ldr	r9, [pc, #820]	; 21210 <fts_children@@Base+0xa6c>
   20ed8:	add	r7, pc, r7
   20edc:	ldr	fp, [pc, #816]	; 21214 <fts_children@@Base+0xa70>
   20ee0:	add	r8, pc, r8
   20ee4:	ldr	r2, [pc, #812]	; 21218 <fts_children@@Base+0xa74>
   20ee8:	mov	r4, sl
   20eec:	add	r9, pc, r9
   20ef0:	add	fp, pc, fp
   20ef4:	add	r2, pc, r2
   20ef8:	str	sl, [sp, #52]	; 0x34
   20efc:	str	fp, [sp, #36]	; 0x24
   20f00:	str	r2, [sp, #40]	; 0x28
   20f04:	str	r9, [sp, #32]
   20f08:	mov	r0, r5
   20f0c:	bl	11aa0 <getmntent@plt>
   20f10:	subs	fp, r0, #0
   20f14:	beq	210f4 <fts_children@@Base+0x950>
   20f18:	mov	r0, #32
   20f1c:	bl	1c9d0 <add_exclude@@Base+0x771c>
   20f20:	mov	sl, r0
   20f24:	ldr	r0, [fp]
   20f28:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20f2c:	str	r0, [sl]
   20f30:	ldr	r0, [fp, #4]
   20f34:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20f38:	mov	r3, #0
   20f3c:	stmib	sl, {r0, r3}
   20f40:	ldr	r0, [fp, #8]
   20f44:	bl	1cbc8 <add_exclude@@Base+0x7914>
   20f48:	ldrb	r3, [sl, #24]
   20f4c:	mov	r1, r6
   20f50:	orr	r3, r3, #4
   20f54:	strb	r3, [sl, #24]
   20f58:	str	r0, [sl, #12]
   20f5c:	mov	fp, r0
   20f60:	bl	11938 <strcmp@plt>
   20f64:	cmp	r0, #0
   20f68:	beq	2107c <fts_children@@Base+0x8d8>
   20f6c:	mov	r0, fp
   20f70:	mov	r1, r7
   20f74:	bl	11938 <strcmp@plt>
   20f78:	cmp	r0, #0
   20f7c:	beq	2107c <fts_children@@Base+0x8d8>
   20f80:	mov	r0, fp
   20f84:	mov	r1, r8
   20f88:	bl	11938 <strcmp@plt>
   20f8c:	cmp	r0, #0
   20f90:	beq	2107c <fts_children@@Base+0x8d8>
   20f94:	mov	r0, fp
   20f98:	ldr	r1, [sp, #32]
   20f9c:	bl	11938 <strcmp@plt>
   20fa0:	cmp	r0, #0
   20fa4:	beq	2107c <fts_children@@Base+0x8d8>
   20fa8:	mov	r0, fp
   20fac:	ldr	r1, [sp, #36]	; 0x24
   20fb0:	bl	11938 <strcmp@plt>
   20fb4:	cmp	r0, #0
   20fb8:	beq	2107c <fts_children@@Base+0x8d8>
   20fbc:	mov	r0, fp
   20fc0:	ldr	r1, [sp, #40]	; 0x28
   20fc4:	bl	11938 <strcmp@plt>
   20fc8:	cmp	r0, #0
   20fcc:	beq	2107c <fts_children@@Base+0x8d8>
   20fd0:	ldr	r1, [pc, #580]	; 2121c <fts_children@@Base+0xa78>
   20fd4:	mov	r0, fp
   20fd8:	add	r1, pc, r1
   20fdc:	bl	11938 <strcmp@plt>
   20fe0:	cmp	r0, #0
   20fe4:	beq	2107c <fts_children@@Base+0x8d8>
   20fe8:	ldr	r1, [pc, #560]	; 21220 <fts_children@@Base+0xa7c>
   20fec:	mov	r0, fp
   20ff0:	add	r1, pc, r1
   20ff4:	bl	11938 <strcmp@plt>
   20ff8:	cmp	r0, #0
   20ffc:	beq	2107c <fts_children@@Base+0x8d8>
   21000:	ldr	r1, [pc, #540]	; 21224 <fts_children@@Base+0xa80>
   21004:	mov	r0, fp
   21008:	add	r1, pc, r1
   2100c:	bl	11938 <strcmp@plt>
   21010:	cmp	r0, #0
   21014:	beq	2107c <fts_children@@Base+0x8d8>
   21018:	ldr	r1, [pc, #520]	; 21228 <fts_children@@Base+0xa84>
   2101c:	mov	r0, fp
   21020:	add	r1, pc, r1
   21024:	bl	11938 <strcmp@plt>
   21028:	cmp	r0, #0
   2102c:	beq	2107c <fts_children@@Base+0x8d8>
   21030:	ldr	r1, [pc, #500]	; 2122c <fts_children@@Base+0xa88>
   21034:	mov	r0, fp
   21038:	add	r1, pc, r1
   2103c:	bl	11938 <strcmp@plt>
   21040:	cmp	r0, #0
   21044:	beq	2107c <fts_children@@Base+0x8d8>
   21048:	ldr	r1, [pc, #480]	; 21230 <fts_children@@Base+0xa8c>
   2104c:	mov	r0, fp
   21050:	add	r1, pc, r1
   21054:	bl	11938 <strcmp@plt>
   21058:	cmp	r0, #0
   2105c:	beq	2107c <fts_children@@Base+0x8d8>
   21060:	ldr	r1, [pc, #460]	; 21234 <fts_children@@Base+0xa90>
   21064:	mov	r0, fp
   21068:	add	r1, pc, r1
   2106c:	bl	11938 <strcmp@plt>
   21070:	rsbs	r0, r0, #1
   21074:	movcc	r0, #0
   21078:	b	21080 <fts_children@@Base+0x8dc>
   2107c:	mov	r0, #1
   21080:	ldr	r9, [sl]
   21084:	mov	r1, #58	; 0x3a
   21088:	ldrb	r3, [sl, #24]
   2108c:	bfi	r3, r0, #0, #1
   21090:	mov	r0, r9
   21094:	strb	r3, [sl, #24]
   21098:	bl	11b90 <strchr@plt>
   2109c:	cmp	r0, #0
   210a0:	beq	210cc <fts_children@@Base+0x928>
   210a4:	mov	r0, #1
   210a8:	ldrb	r1, [sl, #24]
   210ac:	mvn	r2, #0
   210b0:	mvn	r3, #0
   210b4:	strd	r2, [sl, #16]
   210b8:	bfi	r1, r0, #1, #1
   210bc:	strb	r1, [sl, #24]
   210c0:	str	sl, [r4]
   210c4:	add	r4, sl, #28
   210c8:	b	20f08 <fts_children@@Base+0x764>
   210cc:	ldrb	r3, [r9]
   210d0:	cmp	r3, #47	; 0x2f
   210d4:	beq	2115c <fts_children@@Base+0x9b8>
   210d8:	ldr	r0, [pc, #344]	; 21238 <fts_children@@Base+0xa94>
   210dc:	mov	r1, r9
   210e0:	add	r0, pc, r0
   210e4:	bl	11938 <strcmp@plt>
   210e8:	rsbs	r0, r0, #1
   210ec:	movcc	r0, #0
   210f0:	b	210a8 <fts_children@@Base+0x904>
   210f4:	mov	r0, r5
   210f8:	str	r4, [sp, #52]	; 0x34
   210fc:	bl	11c68 <endmntent@plt>
   21100:	cmp	r0, #0
   21104:	bne	20cd8 <fts_children@@Base+0x534>
   21108:	bl	11bc0 <__errno_location@plt>
   2110c:	mov	r5, r0
   21110:	ldr	r7, [r0]
   21114:	b	20e68 <fts_children@@Base+0x6c4>
   21118:	ldrb	r3, [r9, #1]
   2111c:	cmp	r3, #47	; 0x2f
   21120:	bne	20e34 <fts_children@@Base+0x690>
   21124:	ldr	r0, [sp, #32]
   21128:	ldr	r1, [sp, #76]	; 0x4c
   2112c:	bl	11938 <strcmp@plt>
   21130:	cmp	r0, #0
   21134:	beq	20c94 <fts_children@@Base+0x4f0>
   21138:	ldr	r1, [pc, #252]	; 2123c <fts_children@@Base+0xa98>
   2113c:	ldr	r0, [sp, #32]
   21140:	add	r1, pc, r1
   21144:	bl	11938 <strcmp@plt>
   21148:	cmp	r0, #0
   2114c:	beq	20c94 <fts_children@@Base+0x4f0>
   21150:	b	20e34 <fts_children@@Base+0x690>
   21154:	mov	r0, #1
   21158:	b	20c70 <fts_children@@Base+0x4cc>
   2115c:	ldrb	r3, [r9, #1]
   21160:	cmp	r3, #47	; 0x2f
   21164:	bne	210d8 <fts_children@@Base+0x934>
   21168:	ldr	r1, [pc, #208]	; 21240 <fts_children@@Base+0xa9c>
   2116c:	mov	r0, fp
   21170:	add	r1, pc, r1
   21174:	bl	11938 <strcmp@plt>
   21178:	cmp	r0, #0
   2117c:	beq	210a4 <fts_children@@Base+0x900>
   21180:	ldr	r1, [pc, #188]	; 21244 <fts_children@@Base+0xaa0>
   21184:	mov	r0, fp
   21188:	add	r1, pc, r1
   2118c:	bl	11938 <strcmp@plt>
   21190:	cmp	r0, #0
   21194:	beq	210a4 <fts_children@@Base+0x900>
   21198:	b	210d8 <fts_children@@Base+0x934>
   2119c:	bl	119d4 <__stack_chk_fail@plt>
   211a0:	mov	r0, r5
   211a4:	b	20ce8 <fts_children@@Base+0x544>
   211a8:	andeq	r7, r1, r0, lsl #12
   211ac:			; <UNDEFINED> instruction: 0x000001b4
   211b0:	andeq	r6, r0, r0, asr #32
   211b4:	andeq	r5, r0, ip, asr #10
   211b8:	andeq	r6, r0, ip, lsr r0
   211bc:	andeq	r6, r0, ip
   211c0:	andeq	r6, r0, ip, lsr r0
   211c4:	andeq	r6, r0, r4, lsl r0
   211c8:	andeq	r6, r0, r4, lsr #1
   211cc:	andeq	r6, r0, r4, lsl #1
   211d0:	muleq	r0, ip, sp
   211d4:	andeq	r5, r0, ip, lsl #27
   211d8:	andeq	r5, r0, ip, ror sp
   211dc:	andeq	r5, r0, ip, ror #26
   211e0:	andeq	r5, r0, ip, asr sp
   211e4:	andeq	r5, r0, ip, asr #26
   211e8:	andeq	r5, r0, ip, lsr sp
   211ec:	andeq	r5, r0, r0, lsr sp
   211f0:	andeq	r5, r0, r0, lsr #26
   211f4:	andeq	r5, r0, r0, lsl sp
   211f8:	andeq	r5, r0, r0, lsl #26
   211fc:	strdeq	r5, [r0], -r0
   21200:	andeq	r5, r0, r4, ror ip
   21204:	ldrdeq	r5, [r0], -r0
   21208:	ldrdeq	r5, [r0], -r0
   2120c:	ldrdeq	r5, [r0], -r0
   21210:	andeq	r5, r0, ip, asr #23
   21214:	ldrdeq	r5, [r0], -r0
   21218:	ldrdeq	r5, [r0], -r4
   2121c:	strdeq	r5, [r0], -r8
   21220:	andeq	r5, r0, r8, ror #21
   21224:	ldrdeq	r5, [r0], -ip
   21228:	andeq	r5, r0, ip, asr #21
   2122c:			; <UNDEFINED> instruction: 0x00005abc
   21230:	andeq	r5, r0, ip, lsr #21
   21234:	muleq	r0, ip, sl
   21238:	andeq	r5, r0, ip, lsr sl
   2123c:	ldrdeq	r5, [r0], -r4
   21240:	muleq	r0, ip, r9
   21244:	andeq	r5, r0, ip, lsl #19
   21248:	cmp	r0, r1
   2124c:	push	{r4}		; (str r4, [sp, #-4]!)
   21250:	beq	212ac <fts_children@@Base+0xb08>
   21254:	sub	r4, r0, #1
   21258:	sub	r1, r1, #1
   2125c:	b	21268 <fts_children@@Base+0xac4>
   21260:	cmp	r2, ip
   21264:	bne	212a0 <fts_children@@Base+0xafc>
   21268:	ldrb	r3, [r4, #1]!
   2126c:	sub	r0, r3, #65	; 0x41
   21270:	add	r2, r3, #32
   21274:	cmp	r0, #25
   21278:	movhi	r2, r3
   2127c:	ldrb	r3, [r1, #1]!
   21280:	uxtb	r2, r2
   21284:	sub	r0, r3, #65	; 0x41
   21288:	add	ip, r3, #32
   2128c:	cmp	r0, #25
   21290:	movhi	ip, r3
   21294:	cmp	r2, #0
   21298:	uxtb	ip, ip
   2129c:	bne	21260 <fts_children@@Base+0xabc>
   212a0:	rsb	r0, ip, r2
   212a4:	pop	{r4}		; (ldr r4, [sp], #4)
   212a8:	bx	lr
   212ac:	mov	r0, #0
   212b0:	pop	{r4}		; (ldr r4, [sp], #4)
   212b4:	bx	lr
   212b8:	push	{r3, r4, r5, lr}
   212bc:	mov	r2, #0
   212c0:	mov	r4, r1
   212c4:	mov	r1, #1
   212c8:	mov	r5, r0
   212cc:	bl	23860 <fts_children@@Base+0x30bc>
   212d0:	cmp	r0, #0
   212d4:	blt	21314 <fts_children@@Base+0xb70>
   212d8:	cmp	r4, #0
   212dc:	orrne	r2, r0, #1
   212e0:	biceq	r2, r0, #1
   212e4:	cmp	r2, r0
   212e8:	beq	2130c <fts_children@@Base+0xb68>
   212ec:	mov	r0, r5
   212f0:	mov	r1, #2
   212f4:	bl	23860 <fts_children@@Base+0x30bc>
   212f8:	cmn	r0, #1
   212fc:	movne	r0, #0
   21300:	moveq	r0, #1
   21304:	rsb	r0, r0, #0
   21308:	pop	{r3, r4, r5, pc}
   2130c:	mov	r0, #0
   21310:	pop	{r3, r4, r5, pc}
   21314:	mvn	r0, #0
   21318:	pop	{r3, r4, r5, pc}
   2131c:	movw	r1, #1030	; 0x406
   21320:	mov	r2, #0
   21324:	b	23860 <fts_children@@Base+0x30bc>
   21328:	push	{r4, r5, r6, lr}
   2132c:	mov	r4, r0
   21330:	bl	11a7c <__fpending@plt>
   21334:	mov	r6, r0
   21338:	mov	r0, r4
   2133c:	ldr	r4, [r4]
   21340:	bl	1e530 <add_exclude@@Base+0x927c>
   21344:	and	r4, r4, #32
   21348:	adds	r5, r0, #0
   2134c:	movne	r5, #1
   21350:	cmp	r4, #0
   21354:	bne	21374 <fts_children@@Base+0xbd0>
   21358:	cmp	r5, #0
   2135c:	beq	2136c <fts_children@@Base+0xbc8>
   21360:	cmp	r6, #0
   21364:	beq	21390 <fts_children@@Base+0xbec>
   21368:	mvn	r4, #0
   2136c:	mov	r0, r4
   21370:	pop	{r4, r5, r6, pc}
   21374:	cmp	r5, #0
   21378:	bne	21368 <fts_children@@Base+0xbc4>
   2137c:	bl	11bc0 <__errno_location@plt>
   21380:	mvn	r4, #0
   21384:	str	r5, [r0]
   21388:	mov	r0, r4
   2138c:	pop	{r4, r5, r6, pc}
   21390:	bl	11bc0 <__errno_location@plt>
   21394:	ldr	r4, [r0]
   21398:	subs	r4, r4, #9
   2139c:	mvnne	r4, #0
   213a0:	mov	r0, r4
   213a4:	pop	{r4, r5, r6, pc}
   213a8:	mov	r2, #0
   213ac:	mov	r3, #0
   213b0:	movw	r1, #62998	; 0xf616
   213b4:	strd	r2, [r0, #16]
   213b8:	movt	r1, #149	; 0x95
   213bc:	str	r1, [r0, #24]
   213c0:	bx	lr
   213c4:	push	{r3, r4, r5, r6, r7, lr}
   213c8:	movw	r3, #62998	; 0xf616
   213cc:	ldr	r2, [r0, #24]
   213d0:	movt	r3, #149	; 0x95
   213d4:	mov	ip, r0
   213d8:	cmp	r2, r3
   213dc:	bne	21470 <fts_children@@Base+0xccc>
   213e0:	ldrd	r6, [r0, #16]
   213e4:	orrs	r0, r6, r7
   213e8:	beq	2142c <fts_children@@Base+0xc88>
   213ec:	ldrd	r4, [r1, #96]	; 0x60
   213f0:	ldrd	r2, [ip]
   213f4:	cmp	r5, r3
   213f8:	cmpeq	r4, r2
   213fc:	beq	21458 <fts_children@@Base+0xcb4>
   21400:	adds	r2, r6, #1
   21404:	adc	r3, r7, #0
   21408:	and	r6, r6, r2
   2140c:	and	r7, r7, r3
   21410:	strd	r2, [ip, #16]
   21414:	orrs	r0, r6, r7
   21418:	bne	21450 <fts_children@@Base+0xcac>
   2141c:	orrs	r0, r2, r3
   21420:	bne	21438 <fts_children@@Base+0xc94>
   21424:	mov	r0, #1
   21428:	pop	{r3, r4, r5, r6, r7, pc}
   2142c:	mov	r2, #1
   21430:	mov	r3, #0
   21434:	strd	r2, [ip, #16]
   21438:	ldrd	r2, [r1]
   2143c:	mov	r0, #0
   21440:	strd	r2, [ip, #8]
   21444:	ldrd	r2, [r1, #96]	; 0x60
   21448:	strd	r2, [ip]
   2144c:	pop	{r3, r4, r5, r6, r7, pc}
   21450:	mov	r0, #0
   21454:	pop	{r3, r4, r5, r6, r7, pc}
   21458:	ldrd	r4, [r1]
   2145c:	ldrd	r2, [ip, #8]
   21460:	cmp	r5, r3
   21464:	cmpeq	r4, r2
   21468:	bne	21400 <fts_children@@Base+0xc5c>
   2146c:	b	21424 <fts_children@@Base+0xc80>
   21470:	ldr	r0, [pc, #24]	; 21490 <fts_children@@Base+0xcec>
   21474:	mov	r2, #60	; 0x3c
   21478:	ldr	r1, [pc, #20]	; 21494 <fts_children@@Base+0xcf0>
   2147c:	ldr	r3, [pc, #20]	; 21498 <fts_children@@Base+0xcf4>
   21480:	add	r0, pc, r0
   21484:	add	r1, pc, r1
   21488:	add	r3, pc, r3
   2148c:	bl	11d94 <__assert_fail@plt>
   21490:			; <UNDEFINED> instruction: 0x000056bc
   21494:	ldrdeq	r5, [r0], -r0
   21498:	andeq	r5, r0, r8, lsr #13
   2149c:	push	{r1, r2, r3}
   214a0:	ldr	r3, [pc, #88]	; 21500 <fts_children@@Base+0xd5c>
   214a4:	ldr	r2, [pc, #88]	; 21504 <fts_children@@Base+0xd60>
   214a8:	add	r3, pc, r3
   214ac:	push	{r4, lr}
   214b0:	sub	sp, sp, #12
   214b4:	ldr	r4, [r3, r2]
   214b8:	ldr	r1, [sp, #20]
   214bc:	ldr	r3, [r4]
   214c0:	ands	r2, r1, #64	; 0x40
   214c4:	ldrne	r2, [sp, #24]
   214c8:	str	r3, [sp, #4]
   214cc:	addne	r3, sp, #24
   214d0:	strne	r3, [sp]
   214d4:	bl	11aac <open64@plt>
   214d8:	bl	23824 <fts_children@@Base+0x3080>
   214dc:	ldr	r2, [sp, #4]
   214e0:	ldr	r3, [r4]
   214e4:	cmp	r2, r3
   214e8:	bne	214fc <fts_children@@Base+0xd58>
   214ec:	add	sp, sp, #12
   214f0:	pop	{r4, lr}
   214f4:	add	sp, sp, #12
   214f8:	bx	lr
   214fc:	bl	119d4 <__stack_chk_fail@plt>
   21500:	andeq	r6, r1, r0, asr fp
   21504:			; <UNDEFINED> instruction: 0x000001b4
   21508:	mov	r3, #0
   2150c:	mov	r2, #1
   21510:	str	r1, [r0]
   21514:	str	r1, [r0, #4]
   21518:	str	r1, [r0, #8]
   2151c:	str	r1, [r0, #12]
   21520:	str	r1, [r0, #16]
   21524:	strb	r2, [r0, #28]
   21528:	str	r3, [r0, #20]
   2152c:	str	r3, [r0, #24]
   21530:	bx	lr
   21534:	ldrb	r0, [r0, #28]
   21538:	bx	lr
   2153c:	ldrb	ip, [r0, #28]
   21540:	mov	r3, r0
   21544:	ldr	r2, [r0, #20]
   21548:	eor	ip, ip, #1
   2154c:	add	r2, ip, r2
   21550:	and	r2, r2, #3
   21554:	ldr	r0, [r0, r2, lsl #2]
   21558:	str	r1, [r3, r2, lsl #2]
   2155c:	ldr	r1, [r3, #24]
   21560:	str	r2, [r3, #20]
   21564:	cmp	r1, r2
   21568:	mov	r2, #0
   2156c:	addeq	r1, ip, r1
   21570:	strb	r2, [r3, #28]
   21574:	andeq	r1, r1, #3
   21578:	streq	r1, [r3, #24]
   2157c:	bx	lr
   21580:	push	{r4, lr}
   21584:	mov	r4, r0
   21588:	bl	21534 <fts_children@@Base+0xd90>
   2158c:	cmp	r0, #0
   21590:	bne	215c4 <fts_children@@Base+0xe20>
   21594:	ldr	r3, [r4, #20]
   21598:	ldr	r2, [r4, #16]
   2159c:	ldr	r0, [r4, r3, lsl #2]
   215a0:	str	r2, [r4, r3, lsl #2]
   215a4:	ldr	r2, [r4, #24]
   215a8:	cmp	r3, r2
   215ac:	addne	r3, r3, #3
   215b0:	moveq	r3, #1
   215b4:	andne	r3, r3, #3
   215b8:	strbeq	r3, [r4, #28]
   215bc:	strne	r3, [r4, #20]
   215c0:	pop	{r4, pc}
   215c4:	bl	11d64 <abort@plt>
   215c8:	ldr	r3, [pc, #984]	; 219a8 <fts_children@@Base+0x1204>
   215cc:	mov	r0, #14
   215d0:	ldr	r2, [pc, #980]	; 219ac <fts_children@@Base+0x1208>
   215d4:	add	r3, pc, r3
   215d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215dc:	sub	sp, sp, #132	; 0x84
   215e0:	ldr	r6, [r3, r2]
   215e4:	ldr	r3, [r6]
   215e8:	str	r3, [sp, #124]	; 0x7c
   215ec:	bl	11ca4 <nl_langinfo@plt>
   215f0:	subs	r5, r0, #0
   215f4:	beq	216a8 <fts_children@@Base+0xf04>
   215f8:	ldr	r3, [pc, #944]	; 219b0 <fts_children@@Base+0x120c>
   215fc:	ldr	r4, [pc, r3]
   21600:	cmp	r4, #0
   21604:	beq	216b4 <fts_children@@Base+0xf10>
   21608:	ldrb	r7, [r4]
   2160c:	cmp	r7, #0
   21610:	bne	21644 <fts_children@@Base+0xea0>
   21614:	b	2167c <fts_children@@Base+0xed8>
   21618:	mov	r0, r4
   2161c:	bl	11b84 <strlen@plt>
   21620:	add	r0, r0, #1
   21624:	add	r7, r4, r0
   21628:	mov	r0, r7
   2162c:	bl	11b84 <strlen@plt>
   21630:	add	r0, r0, #1
   21634:	add	r4, r7, r0
   21638:	ldrb	r7, [r7, r0]
   2163c:	cmp	r7, #0
   21640:	beq	2167c <fts_children@@Base+0xed8>
   21644:	mov	r0, r5
   21648:	mov	r1, r4
   2164c:	bl	11938 <strcmp@plt>
   21650:	cmp	r0, #0
   21654:	beq	2166c <fts_children@@Base+0xec8>
   21658:	cmp	r7, #42	; 0x2a
   2165c:	bne	21618 <fts_children@@Base+0xe74>
   21660:	ldrb	r3, [r4, #1]
   21664:	cmp	r3, #0
   21668:	bne	21618 <fts_children@@Base+0xe74>
   2166c:	mov	r0, r4
   21670:	bl	11b84 <strlen@plt>
   21674:	add	r0, r0, #1
   21678:	add	r5, r4, r0
   2167c:	ldrb	r3, [r5]
   21680:	cmp	r3, #0
   21684:	ldreq	r5, [pc, #808]	; 219b4 <fts_children@@Base+0x1210>
   21688:	addeq	r5, pc, r5
   2168c:	ldr	r2, [sp, #124]	; 0x7c
   21690:	mov	r0, r5
   21694:	ldr	r3, [r6]
   21698:	cmp	r2, r3
   2169c:	bne	2197c <fts_children@@Base+0x11d8>
   216a0:	add	sp, sp, #132	; 0x84
   216a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216a8:	ldr	r5, [pc, #776]	; 219b8 <fts_children@@Base+0x1214>
   216ac:	add	r5, pc, r5
   216b0:	b	215f8 <fts_children@@Base+0xe54>
   216b4:	ldr	r0, [pc, #768]	; 219bc <fts_children@@Base+0x1218>
   216b8:	add	r0, pc, r0
   216bc:	bl	11ab8 <getenv@plt>
   216c0:	subs	r8, r0, #0
   216c4:	beq	21954 <fts_children@@Base+0x11b0>
   216c8:	ldrb	r3, [r8]
   216cc:	cmp	r3, #0
   216d0:	beq	218e8 <fts_children@@Base+0x1144>
   216d4:	bl	11b84 <strlen@plt>
   216d8:	subs	sl, r0, #0
   216dc:	subne	r3, sl, #1
   216e0:	bne	218f8 <fts_children@@Base+0x1154>
   216e4:	mov	r9, #0
   216e8:	mov	fp, r9
   216ec:	add	r9, sl, r9
   216f0:	add	r0, r9, #14
   216f4:	bl	11ac4 <malloc@plt>
   216f8:	subs	r7, r0, #0
   216fc:	beq	21948 <fts_children@@Base+0x11a4>
   21700:	mov	r1, r8
   21704:	mov	r2, sl
   21708:	bl	1198c <memcpy@plt>
   2170c:	cmp	fp, #0
   21710:	add	ip, r7, r9
   21714:	movne	r3, #47	; 0x2f
   21718:	strbne	r3, [r7, sl]
   2171c:	ldr	r3, [pc, #668]	; 219c0 <fts_children@@Base+0x121c>
   21720:	add	r3, pc, r3
   21724:	ldm	r3!, {r0, r1, r2}
   21728:	ldrh	r3, [r3]
   2172c:	str	r0, [r7, r9]
   21730:	mov	r0, r7
   21734:	str	r1, [ip, #4]
   21738:	mov	r1, #32768	; 0x8000
   2173c:	strh	r3, [ip, #12]
   21740:	str	r2, [ip, #8]
   21744:	bl	11aac <open64@plt>
   21748:	subs	r8, r0, #0
   2174c:	blt	21910 <fts_children@@Base+0x116c>
   21750:	ldr	r1, [pc, #620]	; 219c4 <fts_children@@Base+0x1220>
   21754:	add	r1, pc, r1
   21758:	bl	118cc <fdopen@plt>
   2175c:	subs	fp, r0, #0
   21760:	beq	21968 <fts_children@@Base+0x11c4>
   21764:	ldr	r0, [pc, #604]	; 219c8 <fts_children@@Base+0x1224>
   21768:	add	sl, sp, #20
   2176c:	add	r9, sp, #72	; 0x48
   21770:	mov	r8, #0
   21774:	add	r0, pc, r0
   21778:	str	r0, [sp, #12]
   2177c:	ldr	r3, [fp, #4]
   21780:	ldr	r2, [fp, #8]
   21784:	cmp	r3, r2
   21788:	bcs	21874 <fts_children@@Base+0x10d0>
   2178c:	add	r2, r3, #1
   21790:	str	r2, [fp, #4]
   21794:	ldrb	r0, [r3]
   21798:	cmp	r0, #32
   2179c:	beq	2177c <fts_children@@Base+0xfd8>
   217a0:	sub	r3, r0, #9
   217a4:	cmp	r3, #1
   217a8:	bls	2177c <fts_children@@Base+0xfd8>
   217ac:	cmp	r0, #35	; 0x23
   217b0:	beq	21888 <fts_children@@Base+0x10e4>
   217b4:	mov	r1, fp
   217b8:	bl	11ba8 <ungetc@plt>
   217bc:	mov	r0, fp
   217c0:	ldr	r1, [sp, #12]
   217c4:	mov	r2, sl
   217c8:	mov	r3, r9
   217cc:	bl	11c08 <fscanf@plt>
   217d0:	cmp	r0, #1
   217d4:	ble	218b8 <fts_children@@Base+0x1114>
   217d8:	mov	r0, sl
   217dc:	bl	11b84 <strlen@plt>
   217e0:	str	r0, [sp, #8]
   217e4:	mov	r0, r9
   217e8:	bl	11b84 <strlen@plt>
   217ec:	cmp	r8, #0
   217f0:	mov	r2, r0
   217f4:	bne	2191c <fts_children@@Base+0x1178>
   217f8:	ldr	r3, [sp, #8]
   217fc:	str	r2, [sp]
   21800:	add	r8, r0, r3
   21804:	add	r0, r8, #3
   21808:	add	r8, r8, #2
   2180c:	bl	11ac4 <malloc@plt>
   21810:	ldr	r2, [sp]
   21814:	mov	r3, r0
   21818:	cmp	r3, #0
   2181c:	beq	21980 <fts_children@@Base+0x11dc>
   21820:	ldr	r0, [sp, #8]
   21824:	movw	r1, #65534	; 0xfffe
   21828:	movt	r1, #65535	; 0xffff
   2182c:	rsb	r2, r2, r8
   21830:	rsb	r1, r0, r1
   21834:	stm	sp, {r2, r3}
   21838:	add	r0, r1, r2
   2183c:	mov	r1, sl
   21840:	add	r0, r3, r0
   21844:	mov	r4, r3
   21848:	bl	11a70 <strcpy@plt>
   2184c:	ldr	r2, [sp]
   21850:	ldr	r3, [sp, #4]
   21854:	mov	r1, r9
   21858:	sub	r0, r2, #1
   2185c:	add	r0, r3, r0
   21860:	bl	11a70 <strcpy@plt>
   21864:	ldr	r3, [fp, #4]
   21868:	ldr	r2, [fp, #8]
   2186c:	cmp	r3, r2
   21870:	bcc	2178c <fts_children@@Base+0xfe8>
   21874:	mov	r0, fp
   21878:	bl	11c74 <__uflow@plt>
   2187c:	cmn	r0, #1
   21880:	beq	218b8 <fts_children@@Base+0x1114>
   21884:	b	21798 <fts_children@@Base+0xff4>
   21888:	ldr	r3, [fp, #4]
   2188c:	ldr	r2, [fp, #8]
   21890:	cmp	r3, r2
   21894:	bcs	2199c <fts_children@@Base+0x11f8>
   21898:	add	r2, r3, #1
   2189c:	str	r2, [fp, #4]
   218a0:	ldrb	r0, [r3]
   218a4:	cmp	r0, #10
   218a8:	cmnne	r0, #1
   218ac:	bne	21888 <fts_children@@Base+0x10e4>
   218b0:	cmn	r0, #1
   218b4:	bne	2177c <fts_children@@Base+0xfd8>
   218b8:	mov	r0, fp
   218bc:	bl	1e530 <add_exclude@@Base+0x927c>
   218c0:	cmp	r8, #0
   218c4:	beq	21910 <fts_children@@Base+0x116c>
   218c8:	mov	r3, #0
   218cc:	strb	r3, [r4, r8]
   218d0:	mov	r0, r7
   218d4:	bl	11974 <free@plt>
   218d8:	ldr	r3, [pc, #236]	; 219cc <fts_children@@Base+0x1228>
   218dc:	add	r3, pc, r3
   218e0:	str	r4, [r3]
   218e4:	b	21608 <fts_children@@Base+0xe64>
   218e8:	ldr	r8, [pc, #224]	; 219d0 <fts_children@@Base+0x122c>
   218ec:	mov	r3, #7
   218f0:	mov	sl, #8
   218f4:	add	r8, pc, r8
   218f8:	ldrb	r3, [r8, r3]
   218fc:	cmp	r3, #47	; 0x2f
   21900:	movne	r9, #1
   21904:	movne	fp, r9
   21908:	bne	216ec <fts_children@@Base+0xf48>
   2190c:	b	216e4 <fts_children@@Base+0xf40>
   21910:	ldr	r4, [pc, #188]	; 219d4 <fts_children@@Base+0x1230>
   21914:	add	r4, pc, r4
   21918:	b	218d0 <fts_children@@Base+0x112c>
   2191c:	ldr	r0, [sp, #8]
   21920:	str	r2, [sp]
   21924:	add	r3, r0, r2
   21928:	mov	r0, r4
   2192c:	add	r8, r3, r8
   21930:	add	r1, r8, #3
   21934:	add	r8, r8, #2
   21938:	bl	119ec <realloc@plt>
   2193c:	ldr	r2, [sp]
   21940:	mov	r3, r0
   21944:	b	21818 <fts_children@@Base+0x1074>
   21948:	ldr	r4, [pc, #136]	; 219d8 <fts_children@@Base+0x1234>
   2194c:	add	r4, pc, r4
   21950:	b	218d8 <fts_children@@Base+0x1134>
   21954:	ldr	r8, [pc, #128]	; 219dc <fts_children@@Base+0x1238>
   21958:	mov	r3, #7
   2195c:	mov	sl, #8
   21960:	add	r8, pc, r8
   21964:	b	218f8 <fts_children@@Base+0x1154>
   21968:	ldr	r4, [pc, #112]	; 219e0 <fts_children@@Base+0x123c>
   2196c:	mov	r0, r8
   21970:	add	r4, pc, r4
   21974:	bl	11d70 <close@plt>
   21978:	b	218d0 <fts_children@@Base+0x112c>
   2197c:	bl	119d4 <__stack_chk_fail@plt>
   21980:	mov	r0, r4
   21984:	ldr	r4, [pc, #88]	; 219e4 <fts_children@@Base+0x1240>
   21988:	bl	11974 <free@plt>
   2198c:	mov	r0, fp
   21990:	add	r4, pc, r4
   21994:	bl	1e530 <add_exclude@@Base+0x927c>
   21998:	b	218d0 <fts_children@@Base+0x112c>
   2199c:	mov	r0, fp
   219a0:	bl	11c74 <__uflow@plt>
   219a4:	b	218a4 <fts_children@@Base+0x1100>
   219a8:	andeq	r6, r1, r4, lsr #20
   219ac:			; <UNDEFINED> instruction: 0x000001b4
   219b0:	andeq	r6, r1, r8, lsl #28
   219b4:	andeq	r5, r0, ip, ror #9
   219b8:	andeq	r4, r0, r0, asr #12
   219bc:	andeq	r5, r0, r4, asr #9
   219c0:	andeq	r5, r0, ip, ror #8
   219c4:	andeq	r4, r0, r0, lsl r8
   219c8:	andeq	r5, r0, r8, lsr #8
   219cc:	andeq	r6, r1, r8, lsr #22
   219d0:	andeq	r5, r0, r4, ror r2
   219d4:	ldrdeq	r4, [r0], -r8
   219d8:	andeq	r4, r0, r0, lsr #7
   219dc:	andeq	r5, r0, r8, lsl #4
   219e0:	andeq	r4, r0, ip, ror r3
   219e4:	andeq	r4, r0, ip, asr r3
   219e8:	ldr	ip, [pc, #380]	; 21b6c <fts_children@@Base+0x13c8>
   219ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   219f0:	mov	r7, r2
   219f4:	add	fp, sp, #28
   219f8:	ldr	r2, [pc, #368]	; 21b70 <fts_children@@Base+0x13cc>
   219fc:	sub	sp, sp, #8
   21a00:	add	ip, pc, ip
   21a04:	mov	r8, r3
   21a08:	mov	r3, ip
   21a0c:	cmn	r7, #-1073741823	; 0xc0000001
   21a10:	ldr	r5, [ip, r2]
   21a14:	mov	r6, r0
   21a18:	mov	r4, r1
   21a1c:	ldr	r3, [r5]
   21a20:	str	r3, [fp, #-32]	; 0xffffffe0
   21a24:	bls	21a44 <fts_children@@Base+0x12a0>
   21a28:	mov	r0, #0
   21a2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21a30:	ldr	r3, [r5]
   21a34:	cmp	r2, r3
   21a38:	bne	21b68 <fts_children@@Base+0x13c4>
   21a3c:	sub	sp, fp, #28
   21a40:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21a44:	lsl	r0, r7, #2
   21a48:	movw	r3, #4023	; 0xfb7
   21a4c:	cmp	r0, r3
   21a50:	bls	21b1c <fts_children@@Base+0x1378>
   21a54:	bl	239d4 <fts_children@@Base+0x3230>
   21a58:	cmp	r0, #0
   21a5c:	beq	21a28 <fts_children@@Base+0x1284>
   21a60:	cmp	r7, #2
   21a64:	mov	r3, #1
   21a68:	str	r3, [r0, #4]
   21a6c:	movhi	r9, r4
   21a70:	movhi	r2, r0
   21a74:	movhi	ip, #0
   21a78:	movhi	r3, #2
   21a7c:	bls	21ac8 <fts_children@@Base+0x1324>
   21a80:	ldrb	r1, [r9, #1]!
   21a84:	ldrb	lr, [r4, ip]
   21a88:	cmp	lr, r1
   21a8c:	bne	21aa8 <fts_children@@Base+0x1304>
   21a90:	b	21b30 <fts_children@@Base+0x138c>
   21a94:	ldr	lr, [r0, ip, lsl #2]
   21a98:	rsb	ip, lr, ip
   21a9c:	ldrb	lr, [r4, ip]
   21aa0:	cmp	lr, r1
   21aa4:	beq	21b30 <fts_children@@Base+0x138c>
   21aa8:	cmp	ip, #0
   21aac:	bne	21a94 <fts_children@@Base+0x12f0>
   21ab0:	mov	ip, #0
   21ab4:	str	r3, [r2, #8]
   21ab8:	add	r3, r3, #1
   21abc:	add	r2, r2, #4
   21ac0:	cmp	r3, r7
   21ac4:	bne	21a80 <fts_children@@Base+0x12dc>
   21ac8:	mov	r2, #0
   21acc:	str	r2, [r8]
   21ad0:	ldrb	r3, [r6]
   21ad4:	mov	ip, r6
   21ad8:	cmp	r3, #0
   21adc:	beq	21b10 <fts_children@@Base+0x136c>
   21ae0:	ldrb	r1, [r4, r2]
   21ae4:	cmp	r1, r3
   21ae8:	beq	21b40 <fts_children@@Base+0x139c>
   21aec:	cmp	r2, #0
   21af0:	addeq	r6, r6, #1
   21af4:	ldrne	r1, [r0, r2, lsl #2]
   21af8:	ldrbeq	r3, [ip, #1]
   21afc:	addeq	ip, ip, #1
   21b00:	addne	r6, r6, r1
   21b04:	rsbne	r2, r1, r2
   21b08:	cmp	r3, #0
   21b0c:	bne	21ae0 <fts_children@@Base+0x133c>
   21b10:	bl	23a3c <fts_children@@Base+0x3298>
   21b14:	mov	r0, #1
   21b18:	b	21a2c <fts_children@@Base+0x1288>
   21b1c:	add	r3, r0, #22
   21b20:	bic	r3, r3, #7
   21b24:	sub	sp, sp, r3
   21b28:	add	r0, sp, #8
   21b2c:	b	21a58 <fts_children@@Base+0x12b4>
   21b30:	add	ip, ip, #1
   21b34:	rsb	r1, ip, r3
   21b38:	str	r1, [r2, #8]
   21b3c:	b	21ab8 <fts_children@@Base+0x1314>
   21b40:	add	r2, r2, #1
   21b44:	add	r1, ip, #1
   21b48:	cmp	r7, r2
   21b4c:	ldrbne	r3, [ip, #1]
   21b50:	movne	ip, r1
   21b54:	bne	21ad8 <fts_children@@Base+0x1334>
   21b58:	str	r6, [r8]
   21b5c:	bl	23a3c <fts_children@@Base+0x3298>
   21b60:	mov	r0, #1
   21b64:	b	21a2c <fts_children@@Base+0x1288>
   21b68:	bl	119d4 <__stack_chk_fail@plt>
   21b6c:	strdeq	r6, [r1], -r8
   21b70:			; <UNDEFINED> instruction: 0x000001b4
   21b74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b78:	add	fp, sp, #32
   21b7c:	ldr	r8, [pc, #2268]	; 22460 <fts_children@@Base+0x1cbc>
   21b80:	sub	sp, sp, #220	; 0xdc
   21b84:	ldr	r3, [pc, #2264]	; 22464 <fts_children@@Base+0x1cc0>
   21b88:	add	r8, pc, r8
   21b8c:	str	r0, [fp, #-232]	; 0xffffff18
   21b90:	str	r2, [fp, #-248]	; 0xffffff08
   21b94:	mov	r0, r1
   21b98:	ldr	r3, [r8, r3]
   21b9c:	mov	r4, r1
   21ba0:	str	r3, [fp, #-244]	; 0xffffff0c
   21ba4:	ldr	r3, [r3]
   21ba8:	str	r3, [fp, #-40]	; 0xffffffd8
   21bac:	bl	23ac4 <fts_children@@Base+0x3320>
   21bb0:	movw	r3, #29789	; 0x745d
   21bb4:	movt	r3, #1489	; 0x5d1
   21bb8:	cmp	r0, r3
   21bbc:	str	r0, [fp, #-224]	; 0xffffff20
   21bc0:	bls	21be4 <fts_children@@Base+0x1440>
   21bc4:	mov	r0, #0
   21bc8:	ldr	r1, [fp, #-244]	; 0xffffff0c
   21bcc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21bd0:	ldr	r3, [r1]
   21bd4:	cmp	r2, r3
   21bd8:	bne	2243c <fts_children@@Base+0x1c98>
   21bdc:	sub	sp, fp, #32
   21be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21be4:	ldr	r1, [fp, #-224]	; 0xffffff20
   21be8:	mov	r0, #44	; 0x2c
   21bec:	movw	r3, #4023	; 0xfb7
   21bf0:	mul	r0, r0, r1
   21bf4:	cmp	r0, r3
   21bf8:	bls	21fc4 <fts_children@@Base+0x1820>
   21bfc:	bl	239d4 <fts_children@@Base+0x3230>
   21c00:	str	r0, [fp, #-236]	; 0xffffff14
   21c04:	ldr	r3, [fp, #-236]	; 0xffffff14
   21c08:	cmp	r3, #0
   21c0c:	beq	21bc4 <fts_children@@Base+0x1420>
   21c10:	mov	r2, #0
   21c14:	ldr	r0, [fp, #-224]	; 0xffffff20
   21c18:	str	r2, [fp, #-200]	; 0xffffff38
   21c1c:	mov	r5, r2
   21c20:	strb	r2, [fp, #-208]	; 0xffffff30
   21c24:	add	sl, r3, #16
   21c28:	str	r2, [fp, #-204]	; 0xffffff34
   21c2c:	add	r9, r0, r0, lsl #2
   21c30:	strb	r2, [fp, #-196]	; 0xffffff3c
   21c34:	sub	ip, fp, #204	; 0xcc
   21c38:	ldrb	r2, [fp, #-208]	; 0xffffff30
   21c3c:	mov	r7, r4
   21c40:	add	r9, r3, r9, lsl #3
   21c44:	str	r4, [fp, #-192]	; 0xffffff40
   21c48:	cmp	r2, #0
   21c4c:	sub	r1, fp, #180	; 0xb4
   21c50:	str	r9, [fp, #-220]	; 0xffffff24
   21c54:	mov	r4, #1
   21c58:	mov	r9, sl
   21c5c:	str	r1, [fp, #-216]	; 0xffffff28
   21c60:	mov	sl, r7
   21c64:	sub	r6, fp, #176	; 0xb0
   21c68:	mov	r7, ip
   21c6c:	bne	22040 <fts_children@@Base+0x189c>
   21c70:	ldr	r1, [pc, #2032]	; 22468 <fts_children@@Base+0x1cc4>
   21c74:	ldrb	r2, [sl]
   21c78:	ldr	r0, [r8, r1]
   21c7c:	and	r1, r2, #31
   21c80:	lsr	r2, r2, #5
   21c84:	ldr	r2, [r0, r2, lsl #2]
   21c88:	lsr	r2, r2, r1
   21c8c:	tst	r2, #1
   21c90:	beq	220a4 <fts_children@@Base+0x1900>
   21c94:	str	r4, [fp, #-188]	; 0xffffff44
   21c98:	ldrb	r3, [sl]
   21c9c:	strb	r4, [fp, #-184]	; 0xffffff48
   21ca0:	mov	sl, r3
   21ca4:	str	r3, [fp, #-180]	; 0xffffff4c
   21ca8:	cmp	sl, #0
   21cac:	strb	r4, [fp, #-196]	; 0xffffff3c
   21cb0:	mov	r2, #1
   21cb4:	bne	21ff0 <fts_children@@Base+0x184c>
   21cb8:	ldr	r0, [fp, #-224]	; 0xffffff20
   21cbc:	ldr	r9, [fp, #-220]	; 0xffffff24
   21cc0:	cmp	r0, #2
   21cc4:	str	r2, [r9, #4]
   21cc8:	bls	21d94 <fts_children@@Base+0x15f0>
   21ccc:	ldr	r7, [fp, #-236]	; 0xffffff14
   21cd0:	mov	r6, r9
   21cd4:	str	r8, [fp, #-216]	; 0xffffff28
   21cd8:	mov	r4, sl
   21cdc:	mov	r8, r9
   21ce0:	mov	r5, #2
   21ce4:	mov	r9, r7
   21ce8:	ldrb	sl, [r7, #48]	; 0x30
   21cec:	b	21d28 <fts_children@@Base+0x1584>
   21cf0:	ldrb	r2, [r3, #8]
   21cf4:	cmp	r2, #0
   21cf8:	beq	21d38 <fts_children@@Base+0x1594>
   21cfc:	ldr	r0, [r7, #52]	; 0x34
   21d00:	ldr	r3, [r3, #12]
   21d04:	subs	r1, r0, r3
   21d08:	rsbs	r0, r1, #0
   21d0c:	adcs	r0, r0, r1
   21d10:	cmp	r0, #0
   21d14:	bne	21d68 <fts_children@@Base+0x15c4>
   21d18:	cmp	r4, #0
   21d1c:	beq	2227c <fts_children@@Base+0x1ad8>
   21d20:	ldr	r3, [r8, r4, lsl #2]
   21d24:	rsb	r4, r3, r4
   21d28:	add	r3, r4, r4, lsl #2
   21d2c:	cmp	sl, #0
   21d30:	add	r3, r9, r3, lsl #3
   21d34:	bne	21cf0 <fts_children@@Base+0x154c>
   21d38:	ldr	r2, [r7, #44]	; 0x2c
   21d3c:	ldr	r1, [r3, #4]
   21d40:	cmp	r2, r1
   21d44:	movne	r0, #0
   21d48:	bne	21d10 <fts_children@@Base+0x156c>
   21d4c:	ldr	r1, [r3]
   21d50:	ldr	r0, [r7, #40]	; 0x28
   21d54:	bl	119bc <memcmp@plt>
   21d58:	rsbs	r0, r0, #1
   21d5c:	movcc	r0, #0
   21d60:	cmp	r0, #0
   21d64:	beq	21d18 <fts_children@@Base+0x1574>
   21d68:	add	r4, r4, #1
   21d6c:	rsb	r2, r4, r5
   21d70:	str	r2, [r6, #8]
   21d74:	ldr	r2, [fp, #-224]	; 0xffffff20
   21d78:	add	r5, r5, #1
   21d7c:	add	r7, r7, #40	; 0x28
   21d80:	add	r6, r6, #4
   21d84:	cmp	r5, r2
   21d88:	bne	21ce8 <fts_children@@Base+0x1544>
   21d8c:	mov	r9, r8
   21d90:	ldr	r8, [fp, #-216]	; 0xffffff28
   21d94:	ldr	r1, [fp, #-232]	; 0xffffff18
   21d98:	mov	r3, #0
   21d9c:	ldr	r2, [fp, #-248]	; 0xffffff08
   21da0:	sub	r7, fp, #148	; 0x94
   21da4:	mov	r4, r3
   21da8:	mov	r6, r3
   21dac:	mov	r5, #1
   21db0:	sub	r0, fp, #92	; 0x5c
   21db4:	str	r1, [fp, #-136]	; 0xffffff78
   21db8:	str	r0, [fp, #-228]	; 0xffffff1c
   21dbc:	sub	r0, fp, #68	; 0x44
   21dc0:	str	r1, [fp, #-80]	; 0xffffffb0
   21dc4:	sub	r1, fp, #124	; 0x7c
   21dc8:	str	r3, [fp, #-148]	; 0xffffff6c
   21dcc:	strb	r3, [fp, #-140]	; 0xffffff74
   21dd0:	str	r3, [fp, #-220]	; 0xffffff24
   21dd4:	str	r3, [r2]
   21dd8:	strb	r3, [fp, #-152]	; 0xffffff68
   21ddc:	str	r0, [fp, #-232]	; 0xffffff18
   21de0:	str	r1, [fp, #-216]	; 0xffffff28
   21de4:	strb	r3, [fp, #-96]	; 0xffffffa0
   21de8:	str	r3, [fp, #-92]	; 0xffffffa4
   21dec:	strb	r3, [fp, #-84]	; 0xffffffac
   21df0:	str	r3, [r7, #4]
   21df4:	str	r3, [fp, #-88]	; 0xffffffa8
   21df8:	str	r9, [fp, #-240]	; 0xffffff10
   21dfc:	cmp	r4, #0
   21e00:	beq	21e70 <fts_children@@Base+0x16cc>
   21e04:	ldrb	r4, [fp, #-72]	; 0xffffffb8
   21e08:	cmp	r4, #0
   21e0c:	bne	21ec4 <fts_children@@Base+0x1720>
   21e10:	ldr	r2, [fp, #-220]	; 0xffffff24
   21e14:	ldr	r3, [fp, #-236]	; 0xffffff14
   21e18:	add	r1, r2, r2, lsl #2
   21e1c:	add	r1, r3, r1, lsl #3
   21e20:	ldr	r2, [r1, #4]
   21e24:	ldr	r3, [fp, #-76]	; 0xffffffb4
   21e28:	cmp	r2, r3
   21e2c:	movne	r0, #0
   21e30:	beq	22264 <fts_children@@Base+0x1ac0>
   21e34:	mov	r3, r0
   21e38:	cmp	r3, #0
   21e3c:	ldr	r2, [fp, #-220]	; 0xffffff24
   21e40:	beq	21f08 <fts_children@@Base+0x1764>
   21e44:	ldr	r0, [fp, #-224]	; 0xffffff20
   21e48:	add	r2, r2, #1
   21e4c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   21e50:	str	r2, [fp, #-220]	; 0xffffff24
   21e54:	cmp	r0, r2
   21e58:	ldr	r2, [fp, #-76]	; 0xffffffb4
   21e5c:	strb	r6, [fp, #-84]	; 0xffffffac
   21e60:	add	r3, r3, r2
   21e64:	str	r3, [fp, #-80]	; 0xffffffb0
   21e68:	beq	223ec <fts_children@@Base+0x1c48>
   21e6c:	mov	r4, #0
   21e70:	ldrb	r3, [fp, #-96]	; 0xffffffa0
   21e74:	cmp	r3, #0
   21e78:	ldr	r3, [fp, #-80]	; 0xffffffb0
   21e7c:	bne	22184 <fts_children@@Base+0x19e0>
   21e80:	ldr	r1, [pc, #1504]	; 22468 <fts_children@@Base+0x1cc4>
   21e84:	ldrb	r2, [r3]
   21e88:	ldr	r0, [r8, r1]
   21e8c:	and	r1, r2, #31
   21e90:	lsr	r2, r2, #5
   21e94:	ldr	r2, [r0, r2, lsl #2]
   21e98:	lsr	r2, r2, r1
   21e9c:	tst	r2, #1
   21ea0:	beq	22168 <fts_children@@Base+0x19c4>
   21ea4:	str	r5, [fp, #-76]	; 0xffffffb4
   21ea8:	mov	r4, #1
   21eac:	ldrb	r3, [r3]
   21eb0:	strb	r5, [fp, #-72]	; 0xffffffb8
   21eb4:	str	r3, [fp, #-68]	; 0xffffffbc
   21eb8:	cmp	r4, #0
   21ebc:	strb	r5, [fp, #-84]	; 0xffffffac
   21ec0:	beq	21e10 <fts_children@@Base+0x166c>
   21ec4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   21ec8:	cmp	r2, #0
   21ecc:	beq	223f8 <fts_children@@Base+0x1c54>
   21ed0:	ldr	r3, [fp, #-220]	; 0xffffff24
   21ed4:	ldr	r0, [fp, #-236]	; 0xffffff14
   21ed8:	add	r1, r3, r3, lsl #2
   21edc:	add	r1, r0, r1, lsl #3
   21ee0:	ldrb	r3, [r1, #8]
   21ee4:	cmp	r3, #0
   21ee8:	beq	21e20 <fts_children@@Base+0x167c>
   21eec:	ldr	r3, [r1, #12]
   21ef0:	subs	r2, r2, r3
   21ef4:	rsbs	r3, r2, #0
   21ef8:	adcs	r3, r3, r2
   21efc:	ldr	r2, [fp, #-220]	; 0xffffff24
   21f00:	cmp	r3, #0
   21f04:	bne	21e44 <fts_children@@Base+0x16a0>
   21f08:	cmp	r2, #0
   21f0c:	beq	22214 <fts_children@@Base+0x1a70>
   21f10:	ldr	r3, [fp, #-240]	; 0xffffff10
   21f14:	ldr	r4, [r3, r2, lsl #2]
   21f18:	cmp	r4, #0
   21f1c:	rsb	r2, r4, r2
   21f20:	str	r2, [fp, #-220]	; 0xffffff24
   21f24:	beq	2225c <fts_children@@Base+0x1ab8>
   21f28:	ldrb	sl, [fp, #-140]	; 0xffffff74
   21f2c:	cmp	sl, #0
   21f30:	beq	21f60 <fts_children@@Base+0x17bc>
   21f34:	ldrb	sl, [fp, #-128]	; 0xffffff80
   21f38:	cmp	sl, #0
   21f3c:	bne	21fb4 <fts_children@@Base+0x1810>
   21f40:	ldr	r2, [fp, #-136]	; 0xffffff78
   21f44:	subs	r4, r4, #1
   21f48:	ldr	r3, [fp, #-132]	; 0xffffff7c
   21f4c:	strb	r6, [fp, #-140]	; 0xffffff74
   21f50:	movne	sl, #0
   21f54:	add	r3, r2, r3
   21f58:	str	r3, [fp, #-136]	; 0xffffff78
   21f5c:	beq	2225c <fts_children@@Base+0x1ab8>
   21f60:	ldrb	r3, [fp, #-152]	; 0xffffff68
   21f64:	ldr	r9, [fp, #-136]	; 0xffffff78
   21f68:	cmp	r3, #0
   21f6c:	bne	220d0 <fts_children@@Base+0x192c>
   21f70:	ldr	r1, [pc, #1264]	; 22468 <fts_children@@Base+0x1cc4>
   21f74:	ldrb	r2, [r9]
   21f78:	ldr	r0, [r8, r1]
   21f7c:	and	r1, r2, #31
   21f80:	lsr	r2, r2, #5
   21f84:	ldr	r2, [r0, r2, lsl #2]
   21f88:	lsr	r2, r2, r1
   21f8c:	tst	r2, #1
   21f90:	beq	220bc <fts_children@@Base+0x1918>
   21f94:	str	r5, [fp, #-132]	; 0xffffff7c
   21f98:	mov	sl, #1
   21f9c:	ldrb	r3, [r9]
   21fa0:	strb	r5, [fp, #-128]	; 0xffffff80
   21fa4:	str	r3, [fp, #-124]	; 0xffffff84
   21fa8:	cmp	sl, #0
   21fac:	strb	r5, [fp, #-140]	; 0xffffff74
   21fb0:	beq	21f40 <fts_children@@Base+0x179c>
   21fb4:	ldr	r3, [fp, #-124]	; 0xffffff84
   21fb8:	cmp	r3, #0
   21fbc:	bne	21f40 <fts_children@@Base+0x179c>
   21fc0:	bl	11d64 <abort@plt>
   21fc4:	add	r3, r0, #22
   21fc8:	bic	r3, r3, #7
   21fcc:	sub	sp, sp, r3
   21fd0:	add	r2, sp, #8
   21fd4:	str	r2, [fp, #-236]	; 0xffffff14
   21fd8:	b	21c04 <fts_children@@Base+0x1460>
   21fdc:	ldr	r0, [fp, #-192]	; 0xffffff40
   21fe0:	bl	11b84 <strlen@plt>
   21fe4:	strb	r5, [fp, #-184]	; 0xffffff48
   21fe8:	str	r0, [fp, #-188]	; 0xffffff44
   21fec:	strb	r4, [fp, #-196]	; 0xffffff3c
   21ff0:	ldr	r3, [fp, #-192]	; 0xffffff40
   21ff4:	cmp	r3, r6
   21ff8:	strne	r3, [r9, #-16]
   21ffc:	beq	22328 <fts_children@@Base+0x1b84>
   22000:	ldr	r3, [fp, #-188]	; 0xffffff44
   22004:	add	r9, r9, #40	; 0x28
   22008:	str	r3, [r9, #-52]	; 0xffffffcc
   2200c:	ldrb	r3, [fp, #-184]	; 0xffffff48
   22010:	cmp	r3, #0
   22014:	strb	r3, [r9, #-48]	; 0xffffffd0
   22018:	ldrne	r3, [fp, #-180]	; 0xffffff4c
   2201c:	strne	r3, [r9, #-44]	; 0xffffffd4
   22020:	ldr	sl, [fp, #-192]	; 0xffffff40
   22024:	ldr	r2, [fp, #-188]	; 0xffffff44
   22028:	strb	r5, [fp, #-196]	; 0xffffff3c
   2202c:	add	sl, sl, r2
   22030:	ldrb	r2, [fp, #-208]	; 0xffffff30
   22034:	str	sl, [fp, #-192]	; 0xffffff40
   22038:	cmp	r2, #0
   2203c:	beq	21c70 <fts_children@@Base+0x14cc>
   22040:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22044:	mov	r1, r0
   22048:	mov	r0, sl
   2204c:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22050:	mov	r1, sl
   22054:	mov	r3, r7
   22058:	mov	r2, r0
   2205c:	sub	r0, fp, #180	; 0xb4
   22060:	bl	11a88 <mbrtowc@plt>
   22064:	cmn	r0, #1
   22068:	str	r0, [fp, #-188]	; 0xffffff44
   2206c:	strbeq	r5, [fp, #-184]	; 0xffffff48
   22070:	streq	r4, [fp, #-188]	; 0xffffff44
   22074:	beq	21fec <fts_children@@Base+0x1848>
   22078:	cmn	r0, #2
   2207c:	beq	21fdc <fts_children@@Base+0x1838>
   22080:	cmp	r0, #0
   22084:	beq	22284 <fts_children@@Base+0x1ae0>
   22088:	ldr	sl, [fp, #-180]	; 0xffffff4c
   2208c:	mov	r0, r7
   22090:	strb	r4, [fp, #-184]	; 0xffffff48
   22094:	bl	119b0 <mbsinit@plt>
   22098:	cmp	r0, #0
   2209c:	strbne	r5, [fp, #-208]	; 0xffffff30
   220a0:	b	21ca8 <fts_children@@Base+0x1504>
   220a4:	mov	r0, r7
   220a8:	bl	119b0 <mbsinit@plt>
   220ac:	cmp	r0, #0
   220b0:	beq	2241c <fts_children@@Base+0x1c78>
   220b4:	strb	r4, [fp, #-208]	; 0xffffff30
   220b8:	b	22040 <fts_children@@Base+0x189c>
   220bc:	mov	r0, r7
   220c0:	bl	119b0 <mbsinit@plt>
   220c4:	cmp	r0, #0
   220c8:	beq	2241c <fts_children@@Base+0x1c78>
   220cc:	strb	r5, [fp, #-152]	; 0xffffff68
   220d0:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   220d4:	mov	r1, r0
   220d8:	mov	r0, r9
   220dc:	bl	1be50 <add_exclude@@Base+0x6b9c>
   220e0:	mov	r1, r9
   220e4:	mov	r3, r7
   220e8:	mov	r2, r0
   220ec:	sub	r0, fp, #124	; 0x7c
   220f0:	bl	11a88 <mbrtowc@plt>
   220f4:	cmn	r0, #1
   220f8:	str	r0, [fp, #-132]	; 0xffffff7c
   220fc:	strbeq	r6, [fp, #-128]	; 0xffffff80
   22100:	streq	r5, [fp, #-132]	; 0xffffff7c
   22104:	beq	21fa8 <fts_children@@Base+0x1804>
   22108:	cmn	r0, #2
   2210c:	beq	22154 <fts_children@@Base+0x19b0>
   22110:	cmp	r0, #0
   22114:	bne	22138 <fts_children@@Base+0x1994>
   22118:	ldr	r3, [fp, #-136]	; 0xffffff78
   2211c:	str	r5, [fp, #-132]	; 0xffffff7c
   22120:	ldrb	r3, [r3]
   22124:	cmp	r3, #0
   22128:	bne	22440 <fts_children@@Base+0x1c9c>
   2212c:	ldr	r3, [fp, #-124]	; 0xffffff84
   22130:	cmp	r3, #0
   22134:	bne	222a4 <fts_children@@Base+0x1b00>
   22138:	mov	r0, r7
   2213c:	strb	r5, [fp, #-128]	; 0xffffff80
   22140:	bl	119b0 <mbsinit@plt>
   22144:	mov	sl, #1
   22148:	cmp	r0, #0
   2214c:	strbne	r6, [fp, #-152]	; 0xffffff68
   22150:	b	21fa8 <fts_children@@Base+0x1804>
   22154:	ldr	r0, [fp, #-136]	; 0xffffff78
   22158:	bl	11b84 <strlen@plt>
   2215c:	strb	r6, [fp, #-128]	; 0xffffff80
   22160:	str	r0, [fp, #-132]	; 0xffffff7c
   22164:	b	21fa8 <fts_children@@Base+0x1804>
   22168:	sub	r0, fp, #92	; 0x5c
   2216c:	str	r3, [fp, #-252]	; 0xffffff04
   22170:	bl	119b0 <mbsinit@plt>
   22174:	ldr	r3, [fp, #-252]	; 0xffffff04
   22178:	cmp	r0, #0
   2217c:	beq	2241c <fts_children@@Base+0x1c78>
   22180:	strb	r5, [fp, #-96]	; 0xffffffa0
   22184:	str	r3, [fp, #-252]	; 0xffffff04
   22188:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   2218c:	ldr	r3, [fp, #-252]	; 0xffffff04
   22190:	mov	r1, r0
   22194:	mov	r0, r3
   22198:	bl	1be50 <add_exclude@@Base+0x6b9c>
   2219c:	ldr	r3, [fp, #-252]	; 0xffffff04
   221a0:	mov	r1, r3
   221a4:	sub	r3, fp, #92	; 0x5c
   221a8:	mov	r2, r0
   221ac:	sub	r0, fp, #68	; 0x44
   221b0:	bl	11a88 <mbrtowc@plt>
   221b4:	cmn	r0, #1
   221b8:	str	r0, [fp, #-76]	; 0xffffffb4
   221bc:	strbeq	r6, [fp, #-72]	; 0xffffffb8
   221c0:	streq	r5, [fp, #-76]	; 0xffffffb4
   221c4:	beq	21eb8 <fts_children@@Base+0x1714>
   221c8:	cmn	r0, #2
   221cc:	beq	223d8 <fts_children@@Base+0x1c34>
   221d0:	cmp	r0, #0
   221d4:	bne	221f8 <fts_children@@Base+0x1a54>
   221d8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   221dc:	str	r5, [fp, #-76]	; 0xffffffb4
   221e0:	ldrb	r3, [r3]
   221e4:	cmp	r3, #0
   221e8:	bne	22440 <fts_children@@Base+0x1c9c>
   221ec:	ldr	r3, [fp, #-68]	; 0xffffffbc
   221f0:	cmp	r3, #0
   221f4:	bne	222a4 <fts_children@@Base+0x1b00>
   221f8:	sub	r0, fp, #92	; 0x5c
   221fc:	strb	r5, [fp, #-72]	; 0xffffffb8
   22200:	bl	119b0 <mbsinit@plt>
   22204:	mov	r4, #1
   22208:	cmp	r0, #0
   2220c:	strbne	r6, [fp, #-96]	; 0xffffffa0
   22210:	b	21eb8 <fts_children@@Base+0x1714>
   22214:	ldrb	r4, [fp, #-140]	; 0xffffff74
   22218:	cmp	r4, #0
   2221c:	beq	222c4 <fts_children@@Base+0x1b20>
   22220:	ldrb	r4, [fp, #-128]	; 0xffffff80
   22224:	cmp	r4, #0
   22228:	bne	22318 <fts_children@@Base+0x1b74>
   2222c:	ldr	r1, [fp, #-136]	; 0xffffff78
   22230:	mov	r4, #0
   22234:	ldr	r2, [fp, #-132]	; 0xffffff7c
   22238:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2223c:	add	r2, r1, r2
   22240:	str	r2, [fp, #-136]	; 0xffffff78
   22244:	ldr	r2, [fp, #-76]	; 0xffffffb4
   22248:	strb	r6, [fp, #-140]	; 0xffffff74
   2224c:	add	r3, r3, r2
   22250:	strb	r6, [fp, #-84]	; 0xffffffac
   22254:	str	r3, [fp, #-80]	; 0xffffffb0
   22258:	b	21e70 <fts_children@@Base+0x16cc>
   2225c:	ldrb	r4, [fp, #-84]	; 0xffffffac
   22260:	b	21dfc <fts_children@@Base+0x1658>
   22264:	ldr	r0, [r1]
   22268:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2226c:	bl	119bc <memcmp@plt>
   22270:	rsbs	r0, r0, #1
   22274:	movcc	r0, #0
   22278:	b	21e34 <fts_children@@Base+0x1690>
   2227c:	str	r5, [r6, #8]
   22280:	b	21d74 <fts_children@@Base+0x15d0>
   22284:	ldr	r3, [fp, #-192]	; 0xffffff40
   22288:	str	r4, [fp, #-188]	; 0xffffff44
   2228c:	ldrb	r3, [r3]
   22290:	cmp	r3, #0
   22294:	bne	22440 <fts_children@@Base+0x1c9c>
   22298:	ldr	sl, [fp, #-180]	; 0xffffff4c
   2229c:	cmp	sl, #0
   222a0:	beq	2208c <fts_children@@Base+0x18e8>
   222a4:	ldr	r0, [pc, #448]	; 2246c <fts_children@@Base+0x1cc8>
   222a8:	mov	r2, #179	; 0xb3
   222ac:	ldr	r1, [pc, #444]	; 22470 <fts_children@@Base+0x1ccc>
   222b0:	ldr	r3, [pc, #444]	; 22474 <fts_children@@Base+0x1cd0>
   222b4:	add	r0, pc, r0
   222b8:	add	r1, pc, r1
   222bc:	add	r3, pc, r3
   222c0:	bl	11d94 <__assert_fail@plt>
   222c4:	ldrb	r3, [fp, #-152]	; 0xffffff68
   222c8:	ldr	sl, [fp, #-136]	; 0xffffff78
   222cc:	cmp	r3, #0
   222d0:	bne	22354 <fts_children@@Base+0x1bb0>
   222d4:	ldr	r1, [pc, #396]	; 22468 <fts_children@@Base+0x1cc4>
   222d8:	ldrb	r2, [sl]
   222dc:	ldr	r0, [r8, r1]
   222e0:	and	r1, r2, #31
   222e4:	lsr	r2, r2, #5
   222e8:	ldr	r2, [r0, r2, lsl #2]
   222ec:	lsr	r2, r2, r1
   222f0:	tst	r2, #1
   222f4:	beq	22340 <fts_children@@Base+0x1b9c>
   222f8:	str	r5, [fp, #-132]	; 0xffffff7c
   222fc:	mov	r4, #1
   22300:	ldrb	r3, [sl]
   22304:	strb	r5, [fp, #-128]	; 0xffffff80
   22308:	str	r3, [fp, #-124]	; 0xffffff84
   2230c:	cmp	r4, #0
   22310:	strb	r5, [fp, #-140]	; 0xffffff74
   22314:	beq	2222c <fts_children@@Base+0x1a88>
   22318:	ldr	r3, [fp, #-124]	; 0xffffff84
   2231c:	cmp	r3, #0
   22320:	bne	2222c <fts_children@@Base+0x1a88>
   22324:	b	21fc0 <fts_children@@Base+0x181c>
   22328:	mov	r0, r9
   2232c:	mov	r1, r6
   22330:	ldr	r2, [fp, #-188]	; 0xffffff44
   22334:	bl	1198c <memcpy@plt>
   22338:	str	r9, [r9, #-16]
   2233c:	b	22000 <fts_children@@Base+0x185c>
   22340:	mov	r0, r7
   22344:	bl	119b0 <mbsinit@plt>
   22348:	cmp	r0, #0
   2234c:	beq	2241c <fts_children@@Base+0x1c78>
   22350:	strb	r5, [fp, #-152]	; 0xffffff68
   22354:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22358:	mov	r1, r0
   2235c:	mov	r0, sl
   22360:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22364:	mov	r1, sl
   22368:	mov	r3, r7
   2236c:	mov	r2, r0
   22370:	sub	r0, fp, #124	; 0x7c
   22374:	bl	11a88 <mbrtowc@plt>
   22378:	cmn	r0, #1
   2237c:	str	r0, [fp, #-132]	; 0xffffff7c
   22380:	strbeq	r6, [fp, #-128]	; 0xffffff80
   22384:	streq	r5, [fp, #-132]	; 0xffffff7c
   22388:	beq	2230c <fts_children@@Base+0x1b68>
   2238c:	cmn	r0, #2
   22390:	beq	22408 <fts_children@@Base+0x1c64>
   22394:	cmp	r0, #0
   22398:	bne	223bc <fts_children@@Base+0x1c18>
   2239c:	ldr	r3, [fp, #-136]	; 0xffffff78
   223a0:	str	r5, [fp, #-132]	; 0xffffff7c
   223a4:	ldrb	r3, [r3]
   223a8:	cmp	r3, #0
   223ac:	bne	22440 <fts_children@@Base+0x1c9c>
   223b0:	ldr	r3, [fp, #-124]	; 0xffffff84
   223b4:	cmp	r3, #0
   223b8:	bne	222a4 <fts_children@@Base+0x1b00>
   223bc:	mov	r0, r7
   223c0:	strb	r5, [fp, #-128]	; 0xffffff80
   223c4:	bl	119b0 <mbsinit@plt>
   223c8:	mov	r4, #1
   223cc:	cmp	r0, #0
   223d0:	strbne	r6, [fp, #-152]	; 0xffffff68
   223d4:	b	2230c <fts_children@@Base+0x1b68>
   223d8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   223dc:	bl	11b84 <strlen@plt>
   223e0:	strb	r6, [fp, #-72]	; 0xffffffb8
   223e4:	str	r0, [fp, #-76]	; 0xffffffb4
   223e8:	b	21eb8 <fts_children@@Base+0x1714>
   223ec:	ldr	r3, [fp, #-136]	; 0xffffff78
   223f0:	ldr	r1, [fp, #-248]	; 0xffffff08
   223f4:	str	r3, [r1]
   223f8:	ldr	r0, [fp, #-236]	; 0xffffff14
   223fc:	bl	23a3c <fts_children@@Base+0x3298>
   22400:	mov	r0, #1
   22404:	b	21bc8 <fts_children@@Base+0x1424>
   22408:	ldr	r0, [fp, #-136]	; 0xffffff78
   2240c:	bl	11b84 <strlen@plt>
   22410:	strb	r6, [fp, #-128]	; 0xffffff80
   22414:	str	r0, [fp, #-132]	; 0xffffff7c
   22418:	b	2230c <fts_children@@Base+0x1b68>
   2241c:	ldr	r0, [pc, #84]	; 22478 <fts_children@@Base+0x1cd4>
   22420:	mov	r2, #150	; 0x96
   22424:	ldr	r1, [pc, #80]	; 2247c <fts_children@@Base+0x1cd8>
   22428:	ldr	r3, [pc, #80]	; 22480 <fts_children@@Base+0x1cdc>
   2242c:	add	r0, pc, r0
   22430:	add	r1, pc, r1
   22434:	add	r3, pc, r3
   22438:	bl	11d94 <__assert_fail@plt>
   2243c:	bl	119d4 <__stack_chk_fail@plt>
   22440:	ldr	r0, [pc, #60]	; 22484 <fts_children@@Base+0x1ce0>
   22444:	mov	r2, #178	; 0xb2
   22448:	ldr	r1, [pc, #56]	; 22488 <fts_children@@Base+0x1ce4>
   2244c:	ldr	r3, [pc, #56]	; 2248c <fts_children@@Base+0x1ce8>
   22450:	add	r0, pc, r0
   22454:	add	r1, pc, r1
   22458:	add	r3, pc, r3
   2245c:	bl	11d94 <__assert_fail@plt>
   22460:	andeq	r6, r1, r0, ror r4
   22464:			; <UNDEFINED> instruction: 0x000001b4
   22468:	andeq	r0, r0, ip, lsr #3
   2246c:	andeq	r4, r0, r4, ror #1
   22470:	strheq	r4, [r0], -r8
   22474:	andeq	r4, r0, ip, ror #17
   22478:	andeq	r3, r0, ip, lsr #30
   2247c:	andeq	r3, r0, r0, asr #30
   22480:	andeq	r4, r0, r4, ror r7
   22484:	andeq	r3, r0, r0, lsr pc
   22488:	andeq	r3, r0, ip, lsl pc
   2248c:	andeq	r4, r0, r0, asr r7
   22490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22494:	sub	sp, sp, #348	; 0x15c
   22498:	ldr	r4, [pc, #3188]	; 23114 <fts_children@@Base+0x2970>
   2249c:	ldr	r3, [pc, #3188]	; 23118 <fts_children@@Base+0x2974>
   224a0:	add	r4, pc, r4
   224a4:	str	r0, [sp, #16]
   224a8:	str	r1, [sp, #4]
   224ac:	ldr	r3, [r4, r3]
   224b0:	str	r3, [sp, #20]
   224b4:	ldr	r3, [r3]
   224b8:	str	r3, [sp, #340]	; 0x154
   224bc:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   224c0:	cmp	r0, #1
   224c4:	bls	226a8 <fts_children@@Base+0x1f04>
   224c8:	ldr	r0, [sp, #4]
   224cc:	add	r5, sp, #64	; 0x40
   224d0:	ldr	ip, [pc, #3140]	; 2311c <fts_children@@Base+0x2978>
   224d4:	mov	r2, #0
   224d8:	str	r2, [r5, #4]
   224dc:	ldrb	r1, [r0]
   224e0:	str	r0, [sp, #76]	; 0x4c
   224e4:	strb	r2, [sp, #60]	; 0x3c
   224e8:	and	r3, r1, #31
   224ec:	str	r2, [sp, #64]	; 0x40
   224f0:	lsr	r0, r1, #5
   224f4:	strb	r2, [sp, #72]	; 0x48
   224f8:	ldr	r6, [r4, ip]
   224fc:	ldr	r2, [r6, r0, lsl #2]
   22500:	lsr	r3, r2, r3
   22504:	ands	r4, r3, #1
   22508:	beq	225f8 <fts_children@@Base+0x1e54>
   2250c:	mov	r4, r1
   22510:	cmp	r4, #0
   22514:	mov	r3, #1
   22518:	str	r1, [sp, #88]	; 0x58
   2251c:	str	r3, [sp, #80]	; 0x50
   22520:	strb	r3, [sp, #84]	; 0x54
   22524:	mov	r3, #1
   22528:	strb	r3, [sp, #72]	; 0x48
   2252c:	beq	22688 <fts_children@@Base+0x1ee4>
   22530:	add	r2, sp, #120	; 0x78
   22534:	add	r0, sp, #176	; 0xb0
   22538:	str	r2, [sp, #8]
   2253c:	mov	r3, #0
   22540:	ldr	r2, [sp, #4]
   22544:	mov	r9, r3
   22548:	str	r0, [sp, #44]	; 0x2c
   2254c:	mov	r5, r3
   22550:	ldr	r0, [sp, #16]
   22554:	mov	r4, #1
   22558:	mov	r1, #1
   2255c:	str	r2, [sp, #132]	; 0x84
   22560:	str	r1, [sp, #32]
   22564:	add	r2, sp, #200	; 0xc8
   22568:	str	r0, [sp, #188]	; 0xbc
   2256c:	mov	r8, r0
   22570:	add	r1, sp, #144	; 0x90
   22574:	add	r0, sp, #56	; 0x38
   22578:	str	r3, [sp, #28]
   2257c:	strb	r3, [sp, #116]	; 0x74
   22580:	str	r3, [sp, #12]
   22584:	str	r3, [sp, #120]	; 0x78
   22588:	strb	r3, [sp, #128]	; 0x80
   2258c:	strb	r3, [sp, #172]	; 0xac
   22590:	str	r3, [sp, #176]	; 0xb0
   22594:	str	r2, [sp, #48]	; 0x30
   22598:	strb	r3, [sp, #184]	; 0xb8
   2259c:	str	r0, [sp, #52]	; 0x34
   225a0:	str	r3, [sp, #124]	; 0x7c
   225a4:	str	r1, [sp, #24]
   225a8:	str	r3, [sp, #180]	; 0xb4
   225ac:	ldrb	r3, [sp, #172]	; 0xac
   225b0:	cmp	r3, #0
   225b4:	bne	22810 <fts_children@@Base+0x206c>
   225b8:	ldrb	r3, [r8]
   225bc:	and	r2, r3, #31
   225c0:	lsr	r3, r3, #5
   225c4:	ldr	r3, [r6, r3, lsl #2]
   225c8:	lsr	r3, r3, r2
   225cc:	tst	r3, #1
   225d0:	beq	227fc <fts_children@@Base+0x2058>
   225d4:	str	r4, [sp, #192]	; 0xc0
   225d8:	ldrb	r7, [r8]
   225dc:	strb	r4, [sp, #196]	; 0xc4
   225e0:	cmp	r7, #0
   225e4:	strb	r4, [sp, #184]	; 0xb8
   225e8:	str	r7, [sp, #200]	; 0xc8
   225ec:	bne	2287c <fts_children@@Base+0x20d8>
   225f0:	mov	r0, r7
   225f4:	b	2268c <fts_children@@Base+0x1ee8>
   225f8:	mov	r0, r5
   225fc:	bl	119b0 <mbsinit@plt>
   22600:	cmp	r0, #0
   22604:	beq	230d0 <fts_children@@Base+0x292c>
   22608:	mov	r7, #1
   2260c:	strb	r7, [sp, #60]	; 0x3c
   22610:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22614:	mov	r1, r0
   22618:	ldr	r0, [sp, #4]
   2261c:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22620:	ldr	r1, [sp, #4]
   22624:	mov	r3, r5
   22628:	mov	r2, r0
   2262c:	add	r0, sp, #88	; 0x58
   22630:	bl	11a88 <mbrtowc@plt>
   22634:	cmn	r0, #1
   22638:	str	r0, [sp, #80]	; 0x50
   2263c:	strbeq	r4, [sp, #84]	; 0x54
   22640:	streq	r7, [sp, #80]	; 0x50
   22644:	beq	22894 <fts_children@@Base+0x20f0>
   22648:	cmn	r0, #2
   2264c:	beq	22884 <fts_children@@Base+0x20e0>
   22650:	cmp	r0, #0
   22654:	beq	2300c <fts_children@@Base+0x2868>
   22658:	ldr	r4, [sp, #88]	; 0x58
   2265c:	mov	r0, r5
   22660:	mov	r3, #1
   22664:	strb	r3, [sp, #84]	; 0x54
   22668:	bl	119b0 <mbsinit@plt>
   2266c:	cmp	r0, #0
   22670:	movne	r3, #0
   22674:	strbne	r3, [sp, #60]	; 0x3c
   22678:	cmp	r4, #0
   2267c:	mov	r3, #1
   22680:	strb	r3, [sp, #72]	; 0x48
   22684:	bne	22530 <fts_children@@Base+0x1d8c>
   22688:	ldr	r0, [sp, #16]
   2268c:	ldr	r1, [sp, #20]
   22690:	ldr	r2, [sp, #340]	; 0x154
   22694:	ldr	r3, [r1]
   22698:	cmp	r2, r3
   2269c:	bne	230f0 <fts_children@@Base+0x294c>
   226a0:	add	sp, sp, #348	; 0x15c
   226a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   226a8:	ldr	r2, [sp, #4]
   226ac:	ldrb	r8, [r2]
   226b0:	cmp	r8, #0
   226b4:	beq	22688 <fts_children@@Base+0x1ee4>
   226b8:	ldr	r3, [sp, #16]
   226bc:	ldrb	sl, [r3]
   226c0:	cmp	sl, #0
   226c4:	beq	22b84 <fts_children@@Base+0x23e0>
   226c8:	cmp	sl, r8
   226cc:	mov	r4, #0
   226d0:	mov	r5, r4
   226d4:	mov	r9, r4
   226d8:	add	r0, sp, #56	; 0x38
   226dc:	add	r7, r3, #1
   226e0:	mov	r6, r3
   226e4:	mov	fp, r2
   226e8:	mov	r1, #1
   226ec:	str	r0, [sp, #8]
   226f0:	add	r4, r4, #1
   226f4:	beq	22798 <fts_children@@Base+0x1ff4>
   226f8:	ldrb	sl, [r6, #1]
   226fc:	cmp	sl, #0
   22700:	beq	22b84 <fts_children@@Base+0x23e0>
   22704:	add	r5, r5, #1
   22708:	cmp	r4, #9
   2270c:	movls	r3, #0
   22710:	andhi	r3, r1, #1
   22714:	cmp	r3, #0
   22718:	beq	22784 <fts_children@@Base+0x1fe0>
   2271c:	add	r3, r4, r4, lsl #2
   22720:	cmp	r5, r3
   22724:	bcc	22780 <fts_children@@Base+0x1fdc>
   22728:	cmp	fp, #0
   2272c:	beq	2274c <fts_children@@Base+0x1fa8>
   22730:	rsb	r1, r9, r5
   22734:	mov	r0, fp
   22738:	bl	11c50 <strnlen@plt>
   2273c:	mov	r9, r5
   22740:	ldrb	r3, [fp, r0]!
   22744:	cmp	r3, #0
   22748:	bne	22780 <fts_children@@Base+0x1fdc>
   2274c:	ldr	r0, [sp, #4]
   22750:	bl	11b84 <strlen@plt>
   22754:	ldr	r1, [sp, #4]
   22758:	add	r3, sp, #56	; 0x38
   2275c:	mov	r2, r0
   22760:	mov	r0, r7
   22764:	bl	219e8 <fts_children@@Base+0x1244>
   22768:	cmp	r0, #0
   2276c:	bne	230c8 <fts_children@@Base+0x2924>
   22770:	mov	fp, r0
   22774:	ldrb	sl, [r6, #1]
   22778:	mov	r1, r0
   2277c:	b	22784 <fts_children@@Base+0x1fe0>
   22780:	mov	r1, #1
   22784:	cmp	sl, r8
   22788:	add	r7, r7, #1
   2278c:	add	r6, r6, #1
   22790:	add	r4, r4, #1
   22794:	bne	226f8 <fts_children@@Base+0x1f54>
   22798:	ldr	r2, [sp, #4]
   2279c:	ldrb	r3, [r2, #1]
   227a0:	cmp	r3, #0
   227a4:	beq	227f4 <fts_children@@Base+0x2050>
   227a8:	ldrb	sl, [r6, #1]
   227ac:	cmp	sl, #0
   227b0:	beq	22b84 <fts_children@@Base+0x23e0>
   227b4:	cmp	r3, sl
   227b8:	add	r3, r5, #2
   227bc:	bne	22c20 <fts_children@@Base+0x247c>
   227c0:	rsb	r0, r5, #0
   227c4:	add	r5, r2, r0
   227c8:	add	r0, r6, r0
   227cc:	b	227e8 <fts_children@@Base+0x2044>
   227d0:	ldrb	ip, [r0, r3]
   227d4:	cmp	ip, #0
   227d8:	beq	22b84 <fts_children@@Base+0x23e0>
   227dc:	cmp	r2, ip
   227e0:	add	r3, r3, #1
   227e4:	bne	22c20 <fts_children@@Base+0x247c>
   227e8:	ldrb	r2, [r5, r3]
   227ec:	cmp	r2, #0
   227f0:	bne	227d0 <fts_children@@Base+0x202c>
   227f4:	mov	r0, r6
   227f8:	b	2268c <fts_children@@Base+0x1ee8>
   227fc:	add	r0, sp, #176	; 0xb0
   22800:	bl	119b0 <mbsinit@plt>
   22804:	cmp	r0, #0
   22808:	beq	230d0 <fts_children@@Base+0x292c>
   2280c:	strb	r4, [sp, #172]	; 0xac
   22810:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22814:	mov	r1, r0
   22818:	mov	r0, r8
   2281c:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22820:	mov	r1, r8
   22824:	add	r3, sp, #176	; 0xb0
   22828:	mov	r2, r0
   2282c:	add	r0, sp, #200	; 0xc8
   22830:	bl	11a88 <mbrtowc@plt>
   22834:	cmn	r0, #1
   22838:	str	r0, [sp, #192]	; 0xc0
   2283c:	strbeq	r5, [sp, #196]	; 0xc4
   22840:	streq	r4, [sp, #192]	; 0xc0
   22844:	beq	228b0 <fts_children@@Base+0x210c>
   22848:	cmn	r0, #2
   2284c:	beq	228a0 <fts_children@@Base+0x20fc>
   22850:	cmp	r0, #0
   22854:	beq	22fe8 <fts_children@@Base+0x2844>
   22858:	ldr	r7, [sp, #200]	; 0xc8
   2285c:	add	r0, sp, #176	; 0xb0
   22860:	strb	r4, [sp, #196]	; 0xc4
   22864:	bl	119b0 <mbsinit@plt>
   22868:	strb	r4, [sp, #184]	; 0xb8
   2286c:	cmp	r0, #0
   22870:	strbne	r5, [sp, #172]	; 0xac
   22874:	cmp	r7, #0
   22878:	beq	225f0 <fts_children@@Base+0x1e4c>
   2287c:	mov	r3, #1
   22880:	b	228b8 <fts_children@@Base+0x2114>
   22884:	ldr	r0, [sp, #76]	; 0x4c
   22888:	bl	11b84 <strlen@plt>
   2288c:	strb	r4, [sp, #84]	; 0x54
   22890:	str	r0, [sp, #80]	; 0x50
   22894:	mov	r3, #1
   22898:	strb	r3, [sp, #72]	; 0x48
   2289c:	b	22530 <fts_children@@Base+0x1d8c>
   228a0:	ldr	r0, [sp, #188]	; 0xbc
   228a4:	bl	11b84 <strlen@plt>
   228a8:	strb	r5, [sp, #196]	; 0xc4
   228ac:	str	r0, [sp, #192]	; 0xc0
   228b0:	mov	r3, #0
   228b4:	strb	r4, [sp, #184]	; 0xb8
   228b8:	ldr	r8, [sp, #32]
   228bc:	ldr	r2, [sp, #12]
   228c0:	cmp	r2, #9
   228c4:	movls	r8, #0
   228c8:	andhi	r8, r8, #1
   228cc:	cmp	r8, #0
   228d0:	beq	229a8 <fts_children@@Base+0x2204>
   228d4:	ldr	r1, [sp, #12]
   228d8:	add	r2, r1, r1, lsl #2
   228dc:	cmp	r9, r2
   228e0:	bcc	22b78 <fts_children@@Base+0x23d4>
   228e4:	ldr	r2, [sp, #28]
   228e8:	subs	r7, r9, r2
   228ec:	beq	22980 <fts_children@@Base+0x21dc>
   228f0:	ldrb	sl, [sp, #128]	; 0x80
   228f4:	cmp	sl, #0
   228f8:	beq	22928 <fts_children@@Base+0x2184>
   228fc:	ldrb	sl, [sp, #140]	; 0x8c
   22900:	cmp	sl, #0
   22904:	bne	22974 <fts_children@@Base+0x21d0>
   22908:	ldr	sl, [sp, #132]	; 0x84
   2290c:	subs	r7, r7, #1
   22910:	ldr	r3, [sp, #136]	; 0x88
   22914:	strb	r5, [sp, #128]	; 0x80
   22918:	add	sl, sl, r3
   2291c:	str	sl, [sp, #132]	; 0x84
   22920:	beq	22c4c <fts_children@@Base+0x24a8>
   22924:	mov	sl, #0
   22928:	ldrb	r3, [sp, #116]	; 0x74
   2292c:	ldr	fp, [sp, #132]	; 0x84
   22930:	cmp	r3, #0
   22934:	bne	22a18 <fts_children@@Base+0x2274>
   22938:	ldrb	r3, [fp]
   2293c:	and	r2, r3, #31
   22940:	lsr	r3, r3, #5
   22944:	ldr	r3, [r6, r3, lsl #2]
   22948:	lsr	r3, r3, r2
   2294c:	tst	r3, #1
   22950:	beq	22a04 <fts_children@@Base+0x2260>
   22954:	str	r4, [sp, #136]	; 0x88
   22958:	mov	sl, r8
   2295c:	ldrb	r3, [fp]
   22960:	strb	r4, [sp, #140]	; 0x8c
   22964:	str	r3, [sp, #144]	; 0x90
   22968:	cmp	sl, #0
   2296c:	strb	r4, [sp, #128]	; 0x80
   22970:	beq	22908 <fts_children@@Base+0x2164>
   22974:	ldr	r3, [sp, #144]	; 0x90
   22978:	cmp	r3, #0
   2297c:	bne	22908 <fts_children@@Base+0x2164>
   22980:	ldrb	r3, [sp, #128]	; 0x80
   22984:	cmp	r3, #0
   22988:	ldrbne	r8, [sp, #140]	; 0x8c
   2298c:	beq	22c48 <fts_children@@Base+0x24a4>
   22990:	cmp	r8, #0
   22994:	bne	22c28 <fts_children@@Base+0x2484>
   22998:	ldrb	r3, [sp, #196]	; 0xc4
   2299c:	mov	r0, #1
   229a0:	str	r9, [sp, #28]
   229a4:	str	r0, [sp, #32]
   229a8:	cmp	r3, #0
   229ac:	ldr	r3, [sp, #12]
   229b0:	add	r7, r9, #1
   229b4:	add	r3, r3, #1
   229b8:	str	r3, [sp, #12]
   229bc:	beq	22a9c <fts_children@@Base+0x22f8>
   229c0:	ldrb	r3, [sp, #84]	; 0x54
   229c4:	cmp	r3, #0
   229c8:	beq	22a9c <fts_children@@Base+0x22f8>
   229cc:	ldr	r0, [sp, #200]	; 0xc8
   229d0:	ldr	r3, [sp, #88]	; 0x58
   229d4:	subs	r3, r0, r3
   229d8:	rsbs	r0, r3, #0
   229dc:	adcs	r0, r0, r3
   229e0:	cmp	r0, #0
   229e4:	bne	22acc <fts_children@@Base+0x2328>
   229e8:	ldr	r8, [sp, #188]	; 0xbc
   229ec:	mov	r9, r7
   229f0:	ldr	r3, [sp, #192]	; 0xc0
   229f4:	strb	r5, [sp, #184]	; 0xb8
   229f8:	add	r8, r8, r3
   229fc:	str	r8, [sp, #188]	; 0xbc
   22a00:	b	225ac <fts_children@@Base+0x1e08>
   22a04:	add	r0, sp, #120	; 0x78
   22a08:	bl	119b0 <mbsinit@plt>
   22a0c:	cmp	r0, #0
   22a10:	beq	230d0 <fts_children@@Base+0x292c>
   22a14:	strb	r4, [sp, #116]	; 0x74
   22a18:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22a1c:	mov	r1, r0
   22a20:	mov	r0, fp
   22a24:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22a28:	mov	r1, fp
   22a2c:	add	r3, sp, #120	; 0x78
   22a30:	mov	r2, r0
   22a34:	add	r0, sp, #144	; 0x90
   22a38:	bl	11a88 <mbrtowc@plt>
   22a3c:	cmn	r0, #1
   22a40:	str	r0, [sp, #136]	; 0x88
   22a44:	strbeq	r5, [sp, #140]	; 0x8c
   22a48:	streq	r4, [sp, #136]	; 0x88
   22a4c:	beq	22968 <fts_children@@Base+0x21c4>
   22a50:	cmn	r0, #2
   22a54:	beq	22b64 <fts_children@@Base+0x23c0>
   22a58:	cmp	r0, #0
   22a5c:	bne	22a80 <fts_children@@Base+0x22dc>
   22a60:	ldr	r3, [sp, #132]	; 0x84
   22a64:	str	r4, [sp, #136]	; 0x88
   22a68:	ldrb	r3, [r3]
   22a6c:	cmp	r3, #0
   22a70:	bne	230f4 <fts_children@@Base+0x2950>
   22a74:	ldr	r3, [sp, #144]	; 0x90
   22a78:	cmp	r3, #0
   22a7c:	bne	22c00 <fts_children@@Base+0x245c>
   22a80:	add	r0, sp, #120	; 0x78
   22a84:	strb	r4, [sp, #140]	; 0x8c
   22a88:	bl	119b0 <mbsinit@plt>
   22a8c:	mov	sl, r8
   22a90:	cmp	r0, #0
   22a94:	strbne	r5, [sp, #116]	; 0x74
   22a98:	b	22968 <fts_children@@Base+0x21c4>
   22a9c:	ldr	r2, [sp, #192]	; 0xc0
   22aa0:	ldr	r3, [sp, #80]	; 0x50
   22aa4:	cmp	r2, r3
   22aa8:	movne	r0, #0
   22aac:	bne	229e0 <fts_children@@Base+0x223c>
   22ab0:	ldr	r0, [sp, #188]	; 0xbc
   22ab4:	ldr	r1, [sp, #76]	; 0x4c
   22ab8:	bl	119bc <memcmp@plt>
   22abc:	rsbs	r0, r0, #1
   22ac0:	movcc	r0, #0
   22ac4:	cmp	r0, #0
   22ac8:	beq	229e8 <fts_children@@Base+0x2244>
   22acc:	ldr	r0, [sp, #4]
   22ad0:	add	r7, sp, #172	; 0xac
   22ad4:	add	ip, sp, #228	; 0xe4
   22ad8:	add	r8, sp, #288	; 0x120
   22adc:	str	r0, [sp, #300]	; 0x12c
   22ae0:	ldm	r7!, {r0, r1, r2, r3}
   22ae4:	stmia	ip!, {r0, r1, r2, r3}
   22ae8:	ldm	r7!, {r0, r1, r2, r3}
   22aec:	strb	r5, [sp, #240]	; 0xf0
   22af0:	stmia	ip!, {r0, r1, r2, r3}
   22af4:	ldm	r7!, {r0, r1, r2, r3}
   22af8:	ldr	sl, [sp, #244]	; 0xf4
   22afc:	stmia	ip!, {r0, r1, r2, r3}
   22b00:	ldm	r7, {r0, r1}
   22b04:	ldr	r3, [sp, #248]	; 0xf8
   22b08:	stm	ip, {r0, r1}
   22b0c:	add	r3, sl, r3
   22b10:	str	r3, [sp, #244]	; 0xf4
   22b14:	ldr	r1, [sp, #4]
   22b18:	str	r5, [sp, #288]	; 0x120
   22b1c:	strb	r5, [sp, #296]	; 0x128
   22b20:	ldrb	r3, [r1]
   22b24:	strb	r5, [sp, #284]	; 0x11c
   22b28:	and	r2, r3, #31
   22b2c:	str	r5, [r8, #4]
   22b30:	lsr	r1, r3, #5
   22b34:	ldr	r7, [r6, r1, lsl #2]
   22b38:	lsr	r7, r7, r2
   22b3c:	ands	r7, r7, #1
   22b40:	beq	22b8c <fts_children@@Base+0x23e8>
   22b44:	mov	r7, r3
   22b48:	str	r4, [sp, #304]	; 0x130
   22b4c:	str	r3, [sp, #312]	; 0x138
   22b50:	strb	r4, [sp, #308]	; 0x134
   22b54:	cmp	r7, #0
   22b58:	strb	r4, [sp, #296]	; 0x128
   22b5c:	bne	22d10 <fts_children@@Base+0x256c>
   22b60:	bl	11d64 <abort@plt>
   22b64:	ldr	r0, [sp, #132]	; 0x84
   22b68:	bl	11b84 <strlen@plt>
   22b6c:	strb	r5, [sp, #140]	; 0x8c
   22b70:	str	r0, [sp, #136]	; 0x88
   22b74:	b	22968 <fts_children@@Base+0x21c4>
   22b78:	mov	r2, #1
   22b7c:	str	r2, [sp, #32]
   22b80:	b	229a8 <fts_children@@Base+0x2204>
   22b84:	mov	r0, #0
   22b88:	b	2268c <fts_children@@Base+0x1ee8>
   22b8c:	mov	r0, r8
   22b90:	bl	119b0 <mbsinit@plt>
   22b94:	cmp	r0, #0
   22b98:	beq	230d0 <fts_children@@Base+0x292c>
   22b9c:	strb	r4, [sp, #284]	; 0x11c
   22ba0:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22ba4:	mov	r1, r0
   22ba8:	ldr	r0, [sp, #4]
   22bac:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22bb0:	ldr	r1, [sp, #4]
   22bb4:	mov	r3, r8
   22bb8:	mov	r2, r0
   22bbc:	add	r0, sp, #312	; 0x138
   22bc0:	bl	11a88 <mbrtowc@plt>
   22bc4:	cmn	r0, #1
   22bc8:	str	r0, [sp, #304]	; 0x130
   22bcc:	beq	230a0 <fts_children@@Base+0x28fc>
   22bd0:	cmn	r0, #2
   22bd4:	beq	230b0 <fts_children@@Base+0x290c>
   22bd8:	cmp	r0, #0
   22bdc:	bne	2306c <fts_children@@Base+0x28c8>
   22be0:	ldr	fp, [sp, #300]	; 0x12c
   22be4:	str	r4, [sp, #304]	; 0x130
   22be8:	ldrb	r3, [fp]
   22bec:	cmp	r3, #0
   22bf0:	bne	230f4 <fts_children@@Base+0x2950>
   22bf4:	ldr	r7, [sp, #312]	; 0x138
   22bf8:	cmp	r7, #0
   22bfc:	beq	23070 <fts_children@@Base+0x28cc>
   22c00:	ldr	r0, [pc, #1304]	; 23120 <fts_children@@Base+0x297c>
   22c04:	mov	r2, #179	; 0xb3
   22c08:	ldr	r1, [pc, #1300]	; 23124 <fts_children@@Base+0x2980>
   22c0c:	ldr	r3, [pc, #1300]	; 23128 <fts_children@@Base+0x2984>
   22c10:	add	r0, pc, r0
   22c14:	add	r1, pc, r1
   22c18:	add	r3, pc, r3
   22c1c:	bl	11d94 <__assert_fail@plt>
   22c20:	mov	r5, r3
   22c24:	b	22708 <fts_children@@Base+0x1f64>
   22c28:	ldr	r3, [sp, #144]	; 0x90
   22c2c:	cmp	r3, #0
   22c30:	beq	23030 <fts_children@@Base+0x288c>
   22c34:	mov	r1, #1
   22c38:	ldrb	r3, [sp, #196]	; 0xc4
   22c3c:	str	r9, [sp, #28]
   22c40:	str	r1, [sp, #32]
   22c44:	b	229a8 <fts_children@@Base+0x2204>
   22c48:	ldr	sl, [sp, #132]	; 0x84
   22c4c:	ldrb	r3, [sp, #116]	; 0x74
   22c50:	cmp	r3, #0
   22c54:	bne	22c88 <fts_children@@Base+0x24e4>
   22c58:	ldrb	r3, [sl]
   22c5c:	and	r2, r3, #31
   22c60:	lsr	r3, r3, #5
   22c64:	ldr	r3, [r6, r3, lsl #2]
   22c68:	lsr	r3, r3, r2
   22c6c:	tst	r3, #1
   22c70:	bne	23058 <fts_children@@Base+0x28b4>
   22c74:	add	r0, sp, #120	; 0x78
   22c78:	bl	119b0 <mbsinit@plt>
   22c7c:	cmp	r0, #0
   22c80:	beq	230d0 <fts_children@@Base+0x292c>
   22c84:	strb	r4, [sp, #116]	; 0x74
   22c88:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22c8c:	mov	r1, r0
   22c90:	mov	r0, sl
   22c94:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22c98:	mov	r1, sl
   22c9c:	add	r3, sp, #120	; 0x78
   22ca0:	mov	r2, r0
   22ca4:	add	r0, sp, #144	; 0x90
   22ca8:	bl	11a88 <mbrtowc@plt>
   22cac:	cmn	r0, #1
   22cb0:	str	r0, [sp, #136]	; 0x88
   22cb4:	strbeq	r5, [sp, #140]	; 0x8c
   22cb8:	streq	r4, [sp, #136]	; 0x88
   22cbc:	moveq	r8, #0
   22cc0:	beq	22d08 <fts_children@@Base+0x2564>
   22cc4:	cmn	r0, #2
   22cc8:	beq	23088 <fts_children@@Base+0x28e4>
   22ccc:	cmp	r0, #0
   22cd0:	bne	22cf4 <fts_children@@Base+0x2550>
   22cd4:	ldr	r3, [sp, #132]	; 0x84
   22cd8:	str	r4, [sp, #136]	; 0x88
   22cdc:	ldrb	r3, [r3]
   22ce0:	cmp	r3, #0
   22ce4:	bne	230f4 <fts_children@@Base+0x2950>
   22ce8:	ldr	r3, [sp, #144]	; 0x90
   22cec:	cmp	r3, #0
   22cf0:	bne	22c00 <fts_children@@Base+0x245c>
   22cf4:	add	r0, sp, #120	; 0x78
   22cf8:	strb	r4, [sp, #140]	; 0x8c
   22cfc:	bl	119b0 <mbsinit@plt>
   22d00:	cmp	r0, #0
   22d04:	strbne	r5, [sp, #116]	; 0x74
   22d08:	strb	r4, [sp, #128]	; 0x80
   22d0c:	b	22990 <fts_children@@Base+0x21ec>
   22d10:	ldr	fp, [sp, #300]	; 0x12c
   22d14:	ldr	r2, [sp, #304]	; 0x130
   22d18:	add	r7, r9, #2
   22d1c:	add	r3, sp, #312	; 0x138
   22d20:	add	r0, sp, #256	; 0x100
   22d24:	add	fp, fp, r2
   22d28:	ldrb	r2, [sp, #284]	; 0x11c
   22d2c:	strb	r5, [sp, #296]	; 0x128
   22d30:	add	r9, sp, #232	; 0xe8
   22d34:	cmp	r2, #0
   22d38:	str	r3, [sp, #36]	; 0x24
   22d3c:	str	r0, [sp, #40]	; 0x28
   22d40:	str	fp, [sp, #300]	; 0x12c
   22d44:	bne	22e10 <fts_children@@Base+0x266c>
   22d48:	ldrb	r2, [fp]
   22d4c:	and	r1, r2, #31
   22d50:	lsr	r2, r2, #5
   22d54:	ldr	r2, [r6, r2, lsl #2]
   22d58:	lsr	r2, r2, r1
   22d5c:	tst	r2, #1
   22d60:	beq	22f98 <fts_children@@Base+0x27f4>
   22d64:	str	r4, [sp, #304]	; 0x130
   22d68:	ldrb	r3, [fp]
   22d6c:	strb	r4, [sp, #308]	; 0x134
   22d70:	mov	fp, r3
   22d74:	str	r3, [sp, #312]	; 0x138
   22d78:	cmp	fp, #0
   22d7c:	strb	r4, [sp, #296]	; 0x128
   22d80:	bne	22da0 <fts_children@@Base+0x25fc>
   22d84:	ldr	r0, [sp, #188]	; 0xbc
   22d88:	b	2268c <fts_children@@Base+0x1ee8>
   22d8c:	ldr	r0, [sp, #300]	; 0x12c
   22d90:	bl	11b84 <strlen@plt>
   22d94:	strb	r5, [sp, #308]	; 0x134
   22d98:	str	r0, [sp, #304]	; 0x130
   22d9c:	strb	r4, [sp, #296]	; 0x128
   22da0:	ldrb	fp, [sp, #240]	; 0xf0
   22da4:	cmp	fp, #0
   22da8:	beq	22e74 <fts_children@@Base+0x26d0>
   22dac:	ldrb	fp, [sp, #252]	; 0xfc
   22db0:	cmp	fp, #0
   22db4:	bne	22ec0 <fts_children@@Base+0x271c>
   22db8:	ldr	r2, [sp, #248]	; 0xf8
   22dbc:	ldr	r3, [sp, #304]	; 0x130
   22dc0:	cmp	r2, r3
   22dc4:	movne	r0, #1
   22dc8:	beq	22f80 <fts_children@@Base+0x27dc>
   22dcc:	cmp	r0, #0
   22dd0:	add	r3, r7, #1
   22dd4:	bne	229e8 <fts_children@@Base+0x2244>
   22dd8:	ldr	r1, [sp, #244]	; 0xf4
   22ddc:	mov	r7, r3
   22de0:	ldr	r2, [sp, #248]	; 0xf8
   22de4:	ldr	fp, [sp, #300]	; 0x12c
   22de8:	add	r1, r1, r2
   22dec:	ldr	r2, [sp, #304]	; 0x130
   22df0:	strb	r0, [sp, #240]	; 0xf0
   22df4:	add	fp, fp, r2
   22df8:	ldrb	r2, [sp, #284]	; 0x11c
   22dfc:	strb	r0, [sp, #296]	; 0x128
   22e00:	cmp	r2, #0
   22e04:	str	r1, [sp, #244]	; 0xf4
   22e08:	str	fp, [sp, #300]	; 0x12c
   22e0c:	beq	22d48 <fts_children@@Base+0x25a4>
   22e10:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22e14:	mov	r1, r0
   22e18:	mov	r0, fp
   22e1c:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22e20:	mov	r1, fp
   22e24:	mov	r3, r8
   22e28:	mov	r2, r0
   22e2c:	add	r0, sp, #312	; 0x138
   22e30:	bl	11a88 <mbrtowc@plt>
   22e34:	cmn	r0, #1
   22e38:	str	r0, [sp, #304]	; 0x130
   22e3c:	strbeq	r5, [sp, #308]	; 0x134
   22e40:	streq	r4, [sp, #304]	; 0x130
   22e44:	beq	22d9c <fts_children@@Base+0x25f8>
   22e48:	cmn	r0, #2
   22e4c:	beq	22d8c <fts_children@@Base+0x25e8>
   22e50:	cmp	r0, #0
   22e54:	beq	22fb0 <fts_children@@Base+0x280c>
   22e58:	ldr	fp, [sp, #312]	; 0x138
   22e5c:	mov	r0, r8
   22e60:	strb	r4, [sp, #308]	; 0x134
   22e64:	bl	119b0 <mbsinit@plt>
   22e68:	cmp	r0, #0
   22e6c:	strbne	r5, [sp, #284]	; 0x11c
   22e70:	b	22d78 <fts_children@@Base+0x25d4>
   22e74:	ldrb	r3, [sp, #228]	; 0xe4
   22e78:	ldr	sl, [sp, #244]	; 0xf4
   22e7c:	cmp	r3, #0
   22e80:	bne	22efc <fts_children@@Base+0x2758>
   22e84:	ldrb	r2, [sl]
   22e88:	and	r1, r2, #31
   22e8c:	lsr	r2, r2, #5
   22e90:	ldr	r2, [r6, r2, lsl #2]
   22e94:	lsr	r2, r2, r1
   22e98:	tst	r2, #1
   22e9c:	beq	22ee8 <fts_children@@Base+0x2744>
   22ea0:	str	r4, [sp, #248]	; 0xf8
   22ea4:	mov	fp, #1
   22ea8:	ldrb	r3, [sl]
   22eac:	strb	r4, [sp, #252]	; 0xfc
   22eb0:	str	r3, [sp, #256]	; 0x100
   22eb4:	cmp	fp, #0
   22eb8:	strb	r4, [sp, #240]	; 0xf0
   22ebc:	beq	22db8 <fts_children@@Base+0x2614>
   22ec0:	ldr	r0, [sp, #256]	; 0x100
   22ec4:	cmp	r0, #0
   22ec8:	beq	2268c <fts_children@@Base+0x1ee8>
   22ecc:	ldrb	r3, [sp, #308]	; 0x134
   22ed0:	cmp	r3, #0
   22ed4:	beq	22db8 <fts_children@@Base+0x2614>
   22ed8:	ldr	r3, [sp, #312]	; 0x138
   22edc:	subs	r0, r0, r3
   22ee0:	movne	r0, #1
   22ee4:	b	22dcc <fts_children@@Base+0x2628>
   22ee8:	mov	r0, r9
   22eec:	bl	119b0 <mbsinit@plt>
   22ef0:	cmp	r0, #0
   22ef4:	beq	230d0 <fts_children@@Base+0x292c>
   22ef8:	strb	r4, [sp, #228]	; 0xe4
   22efc:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   22f00:	mov	r1, r0
   22f04:	mov	r0, sl
   22f08:	bl	1be50 <add_exclude@@Base+0x6b9c>
   22f0c:	mov	r1, sl
   22f10:	mov	r3, r9
   22f14:	mov	r2, r0
   22f18:	add	r0, sp, #256	; 0x100
   22f1c:	bl	11a88 <mbrtowc@plt>
   22f20:	cmn	r0, #1
   22f24:	str	r0, [sp, #248]	; 0xf8
   22f28:	strbeq	r5, [sp, #252]	; 0xfc
   22f2c:	streq	r4, [sp, #248]	; 0xf8
   22f30:	beq	22eb4 <fts_children@@Base+0x2710>
   22f34:	cmn	r0, #2
   22f38:	beq	22fd4 <fts_children@@Base+0x2830>
   22f3c:	cmp	r0, #0
   22f40:	bne	22f64 <fts_children@@Base+0x27c0>
   22f44:	ldr	r3, [sp, #244]	; 0xf4
   22f48:	str	r4, [sp, #248]	; 0xf8
   22f4c:	ldrb	r3, [r3]
   22f50:	cmp	r3, #0
   22f54:	bne	230f4 <fts_children@@Base+0x2950>
   22f58:	ldr	r3, [sp, #256]	; 0x100
   22f5c:	cmp	r3, #0
   22f60:	bne	22c00 <fts_children@@Base+0x245c>
   22f64:	mov	r0, r9
   22f68:	strb	r4, [sp, #252]	; 0xfc
   22f6c:	bl	119b0 <mbsinit@plt>
   22f70:	mov	fp, #1
   22f74:	cmp	r0, #0
   22f78:	strbne	r5, [sp, #228]	; 0xe4
   22f7c:	b	22eb4 <fts_children@@Base+0x2710>
   22f80:	ldr	r0, [sp, #244]	; 0xf4
   22f84:	ldr	r1, [sp, #300]	; 0x12c
   22f88:	bl	119bc <memcmp@plt>
   22f8c:	adds	r0, r0, #0
   22f90:	movne	r0, #1
   22f94:	b	22dcc <fts_children@@Base+0x2628>
   22f98:	mov	r0, r8
   22f9c:	bl	119b0 <mbsinit@plt>
   22fa0:	cmp	r0, #0
   22fa4:	beq	230d0 <fts_children@@Base+0x292c>
   22fa8:	strb	r4, [sp, #284]	; 0x11c
   22fac:	b	22e10 <fts_children@@Base+0x266c>
   22fb0:	ldr	r3, [sp, #300]	; 0x12c
   22fb4:	str	r4, [sp, #304]	; 0x130
   22fb8:	ldrb	r3, [r3]
   22fbc:	cmp	r3, #0
   22fc0:	bne	230f4 <fts_children@@Base+0x2950>
   22fc4:	ldr	fp, [sp, #312]	; 0x138
   22fc8:	cmp	fp, #0
   22fcc:	beq	22e5c <fts_children@@Base+0x26b8>
   22fd0:	b	22c00 <fts_children@@Base+0x245c>
   22fd4:	ldr	r0, [sp, #244]	; 0xf4
   22fd8:	bl	11b84 <strlen@plt>
   22fdc:	strb	r5, [sp, #252]	; 0xfc
   22fe0:	str	r0, [sp, #248]	; 0xf8
   22fe4:	b	22eb4 <fts_children@@Base+0x2710>
   22fe8:	ldr	r3, [sp, #188]	; 0xbc
   22fec:	str	r4, [sp, #192]	; 0xc0
   22ff0:	ldrb	r3, [r3]
   22ff4:	cmp	r3, #0
   22ff8:	bne	230f4 <fts_children@@Base+0x2950>
   22ffc:	ldr	r7, [sp, #200]	; 0xc8
   23000:	cmp	r7, #0
   23004:	beq	2285c <fts_children@@Base+0x20b8>
   23008:	b	22c00 <fts_children@@Base+0x245c>
   2300c:	ldr	r3, [sp, #76]	; 0x4c
   23010:	str	r7, [sp, #80]	; 0x50
   23014:	ldrb	r3, [r3]
   23018:	cmp	r3, #0
   2301c:	bne	230f4 <fts_children@@Base+0x2950>
   23020:	ldr	r4, [sp, #88]	; 0x58
   23024:	cmp	r4, #0
   23028:	beq	2265c <fts_children@@Base+0x1eb8>
   2302c:	b	22c00 <fts_children@@Base+0x245c>
   23030:	ldr	r0, [sp, #16]
   23034:	add	r2, sp, #56	; 0x38
   23038:	ldr	r1, [sp, #4]
   2303c:	bl	21b74 <fts_children@@Base+0x13d0>
   23040:	cmp	r0, #0
   23044:	bne	230c8 <fts_children@@Base+0x2924>
   23048:	str	r0, [sp, #32]
   2304c:	ldrb	r3, [sp, #196]	; 0xc4
   23050:	str	r9, [sp, #28]
   23054:	b	229a8 <fts_children@@Base+0x2204>
   23058:	str	r4, [sp, #136]	; 0x88
   2305c:	ldrb	r3, [sl]
   23060:	strb	r4, [sp, #140]	; 0x8c
   23064:	str	r3, [sp, #144]	; 0x90
   23068:	b	22d08 <fts_children@@Base+0x2564>
   2306c:	ldr	r7, [sp, #312]	; 0x138
   23070:	mov	r0, r8
   23074:	strb	r4, [sp, #308]	; 0x134
   23078:	bl	119b0 <mbsinit@plt>
   2307c:	cmp	r0, #0
   23080:	strbne	r5, [sp, #284]	; 0x11c
   23084:	b	22b54 <fts_children@@Base+0x23b0>
   23088:	ldr	r0, [sp, #132]	; 0x84
   2308c:	mov	r8, #0
   23090:	bl	11b84 <strlen@plt>
   23094:	strb	r5, [sp, #140]	; 0x8c
   23098:	str	r0, [sp, #136]	; 0x88
   2309c:	b	22d08 <fts_children@@Base+0x2564>
   230a0:	str	r4, [sp, #304]	; 0x130
   230a4:	strb	r7, [sp, #308]	; 0x134
   230a8:	ldr	fp, [sp, #300]	; 0x12c
   230ac:	b	22d14 <fts_children@@Base+0x2570>
   230b0:	ldr	fp, [sp, #300]	; 0x12c
   230b4:	mov	r0, fp
   230b8:	bl	11b84 <strlen@plt>
   230bc:	strb	r7, [sp, #308]	; 0x134
   230c0:	str	r0, [sp, #304]	; 0x130
   230c4:	b	22d14 <fts_children@@Base+0x2570>
   230c8:	ldr	r0, [sp, #56]	; 0x38
   230cc:	b	2268c <fts_children@@Base+0x1ee8>
   230d0:	ldr	r0, [pc, #84]	; 2312c <fts_children@@Base+0x2988>
   230d4:	mov	r2, #150	; 0x96
   230d8:	ldr	r1, [pc, #80]	; 23130 <fts_children@@Base+0x298c>
   230dc:	ldr	r3, [pc, #80]	; 23134 <fts_children@@Base+0x2990>
   230e0:	add	r0, pc, r0
   230e4:	add	r1, pc, r1
   230e8:	add	r3, pc, r3
   230ec:	bl	11d94 <__assert_fail@plt>
   230f0:	bl	119d4 <__stack_chk_fail@plt>
   230f4:	ldr	r0, [pc, #60]	; 23138 <fts_children@@Base+0x2994>
   230f8:	mov	r2, #178	; 0xb2
   230fc:	ldr	r1, [pc, #56]	; 2313c <fts_children@@Base+0x2998>
   23100:	ldr	r3, [pc, #56]	; 23140 <fts_children@@Base+0x299c>
   23104:	add	r0, pc, r0
   23108:	add	r1, pc, r1
   2310c:	add	r3, pc, r3
   23110:	bl	11d94 <__assert_fail@plt>
   23114:	andeq	r5, r1, r8, asr fp
   23118:			; <UNDEFINED> instruction: 0x000001b4
   2311c:	andeq	r0, r0, ip, lsr #3
   23120:	andeq	r3, r0, r8, lsl #15
   23124:	andeq	r3, r0, ip, asr r7
   23128:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   2312c:	andeq	r3, r0, r8, ror r2
   23130:	andeq	r3, r0, ip, lsl #5
   23134:	andeq	r3, r0, r0, asr #21
   23138:	andeq	r3, r0, ip, ror r2
   2313c:	andeq	r3, r0, r8, ror #4
   23140:	muleq	r0, ip, sl
   23144:	push	{r2, r3}
   23148:	ldr	r3, [pc, #88]	; 231a8 <fts_children@@Base+0x2a04>
   2314c:	ldr	ip, [pc, #88]	; 231ac <fts_children@@Base+0x2a08>
   23150:	add	r3, pc, r3
   23154:	push	{r4, lr}
   23158:	sub	sp, sp, #8
   2315c:	ldr	r4, [r3, ip]
   23160:	ldr	r2, [sp, #16]
   23164:	ldr	ip, [r4]
   23168:	ands	r3, r2, #64	; 0x40
   2316c:	ldrne	r3, [sp, #20]
   23170:	str	ip, [sp, #4]
   23174:	addne	ip, sp, #20
   23178:	strne	ip, [sp]
   2317c:	bl	11b9c <openat64@plt>
   23180:	bl	23824 <fts_children@@Base+0x3080>
   23184:	ldr	r2, [sp, #4]
   23188:	ldr	r3, [r4]
   2318c:	cmp	r2, r3
   23190:	bne	231a4 <fts_children@@Base+0x2a00>
   23194:	add	sp, sp, #8
   23198:	pop	{r4, lr}
   2319c:	add	sp, sp, #8
   231a0:	bx	lr
   231a4:	bl	119d4 <__stack_chk_fail@plt>
   231a8:	andeq	r4, r1, r8, lsr #29
   231ac:			; <UNDEFINED> instruction: 0x000001b4
   231b0:	ldr	ip, [pc, #852]	; 2350c <fts_children@@Base+0x2d68>
   231b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231b8:	mov	r6, r2
   231bc:	sub	sp, sp, #4160	; 0x1040
   231c0:	ldr	r2, [pc, #840]	; 23510 <fts_children@@Base+0x2d6c>
   231c4:	sub	sp, sp, #4
   231c8:	add	ip, pc, ip
   231cc:	mov	r5, #0
   231d0:	movw	fp, #61424	; 0xeff0
   231d4:	str	r0, [sp, #24]
   231d8:	mov	r0, r6
   231dc:	str	r1, [sp, #16]
   231e0:	mov	r1, r5
   231e4:	str	r3, [sp, #32]
   231e8:	mov	r3, r5
   231ec:	ldr	r2, [ip, r2]
   231f0:	add	ip, sp, #8192	; 0x2000
   231f4:	str	r5, [sp]
   231f8:	movt	fp, #65535	; 0xffff
   231fc:	ldr	ip, [ip, #-3992]	; 0xfffff068
   23200:	str	r2, [sp, #20]
   23204:	mov	r2, r5
   23208:	ldr	lr, [sp, #20]
   2320c:	str	ip, [sp, #28]
   23210:	ldr	ip, [lr]
   23214:	add	lr, sp, #8192	; 0x2000
   23218:	str	ip, [lr, #-4036]	; 0xfffff03c
   2321c:	bl	1192c <iconv@plt>
   23220:	ldr	ip, [sp, #16]
   23224:	add	lr, sp, #4160	; 0x1040
   23228:	movw	r3, #61420	; 0xefec
   2322c:	cmp	ip, r5
   23230:	ldr	ip, [sp, #24]
   23234:	movt	r3, #65535	; 0xffff
   23238:	str	ip, [lr, r3]
   2323c:	ldr	ip, [sp, #16]
   23240:	str	ip, [lr, fp]
   23244:	beq	234e8 <fts_children@@Base+0x2d44>
   23248:	movw	r9, #61432	; 0xeff8
   2324c:	movt	r9, #65535	; 0xffff
   23250:	movw	sl, #61428	; 0xeff4
   23254:	movt	sl, #65535	; 0xffff
   23258:	mov	r3, r9
   2325c:	add	ip, sp, #64	; 0x40
   23260:	mov	r9, sl
   23264:	str	ip, [sp, #36]	; 0x24
   23268:	add	r4, sp, #60	; 0x3c
   2326c:	add	ip, sp, #44	; 0x2c
   23270:	add	r7, sp, #52	; 0x34
   23274:	str	ip, [sp, #8]
   23278:	add	r8, sp, #56	; 0x38
   2327c:	add	ip, sp, #48	; 0x30
   23280:	mov	sl, r3
   23284:	str	ip, [sp, #12]
   23288:	b	232a8 <fts_children@@Base+0x2b04>
   2328c:	add	lr, sp, #4160	; 0x1040
   23290:	ldr	r2, [lr, fp]
   23294:	ldr	r3, [lr, r9]
   23298:	cmp	r2, #0
   2329c:	rsb	r3, r4, r3
   232a0:	add	r5, r5, r3
   232a4:	beq	232f0 <fts_children@@Base+0x2b4c>
   232a8:	add	lr, sp, #4160	; 0x1040
   232ac:	str	r8, [sp]
   232b0:	mov	ip, #4096	; 0x1000
   232b4:	mov	r0, r6
   232b8:	add	r1, sp, #44	; 0x2c
   232bc:	add	r2, sp, #48	; 0x30
   232c0:	mov	r3, r7
   232c4:	str	r4, [lr, r9]
   232c8:	str	ip, [lr, sl]
   232cc:	bl	1192c <iconv@plt>
   232d0:	cmn	r0, #1
   232d4:	bne	2328c <fts_children@@Base+0x2ae8>
   232d8:	bl	11bc0 <__errno_location@plt>
   232dc:	ldr	r3, [r0]
   232e0:	cmp	r3, #7
   232e4:	beq	2328c <fts_children@@Base+0x2ae8>
   232e8:	cmp	r3, #22
   232ec:	bne	234e0 <fts_children@@Base+0x2d3c>
   232f0:	add	lr, sp, #4160	; 0x1040
   232f4:	movw	r9, #61428	; 0xeff4
   232f8:	movw	r3, #61432	; 0xeff8
   232fc:	movt	r9, #65535	; 0xffff
   23300:	movt	r3, #65535	; 0xffff
   23304:	mov	r1, #0
   23308:	str	r8, [sp]
   2330c:	mov	ip, #4096	; 0x1000
   23310:	mov	r2, r1
   23314:	str	ip, [lr, r3]
   23318:	mov	r0, r6
   2331c:	str	r4, [lr, r9]
   23320:	mov	r3, r7
   23324:	bl	1192c <iconv@plt>
   23328:	cmn	r0, #1
   2332c:	beq	234e0 <fts_children@@Base+0x2d3c>
   23330:	add	r0, sp, #4160	; 0x1040
   23334:	ldr	r3, [r0, r9]
   23338:	rsb	r4, r4, r3
   2333c:	adds	r5, r5, r4
   23340:	beq	23490 <fts_children@@Base+0x2cec>
   23344:	ldr	ip, [sp, #32]
   23348:	ldr	r4, [ip]
   2334c:	cmp	r4, #0
   23350:	beq	2346c <fts_children@@Base+0x2cc8>
   23354:	ldr	ip, [sp, #28]
   23358:	ldr	r3, [ip]
   2335c:	cmp	r5, r3
   23360:	bhi	2346c <fts_children@@Base+0x2cc8>
   23364:	mov	r3, #0
   23368:	mov	r0, r6
   2336c:	mov	r1, r3
   23370:	mov	r2, r3
   23374:	str	r3, [sp]
   23378:	movw	sl, #61424	; 0xeff0
   2337c:	bl	1192c <iconv@plt>
   23380:	ldr	ip, [sp, #24]
   23384:	add	lr, sp, #4160	; 0x1040
   23388:	movw	r3, #61420	; 0xefec
   2338c:	movt	r3, #65535	; 0xffff
   23390:	movt	sl, #65535	; 0xffff
   23394:	movw	r1, #61428	; 0xeff4
   23398:	movw	r2, #61432	; 0xeff8
   2339c:	str	ip, [lr, r3]
   233a0:	movt	r1, #65535	; 0xffff
   233a4:	ldr	ip, [sp, #16]
   233a8:	movt	r2, #65535	; 0xffff
   233ac:	str	r4, [lr, r1]
   233b0:	str	r5, [lr, r2]
   233b4:	str	ip, [lr, sl]
   233b8:	mov	r3, ip
   233bc:	ldr	ip, [sp, #36]	; 0x24
   233c0:	sub	fp, ip, #20
   233c4:	sub	r9, ip, #16
   233c8:	b	233f4 <fts_children@@Base+0x2c50>
   233cc:	str	r8, [sp]
   233d0:	mov	r0, r6
   233d4:	mov	r1, fp
   233d8:	mov	r2, r9
   233dc:	mov	r3, r7
   233e0:	bl	1192c <iconv@plt>
   233e4:	cmn	r0, #1
   233e8:	beq	234a0 <fts_children@@Base+0x2cfc>
   233ec:	add	lr, sp, #4160	; 0x1040
   233f0:	ldr	r3, [lr, sl]
   233f4:	cmp	r3, #0
   233f8:	bne	233cc <fts_children@@Base+0x2c28>
   233fc:	mov	r1, #0
   23400:	str	r8, [sp]
   23404:	mov	r0, r6
   23408:	mov	r3, r7
   2340c:	mov	r2, r1
   23410:	bl	1192c <iconv@plt>
   23414:	cmn	r0, #1
   23418:	beq	234b0 <fts_children@@Base+0x2d0c>
   2341c:	movw	r3, #61432	; 0xeff8
   23420:	add	r0, sp, #4160	; 0x1040
   23424:	movt	r3, #65535	; 0xffff
   23428:	ldr	r3, [r0, r3]
   2342c:	cmp	r3, #0
   23430:	bne	23504 <fts_children@@Base+0x2d60>
   23434:	ldr	ip, [sp, #32]
   23438:	str	r4, [ip]
   2343c:	ldr	ip, [sp, #28]
   23440:	str	r5, [ip]
   23444:	ldr	ip, [sp, #20]
   23448:	add	r0, sp, #8192	; 0x2000
   2344c:	ldr	r2, [r0, #-4036]	; 0xfffff03c
   23450:	mov	r0, r3
   23454:	ldr	r3, [ip]
   23458:	cmp	r2, r3
   2345c:	bne	23508 <fts_children@@Base+0x2d64>
   23460:	add	sp, sp, #4160	; 0x1040
   23464:	add	sp, sp, #4
   23468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2346c:	mov	r0, r5
   23470:	bl	11ac4 <malloc@plt>
   23474:	subs	r4, r0, #0
   23478:	bne	23364 <fts_children@@Base+0x2bc0>
   2347c:	bl	11bc0 <__errno_location@plt>
   23480:	mov	r2, #12
   23484:	mvn	r3, #0
   23488:	str	r2, [r0]
   2348c:	b	23444 <fts_children@@Base+0x2ca0>
   23490:	ldr	ip, [sp, #28]
   23494:	mov	r3, r5
   23498:	str	r5, [ip]
   2349c:	b	23444 <fts_children@@Base+0x2ca0>
   234a0:	bl	11bc0 <__errno_location@plt>
   234a4:	ldr	r3, [r0]
   234a8:	cmp	r3, #22
   234ac:	beq	233fc <fts_children@@Base+0x2c58>
   234b0:	ldr	ip, [sp, #32]
   234b4:	ldr	r3, [ip]
   234b8:	cmp	r3, r4
   234bc:	beq	234e0 <fts_children@@Base+0x2d3c>
   234c0:	bl	11bc0 <__errno_location@plt>
   234c4:	ldr	r6, [r0]
   234c8:	mov	r5, r0
   234cc:	mov	r0, r4
   234d0:	bl	11974 <free@plt>
   234d4:	mvn	r3, #0
   234d8:	str	r6, [r5]
   234dc:	b	23444 <fts_children@@Base+0x2ca0>
   234e0:	mvn	r3, #0
   234e4:	b	23444 <fts_children@@Base+0x2ca0>
   234e8:	add	ip, sp, #64	; 0x40
   234ec:	add	r4, sp, #60	; 0x3c
   234f0:	str	ip, [sp, #36]	; 0x24
   234f4:	add	r7, sp, #52	; 0x34
   234f8:	add	r8, sp, #56	; 0x38
   234fc:	ldr	r5, [sp, #16]
   23500:	b	232f0 <fts_children@@Base+0x2b4c>
   23504:	bl	11d64 <abort@plt>
   23508:	bl	119d4 <__stack_chk_fail@plt>
   2350c:	andeq	r4, r1, r0, lsr lr
   23510:			; <UNDEFINED> instruction: 0x000001b4
   23514:	ldr	r3, [pc, #524]	; 23728 <fts_children@@Base+0x2f84>
   23518:	ldr	r2, [pc, #524]	; 2372c <fts_children@@Base+0x2f88>
   2351c:	add	r3, pc, r3
   23520:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23524:	sub	sp, sp, #52	; 0x34
   23528:	ldr	r2, [r3, r2]
   2352c:	mov	r6, r1
   23530:	str	r0, [sp, #28]
   23534:	ldr	r3, [r2]
   23538:	str	r2, [sp, #20]
   2353c:	str	r3, [sp, #44]	; 0x2c
   23540:	bl	11b84 <strlen@plt>
   23544:	cmp	r0, #4096	; 0x1000
   23548:	mov	fp, r0
   2354c:	lslcc	fp, r0, #4
   23550:	str	r0, [sp, #32]
   23554:	add	r5, fp, #1
   23558:	mov	r0, r5
   2355c:	bl	11ac4 <malloc@plt>
   23560:	subs	r4, r0, #0
   23564:	beq	23714 <fts_children@@Base+0x2f70>
   23568:	mov	r3, #0
   2356c:	add	r2, sp, #32
   23570:	mov	r1, r3
   23574:	str	r2, [sp, #16]
   23578:	str	r3, [sp]
   2357c:	mov	r2, r3
   23580:	mov	r0, r6
   23584:	add	sl, sp, #28
   23588:	bl	1192c <iconv@plt>
   2358c:	add	r8, sp, #36	; 0x24
   23590:	add	r7, sp, #40	; 0x28
   23594:	str	r4, [sp, #36]	; 0x24
   23598:	str	fp, [sp, #40]	; 0x28
   2359c:	b	23600 <fts_children@@Base+0x2e5c>
   235a0:	bl	11bc0 <__errno_location@plt>
   235a4:	ldr	r3, [r0]
   235a8:	mov	fp, r0
   235ac:	cmp	r3, #22
   235b0:	beq	2367c <fts_children@@Base+0x2ed8>
   235b4:	cmp	r3, #7
   235b8:	bne	236dc <fts_children@@Base+0x2f38>
   235bc:	lsl	r9, r5, #1
   235c0:	ldr	r1, [sp, #36]	; 0x24
   235c4:	cmp	r5, r9
   235c8:	rsb	r5, r4, r1
   235cc:	bcs	236d4 <fts_children@@Base+0x2f30>
   235d0:	mov	r0, r4
   235d4:	mov	r1, r9
   235d8:	bl	119ec <realloc@plt>
   235dc:	cmp	r0, #0
   235e0:	beq	236d4 <fts_children@@Base+0x2f30>
   235e4:	sub	r1, r9, #1
   235e8:	add	r2, r0, r5
   235ec:	mov	r4, r0
   235f0:	rsb	r5, r5, r1
   235f4:	str	r5, [sp, #40]	; 0x28
   235f8:	mov	r5, r9
   235fc:	str	r2, [sp, #36]	; 0x24
   23600:	str	r7, [sp]
   23604:	mov	r0, r6
   23608:	mov	r1, sl
   2360c:	add	r2, sp, #32
   23610:	mov	r3, r8
   23614:	bl	1192c <iconv@plt>
   23618:	cmn	r0, #1
   2361c:	beq	235a0 <fts_children@@Base+0x2dfc>
   23620:	b	2367c <fts_children@@Base+0x2ed8>
   23624:	bl	11bc0 <__errno_location@plt>
   23628:	ldr	r3, [r0]
   2362c:	mov	fp, r0
   23630:	cmp	r3, #7
   23634:	bne	236dc <fts_children@@Base+0x2f38>
   23638:	lsl	r9, r5, #1
   2363c:	ldr	r3, [sp, #36]	; 0x24
   23640:	cmp	r5, r9
   23644:	rsb	r5, r4, r3
   23648:	bcs	236d4 <fts_children@@Base+0x2f30>
   2364c:	mov	r0, r4
   23650:	mov	r1, r9
   23654:	bl	119ec <realloc@plt>
   23658:	cmp	r0, #0
   2365c:	beq	236d4 <fts_children@@Base+0x2f30>
   23660:	sub	r2, r9, #1
   23664:	add	r3, r0, r5
   23668:	mov	r4, r0
   2366c:	rsb	r5, r5, r2
   23670:	str	r5, [sp, #40]	; 0x28
   23674:	mov	r5, r9
   23678:	str	r3, [sp, #36]	; 0x24
   2367c:	mov	r1, #0
   23680:	str	r7, [sp]
   23684:	mov	r2, r1
   23688:	mov	r0, r6
   2368c:	mov	r3, r8
   23690:	bl	1192c <iconv@plt>
   23694:	cmn	r0, #1
   23698:	beq	23624 <fts_children@@Base+0x2e80>
   2369c:	ldr	r3, [sp, #36]	; 0x24
   236a0:	mov	r2, #0
   236a4:	add	r1, r3, #1
   236a8:	str	r1, [sp, #36]	; 0x24
   236ac:	strb	r2, [r3]
   236b0:	ldr	r1, [sp, #36]	; 0x24
   236b4:	rsb	r1, r4, r1
   236b8:	cmp	r1, r5
   236bc:	bcs	236f4 <fts_children@@Base+0x2f50>
   236c0:	mov	r0, r4
   236c4:	bl	119ec <realloc@plt>
   236c8:	cmp	r0, #0
   236cc:	movne	r4, r0
   236d0:	b	236f4 <fts_children@@Base+0x2f50>
   236d4:	mov	r3, #12
   236d8:	str	r3, [fp]
   236dc:	mov	r0, r4
   236e0:	str	r3, [sp, #12]
   236e4:	bl	11974 <free@plt>
   236e8:	ldr	r3, [sp, #12]
   236ec:	mov	r4, #0
   236f0:	str	r3, [fp]
   236f4:	ldr	r1, [sp, #20]
   236f8:	mov	r0, r4
   236fc:	ldr	r2, [sp, #44]	; 0x2c
   23700:	ldr	r3, [r1]
   23704:	cmp	r2, r3
   23708:	bne	23724 <fts_children@@Base+0x2f80>
   2370c:	add	sp, sp, #52	; 0x34
   23710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23714:	bl	11bc0 <__errno_location@plt>
   23718:	mov	r3, #12
   2371c:	str	r3, [r0]
   23720:	b	236f4 <fts_children@@Base+0x2f50>
   23724:	bl	119d4 <__stack_chk_fail@plt>
   23728:	ldrdeq	r4, [r1], -ip
   2372c:			; <UNDEFINED> instruction: 0x000001b4
   23730:	push	{r3, r4, r5, r6, r7, lr}
   23734:	mov	r4, r0
   23738:	ldrb	r3, [r0]
   2373c:	mov	r5, r1
   23740:	mov	r6, r2
   23744:	cmp	r3, #0
   23748:	beq	23760 <fts_children@@Base+0x2fbc>
   2374c:	mov	r0, r1
   23750:	mov	r1, r2
   23754:	bl	21248 <fts_children@@Base+0xaa4>
   23758:	cmp	r0, #0
   2375c:	bne	2377c <fts_children@@Base+0x2fd8>
   23760:	mov	r0, r4
   23764:	bl	11bf0 <__strdup@plt>
   23768:	subs	r4, r0, #0
   2376c:	beq	237d8 <fts_children@@Base+0x3034>
   23770:	mov	r3, r4
   23774:	mov	r0, r3
   23778:	pop	{r3, r4, r5, r6, r7, pc}
   2377c:	mov	r1, r5
   23780:	mov	r0, r6
   23784:	bl	11ad0 <iconv_open@plt>
   23788:	cmn	r0, #1
   2378c:	mov	r5, r0
   23790:	beq	237f0 <fts_children@@Base+0x304c>
   23794:	mov	r0, r4
   23798:	mov	r1, r5
   2379c:	bl	23514 <fts_children@@Base+0x2d70>
   237a0:	subs	r4, r0, #0
   237a4:	beq	237f8 <fts_children@@Base+0x3054>
   237a8:	mov	r0, r5
   237ac:	bl	11920 <iconv_close@plt>
   237b0:	cmp	r0, #0
   237b4:	bge	23770 <fts_children@@Base+0x2fcc>
   237b8:	bl	11bc0 <__errno_location@plt>
   237bc:	ldr	r6, [r0]
   237c0:	mov	r5, r0
   237c4:	mov	r0, r4
   237c8:	bl	11974 <free@plt>
   237cc:	mov	r3, #0
   237d0:	str	r6, [r5]
   237d4:	b	23774 <fts_children@@Base+0x2fd0>
   237d8:	bl	11bc0 <__errno_location@plt>
   237dc:	mov	r3, r4
   237e0:	mov	r2, #12
   237e4:	str	r2, [r0]
   237e8:	mov	r0, r3
   237ec:	pop	{r3, r4, r5, r6, r7, pc}
   237f0:	mov	r3, #0
   237f4:	b	23774 <fts_children@@Base+0x2fd0>
   237f8:	bl	11bc0 <__errno_location@plt>
   237fc:	ldr	r7, [r0]
   23800:	mov	r6, r0
   23804:	mov	r0, r5
   23808:	bl	11920 <iconv_close@plt>
   2380c:	mov	r3, r4
   23810:	str	r7, [r6]
   23814:	b	23774 <fts_children@@Base+0x2fd0>
   23818:	mov	r1, #0
   2381c:	mov	r2, #3
   23820:	b	23860 <fts_children@@Base+0x30bc>
   23824:	cmp	r0, #2
   23828:	push	{r3, r4, r5, r6, r7, lr}
   2382c:	mov	r4, r0
   23830:	bhi	23858 <fts_children@@Base+0x30b4>
   23834:	bl	23818 <fts_children@@Base+0x3074>
   23838:	mov	r7, r0
   2383c:	bl	11bc0 <__errno_location@plt>
   23840:	ldr	r6, [r0]
   23844:	mov	r5, r0
   23848:	mov	r0, r4
   2384c:	mov	r4, r7
   23850:	bl	11d70 <close@plt>
   23854:	str	r6, [r5]
   23858:	mov	r0, r4
   2385c:	pop	{r3, r4, r5, r6, r7, pc}
   23860:	push	{r1, r2, r3}
   23864:	movw	ip, #1030	; 0x406
   23868:	ldr	r3, [pc, #336]	; 239c0 <fts_children@@Base+0x321c>
   2386c:	push	{r4, r5, r6, r7, r8, lr}
   23870:	add	r3, pc, r3
   23874:	ldr	lr, [pc, #328]	; 239c4 <fts_children@@Base+0x3220>
   23878:	sub	sp, sp, #12
   2387c:	add	r2, sp, #40	; 0x28
   23880:	mov	r6, r0
   23884:	ldr	r1, [sp, #36]	; 0x24
   23888:	ldr	r4, [r3, lr]
   2388c:	cmp	r1, ip
   23890:	str	r2, [sp]
   23894:	ldr	r3, [r4]
   23898:	str	r3, [sp, #4]
   2389c:	bne	23920 <fts_children@@Base+0x317c>
   238a0:	ldr	r8, [pc, #288]	; 239c8 <fts_children@@Base+0x3224>
   238a4:	add	r3, sp, #44	; 0x2c
   238a8:	str	r3, [sp]
   238ac:	add	r8, pc, r8
   238b0:	ldr	r7, [sp, #40]	; 0x28
   238b4:	ldr	r3, [r8]
   238b8:	mov	r2, r7
   238bc:	cmp	r3, #0
   238c0:	blt	239ac <fts_children@@Base+0x3208>
   238c4:	bl	11bb4 <fcntl@plt>
   238c8:	subs	r5, r0, #0
   238cc:	blt	23930 <fts_children@@Base+0x318c>
   238d0:	ldr	r3, [pc, #244]	; 239cc <fts_children@@Base+0x3228>
   238d4:	mov	r2, #1
   238d8:	add	r3, pc, r3
   238dc:	str	r2, [r3]
   238e0:	cmp	r5, #0
   238e4:	blt	238fc <fts_children@@Base+0x3158>
   238e8:	ldr	r3, [pc, #224]	; 239d0 <fts_children@@Base+0x322c>
   238ec:	add	r3, pc, r3
   238f0:	ldr	r3, [r3]
   238f4:	cmn	r3, #1
   238f8:	beq	23960 <fts_children@@Base+0x31bc>
   238fc:	ldr	r2, [sp, #4]
   23900:	mov	r0, r5
   23904:	ldr	r3, [r4]
   23908:	cmp	r2, r3
   2390c:	bne	239bc <fts_children@@Base+0x3218>
   23910:	add	sp, sp, #12
   23914:	pop	{r4, r5, r6, r7, r8, lr}
   23918:	add	sp, sp, #12
   2391c:	bx	lr
   23920:	ldr	r2, [sp, #40]	; 0x28
   23924:	bl	11bb4 <fcntl@plt>
   23928:	mov	r5, r0
   2392c:	b	238fc <fts_children@@Base+0x3158>
   23930:	bl	11bc0 <__errno_location@plt>
   23934:	ldr	r3, [r0]
   23938:	cmp	r3, #22
   2393c:	bne	238d0 <fts_children@@Base+0x312c>
   23940:	mov	r0, r6
   23944:	mov	r2, r7
   23948:	mov	r1, #0
   2394c:	bl	23860 <fts_children@@Base+0x30bc>
   23950:	subs	r5, r0, #0
   23954:	blt	238fc <fts_children@@Base+0x3158>
   23958:	mvn	r3, #0
   2395c:	str	r3, [r8]
   23960:	mov	r0, r5
   23964:	mov	r1, #1
   23968:	bl	11bb4 <fcntl@plt>
   2396c:	subs	r2, r0, #0
   23970:	blt	2398c <fts_children@@Base+0x31e8>
   23974:	orr	r2, r2, #1
   23978:	mov	r0, r5
   2397c:	mov	r1, #2
   23980:	bl	11bb4 <fcntl@plt>
   23984:	cmn	r0, #1
   23988:	bne	238fc <fts_children@@Base+0x3158>
   2398c:	bl	11bc0 <__errno_location@plt>
   23990:	ldr	r7, [r0]
   23994:	mov	r6, r0
   23998:	mov	r0, r5
   2399c:	mvn	r5, #0
   239a0:	bl	11d70 <close@plt>
   239a4:	str	r7, [r6]
   239a8:	b	238fc <fts_children@@Base+0x3158>
   239ac:	mov	r1, #0
   239b0:	bl	23860 <fts_children@@Base+0x30bc>
   239b4:	mov	r5, r0
   239b8:	b	238e0 <fts_children@@Base+0x313c>
   239bc:	bl	119d4 <__stack_chk_fail@plt>
   239c0:	andeq	r4, r1, r8, lsl #15
   239c4:			; <UNDEFINED> instruction: 0x000001b4
   239c8:	andeq	r4, r1, ip, asr fp
   239cc:	andeq	r4, r1, r0, lsr fp
   239d0:	andeq	r4, r1, ip, lsl fp
   239d4:	adds	r0, r0, #8
   239d8:	push	{r3, r4, r5, lr}
   239dc:	bcs	23a30 <fts_children@@Base+0x328c>
   239e0:	bl	11ac4 <malloc@plt>
   239e4:	subs	r1, r0, #0
   239e8:	beq	23a30 <fts_children@@Base+0x328c>
   239ec:	add	r2, r1, #8
   239f0:	movw	r3, #65281	; 0xff01
   239f4:	movt	r3, #65280	; 0xff00
   239f8:	ldr	ip, [pc, #56]	; 23a38 <fts_children@@Base+0x3294>
   239fc:	movw	r4, #64330	; 0xfb4a
   23a00:	movt	r4, #5141	; 0x1415
   23a04:	umull	r5, r3, r3, r2
   23a08:	add	ip, pc, ip
   23a0c:	str	r4, [r1, #4]
   23a10:	mov	r0, r2
   23a14:	lsr	r3, r3, #8
   23a18:	add	r3, r3, r3, lsl #8
   23a1c:	rsb	r3, r3, r2
   23a20:	ldr	r4, [ip, r3, lsl #2]
   23a24:	str	r2, [ip, r3, lsl #2]
   23a28:	str	r4, [r1]
   23a2c:	pop	{r3, r4, r5, pc}
   23a30:	mov	r0, #0
   23a34:	pop	{r3, r4, r5, pc}
   23a38:	andeq	r4, r1, r4, lsl #20
   23a3c:	cmp	r0, #0
   23a40:	bxeq	lr
   23a44:	ldr	r2, [r0, #-4]
   23a48:	movw	r3, #64330	; 0xfb4a
   23a4c:	movt	r3, #5141	; 0x1415
   23a50:	cmp	r2, r3
   23a54:	bxne	lr
   23a58:	movw	r3, #65281	; 0xff01
   23a5c:	movt	r3, #65280	; 0xff00
   23a60:	ldr	r1, [pc, #88]	; 23ac0 <fts_children@@Base+0x331c>
   23a64:	umull	r2, r3, r3, r0
   23a68:	add	r1, pc, r1
   23a6c:	lsr	r3, r3, #8
   23a70:	add	r3, r3, r3, lsl #8
   23a74:	rsb	r3, r3, r0
   23a78:	ldr	r2, [r1, r3, lsl #2]
   23a7c:	cmp	r2, #0
   23a80:	bxeq	lr
   23a84:	cmp	r0, r2
   23a88:	addeq	r2, r1, r3, lsl #2
   23a8c:	bne	23aa0 <fts_children@@Base+0x32fc>
   23a90:	b	23ab4 <fts_children@@Base+0x3310>
   23a94:	cmp	r0, r3
   23a98:	beq	23ab0 <fts_children@@Base+0x330c>
   23a9c:	mov	r2, r3
   23aa0:	ldr	r3, [r2, #-8]
   23aa4:	cmp	r3, #0
   23aa8:	bne	23a94 <fts_children@@Base+0x32f0>
   23aac:	bx	lr
   23ab0:	sub	r2, r2, #8
   23ab4:	ldr	ip, [r0, #-8]!
   23ab8:	str	ip, [r2]
   23abc:	b	11974 <free@plt>
   23ac0:	andeq	r4, r1, r4, lsr #19
   23ac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23ac8:	sub	sp, sp, #76	; 0x4c
   23acc:	ldr	r8, [pc, #524]	; 23ce0 <fts_children@@Base+0x353c>
   23ad0:	mov	sl, r0
   23ad4:	ldr	r3, [pc, #520]	; 23ce4 <fts_children@@Base+0x3540>
   23ad8:	add	r8, pc, r8
   23adc:	ldr	r3, [r8, r3]
   23ae0:	str	r3, [sp, #4]
   23ae4:	ldr	r3, [r3]
   23ae8:	str	r3, [sp, #68]	; 0x44
   23aec:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   23af0:	cmp	r0, #1
   23af4:	bls	23c90 <fts_children@@Base+0x34ec>
   23af8:	mov	r3, #0
   23afc:	add	r7, sp, #16
   23b00:	add	r9, sp, #40	; 0x28
   23b04:	mov	fp, r3
   23b08:	mov	r4, sl
   23b0c:	mov	r6, r3
   23b10:	mov	r5, #1
   23b14:	str	r3, [sp, #16]
   23b18:	strb	r3, [sp, #24]
   23b1c:	str	sl, [sp, #28]
   23b20:	strb	r3, [sp, #12]
   23b24:	str	r3, [r7, #4]
   23b28:	ldrb	r2, [sp, #12]
   23b2c:	cmp	r2, #0
   23b30:	bne	23ba8 <fts_children@@Base+0x3404>
   23b34:	ldr	r2, [pc, #428]	; 23ce8 <fts_children@@Base+0x3544>
   23b38:	ldrb	r3, [r4]
   23b3c:	ldr	r1, [r8, r2]
   23b40:	and	r2, r3, #31
   23b44:	lsr	r3, r3, #5
   23b48:	ldr	r3, [r1, r3, lsl #2]
   23b4c:	lsr	r3, r3, r2
   23b50:	tst	r3, #1
   23b54:	beq	23b94 <fts_children@@Base+0x33f0>
   23b58:	str	r5, [sp, #32]
   23b5c:	ldrb	r4, [r4]
   23b60:	strb	r5, [sp, #36]	; 0x24
   23b64:	cmp	r4, #0
   23b68:	strb	r5, [sp, #24]
   23b6c:	str	r4, [sp, #40]	; 0x28
   23b70:	bne	23c0c <fts_children@@Base+0x3468>
   23b74:	mov	r0, fp
   23b78:	ldr	r1, [sp, #4]
   23b7c:	ldr	r2, [sp, #68]	; 0x44
   23b80:	ldr	r3, [r1]
   23b84:	cmp	r2, r3
   23b88:	bne	23cbc <fts_children@@Base+0x3518>
   23b8c:	add	sp, sp, #76	; 0x4c
   23b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b94:	mov	r0, r7
   23b98:	bl	119b0 <mbsinit@plt>
   23b9c:	cmp	r0, #0
   23ba0:	beq	23c9c <fts_children@@Base+0x34f8>
   23ba4:	strb	r5, [sp, #12]
   23ba8:	bl	11a64 <__ctype_get_mb_cur_max@plt>
   23bac:	mov	r1, r0
   23bb0:	mov	r0, r4
   23bb4:	bl	1be50 <add_exclude@@Base+0x6b9c>
   23bb8:	mov	r1, r4
   23bbc:	mov	r3, r7
   23bc0:	mov	r2, r0
   23bc4:	mov	r0, r9
   23bc8:	bl	11a88 <mbrtowc@plt>
   23bcc:	cmn	r0, #1
   23bd0:	str	r0, [sp, #32]
   23bd4:	beq	23c28 <fts_children@@Base+0x3484>
   23bd8:	cmn	r0, #2
   23bdc:	beq	23c78 <fts_children@@Base+0x34d4>
   23be0:	cmp	r0, #0
   23be4:	beq	23c38 <fts_children@@Base+0x3494>
   23be8:	ldr	r4, [sp, #40]	; 0x28
   23bec:	mov	r0, r7
   23bf0:	strb	r5, [sp, #36]	; 0x24
   23bf4:	bl	119b0 <mbsinit@plt>
   23bf8:	strb	r5, [sp, #24]
   23bfc:	cmp	r0, #0
   23c00:	strbne	r6, [sp, #12]
   23c04:	cmp	r4, #0
   23c08:	beq	23b74 <fts_children@@Base+0x33d0>
   23c0c:	ldr	r4, [sp, #28]
   23c10:	ldr	r3, [sp, #32]
   23c14:	add	fp, fp, #1
   23c18:	strb	r6, [sp, #24]
   23c1c:	add	r4, r4, r3
   23c20:	str	r4, [sp, #28]
   23c24:	b	23b28 <fts_children@@Base+0x3384>
   23c28:	str	r5, [sp, #32]
   23c2c:	strb	r6, [sp, #36]	; 0x24
   23c30:	ldr	r4, [sp, #28]
   23c34:	b	23c10 <fts_children@@Base+0x346c>
   23c38:	ldr	r4, [sp, #28]
   23c3c:	str	r5, [sp, #32]
   23c40:	ldrb	r3, [r4]
   23c44:	cmp	r3, #0
   23c48:	bne	23cc0 <fts_children@@Base+0x351c>
   23c4c:	ldr	r4, [sp, #40]	; 0x28
   23c50:	cmp	r4, #0
   23c54:	beq	23bec <fts_children@@Base+0x3448>
   23c58:	ldr	r0, [pc, #140]	; 23cec <fts_children@@Base+0x3548>
   23c5c:	mov	r2, #179	; 0xb3
   23c60:	ldr	r1, [pc, #136]	; 23cf0 <fts_children@@Base+0x354c>
   23c64:	ldr	r3, [pc, #136]	; 23cf4 <fts_children@@Base+0x3550>
   23c68:	add	r0, pc, r0
   23c6c:	add	r1, pc, r1
   23c70:	add	r3, pc, r3
   23c74:	bl	11d94 <__assert_fail@plt>
   23c78:	ldr	r4, [sp, #28]
   23c7c:	mov	r0, r4
   23c80:	bl	11b84 <strlen@plt>
   23c84:	strb	r6, [sp, #36]	; 0x24
   23c88:	str	r0, [sp, #32]
   23c8c:	b	23c10 <fts_children@@Base+0x346c>
   23c90:	mov	r0, sl
   23c94:	bl	11b84 <strlen@plt>
   23c98:	b	23b78 <fts_children@@Base+0x33d4>
   23c9c:	ldr	r0, [pc, #84]	; 23cf8 <fts_children@@Base+0x3554>
   23ca0:	mov	r2, #150	; 0x96
   23ca4:	ldr	r1, [pc, #80]	; 23cfc <fts_children@@Base+0x3558>
   23ca8:	ldr	r3, [pc, #80]	; 23d00 <fts_children@@Base+0x355c>
   23cac:	add	r0, pc, r0
   23cb0:	add	r1, pc, r1
   23cb4:	add	r3, pc, r3
   23cb8:	bl	11d94 <__assert_fail@plt>
   23cbc:	bl	119d4 <__stack_chk_fail@plt>
   23cc0:	ldr	r0, [pc, #60]	; 23d04 <fts_children@@Base+0x3560>
   23cc4:	mov	r2, #178	; 0xb2
   23cc8:	ldr	r1, [pc, #56]	; 23d08 <fts_children@@Base+0x3564>
   23ccc:	ldr	r3, [pc, #56]	; 23d0c <fts_children@@Base+0x3568>
   23cd0:	add	r0, pc, r0
   23cd4:	add	r1, pc, r1
   23cd8:	add	r3, pc, r3
   23cdc:	bl	11d94 <__assert_fail@plt>
   23ce0:	andeq	r4, r1, r0, lsr #10
   23ce4:			; <UNDEFINED> instruction: 0x000001b4
   23ce8:	andeq	r0, r0, ip, lsr #3
   23cec:	andeq	r2, r0, r0, lsr r7
   23cf0:	andeq	r2, r0, r4, lsl #14
   23cf4:	andeq	r2, r0, ip, asr #30
   23cf8:	andeq	r2, r0, ip, lsr #13
   23cfc:	andeq	r2, r0, r0, asr #13
   23d00:	andeq	r2, r0, r8, lsl #30
   23d04:			; <UNDEFINED> instruction: 0x000026b0
   23d08:	muleq	r0, ip, r6
   23d0c:	andeq	r2, r0, r4, ror #29
   23d10:	subs	r2, r1, #1
   23d14:	bxeq	lr
   23d18:	bcc	23ef0 <fts_children@@Base+0x374c>
   23d1c:	cmp	r0, r1
   23d20:	bls	23ed4 <fts_children@@Base+0x3730>
   23d24:	tst	r1, r2
   23d28:	beq	23ee0 <fts_children@@Base+0x373c>
   23d2c:	clz	r3, r0
   23d30:	clz	r2, r1
   23d34:	sub	r3, r2, r3
   23d38:	rsbs	r3, r3, #31
   23d3c:	addne	r3, r3, r3, lsl #1
   23d40:	mov	r2, #0
   23d44:	addne	pc, pc, r3, lsl #2
   23d48:	nop	{0}
   23d4c:	cmp	r0, r1, lsl #31
   23d50:	adc	r2, r2, r2
   23d54:	subcs	r0, r0, r1, lsl #31
   23d58:	cmp	r0, r1, lsl #30
   23d5c:	adc	r2, r2, r2
   23d60:	subcs	r0, r0, r1, lsl #30
   23d64:	cmp	r0, r1, lsl #29
   23d68:	adc	r2, r2, r2
   23d6c:	subcs	r0, r0, r1, lsl #29
   23d70:	cmp	r0, r1, lsl #28
   23d74:	adc	r2, r2, r2
   23d78:	subcs	r0, r0, r1, lsl #28
   23d7c:	cmp	r0, r1, lsl #27
   23d80:	adc	r2, r2, r2
   23d84:	subcs	r0, r0, r1, lsl #27
   23d88:	cmp	r0, r1, lsl #26
   23d8c:	adc	r2, r2, r2
   23d90:	subcs	r0, r0, r1, lsl #26
   23d94:	cmp	r0, r1, lsl #25
   23d98:	adc	r2, r2, r2
   23d9c:	subcs	r0, r0, r1, lsl #25
   23da0:	cmp	r0, r1, lsl #24
   23da4:	adc	r2, r2, r2
   23da8:	subcs	r0, r0, r1, lsl #24
   23dac:	cmp	r0, r1, lsl #23
   23db0:	adc	r2, r2, r2
   23db4:	subcs	r0, r0, r1, lsl #23
   23db8:	cmp	r0, r1, lsl #22
   23dbc:	adc	r2, r2, r2
   23dc0:	subcs	r0, r0, r1, lsl #22
   23dc4:	cmp	r0, r1, lsl #21
   23dc8:	adc	r2, r2, r2
   23dcc:	subcs	r0, r0, r1, lsl #21
   23dd0:	cmp	r0, r1, lsl #20
   23dd4:	adc	r2, r2, r2
   23dd8:	subcs	r0, r0, r1, lsl #20
   23ddc:	cmp	r0, r1, lsl #19
   23de0:	adc	r2, r2, r2
   23de4:	subcs	r0, r0, r1, lsl #19
   23de8:	cmp	r0, r1, lsl #18
   23dec:	adc	r2, r2, r2
   23df0:	subcs	r0, r0, r1, lsl #18
   23df4:	cmp	r0, r1, lsl #17
   23df8:	adc	r2, r2, r2
   23dfc:	subcs	r0, r0, r1, lsl #17
   23e00:	cmp	r0, r1, lsl #16
   23e04:	adc	r2, r2, r2
   23e08:	subcs	r0, r0, r1, lsl #16
   23e0c:	cmp	r0, r1, lsl #15
   23e10:	adc	r2, r2, r2
   23e14:	subcs	r0, r0, r1, lsl #15
   23e18:	cmp	r0, r1, lsl #14
   23e1c:	adc	r2, r2, r2
   23e20:	subcs	r0, r0, r1, lsl #14
   23e24:	cmp	r0, r1, lsl #13
   23e28:	adc	r2, r2, r2
   23e2c:	subcs	r0, r0, r1, lsl #13
   23e30:	cmp	r0, r1, lsl #12
   23e34:	adc	r2, r2, r2
   23e38:	subcs	r0, r0, r1, lsl #12
   23e3c:	cmp	r0, r1, lsl #11
   23e40:	adc	r2, r2, r2
   23e44:	subcs	r0, r0, r1, lsl #11
   23e48:	cmp	r0, r1, lsl #10
   23e4c:	adc	r2, r2, r2
   23e50:	subcs	r0, r0, r1, lsl #10
   23e54:	cmp	r0, r1, lsl #9
   23e58:	adc	r2, r2, r2
   23e5c:	subcs	r0, r0, r1, lsl #9
   23e60:	cmp	r0, r1, lsl #8
   23e64:	adc	r2, r2, r2
   23e68:	subcs	r0, r0, r1, lsl #8
   23e6c:	cmp	r0, r1, lsl #7
   23e70:	adc	r2, r2, r2
   23e74:	subcs	r0, r0, r1, lsl #7
   23e78:	cmp	r0, r1, lsl #6
   23e7c:	adc	r2, r2, r2
   23e80:	subcs	r0, r0, r1, lsl #6
   23e84:	cmp	r0, r1, lsl #5
   23e88:	adc	r2, r2, r2
   23e8c:	subcs	r0, r0, r1, lsl #5
   23e90:	cmp	r0, r1, lsl #4
   23e94:	adc	r2, r2, r2
   23e98:	subcs	r0, r0, r1, lsl #4
   23e9c:	cmp	r0, r1, lsl #3
   23ea0:	adc	r2, r2, r2
   23ea4:	subcs	r0, r0, r1, lsl #3
   23ea8:	cmp	r0, r1, lsl #2
   23eac:	adc	r2, r2, r2
   23eb0:	subcs	r0, r0, r1, lsl #2
   23eb4:	cmp	r0, r1, lsl #1
   23eb8:	adc	r2, r2, r2
   23ebc:	subcs	r0, r0, r1, lsl #1
   23ec0:	cmp	r0, r1
   23ec4:	adc	r2, r2, r2
   23ec8:	subcs	r0, r0, r1
   23ecc:	mov	r0, r2
   23ed0:	bx	lr
   23ed4:	moveq	r0, #1
   23ed8:	movne	r0, #0
   23edc:	bx	lr
   23ee0:	clz	r2, r1
   23ee4:	rsb	r2, r2, #31
   23ee8:	lsr	r0, r0, r2
   23eec:	bx	lr
   23ef0:	cmp	r0, #0
   23ef4:	mvnne	r0, #0
   23ef8:	b	24358 <fts_children@@Base+0x3bb4>
   23efc:	cmp	r1, #0
   23f00:	beq	23ef0 <fts_children@@Base+0x374c>
   23f04:	push	{r0, r1, lr}
   23f08:	bl	23d10 <fts_children@@Base+0x356c>
   23f0c:	pop	{r1, r2, lr}
   23f10:	mul	r3, r2, r0
   23f14:	sub	r1, r1, r3
   23f18:	bx	lr
   23f1c:	eor	r1, r1, #-2147483648	; 0x80000000
   23f20:	b	23f28 <fts_children@@Base+0x3784>
   23f24:	eor	r3, r3, #-2147483648	; 0x80000000
   23f28:	push	{r4, r5, lr}
   23f2c:	lsl	r4, r1, #1
   23f30:	lsl	r5, r3, #1
   23f34:	teq	r4, r5
   23f38:	teqeq	r0, r2
   23f3c:	orrsne	ip, r4, r0
   23f40:	orrsne	ip, r5, r2
   23f44:	mvnsne	ip, r4, asr #21
   23f48:	mvnsne	ip, r5, asr #21
   23f4c:	beq	24138 <fts_children@@Base+0x3994>
   23f50:	lsr	r4, r4, #21
   23f54:	rsbs	r5, r4, r5, lsr #21
   23f58:	rsblt	r5, r5, #0
   23f5c:	ble	23f7c <fts_children@@Base+0x37d8>
   23f60:	add	r4, r4, r5
   23f64:	eor	r2, r0, r2
   23f68:	eor	r3, r1, r3
   23f6c:	eor	r0, r2, r0
   23f70:	eor	r1, r3, r1
   23f74:	eor	r2, r0, r2
   23f78:	eor	r3, r1, r3
   23f7c:	cmp	r5, #54	; 0x36
   23f80:	pophi	{r4, r5, pc}
   23f84:	tst	r1, #-2147483648	; 0x80000000
   23f88:	lsl	r1, r1, #12
   23f8c:	mov	ip, #1048576	; 0x100000
   23f90:	orr	r1, ip, r1, lsr #12
   23f94:	beq	23fa0 <fts_children@@Base+0x37fc>
   23f98:	rsbs	r0, r0, #0
   23f9c:	rsc	r1, r1, #0
   23fa0:	tst	r3, #-2147483648	; 0x80000000
   23fa4:	lsl	r3, r3, #12
   23fa8:	orr	r3, ip, r3, lsr #12
   23fac:	beq	23fb8 <fts_children@@Base+0x3814>
   23fb0:	rsbs	r2, r2, #0
   23fb4:	rsc	r3, r3, #0
   23fb8:	teq	r4, r5
   23fbc:	beq	24120 <fts_children@@Base+0x397c>
   23fc0:	sub	r4, r4, #1
   23fc4:	rsbs	lr, r5, #32
   23fc8:	blt	23fe4 <fts_children@@Base+0x3840>
   23fcc:	lsl	ip, r2, lr
   23fd0:	adds	r0, r0, r2, lsr r5
   23fd4:	adc	r1, r1, #0
   23fd8:	adds	r0, r0, r3, lsl lr
   23fdc:	adcs	r1, r1, r3, asr r5
   23fe0:	b	24000 <fts_children@@Base+0x385c>
   23fe4:	sub	r5, r5, #32
   23fe8:	add	lr, lr, #32
   23fec:	cmp	r2, #1
   23ff0:	lsl	ip, r3, lr
   23ff4:	orrcs	ip, ip, #2
   23ff8:	adds	r0, r0, r3, asr r5
   23ffc:	adcs	r1, r1, r3, asr #31
   24000:	and	r5, r1, #-2147483648	; 0x80000000
   24004:	bpl	24014 <fts_children@@Base+0x3870>
   24008:	rsbs	ip, ip, #0
   2400c:	rscs	r0, r0, #0
   24010:	rsc	r1, r1, #0
   24014:	cmp	r1, #1048576	; 0x100000
   24018:	bcc	24058 <fts_children@@Base+0x38b4>
   2401c:	cmp	r1, #2097152	; 0x200000
   24020:	bcc	24040 <fts_children@@Base+0x389c>
   24024:	lsrs	r1, r1, #1
   24028:	rrxs	r0, r0
   2402c:	rrx	ip, ip
   24030:	add	r4, r4, #1
   24034:	lsl	r2, r4, #21
   24038:	cmn	r2, #4194304	; 0x400000
   2403c:	bcs	24198 <fts_children@@Base+0x39f4>
   24040:	cmp	ip, #-2147483648	; 0x80000000
   24044:	lsrseq	ip, r0, #1
   24048:	adcs	r0, r0, #0
   2404c:	adc	r1, r1, r4, lsl #20
   24050:	orr	r1, r1, r5
   24054:	pop	{r4, r5, pc}
   24058:	lsls	ip, ip, #1
   2405c:	adcs	r0, r0, r0
   24060:	adc	r1, r1, r1
   24064:	tst	r1, #1048576	; 0x100000
   24068:	sub	r4, r4, #1
   2406c:	bne	24040 <fts_children@@Base+0x389c>
   24070:	teq	r1, #0
   24074:	moveq	r1, r0
   24078:	moveq	r0, #0
   2407c:	clz	r3, r1
   24080:	addeq	r3, r3, #32
   24084:	sub	r3, r3, #11
   24088:	subs	r2, r3, #32
   2408c:	bge	240b0 <fts_children@@Base+0x390c>
   24090:	adds	r2, r2, #12
   24094:	ble	240ac <fts_children@@Base+0x3908>
   24098:	add	ip, r2, #20
   2409c:	rsb	r2, r2, #12
   240a0:	lsl	r0, r1, ip
   240a4:	lsr	r1, r1, r2
   240a8:	b	240c0 <fts_children@@Base+0x391c>
   240ac:	add	r2, r2, #20
   240b0:	rsble	ip, r2, #32
   240b4:	lsl	r1, r1, r2
   240b8:	orrle	r1, r1, r0, lsr ip
   240bc:	lslle	r0, r0, r2
   240c0:	subs	r4, r4, r3
   240c4:	addge	r1, r1, r4, lsl #20
   240c8:	orrge	r1, r1, r5
   240cc:	popge	{r4, r5, pc}
   240d0:	mvn	r4, r4
   240d4:	subs	r4, r4, #31
   240d8:	bge	24114 <fts_children@@Base+0x3970>
   240dc:	adds	r4, r4, #12
   240e0:	bgt	240fc <fts_children@@Base+0x3958>
   240e4:	add	r4, r4, #20
   240e8:	rsb	r2, r4, #32
   240ec:	lsr	r0, r0, r4
   240f0:	orr	r0, r0, r1, lsl r2
   240f4:	orr	r1, r5, r1, lsr r4
   240f8:	pop	{r4, r5, pc}
   240fc:	rsb	r4, r4, #12
   24100:	rsb	r2, r4, #32
   24104:	lsr	r0, r0, r2
   24108:	orr	r0, r0, r1, lsl r4
   2410c:	mov	r1, r5
   24110:	pop	{r4, r5, pc}
   24114:	lsr	r0, r1, r4
   24118:	mov	r1, r5
   2411c:	pop	{r4, r5, pc}
   24120:	teq	r4, #0
   24124:	eor	r3, r3, #1048576	; 0x100000
   24128:	eoreq	r1, r1, #1048576	; 0x100000
   2412c:	addeq	r4, r4, #1
   24130:	subne	r5, r5, #1
   24134:	b	23fc0 <fts_children@@Base+0x381c>
   24138:	mvns	ip, r4, asr #21
   2413c:	mvnsne	ip, r5, asr #21
   24140:	beq	241a8 <fts_children@@Base+0x3a04>
   24144:	teq	r4, r5
   24148:	teqeq	r0, r2
   2414c:	beq	24160 <fts_children@@Base+0x39bc>
   24150:	orrs	ip, r4, r0
   24154:	moveq	r1, r3
   24158:	moveq	r0, r2
   2415c:	pop	{r4, r5, pc}
   24160:	teq	r1, r3
   24164:	movne	r1, #0
   24168:	movne	r0, #0
   2416c:	popne	{r4, r5, pc}
   24170:	lsrs	ip, r4, #21
   24174:	bne	24188 <fts_children@@Base+0x39e4>
   24178:	lsls	r0, r0, #1
   2417c:	adcs	r1, r1, r1
   24180:	orrcs	r1, r1, #-2147483648	; 0x80000000
   24184:	pop	{r4, r5, pc}
   24188:	adds	r4, r4, #4194304	; 0x400000
   2418c:	addcc	r1, r1, #1048576	; 0x100000
   24190:	popcc	{r4, r5, pc}
   24194:	and	r5, r1, #-2147483648	; 0x80000000
   24198:	orr	r1, r5, #2130706432	; 0x7f000000
   2419c:	orr	r1, r1, #15728640	; 0xf00000
   241a0:	mov	r0, #0
   241a4:	pop	{r4, r5, pc}
   241a8:	mvns	ip, r4, asr #21
   241ac:	movne	r1, r3
   241b0:	movne	r0, r2
   241b4:	mvnseq	ip, r5, asr #21
   241b8:	movne	r3, r1
   241bc:	movne	r2, r0
   241c0:	orrs	r4, r0, r1, lsl #12
   241c4:	orrseq	r5, r2, r3, lsl #12
   241c8:	teqeq	r1, r3
   241cc:	orrne	r1, r1, #524288	; 0x80000
   241d0:	pop	{r4, r5, pc}
   241d4:	teq	r0, #0
   241d8:	moveq	r1, #0
   241dc:	bxeq	lr
   241e0:	push	{r4, r5, lr}
   241e4:	mov	r4, #1024	; 0x400
   241e8:	add	r4, r4, #50	; 0x32
   241ec:	mov	r5, #0
   241f0:	mov	r1, #0
   241f4:	b	24070 <fts_children@@Base+0x38cc>
   241f8:	teq	r0, #0
   241fc:	moveq	r1, #0
   24200:	bxeq	lr
   24204:	push	{r4, r5, lr}
   24208:	mov	r4, #1024	; 0x400
   2420c:	add	r4, r4, #50	; 0x32
   24210:	ands	r5, r0, #-2147483648	; 0x80000000
   24214:	rsbmi	r0, r0, #0
   24218:	mov	r1, #0
   2421c:	b	24070 <fts_children@@Base+0x38cc>
   24220:	lsls	r2, r0, #1
   24224:	asr	r1, r2, #3
   24228:	rrx	r1, r1
   2422c:	lsl	r0, r2, #28
   24230:	andsne	r3, r2, #-16777216	; 0xff000000
   24234:	teqne	r3, #-16777216	; 0xff000000
   24238:	eorne	r1, r1, #939524096	; 0x38000000
   2423c:	bxne	lr
   24240:	teq	r2, #0
   24244:	teqne	r3, #-16777216	; 0xff000000
   24248:	bxeq	lr
   2424c:	push	{r4, r5, lr}
   24250:	mov	r4, #896	; 0x380
   24254:	and	r5, r1, #-2147483648	; 0x80000000
   24258:	bic	r1, r1, #-2147483648	; 0x80000000
   2425c:	b	24070 <fts_children@@Base+0x38cc>
   24260:	orrs	r2, r0, r1
   24264:	bxeq	lr
   24268:	push	{r4, r5, lr}
   2426c:	mov	r5, #0
   24270:	b	24290 <fts_children@@Base+0x3aec>
   24274:	orrs	r2, r0, r1
   24278:	bxeq	lr
   2427c:	push	{r4, r5, lr}
   24280:	ands	r5, r1, #-2147483648	; 0x80000000
   24284:	bpl	24290 <fts_children@@Base+0x3aec>
   24288:	rsbs	r0, r0, #0
   2428c:	rsc	r1, r1, #0
   24290:	mov	r4, #1024	; 0x400
   24294:	add	r4, r4, #50	; 0x32
   24298:	lsrs	ip, r1, #22
   2429c:	beq	24014 <fts_children@@Base+0x3870>
   242a0:	mov	r2, #3
   242a4:	lsrs	ip, ip, #3
   242a8:	addne	r2, r2, #3
   242ac:	lsrs	ip, ip, #3
   242b0:	addne	r2, r2, #3
   242b4:	add	r2, r2, ip, lsr #3
   242b8:	rsb	r3, r2, #32
   242bc:	lsl	ip, r0, r3
   242c0:	lsr	r0, r0, r2
   242c4:	orr	r0, r0, r1, lsl r3
   242c8:	lsr	r1, r1, r2
   242cc:	add	r4, r4, r2
   242d0:	b	24014 <fts_children@@Base+0x3870>
   242d4:	cmp	r3, #0
   242d8:	cmpeq	r2, #0
   242dc:	bne	24300 <fts_children@@Base+0x3b5c>
   242e0:	cmp	r1, #0
   242e4:	movlt	r1, #-2147483648	; 0x80000000
   242e8:	movlt	r0, #0
   242ec:	blt	242fc <fts_children@@Base+0x3b58>
   242f0:	cmpeq	r0, #0
   242f4:	mvnne	r1, #-2147483648	; 0x80000000
   242f8:	mvnne	r0, #0
   242fc:	b	24358 <fts_children@@Base+0x3bb4>
   24300:	sub	sp, sp, #8
   24304:	push	{sp, lr}
   24308:	bl	243b0 <fts_children@@Base+0x3c0c>
   2430c:	ldr	lr, [sp, #4]
   24310:	add	sp, sp, #8
   24314:	pop	{r2, r3}
   24318:	bx	lr
   2431c:	cmp	r3, #0
   24320:	cmpeq	r2, #0
   24324:	bne	2433c <fts_children@@Base+0x3b98>
   24328:	cmp	r1, #0
   2432c:	cmpeq	r0, #0
   24330:	mvnne	r1, #0
   24334:	mvnne	r0, #0
   24338:	b	24358 <fts_children@@Base+0x3bb4>
   2433c:	sub	sp, sp, #8
   24340:	push	{sp, lr}
   24344:	bl	243ec <fts_children@@Base+0x3c48>
   24348:	ldr	lr, [sp, #4]
   2434c:	add	sp, sp, #8
   24350:	pop	{r2, r3}
   24354:	bx	lr
   24358:	push	{r1, lr}
   2435c:	mov	r0, #8
   24360:	bl	11908 <raise@plt>
   24364:	pop	{r1, pc}
   24368:	vmov	d7, r0, r1
   2436c:	vldr	d5, [pc, #44]	; 243a0 <fts_children@@Base+0x3bfc>
   24370:	vldr	d6, [pc, #48]	; 243a8 <fts_children@@Base+0x3c04>
   24374:	mov	r0, #0
   24378:	vmul.f64	d5, d7, d5
   2437c:	vcvt.u32.f64	s9, d5
   24380:	vcvt.f64.u32	d5, s9
   24384:	vmov	r1, s9
   24388:	vmls.f64	d7, d5, d6
   2438c:	vcvt.u32.f64	s14, d7
   24390:	vmov	r3, s14
   24394:	orr	r0, r0, r3
   24398:	bx	lr
   2439c:	nop	{0}
   243a0:	andeq	r0, r0, r0
   243a4:	ldclcc	0, cr0, [r0]
   243a8:	andeq	r0, r0, r0
   243ac:	mvnsmi	r0, r0
   243b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   243b4:	mov	r8, r2
   243b8:	mov	r6, r0
   243bc:	mov	r7, r1
   243c0:	mov	sl, r3
   243c4:	ldr	r9, [sp, #32]
   243c8:	bl	24428 <fts_children@@Base+0x3c84>
   243cc:	umull	r4, r5, r8, r0
   243d0:	mul	r8, r8, r1
   243d4:	mla	r2, r0, sl, r8
   243d8:	add	r5, r2, r5
   243dc:	subs	r4, r6, r4
   243e0:	sbc	r5, r7, r5
   243e4:	strd	r4, [r9]
   243e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   243ec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   243f0:	mov	r8, r2
   243f4:	mov	r6, r0
   243f8:	mov	r7, r1
   243fc:	mov	r5, r3
   24400:	ldr	r9, [sp, #32]
   24404:	bl	248b4 <fts_children@@Base+0x4110>
   24408:	mul	r3, r0, r5
   2440c:	umull	r4, r5, r0, r8
   24410:	mla	r8, r8, r1, r3
   24414:	add	r5, r8, r5
   24418:	subs	r4, r6, r4
   2441c:	sbc	r5, r7, r5
   24420:	strd	r4, [r9]
   24424:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   24428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2442c:	rsbs	r4, r0, #0
   24430:	rsc	r5, r1, #0
   24434:	cmp	r1, #0
   24438:	mvn	r6, #0
   2443c:	sub	sp, sp, #12
   24440:	movge	r4, r0
   24444:	movge	r5, r1
   24448:	movge	r6, #0
   2444c:	cmp	r3, #0
   24450:	blt	24688 <fts_children@@Base+0x3ee4>
   24454:	cmp	r3, #0
   24458:	mov	sl, r4
   2445c:	mov	ip, r5
   24460:	mov	r0, r2
   24464:	mov	r1, r3
   24468:	mov	r8, r2
   2446c:	mov	r7, r4
   24470:	mov	r9, r5
   24474:	bne	2456c <fts_children@@Base+0x3dc8>
   24478:	cmp	r2, r5
   2447c:	bls	245a8 <fts_children@@Base+0x3e04>
   24480:	clz	r3, r2
   24484:	cmp	r3, #0
   24488:	rsbne	r2, r3, #32
   2448c:	lslne	r8, r0, r3
   24490:	lsrne	r2, r4, r2
   24494:	lslne	r7, r4, r3
   24498:	orrne	r9, r2, r5, lsl r3
   2449c:	lsr	r4, r8, #16
   244a0:	uxth	sl, r8
   244a4:	mov	r1, r4
   244a8:	mov	r0, r9
   244ac:	bl	23d10 <fts_children@@Base+0x356c>
   244b0:	mov	r1, r4
   244b4:	mov	fp, r0
   244b8:	mov	r0, r9
   244bc:	bl	23efc <fts_children@@Base+0x3758>
   244c0:	mul	r0, sl, fp
   244c4:	lsr	r2, r7, #16
   244c8:	orr	r1, r2, r1, lsl #16
   244cc:	cmp	r0, r1
   244d0:	bls	244f4 <fts_children@@Base+0x3d50>
   244d4:	adds	r1, r1, r8
   244d8:	sub	r3, fp, #1
   244dc:	bcs	244f0 <fts_children@@Base+0x3d4c>
   244e0:	cmp	r0, r1
   244e4:	subhi	fp, fp, #2
   244e8:	addhi	r1, r1, r8
   244ec:	bhi	244f4 <fts_children@@Base+0x3d50>
   244f0:	mov	fp, r3
   244f4:	rsb	r9, r0, r1
   244f8:	mov	r1, r4
   244fc:	uxth	r7, r7
   24500:	mov	r0, r9
   24504:	bl	23d10 <fts_children@@Base+0x356c>
   24508:	mov	r1, r4
   2450c:	mov	r5, r0
   24510:	mov	r0, r9
   24514:	bl	23efc <fts_children@@Base+0x3758>
   24518:	mul	sl, sl, r5
   2451c:	orr	r1, r7, r1, lsl #16
   24520:	cmp	sl, r1
   24524:	bls	24544 <fts_children@@Base+0x3da0>
   24528:	adds	r8, r1, r8
   2452c:	sub	r3, r5, #1
   24530:	bcs	24540 <fts_children@@Base+0x3d9c>
   24534:	cmp	sl, r8
   24538:	subhi	r5, r5, #2
   2453c:	bhi	24544 <fts_children@@Base+0x3da0>
   24540:	mov	r5, r3
   24544:	orr	r3, r5, fp, lsl #16
   24548:	mov	r4, #0
   2454c:	cmp	r6, #0
   24550:	mov	r0, r3
   24554:	mov	r1, r4
   24558:	beq	24564 <fts_children@@Base+0x3dc0>
   2455c:	rsbs	r0, r0, #0
   24560:	rsc	r1, r1, #0
   24564:	add	sp, sp, #12
   24568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2456c:	cmp	r3, r5
   24570:	movhi	r4, #0
   24574:	movhi	r3, r4
   24578:	bhi	2454c <fts_children@@Base+0x3da8>
   2457c:	clz	r5, r1
   24580:	cmp	r5, #0
   24584:	bne	24774 <fts_children@@Base+0x3fd0>
   24588:	cmp	r1, ip
   2458c:	cmpcs	r2, sl
   24590:	movhi	r4, #0
   24594:	movls	r4, #1
   24598:	movls	r3, #1
   2459c:	movls	r4, r5
   245a0:	movhi	r3, r4
   245a4:	b	2454c <fts_children@@Base+0x3da8>
   245a8:	cmp	r2, #0
   245ac:	bne	245c0 <fts_children@@Base+0x3e1c>
   245b0:	mov	r1, r2
   245b4:	mov	r0, #1
   245b8:	bl	23d10 <fts_children@@Base+0x356c>
   245bc:	mov	r8, r0
   245c0:	clz	r3, r8
   245c4:	cmp	r3, #0
   245c8:	bne	24698 <fts_children@@Base+0x3ef4>
   245cc:	rsb	r9, r8, r9
   245d0:	lsr	r5, r8, #16
   245d4:	uxth	sl, r8
   245d8:	mov	r4, #1
   245dc:	mov	r1, r5
   245e0:	mov	r0, r9
   245e4:	bl	23d10 <fts_children@@Base+0x356c>
   245e8:	mov	r1, r5
   245ec:	mov	fp, r0
   245f0:	mov	r0, r9
   245f4:	bl	23efc <fts_children@@Base+0x3758>
   245f8:	mul	r0, sl, fp
   245fc:	lsr	r2, r7, #16
   24600:	orr	r1, r2, r1, lsl #16
   24604:	cmp	r0, r1
   24608:	bls	24628 <fts_children@@Base+0x3e84>
   2460c:	adds	r1, r1, r8
   24610:	sub	r3, fp, #1
   24614:	bcs	24894 <fts_children@@Base+0x40f0>
   24618:	cmp	r0, r1
   2461c:	subhi	fp, fp, #2
   24620:	addhi	r1, r1, r8
   24624:	bls	24894 <fts_children@@Base+0x40f0>
   24628:	rsb	r2, r0, r1
   2462c:	mov	r1, r5
   24630:	str	r2, [sp]
   24634:	uxth	r7, r7
   24638:	mov	r0, r2
   2463c:	bl	23d10 <fts_children@@Base+0x356c>
   24640:	ldr	r2, [sp]
   24644:	mov	r1, r5
   24648:	mov	r9, r0
   2464c:	mov	r0, r2
   24650:	bl	23efc <fts_children@@Base+0x3758>
   24654:	mul	sl, sl, r9
   24658:	orr	r1, r7, r1, lsl #16
   2465c:	cmp	sl, r1
   24660:	bls	24680 <fts_children@@Base+0x3edc>
   24664:	adds	r8, r1, r8
   24668:	sub	r3, r9, #1
   2466c:	bcs	2467c <fts_children@@Base+0x3ed8>
   24670:	cmp	sl, r8
   24674:	subhi	r9, r9, #2
   24678:	bhi	24680 <fts_children@@Base+0x3edc>
   2467c:	mov	r9, r3
   24680:	orr	r3, r9, fp, lsl #16
   24684:	b	2454c <fts_children@@Base+0x3da8>
   24688:	mvn	r6, r6
   2468c:	rsbs	r2, r2, #0
   24690:	rsc	r3, r3, #0
   24694:	b	24454 <fts_children@@Base+0x3cb0>
   24698:	lsl	r8, r8, r3
   2469c:	rsb	fp, r3, #32
   246a0:	lsr	r4, r9, fp
   246a4:	lsr	fp, r7, fp
   246a8:	lsr	r5, r8, #16
   246ac:	orr	fp, fp, r9, lsl r3
   246b0:	mov	r0, r4
   246b4:	lsl	r7, r7, r3
   246b8:	mov	r1, r5
   246bc:	uxth	sl, r8
   246c0:	bl	23d10 <fts_children@@Base+0x356c>
   246c4:	mov	r1, r5
   246c8:	mov	r3, r0
   246cc:	mov	r0, r4
   246d0:	str	r3, [sp]
   246d4:	bl	23efc <fts_children@@Base+0x3758>
   246d8:	ldr	r3, [sp]
   246dc:	lsr	r2, fp, #16
   246e0:	mul	r0, sl, r3
   246e4:	orr	r1, r2, r1, lsl #16
   246e8:	cmp	r0, r1
   246ec:	bls	2470c <fts_children@@Base+0x3f68>
   246f0:	adds	r1, r1, r8
   246f4:	sub	r2, r3, #1
   246f8:	bcs	248ac <fts_children@@Base+0x4108>
   246fc:	cmp	r0, r1
   24700:	subhi	r3, r3, #2
   24704:	addhi	r1, r1, r8
   24708:	bls	248ac <fts_children@@Base+0x4108>
   2470c:	rsb	r9, r0, r1
   24710:	mov	r1, r5
   24714:	str	r3, [sp]
   24718:	uxth	fp, fp
   2471c:	mov	r0, r9
   24720:	bl	23d10 <fts_children@@Base+0x356c>
   24724:	mov	r1, r5
   24728:	mov	r4, r0
   2472c:	mov	r0, r9
   24730:	bl	23efc <fts_children@@Base+0x3758>
   24734:	mul	r9, sl, r4
   24738:	ldr	r3, [sp]
   2473c:	orr	r1, fp, r1, lsl #16
   24740:	cmp	r9, r1
   24744:	bls	24768 <fts_children@@Base+0x3fc4>
   24748:	adds	r1, r1, r8
   2474c:	sub	r2, r4, #1
   24750:	bcs	24764 <fts_children@@Base+0x3fc0>
   24754:	cmp	r9, r1
   24758:	subhi	r4, r4, #2
   2475c:	addhi	r1, r1, r8
   24760:	bhi	24768 <fts_children@@Base+0x3fc4>
   24764:	mov	r4, r2
   24768:	rsb	r9, r9, r1
   2476c:	orr	r4, r4, r3, lsl #16
   24770:	b	245dc <fts_children@@Base+0x3e38>
   24774:	rsb	sl, r5, #32
   24778:	lsl	r3, r2, r5
   2477c:	lsr	r0, r2, sl
   24780:	lsr	r2, ip, sl
   24784:	orr	r4, r0, r1, lsl r5
   24788:	lsr	sl, r7, sl
   2478c:	mov	r0, r2
   24790:	orr	sl, sl, ip, lsl r5
   24794:	lsr	r9, r4, #16
   24798:	str	r3, [sp, #4]
   2479c:	str	r2, [sp]
   247a0:	uxth	fp, r4
   247a4:	mov	r1, r9
   247a8:	bl	23d10 <fts_children@@Base+0x356c>
   247ac:	ldr	r2, [sp]
   247b0:	mov	r1, r9
   247b4:	mov	r8, r0
   247b8:	mov	r0, r2
   247bc:	bl	23efc <fts_children@@Base+0x3758>
   247c0:	mul	r0, fp, r8
   247c4:	lsr	r2, sl, #16
   247c8:	orr	r1, r2, r1, lsl #16
   247cc:	cmp	r0, r1
   247d0:	bls	247f0 <fts_children@@Base+0x404c>
   247d4:	adds	r1, r1, r4
   247d8:	sub	r2, r8, #1
   247dc:	bcs	248a4 <fts_children@@Base+0x4100>
   247e0:	cmp	r0, r1
   247e4:	subhi	r8, r8, #2
   247e8:	addhi	r1, r1, r4
   247ec:	bls	248a4 <fts_children@@Base+0x4100>
   247f0:	rsb	ip, r0, r1
   247f4:	mov	r1, r9
   247f8:	str	ip, [sp]
   247fc:	mov	r0, ip
   24800:	bl	23d10 <fts_children@@Base+0x356c>
   24804:	ldr	ip, [sp]
   24808:	mov	r1, r9
   2480c:	mov	r2, r0
   24810:	mov	r0, ip
   24814:	str	r2, [sp]
   24818:	bl	23efc <fts_children@@Base+0x3758>
   2481c:	ldr	r2, [sp]
   24820:	uxth	ip, sl
   24824:	mul	fp, fp, r2
   24828:	orr	ip, ip, r1, lsl #16
   2482c:	cmp	fp, ip
   24830:	bls	24850 <fts_children@@Base+0x40ac>
   24834:	adds	ip, ip, r4
   24838:	sub	r1, r2, #1
   2483c:	bcs	2489c <fts_children@@Base+0x40f8>
   24840:	cmp	fp, ip
   24844:	subhi	r2, r2, #2
   24848:	addhi	ip, ip, r4
   2484c:	bls	2489c <fts_children@@Base+0x40f8>
   24850:	ldr	r0, [sp, #4]
   24854:	orr	r1, r2, r8, lsl #16
   24858:	rsb	fp, fp, ip
   2485c:	umull	r2, r3, r1, r0
   24860:	cmp	fp, r3
   24864:	bcc	24888 <fts_children@@Base+0x40e4>
   24868:	movne	r4, #0
   2486c:	moveq	r4, #1
   24870:	cmp	r2, r7, lsl r5
   24874:	movls	r4, #0
   24878:	andhi	r4, r4, #1
   2487c:	cmp	r4, #0
   24880:	moveq	r3, r1
   24884:	beq	2454c <fts_children@@Base+0x3da8>
   24888:	sub	r3, r1, #1
   2488c:	mov	r4, #0
   24890:	b	2454c <fts_children@@Base+0x3da8>
   24894:	mov	fp, r3
   24898:	b	24628 <fts_children@@Base+0x3e84>
   2489c:	mov	r2, r1
   248a0:	b	24850 <fts_children@@Base+0x40ac>
   248a4:	mov	r8, r2
   248a8:	b	247f0 <fts_children@@Base+0x404c>
   248ac:	mov	r3, r2
   248b0:	b	2470c <fts_children@@Base+0x3f68>
   248b4:	cmp	r3, #0
   248b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   248bc:	mov	r6, r0
   248c0:	sub	sp, sp, #12
   248c4:	mov	r5, r1
   248c8:	mov	r7, r0
   248cc:	mov	r4, r2
   248d0:	mov	r8, r1
   248d4:	bne	249b4 <fts_children@@Base+0x4210>
   248d8:	cmp	r2, r1
   248dc:	bls	249f0 <fts_children@@Base+0x424c>
   248e0:	clz	r3, r2
   248e4:	cmp	r3, #0
   248e8:	rsbne	r8, r3, #32
   248ec:	lslne	r4, r2, r3
   248f0:	lsrne	r8, r0, r8
   248f4:	lslne	r7, r0, r3
   248f8:	orrne	r8, r8, r1, lsl r3
   248fc:	lsr	r5, r4, #16
   24900:	uxth	sl, r4
   24904:	mov	r1, r5
   24908:	mov	r0, r8
   2490c:	bl	23d10 <fts_children@@Base+0x356c>
   24910:	mov	r1, r5
   24914:	mov	r9, r0
   24918:	mov	r0, r8
   2491c:	bl	23efc <fts_children@@Base+0x3758>
   24920:	mul	r0, sl, r9
   24924:	lsr	r3, r7, #16
   24928:	orr	r1, r3, r1, lsl #16
   2492c:	cmp	r0, r1
   24930:	bls	24954 <fts_children@@Base+0x41b0>
   24934:	adds	r1, r1, r4
   24938:	sub	r2, r9, #1
   2493c:	bcs	24950 <fts_children@@Base+0x41ac>
   24940:	cmp	r0, r1
   24944:	subhi	r9, r9, #2
   24948:	addhi	r1, r1, r4
   2494c:	bhi	24954 <fts_children@@Base+0x41b0>
   24950:	mov	r9, r2
   24954:	rsb	r8, r0, r1
   24958:	mov	r1, r5
   2495c:	uxth	r7, r7
   24960:	mov	r0, r8
   24964:	bl	23d10 <fts_children@@Base+0x356c>
   24968:	mov	r1, r5
   2496c:	mov	r6, r0
   24970:	mov	r0, r8
   24974:	bl	23efc <fts_children@@Base+0x3758>
   24978:	mul	sl, sl, r6
   2497c:	orr	r1, r7, r1, lsl #16
   24980:	cmp	sl, r1
   24984:	bls	249a0 <fts_children@@Base+0x41fc>
   24988:	adds	r4, r1, r4
   2498c:	sub	r3, r6, #1
   24990:	bcs	24c9c <fts_children@@Base+0x44f8>
   24994:	cmp	sl, r4
   24998:	subhi	r6, r6, #2
   2499c:	bls	24c9c <fts_children@@Base+0x44f8>
   249a0:	orr	r0, r6, r9, lsl #16
   249a4:	mov	r6, #0
   249a8:	mov	r1, r6
   249ac:	add	sp, sp, #12
   249b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249b4:	cmp	r3, r1
   249b8:	movhi	r6, #0
   249bc:	movhi	r0, r6
   249c0:	bhi	249a8 <fts_children@@Base+0x4204>
   249c4:	clz	r7, r3
   249c8:	cmp	r7, #0
   249cc:	bne	24acc <fts_children@@Base+0x4328>
   249d0:	cmp	r3, r1
   249d4:	cmpcs	r2, r6
   249d8:	movhi	r6, #0
   249dc:	movls	r6, #1
   249e0:	movls	r0, #1
   249e4:	movls	r6, r7
   249e8:	movhi	r0, r6
   249ec:	b	249a8 <fts_children@@Base+0x4204>
   249f0:	cmp	r2, #0
   249f4:	bne	24a08 <fts_children@@Base+0x4264>
   249f8:	mov	r1, r2
   249fc:	mov	r0, #1
   24a00:	bl	23d10 <fts_children@@Base+0x356c>
   24a04:	mov	r4, r0
   24a08:	clz	r3, r4
   24a0c:	cmp	r3, #0
   24a10:	bne	24bc8 <fts_children@@Base+0x4424>
   24a14:	rsb	r5, r4, r5
   24a18:	lsr	r8, r4, #16
   24a1c:	uxth	sl, r4
   24a20:	mov	r6, #1
   24a24:	mov	r1, r8
   24a28:	mov	r0, r5
   24a2c:	bl	23d10 <fts_children@@Base+0x356c>
   24a30:	mov	r1, r8
   24a34:	mov	r9, r0
   24a38:	mov	r0, r5
   24a3c:	bl	23efc <fts_children@@Base+0x3758>
   24a40:	mul	r0, sl, r9
   24a44:	lsr	r3, r7, #16
   24a48:	orr	r1, r3, r1, lsl #16
   24a4c:	cmp	r0, r1
   24a50:	bls	24a70 <fts_children@@Base+0x42cc>
   24a54:	adds	r1, r1, r4
   24a58:	sub	r2, r9, #1
   24a5c:	bcs	24ca4 <fts_children@@Base+0x4500>
   24a60:	cmp	r0, r1
   24a64:	subhi	r9, r9, #2
   24a68:	addhi	r1, r1, r4
   24a6c:	bls	24ca4 <fts_children@@Base+0x4500>
   24a70:	rsb	fp, r0, r1
   24a74:	mov	r1, r8
   24a78:	uxth	r7, r7
   24a7c:	mov	r0, fp
   24a80:	bl	23d10 <fts_children@@Base+0x356c>
   24a84:	mov	r1, r8
   24a88:	mov	r5, r0
   24a8c:	mov	r0, fp
   24a90:	bl	23efc <fts_children@@Base+0x3758>
   24a94:	mul	sl, sl, r5
   24a98:	orr	r1, r7, r1, lsl #16
   24a9c:	cmp	sl, r1
   24aa0:	bls	24abc <fts_children@@Base+0x4318>
   24aa4:	adds	r4, r1, r4
   24aa8:	sub	r3, r5, #1
   24aac:	bcs	24cac <fts_children@@Base+0x4508>
   24ab0:	cmp	sl, r4
   24ab4:	subhi	r5, r5, #2
   24ab8:	bls	24cac <fts_children@@Base+0x4508>
   24abc:	orr	r0, r5, r9, lsl #16
   24ac0:	mov	r1, r6
   24ac4:	add	sp, sp, #12
   24ac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24acc:	rsb	r1, r7, #32
   24ad0:	lsl	r0, r2, r7
   24ad4:	lsr	r2, r2, r1
   24ad8:	lsr	fp, r5, r1
   24adc:	orr	r8, r2, r3, lsl r7
   24ae0:	lsr	r1, r6, r1
   24ae4:	str	r0, [sp, #4]
   24ae8:	orr	r5, r1, r5, lsl r7
   24aec:	lsr	r9, r8, #16
   24af0:	mov	r0, fp
   24af4:	uxth	sl, r8
   24af8:	mov	r1, r9
   24afc:	bl	23d10 <fts_children@@Base+0x356c>
   24b00:	mov	r1, r9
   24b04:	mov	r4, r0
   24b08:	mov	r0, fp
   24b0c:	bl	23efc <fts_children@@Base+0x3758>
   24b10:	mul	r0, sl, r4
   24b14:	lsr	ip, r5, #16
   24b18:	orr	r1, ip, r1, lsl #16
   24b1c:	cmp	r0, r1
   24b20:	bls	24b34 <fts_children@@Base+0x4390>
   24b24:	adds	r1, r1, r8
   24b28:	sub	r2, r4, #1
   24b2c:	bcc	24cc8 <fts_children@@Base+0x4524>
   24b30:	mov	r4, r2
   24b34:	rsb	ip, r0, r1
   24b38:	mov	r1, r9
   24b3c:	str	ip, [sp]
   24b40:	uxth	r5, r5
   24b44:	mov	r0, ip
   24b48:	bl	23d10 <fts_children@@Base+0x356c>
   24b4c:	ldr	ip, [sp]
   24b50:	mov	r1, r9
   24b54:	mov	fp, r0
   24b58:	mov	r0, ip
   24b5c:	bl	23efc <fts_children@@Base+0x3758>
   24b60:	mul	sl, sl, fp
   24b64:	orr	r1, r5, r1, lsl #16
   24b68:	cmp	sl, r1
   24b6c:	bls	24b80 <fts_children@@Base+0x43dc>
   24b70:	adds	r1, r1, r8
   24b74:	sub	r2, fp, #1
   24b78:	bcc	24cb4 <fts_children@@Base+0x4510>
   24b7c:	mov	fp, r2
   24b80:	ldr	r3, [sp, #4]
   24b84:	orr	r0, fp, r4, lsl #16
   24b88:	rsb	sl, sl, r1
   24b8c:	umull	r4, r5, r0, r3
   24b90:	cmp	sl, r5
   24b94:	bcc	24bb4 <fts_children@@Base+0x4410>
   24b98:	movne	r3, #0
   24b9c:	moveq	r3, #1
   24ba0:	cmp	r4, r6, lsl r7
   24ba4:	movls	r6, #0
   24ba8:	andhi	r6, r3, #1
   24bac:	cmp	r6, #0
   24bb0:	beq	249a8 <fts_children@@Base+0x4204>
   24bb4:	mov	r6, #0
   24bb8:	sub	r0, r0, #1
   24bbc:	mov	r1, r6
   24bc0:	add	sp, sp, #12
   24bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24bc8:	lsl	r4, r4, r3
   24bcc:	rsb	r9, r3, #32
   24bd0:	lsr	r2, r5, r9
   24bd4:	lsr	r9, r6, r9
   24bd8:	lsr	r8, r4, #16
   24bdc:	orr	r9, r9, r5, lsl r3
   24be0:	mov	r0, r2
   24be4:	lsl	r7, r6, r3
   24be8:	mov	r1, r8
   24bec:	str	r2, [sp]
   24bf0:	bl	23d10 <fts_children@@Base+0x356c>
   24bf4:	ldr	r2, [sp]
   24bf8:	mov	r1, r8
   24bfc:	uxth	sl, r4
   24c00:	mov	fp, r0
   24c04:	mov	r0, r2
   24c08:	bl	23efc <fts_children@@Base+0x3758>
   24c0c:	mul	r0, sl, fp
   24c10:	lsr	r3, r9, #16
   24c14:	orr	r1, r3, r1, lsl #16
   24c18:	cmp	r0, r1
   24c1c:	bls	24c3c <fts_children@@Base+0x4498>
   24c20:	adds	r1, r1, r4
   24c24:	sub	r3, fp, #1
   24c28:	bcs	24cdc <fts_children@@Base+0x4538>
   24c2c:	cmp	r0, r1
   24c30:	subhi	fp, fp, #2
   24c34:	addhi	r1, r1, r4
   24c38:	bls	24cdc <fts_children@@Base+0x4538>
   24c3c:	rsb	r5, r0, r1
   24c40:	mov	r1, r8
   24c44:	uxth	r9, r9
   24c48:	mov	r0, r5
   24c4c:	bl	23d10 <fts_children@@Base+0x356c>
   24c50:	mov	r1, r8
   24c54:	mov	r6, r0
   24c58:	mov	r0, r5
   24c5c:	bl	23efc <fts_children@@Base+0x3758>
   24c60:	mul	r5, sl, r6
   24c64:	orr	r1, r9, r1, lsl #16
   24c68:	cmp	r5, r1
   24c6c:	bls	24c90 <fts_children@@Base+0x44ec>
   24c70:	adds	r1, r1, r4
   24c74:	sub	r3, r6, #1
   24c78:	bcs	24c8c <fts_children@@Base+0x44e8>
   24c7c:	cmp	r5, r1
   24c80:	subhi	r6, r6, #2
   24c84:	addhi	r1, r1, r4
   24c88:	bhi	24c90 <fts_children@@Base+0x44ec>
   24c8c:	mov	r6, r3
   24c90:	rsb	r5, r5, r1
   24c94:	orr	r6, r6, fp, lsl #16
   24c98:	b	24a24 <fts_children@@Base+0x4280>
   24c9c:	mov	r6, r3
   24ca0:	b	249a0 <fts_children@@Base+0x41fc>
   24ca4:	mov	r9, r2
   24ca8:	b	24a70 <fts_children@@Base+0x42cc>
   24cac:	mov	r5, r3
   24cb0:	b	24abc <fts_children@@Base+0x4318>
   24cb4:	cmp	sl, r1
   24cb8:	subhi	fp, fp, #2
   24cbc:	addhi	r1, r1, r8
   24cc0:	bhi	24b80 <fts_children@@Base+0x43dc>
   24cc4:	b	24b7c <fts_children@@Base+0x43d8>
   24cc8:	cmp	r0, r1
   24ccc:	subhi	r4, r4, #2
   24cd0:	addhi	r1, r1, r8
   24cd4:	bhi	24b34 <fts_children@@Base+0x4390>
   24cd8:	b	24b30 <fts_children@@Base+0x438c>
   24cdc:	mov	fp, r3
   24ce0:	b	24c3c <fts_children@@Base+0x4498>
   24ce4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   24ce8:	mov	r7, r0
   24cec:	ldr	r6, [pc, #76]	; 24d40 <fts_children@@Base+0x459c>
   24cf0:	mov	r8, r1
   24cf4:	ldr	r5, [pc, #72]	; 24d44 <fts_children@@Base+0x45a0>
   24cf8:	mov	r9, r2
   24cfc:	add	r6, pc, r6
   24d00:	bl	118ac <fdopen@plt-0x20>
   24d04:	add	r5, pc, r5
   24d08:	rsb	r6, r5, r6
   24d0c:	asrs	r6, r6, #2
   24d10:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   24d14:	sub	r5, r5, #4
   24d18:	mov	r4, #0
   24d1c:	add	r4, r4, #1
   24d20:	ldr	r3, [r5, #4]!
   24d24:	mov	r0, r7
   24d28:	mov	r1, r8
   24d2c:	mov	r2, r9
   24d30:	blx	r3
   24d34:	cmp	r4, r6
   24d38:	bne	24d1c <fts_children@@Base+0x4578>
   24d3c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   24d40:	andeq	r3, r1, r4
   24d44:	strdeq	r2, [r1], -r8
   24d48:	bx	lr
   24d4c:	ldr	r3, [pc, #28]	; 24d70 <fts_children@@Base+0x45cc>
   24d50:	mov	r1, #0
   24d54:	ldr	r2, [pc, #24]	; 24d74 <fts_children@@Base+0x45d0>
   24d58:	add	r3, pc, r3
   24d5c:	ldr	r3, [r3, r2]
   24d60:	cmp	r3, #0
   24d64:	ldrne	r2, [r3]
   24d68:	moveq	r2, r3
   24d6c:	b	11be4 <__cxa_atexit@plt>
   24d70:	andeq	r3, r1, r0, lsr #5
   24d74:	ldrdeq	r0, [r0], -r4

Disassembly of section .fini:

00024d78 <.fini>:
   24d78:	push	{r3, lr}
   24d7c:	pop	{r3, pc}
