<stg><name>danke_core</name>


<trans_list>

<trans id="249" from="1" to="2">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="2" to="3">
<condition id="113">
<or_exp><and_exp><literal name="halted_V_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="3" to="4">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="118">
<or_exp><and_exp><literal name="opcode_V" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="6">
<condition id="117">
<or_exp><and_exp><literal name="opcode_V" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="8">
<condition id="116">
<or_exp><and_exp><literal name="opcode_V" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="15">
<condition id="132">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="4"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="4"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="7"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="8"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="7"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="9"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="8"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="10"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="9"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="11"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="10"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="12"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="11"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="12"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="16">
<condition id="131">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="3"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="52">
<condition id="129">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="2"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="55">
<condition id="127">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="1"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="56">
<condition id="126">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="7"/>
</and_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="15"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="15"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="4" to="9">
<condition id="136">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="14"/>
<literal name="tmp_15" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="14"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="4" to="10">
<condition id="134">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="14"/>
<literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="14"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="12">
<condition id="145">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="13"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="13"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="13">
<condition id="143">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="13"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="13"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="56">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="7">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="7" to="56">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="8" to="56">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="9" to="56">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="10" to="11">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="11" to="56">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="56">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="13" to="14">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="14" to="56">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="56">
<condition id="152">
<or_exp><and_exp><literal name="intop_V" val="4"/>
</and_exp><and_exp><literal name="intop_V" val="5"/>
</and_exp><and_exp><literal name="intop_V" val="6"/>
</and_exp><and_exp><literal name="intop_V" val="7"/>
</and_exp><and_exp><literal name="intop_V" val="8"/>
</and_exp><and_exp><literal name="intop_V" val="9"/>
</and_exp><and_exp><literal name="intop_V" val="10"/>
</and_exp><and_exp><literal name="intop_V" val="11"/>
</and_exp><and_exp><literal name="intop_V" val="12"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="18" to="19">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="19" to="20">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="20" to="21">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="21" to="22">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="22" to="23">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="23" to="24">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="24" to="25">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="25" to="26">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="26" to="27">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="27" to="28">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="28" to="29">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="31">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="31" to="32">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="32" to="33">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="33" to="34">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="34" to="35">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="35" to="36">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="36" to="37">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="37" to="38">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="38" to="39">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="39" to="40">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="40" to="41">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="41" to="42">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="42" to="43">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="43" to="44">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="44" to="45">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="45" to="46">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="46" to="47">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="47" to="48">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="48" to="49">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="49" to="50">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="50" to="51">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="51" to="56">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="52" to="53">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="53" to="54">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="54" to="56">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="55" to="56">
<condition id="211">
<or_exp><and_exp><literal name="intop_V" val="0"/>
</and_exp><and_exp><literal name="intop_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="56" to="2">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %t_V = alloca i32

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i25]* %instruction_memory_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %data_memory_V), !map !125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %halted_V), !map !129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %core_id), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @danke_core_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %regfile_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="regfile_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %special_regfile_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="special_regfile_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %core_id_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %core_id)

]]></Node>
<StgValue><ssdm name="core_id_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %special_regfile_V_ad = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="special_regfile_V_ad"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayctor.loop1.preheader:10  store i32 %core_id_read, i32* %special_regfile_V_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.backedge:0  %halted_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %halted_V)

]]></Node>
<StgValue><ssdm name="halted_V_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:1  br i1 %halted_V_read, label %22, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="halted_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %t_V_load_1 = load i32* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="halted_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp = sext i32 %t_V_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="halted_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %instruction_memory_V_1 = getelementptr [1024 x i25]* %instruction_memory_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="instruction_memory_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="halted_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="10">
<![CDATA[
_ifconv:3  %ir_V = load i25* %instruction_memory_V_1, align 4

]]></Node>
<StgValue><ssdm name="ir_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="halted_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="10">
<![CDATA[
_ifconv:3  %ir_V = load i25* %instruction_memory_V_1, align 4

]]></Node>
<StgValue><ssdm name="ir_V"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %opcode_V = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %ir_V, i32 22, i32 24)

]]></Node>
<StgValue><ssdm name="opcode_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %sr1_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 16, i32 21)

]]></Node>
<StgValue><ssdm name="sr1_V"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %sr2_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="sr2_V"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %dr_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="dr_V"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="25">
<![CDATA[
_ifconv:8  %intop_V = trunc i25 %ir_V to i4

]]></Node>
<StgValue><ssdm name="intop_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="25">
<![CDATA[
_ifconv:9  %offset_V = trunc i25 %ir_V to i10

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:11  %r_V = xor i6 %sr1_V, -32

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="6">
<![CDATA[
_ifconv:12  %r_V_cast = sext i6 %r_V to i33

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:13  %tmp_s = zext i33 %r_V_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %special_regfile_V_ad_1 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="special_regfile_V_ad_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:15  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="special_regfile_V_lo"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:16  %tmp_1 = zext i6 %sr1_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %regfile_V_addr = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="regfile_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:18  %regfile_V_load = load i32* %regfile_V_addr, align 4

]]></Node>
<StgValue><ssdm name="regfile_V_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:22  %r_V_1 = xor i6 %sr2_V, -32

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="6">
<![CDATA[
_ifconv:23  %r_V_1_cast = sext i6 %r_V_1 to i33

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:24  %tmp_4 = zext i33 %r_V_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %special_regfile_V_ad_2 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="special_regfile_V_ad_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:26  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name="special_regfile_V_lo_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:27  %tmp_5 = zext i6 %sr2_V to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %regfile_V_addr_1 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="regfile_V_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:29  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="regfile_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:15  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="special_regfile_V_lo"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:18  %regfile_V_load = load i32* %regfile_V_addr, align 4

]]></Node>
<StgValue><ssdm name="regfile_V_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %op1_V = select i1 %tmp_12, i32 %special_regfile_V_lo, i32 %regfile_V_load

]]></Node>
<StgValue><ssdm name="op1_V"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:21  %op2_V = sext i6 %sr2_V to i32

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:26  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name="special_regfile_V_lo_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:29  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="regfile_V_load_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:30  %sel_tmp = icmp eq i3 %opcode_V, -4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:31  %sel_tmp1 = icmp eq i3 %opcode_V, 3

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32  %sel_tmp2 = icmp eq i3 %opcode_V, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp1 = or i1 %sel_tmp1, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp4 = or i1 %tmp1, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %sel_tmp5 = select i1 %sel_tmp4, i32 %op2_V, i32 %regfile_V_load_1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:36  %sel_tmp9 = icmp ne i3 %opcode_V, -4

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:37  %sel_tmp3 = icmp ne i3 %opcode_V, 3

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:38  %sel_tmp6 = icmp ne i3 %opcode_V, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %tmp2 = and i1 %sel_tmp9, %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %tmp3 = and i1 %sel_tmp6, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp7 = and i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:42  %rhs_V = select i1 %sel_tmp7, i32 %special_regfile_V_lo_1, i32 %sel_tmp5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ifconv:43  switch i3 %opcode_V, label %._crit_edge1101 [
    i3 0, label %._crit_edge1103
    i3 1, label %._crit_edge1103
    i3 2, label %19
    i3 3, label %20
    i3 -4, label %21
    i3 -3, label %._crit_edge1105
    i3 -2, label %._crit_edge1105
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1105:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %halted_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1105:1  br label %._crit_edge1101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="opcode_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_2 = zext i6 %dr_V to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="opcode_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %regfile_V_addr_3 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="regfile_V_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="opcode_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mem_data_write_V"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
._crit_edge1103:0  switch i4 %intop_V, label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit [
    i4 0, label %0
    i4 1, label %1
    i4 2, label %2
    i4 3, label %3
    i4 4, label %4
    i4 5, label %5
    i4 6, label %6
    i4 7, label %7
    i4 -8, label %8
    i4 -7, label %9
    i4 -6, label %10
    i4 -5, label %11
    i4 -4, label %12
    i4 -3, label %13
    i4 -2, label %16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="14"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="14"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %17, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="13"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
<literal name="intop_V" val="13"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
<literal name="intop_V" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_14, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1101:0  %t_V_load_2 = load i32* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1101:1  %pc_V_3 = add nsw i32 %t_V_load_2, 1

]]></Node>
<StgValue><ssdm name="pc_V_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1101:2  store i32 %pc_V_3, i32* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="opcode_V" val="5"/>
</and_exp><and_exp><literal name="opcode_V" val="6"/>
</and_exp><and_exp><literal name="opcode_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1101:3  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %addr_V_1 = add i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="addr_V_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mem_data_write_V"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = sext i32 %addr_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %data_memory_V_addr_1 = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="data_memory_V_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 %mem_data_write_V, i32* %data_memory_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %pc_V_2 = add nsw i32 %t_V_load_1, 1

]]></Node>
<StgValue><ssdm name="pc_V_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %pc_V_2, i32* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %addr_V = add i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = sext i32 %addr_V to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_memory_V_addr = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="data_memory_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

]]></Node>
<StgValue><ssdm name="mem_data_read_V"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %pc_V_1 = add nsw i32 %t_V_load_1, 1

]]></Node>
<StgValue><ssdm name="pc_V_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %pc_V_1, i32* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

]]></Node>
<StgValue><ssdm name="mem_data_read_V"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_9 = zext i6 %dr_V to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %regfile_V_addr_2 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="regfile_V_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %mem_data_read_V, i32* %regfile_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = icmp eq i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:1  %p_0130_0_pn = select i1 %tmp_6, i10 %offset_V, i10 1

]]></Node>
<StgValue><ssdm name="p_0130_0_pn"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
:2  %p_0130_0_pn_cast = sext i10 %p_0130_0_pn to i32

]]></Node>
<StgValue><ssdm name="p_0130_0_pn_cast"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %pc_V = add nsw i32 %p_0130_0_pn_cast, %t_V_load_1

]]></Node>
<StgValue><ssdm name="pc_V"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %pc_V, i32* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_6 = ashr i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sh_V_2 = sub i32 0, %rhs_V

]]></Node>
<StgValue><ssdm name="sh_V_2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_7 = shl i32 %op1_V, %sh_V_2

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_4 = shl i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sh_V_1 = sub i32 0, %rhs_V

]]></Node>
<StgValue><ssdm name="sh_V_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_5 = ashr i32 %op1_V, %sh_V_1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="intop_V" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_12 = xor i32 %op1_V, -1

]]></Node>
<StgValue><ssdm name="result_V_12"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="intop_V" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="intop_V" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_9 = or i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="intop_V" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="intop_V" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_8 = and i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="intop_V" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="intop_V" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_assign_6 = icmp ne i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="intop_V" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1">
<![CDATA[
:1  %result_V_9 = zext i1 %val_assign_6 to i32

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="intop_V" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="intop_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_assign_5 = icmp eq i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="intop_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1">
<![CDATA[
:1  %result_V_8 = zext i1 %val_assign_5 to i32

]]></Node>
<StgValue><ssdm name="result_V_8"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="intop_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="intop_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %slt1 = icmp slt i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="intop_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev1 = xor i1 %slt1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="intop_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1">
<![CDATA[
:2  %result_V_7 = zext i1 %rev1 to i32

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="intop_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="intop_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %slt = icmp slt i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="intop_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="intop_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1">
<![CDATA[
:2  %result_V_6 = zext i1 %rev to i32

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="intop_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="intop_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_assign_2 = icmp slt i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="intop_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1">
<![CDATA[
:1  %result_V_5 = zext i1 %val_assign_2 to i32

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="intop_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="intop_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_assign_1 = icmp sgt i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="intop_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1">
<![CDATA[
:1  %result_V_4 = zext i1 %val_assign_1 to i32

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="intop_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="199" st_id="19" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="205" st_id="25" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="213" st_id="33" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="215" st_id="35" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="217" st_id="37" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="218" st_id="38" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="219" st_id="39" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="220" st_id="40" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="221" st_id="41" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="222" st_id="42" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="223" st_id="43" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="225" st_id="45" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="226" st_id="46" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="227" st_id="47" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="228" st_id="48" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="229" st_id="49" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="230" st_id="50" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="231" st_id="51" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="233" st_id="52" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_2 = mul i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="234" st_id="53" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_2 = mul i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="235" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="236" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="intop_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V_1 = sub i32 %op1_V, %rhs_V

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="237" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="intop_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="intop_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_V = add i32 %rhs_V, %op1_V

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="239" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="intop_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="240" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %p_1 = phi i32 [ %result_V_12, %12 ], [ %r_V_9, %11 ], [ %r_V_8, %10 ], [ %result_V_9, %9 ], [ %result_V_8, %8 ], [ %result_V_7, %7 ], [ %result_V_6, %6 ], [ %result_V_5, %5 ], [ %result_V_4, %4 ], [ %result_V_3, %3 ], [ %result_V_2, %2 ], [ %result_V_1, %1 ], [ %result_V, %0 ], [ %r_V_5, %14 ], [ %r_V_4, %15 ], [ %r_V_7, %17 ], [ %r_V_6, %18 ], [ 0, %._crit_edge1103 ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="241" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %t_V_load = load i32* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="242" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %tmp_7 = zext i6 %dr_V to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="243" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %regfile_V_addr_4 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="regfile_V_addr_4"/></StgValue>
</operation>

<operation id="244" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  store i32 %p_1, i32* %regfile_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %pc_V_4 = add nsw i32 %t_V_load, 1

]]></Node>
<StgValue><ssdm name="pc_V_4"/></StgValue>
</operation>

<operation id="246" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  store i32 %pc_V_4, i32* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="opcode_V" val="0"/>
</and_exp><and_exp><literal name="opcode_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
