
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1

# Written on Mon Oct 28 18:36:49 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------
0 -       System                       100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                             
0 -       PLL|CLKOP_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     64   
=============================================================================================================


Clock Load Summary
******************

                             Clock     Source                            Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                        Load      Pin                               Seq Example                    Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
System                       0         -                                 -                              -                 -            
                                                                                                                                       
PLL|CLKOP_inferred_clock     64        PLL1.PLLInst_0.CLKOP(EHXPLLJ)     ncoGen.phase_accum[63:0].C     -                 -            
=======================================================================================================================================
