Fitter report for DirectDigitalSynthesizer
Thu Jun 27 10:42:28 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. Fitter Device Options
 22. Operating Settings and Conditions
 23. Fitter Messages
 24. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Thu Jun 27 10:42:28 2019           ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DirectDigitalSynthesizer                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone II                                  ;
; Device                             ; EP2C5Q208C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,055 / 4,608 ( 23 % )                      ;
;     Total combinational functions  ; 1,047 / 4,608 ( 23 % )                      ;
;     Dedicated logic registers      ; 106 / 4,608 ( 2 % )                         ;
; Total registers                    ; 106                                         ;
; Total pins                         ; 60 / 142 ( 42 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,097,152 / 119,808 ( 1750 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C5Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1733 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1733 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1730    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 1,055 / 4,608 ( 23 % )         ;
;     -- Combinational with no register       ; 949                            ;
;     -- Register only                        ; 8                              ;
;     -- Combinational with a register        ; 98                             ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 553                            ;
;     -- 3 input functions                    ; 212                            ;
;     -- <=2 input functions                  ; 282                            ;
;     -- Register only                        ; 8                              ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 721                            ;
;     -- arithmetic mode                      ; 326                            ;
;                                             ;                                ;
; Total registers*                            ; 106 / 5,010 ( 2 % )            ;
;     -- Dedicated logic registers            ; 106 / 4,608 ( 2 % )            ;
;     -- I/O registers                        ; 0 / 402 ( 0 % )                ;
;                                             ;                                ;
; Total LABs                                  ; Not available                  ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 60 / 142 ( 42 % )              ;
;     -- Clock pins                           ; 0 / 4 ( 0 % )                  ;
;                                             ;                                ;
; Global signals                              ; 5                              ;
; M4Ks                                        ; 512 / 26 ( 1969 % )            ;
; Total block memory bits                     ; 2,097,152 / 119,808 ( 1750 % ) ;
; Total block memory implementation bits      ; 2,359,296 / 119,808 ( 1969 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                 ;
; PLLs                                        ; 0 / 2 ( 0 % )                  ;
; Global clocks                               ; 5 / 8 ( 63 % )                 ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; Maximum fan-out                             ; 586                            ;
; Highest non-global fan-out                  ; 514                            ;
; Total fan-out                               ; 10834                          ;
; Average fan-out                             ; 6.25                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                    ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name           ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; OutMode[0]     ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; OutMode[1]     ; Unassigned ; --       ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[0]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[10]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[11]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[12]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[13]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[14]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[15]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[16]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[17]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[18]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[19]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[1]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[20]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[21]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[22]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[23]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[24]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[25]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[26]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[27]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[28]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[29]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[2]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[30]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[31]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[3]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[4]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[5]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[6]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[7]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[8]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; PWMDuty[9]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SwitchMicroadd ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SwitchMicrosub ; Unassigned ; --       ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SwitchNanoadd  ; Unassigned ; --       ; 62                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SwitchNanosub  ; Unassigned ; --       ; 35                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Switchadd      ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Switchsub      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk            ; Unassigned ; --       ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; phaseadd       ; Unassigned ; --       ; 33                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; phasesub       ; Unassigned ; --       ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+----------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                          ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; SignalOut[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SignalOut[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 34 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 35 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 37 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 36 ( 0 % ) ; 3.3V          ; --           ;
; Unknown  ; 63             ; --            ;              ;
+----------+----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ; 10         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 14       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 12         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 13         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 14         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 15         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ; 16         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 17         ; 1        ; ^DATA0         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 18         ; 1        ; ^DCLK          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 19         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 20         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 21         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 22         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 23         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 24         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 25         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 26         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 27         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ; 28         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 34       ; 29         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 35       ; 30         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 36       ; 31         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 37       ; 32         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 38       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 34         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 40       ; 35         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 41       ; 36         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 44       ; 38         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 45       ; 39         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 46       ; 40         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 41         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 48       ; 42         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 43         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 57       ; 44         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 45         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 46         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 47         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 48         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 49         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 50         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 52         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 68       ; 53         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 54         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 57         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 58         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 59         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 75       ; 60         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 76       ; 63         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 64         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 65         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 81       ; 66         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 67         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 68         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 69         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 70         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 71         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 72         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 73         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 74         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 75         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 76         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 77         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 78         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 79         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 80         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 102      ; 81         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 103      ; 82         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 104      ; 83         ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 105      ; 84         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 85         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ; 86         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 108      ; 87         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 89         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 111      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 90         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 113      ; 91         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 114      ; 92         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 115      ; 93         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 116      ; 94         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 117      ; 95         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 118      ; 96         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 119      ; 97         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 120      ; 98         ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 121      ; 99         ; 3        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 100        ; 3        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 101        ; 3        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 102        ; 3        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 103        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 104        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ; 105        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 106        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 107        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 108        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 133      ; 109        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 110        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 111        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 112        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 113        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 114        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 115        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ; 116        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 143      ; 117        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 118        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 145      ; 119        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 146      ; 120        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 147      ; 121        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 123        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 150      ; 124        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 151      ; 125        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 152      ; 126        ; 3        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 153      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 127        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 161      ; 128        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 162      ; 129        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 163      ; 130        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 164      ; 131        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 165      ; 132        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 134        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 169      ; 135        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 170      ; 137        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 171      ; 138        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 139        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 174      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 140        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 176      ; 141        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 177      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 144        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 180      ; 145        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 181      ; 146        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 147        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 148        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 186      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 149        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 188      ; 150        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 189      ; 151        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 190      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 152        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 192      ; 153        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 193      ; 154        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 155        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 196      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 158        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 198      ; 159        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 199      ; 162        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 200      ; 163        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 201      ; 164        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 165        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 204      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 166        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 206      ; 167        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 207      ; 168        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 169        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 0 (0)       ; 106 (0)                   ; 0 (0)         ; 2097152     ; 0            ; 0       ; 0         ; 60   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top                                                                                                                  ;              ;
;    |ClockGenerator:C1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ClockGenerator:C1                                                                                                ;              ;
;    |ControlPanel:Control|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ControlPanel:Control                                                                                             ;              ;
;    |PWMWave:P1|                              ; 0 (0)       ; 65 (65)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PWMWave:P1                                                                                                       ;              ;
;    |PWMWave:P2|                              ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PWMWave:P2                                                                                                       ;              ;
;    |SinWave:S1|                              ; 0 (0)       ; 8 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1                                                                                                       ;              ;
;       |SinROM:ROM1|                          ; 0 (0)       ; 8 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1|SinROM:ROM1                                                                                           ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 8 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component                                                           ;              ;
;             |altsyncram_nj71:auto_generated| ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated                            ;              ;
;                |decode_ppa:deep_decode|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode     ;              ;
;                |mux_olb:mux2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2               ;              ;
;    |TriangularWave:T1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|TriangularWave:T1                                                                                                ;              ;
;       |TriangularROM:ROM1|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|TriangularWave:T1|TriangularROM:ROM1                                                                             ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component                                             ;              ;
;             |altsyncram_1881:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated              ;              ;
;                |mux_olb:mux2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2 ;              ;
;    |phase:phaseControler|                    ; 0 (0)       ; 32 (32)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|phase:phaseControler                                                                                             ;              ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; SignalOut[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[4]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[5]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[6]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[7]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[8]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[9]   ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[10]  ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[11]  ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[12]  ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[13]  ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[14]  ; Output   ; --            ; --            ; --                    ; --  ;
; SignalOut[15]  ; Output   ; --            ; --            ; --                    ; --  ;
; reset          ; Input    ; 0             ; 0             ; --                    ; --  ;
; OutMode[1]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; OutMode[0]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[31]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[30]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[29]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[28]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[27]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[26]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[25]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[24]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[23]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[22]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[21]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[20]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[19]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[18]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[17]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[16]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[15]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[14]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[13]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[12]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[11]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[10]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[9]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[8]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[7]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[6]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[5]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[4]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[3]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[2]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[1]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; PWMDuty[0]     ; Input    ; 0             ; 0             ; --                    ; --  ;
; clk            ; Input    ; 0             ; 0             ; --                    ; --  ;
; phaseadd       ; Input    ; 0             ; 0             ; --                    ; --  ;
; phasesub       ; Input    ; 0             ; 0             ; --                    ; --  ;
; SwitchNanoadd  ; Input    ; 0             ; 0             ; --                    ; --  ;
; SwitchNanosub  ; Input    ; 0             ; 0             ; --                    ; --  ;
; SwitchMicroadd ; Input    ; 0             ; 0             ; --                    ; --  ;
; Switchadd      ; Input    ; 0             ; 0             ; --                    ; --  ;
; SwitchMicrosub ; Input    ; 0             ; 0             ; --                    ; --  ;
; Switchsub      ; Input    ; 0             ; 0             ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; reset               ;                   ;         ;
; OutMode[1]          ;                   ;         ;
; OutMode[0]          ;                   ;         ;
; PWMDuty[31]         ;                   ;         ;
; PWMDuty[30]         ;                   ;         ;
; PWMDuty[29]         ;                   ;         ;
; PWMDuty[28]         ;                   ;         ;
; PWMDuty[27]         ;                   ;         ;
; PWMDuty[26]         ;                   ;         ;
; PWMDuty[25]         ;                   ;         ;
; PWMDuty[24]         ;                   ;         ;
; PWMDuty[23]         ;                   ;         ;
; PWMDuty[22]         ;                   ;         ;
; PWMDuty[21]         ;                   ;         ;
; PWMDuty[20]         ;                   ;         ;
; PWMDuty[19]         ;                   ;         ;
; PWMDuty[18]         ;                   ;         ;
; PWMDuty[17]         ;                   ;         ;
; PWMDuty[16]         ;                   ;         ;
; PWMDuty[15]         ;                   ;         ;
; PWMDuty[14]         ;                   ;         ;
; PWMDuty[13]         ;                   ;         ;
; PWMDuty[12]         ;                   ;         ;
; PWMDuty[11]         ;                   ;         ;
; PWMDuty[10]         ;                   ;         ;
; PWMDuty[9]          ;                   ;         ;
; PWMDuty[8]          ;                   ;         ;
; PWMDuty[7]          ;                   ;         ;
; PWMDuty[6]          ;                   ;         ;
; PWMDuty[5]          ;                   ;         ;
; PWMDuty[4]          ;                   ;         ;
; PWMDuty[3]          ;                   ;         ;
; PWMDuty[2]          ;                   ;         ;
; PWMDuty[1]          ;                   ;         ;
; PWMDuty[0]          ;                   ;         ;
; clk                 ;                   ;         ;
; phaseadd            ;                   ;         ;
; phasesub            ;                   ;         ;
; SwitchNanoadd       ;                   ;         ;
; SwitchNanosub       ;                   ;         ;
; SwitchMicroadd      ;                   ;         ;
; Switchadd           ;                   ;         ;
; SwitchMicrosub      ;                   ;         ;
; Switchsub           ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ClockGenerator:C1|Add4~6                                                                                                       ; Unassigned ; 3       ; Latch enable               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; ClockGenerator:C1|Step[31]~2                                                                                                   ; Unassigned ; 28      ; Latch enable               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; ClockGenerator:C1|Step[3]~54                                                                                                   ; Unassigned ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1072w[3]   ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1089w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1099w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1109w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1119w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1129w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1139w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1149w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1168w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1179w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1189w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1199w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1209w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1219w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1229w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1239w[3]~0 ; Unassigned ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                            ; Unassigned ; 586     ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; phaseadd                                                                                                                       ; Unassigned ; 64      ; Async. clear, Latch enable ; yes    ; Global Clock         ; Not Available    ; --                        ;
; phasesub                                                                                                                       ; Unassigned ; 32      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                               ;
+------------------------------+------------+---------+----------------------+------------------+---------------------------+
; Name                         ; Location   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+------------+---------+----------------------+------------------+---------------------------+
; ClockGenerator:C1|Add4~6     ; Unassigned ; 3       ; Global Clock         ; Not Available    ; --                        ;
; ClockGenerator:C1|Step[31]~2 ; Unassigned ; 28      ; Global Clock         ; Not Available    ; --                        ;
; clk                          ; Unassigned ; 586     ; Global Clock         ; Not Available    ; --                        ;
; phaseadd                     ; Unassigned ; 64      ; Global Clock         ; Not Available    ; --                        ;
; phasesub                     ; Unassigned ; 32      ; Global Clock         ; Not Available    ; --                        ;
+------------------------------+------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; PWMWave:P1|SynthesisedPhase[16]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[17]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[18]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[19]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[20]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[21]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[22]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[23]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[24]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[25]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[26]                                                                                                ; 514     ;
; PWMWave:P1|SynthesisedPhase[27]                                                                                                ; 514     ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|out_address_reg_a[0]                     ; 256     ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|out_address_reg_a[1]                     ; 192     ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|out_address_reg_a[2]                     ; 96      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|out_address_reg_a[3]                     ; 64      ;
; SwitchNanoadd                                                                                                                  ; 62      ;
; ClockGenerator:C1|Step[10]~1                                                                                                   ; 43      ;
; ClockGenerator:C1|Step[10]~0                                                                                                   ; 42      ;
; SwitchNanosub                                                                                                                  ; 35      ;
; OutMode[1]                                                                                                                     ; 33      ;
; phaseadd                                                                                                                       ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1219w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1239w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1209w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1229w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1179w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1199w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1168w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1189w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1109w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1072w[3]   ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1099w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1089w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1149w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1119w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1139w[3]~0 ; 32      ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|decode_ppa:deep_decode|w_anode1129w[3]~0 ; 32      ;
; ClockGenerator:C1|Step[31]~3                                                                                                   ; 22      ;
; PWMWave:P1|SynthesisedPhase[28]                                                                                                ; 19      ;
; PWMWave:P1|SynthesisedPhase[29]                                                                                                ; 19      ;
; PWMWave:P1|SynthesisedPhase[30]                                                                                                ; 19      ;
; PWMWave:P1|SynthesisedPhase[31]                                                                                                ; 19      ;
; OutMode[0]                                                                                                                     ; 17      ;
; ControlPanel:Control|Mux15~0                                                                                                   ; 16      ;
; ClockGenerator:C1|comb~0                                                                                                       ; 11      ;
; ClockGenerator:C1|Step[4]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[5]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[6]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[7]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[8]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[9]                                                                                                      ; 10      ;
; ClockGenerator:C1|Step[10]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[11]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[12]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[13]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[14]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[15]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[16]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[17]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[18]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[19]                                                                                                     ; 10      ;
; ClockGenerator:C1|Step[20]                                                                                                     ; 10      ;
; ClockGenerator:C1|LessThan1~9                                                                                                  ; 10      ;
; ClockGenerator:C1|Step[21]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[22]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[23]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[24]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[25]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[26]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[27]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[28]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[29]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[30]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[31]                                                                                                     ; 9       ;
; ClockGenerator:C1|Step[3]                                                                                                      ; 7       ;
; phase:phaseControler|phaseInter[0]~2                                                                                           ; 6       ;
; ClockGenerator:C1|Step[0]                                                                                                      ; 5       ;
; ClockGenerator:C1|Step[1]                                                                                                      ; 5       ;
; ClockGenerator:C1|Step[2]                                                                                                      ; 5       ;
; SwitchMicroadd                                                                                                                 ; 4       ;
; SwitchMicrosub                                                                                                                 ; 3       ;
; phase:phaseControler|phaseInter[0]~1                                                                                           ; 3       ;
; phase:phaseControler|phaseInter[28]~113                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[31]~125                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[1]~5                                                                                           ; 3       ;
; phase:phaseControler|phaseInter[2]~9                                                                                           ; 3       ;
; phase:phaseControler|phaseInter[3]~13                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[4]~17                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[5]~21                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[6]~25                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[7]~29                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[8]~33                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[9]~37                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[10]~41                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[11]~45                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[12]~49                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[13]~53                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[14]~57                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[15]~61                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[16]~65                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[17]~69                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[18]~73                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[19]~77                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[20]~81                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[21]~85                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[22]~89                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[23]~93                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[24]~97                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[25]~101                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[26]~105                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[27]~109                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[29]~117                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[30]~121                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[28]~114                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[31]~126                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[1]~6                                                                                           ; 3       ;
; phase:phaseControler|phaseInter[2]~10                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[3]~14                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[4]~18                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[5]~22                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[6]~26                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[7]~30                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[8]~34                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[9]~38                                                                                          ; 3       ;
; phase:phaseControler|phaseInter[10]~42                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[11]~46                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[12]~50                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[13]~54                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[14]~58                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[15]~62                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[16]~66                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[17]~70                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[18]~74                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[19]~78                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[20]~82                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[21]~86                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[22]~90                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[23]~94                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[24]~98                                                                                         ; 3       ;
; phase:phaseControler|phaseInter[25]~102                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[26]~106                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[27]~110                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[29]~118                                                                                        ; 3       ;
; phase:phaseControler|phaseInter[30]~122                                                                                        ; 3       ;
; Switchadd                                                                                                                      ; 2       ;
; ClockGenerator:C1|LessThan1~8                                                                                                  ; 2       ;
; ClockGenerator:C1|LessThan1~7                                                                                                  ; 2       ;
; ClockGenerator:C1|LessThan1~4                                                                                                  ; 2       ;
; phase:phaseControler|Add0~89                                                                                                   ; 2       ;
; phase:phaseControler|Add0~87                                                                                                   ; 2       ;
; phase:phaseControler|Add0~85                                                                                                   ; 2       ;
; phase:phaseControler|Add0~83                                                                                                   ; 2       ;
; phase:phaseControler|Add0~81                                                                                                   ; 2       ;
; phase:phaseControler|Add0~79                                                                                                   ; 2       ;
; phase:phaseControler|Add0~77                                                                                                   ; 2       ;
; phase:phaseControler|Add0~75                                                                                                   ; 2       ;
; phase:phaseControler|Add0~73                                                                                                   ; 2       ;
; phase:phaseControler|Add0~71                                                                                                   ; 2       ;
; phase:phaseControler|Add0~69                                                                                                   ; 2       ;
; phase:phaseControler|Add0~67                                                                                                   ; 2       ;
; phase:phaseControler|Add0~65                                                                                                   ; 2       ;
; phase:phaseControler|Add0~63                                                                                                   ; 2       ;
; phase:phaseControler|Add0~61                                                                                                   ; 2       ;
; phase:phaseControler|Add0~59                                                                                                   ; 2       ;
; phase:phaseControler|Add0~57                                                                                                   ; 2       ;
; phase:phaseControler|Add0~55                                                                                                   ; 2       ;
; phase:phaseControler|Add0~53                                                                                                   ; 2       ;
; phase:phaseControler|Add0~51                                                                                                   ; 2       ;
; phase:phaseControler|Add0~49                                                                                                   ; 2       ;
; phase:phaseControler|Add0~47                                                                                                   ; 2       ;
; phase:phaseControler|Add0~45                                                                                                   ; 2       ;
; phase:phaseControler|Add0~43                                                                                                   ; 2       ;
; phase:phaseControler|Add0~41                                                                                                   ; 2       ;
; phase:phaseControler|Add0~39                                                                                                   ; 2       ;
; phase:phaseControler|Add0~37                                                                                                   ; 2       ;
; phase:phaseControler|Add0~35                                                                                                   ; 2       ;
; phase:phaseControler|Add0~33                                                                                                   ; 2       ;
; phase:phaseControler|Add0~31                                                                                                   ; 2       ;
; phase:phaseControler|Add0~29                                                                                                   ; 2       ;
; PWMWave:P1|address[0]                                                                                                          ; 2       ;
; PWMWave:P1|address[1]                                                                                                          ; 2       ;
; PWMWave:P1|address[2]                                                                                                          ; 2       ;
; PWMWave:P1|address[3]                                                                                                          ; 2       ;
; PWMWave:P1|address[4]                                                                                                          ; 2       ;
; PWMWave:P1|address[5]                                                                                                          ; 2       ;
; PWMWave:P1|address[6]                                                                                                          ; 2       ;
; PWMWave:P1|address[7]                                                                                                          ; 2       ;
; PWMWave:P1|address[8]                                                                                                          ; 2       ;
; PWMWave:P1|address[9]                                                                                                          ; 2       ;
; PWMWave:P1|address[10]                                                                                                         ; 2       ;
; PWMWave:P1|address[11]                                                                                                         ; 2       ;
; PWMWave:P1|address[12]                                                                                                         ; 2       ;
; PWMWave:P1|address[13]                                                                                                         ; 2       ;
; PWMWave:P1|address[14]                                                                                                         ; 2       ;
; PWMWave:P1|address[15]                                                                                                         ; 2       ;
; PWMWave:P1|address[16]                                                                                                         ; 2       ;
; PWMWave:P1|address[17]                                                                                                         ; 2       ;
; PWMWave:P1|address[18]                                                                                                         ; 2       ;
; PWMWave:P1|address[19]                                                                                                         ; 2       ;
; PWMWave:P1|address[20]                                                                                                         ; 2       ;
; PWMWave:P1|address[21]                                                                                                         ; 2       ;
; PWMWave:P1|address[22]                                                                                                         ; 2       ;
; PWMWave:P1|address[23]                                                                                                         ; 2       ;
; PWMWave:P1|address[24]                                                                                                         ; 2       ;
; PWMWave:P1|address[25]                                                                                                         ; 2       ;
; PWMWave:P1|address[26]                                                                                                         ; 2       ;
; PWMWave:P1|address[27]                                                                                                         ; 2       ;
; PWMWave:P1|address[28]                                                                                                         ; 2       ;
; PWMWave:P1|address[29]                                                                                                         ; 2       ;
; PWMWave:P1|address[30]                                                                                                         ; 2       ;
; PWMWave:P1|address[31]                                                                                                         ; 2       ;
; PWMWave:P1|SynthesisedPhase[0]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[1]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[2]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[3]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[4]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[5]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[6]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[7]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[8]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[9]                                                                                                 ; 2       ;
; PWMWave:P1|SynthesisedPhase[10]                                                                                                ; 2       ;
; PWMWave:P1|SynthesisedPhase[11]                                                                                                ; 2       ;
; PWMWave:P1|SynthesisedPhase[12]                                                                                                ; 2       ;
; PWMWave:P1|SynthesisedPhase[13]                                                                                                ; 2       ;
; PWMWave:P1|SynthesisedPhase[14]                                                                                                ; 2       ;
; PWMWave:P1|SynthesisedPhase[15]                                                                                                ; 2       ;
; Switchsub                                                                                                                      ; 1       ;
; PWMDuty[0]                                                                                                                     ; 1       ;
; PWMDuty[1]                                                                                                                     ; 1       ;
; PWMDuty[2]                                                                                                                     ; 1       ;
; PWMDuty[3]                                                                                                                     ; 1       ;
; PWMDuty[4]                                                                                                                     ; 1       ;
; PWMDuty[5]                                                                                                                     ; 1       ;
; PWMDuty[6]                                                                                                                     ; 1       ;
; PWMDuty[7]                                                                                                                     ; 1       ;
; PWMDuty[8]                                                                                                                     ; 1       ;
; PWMDuty[9]                                                                                                                     ; 1       ;
; PWMDuty[10]                                                                                                                    ; 1       ;
; PWMDuty[11]                                                                                                                    ; 1       ;
; PWMDuty[12]                                                                                                                    ; 1       ;
; PWMDuty[13]                                                                                                                    ; 1       ;
; PWMDuty[14]                                                                                                                    ; 1       ;
; PWMDuty[15]                                                                                                                    ; 1       ;
; PWMDuty[16]                                                                                                                    ; 1       ;
; PWMDuty[17]                                                                                                                    ; 1       ;
; PWMDuty[18]                                                                                                                    ; 1       ;
; PWMDuty[19]                                                                                                                    ; 1       ;
; PWMDuty[20]                                                                                                                    ; 1       ;
; PWMDuty[21]                                                                                                                    ; 1       ;
; PWMDuty[22]                                                                                                                    ; 1       ;
; PWMDuty[23]                                                                                                                    ; 1       ;
; PWMDuty[24]                                                                                                                    ; 1       ;
; PWMDuty[25]                                                                                                                    ; 1       ;
; PWMDuty[26]                                                                                                                    ; 1       ;
; PWMDuty[27]                                                                                                                    ; 1       ;
; PWMDuty[28]                                                                                                                    ; 1       ;
; PWMDuty[29]                                                                                                                    ; 1       ;
; PWMDuty[30]                                                                                                                    ; 1       ;
; PWMDuty[31]                                                                                                                    ; 1       ;
; ClockGenerator:C1|Step[4]~64                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[7]~63                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[8]~62                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[9]~61                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[13]~60                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[15]~59                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[17]~58                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[18]~57                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[19]~56                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[20]~55                                                                                                  ; 1       ;
; PWMWave:P1|PWMout[0]~0                                                                                                         ; 1       ;
; ClockGenerator:C1|Add4~138                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~137                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~136                                                                                                     ; 1       ;
; phase:phaseControler|phaseInter[0]~3                                                                                           ; 1       ;
; phase:phaseControler|phaseInter[28]~115                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[31]~127                                                                                        ; 1       ;
; ClockGenerator:C1|Add4~135                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~134                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~133                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[3]~54                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~132                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~131                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~130                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~129                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~128                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[4]~53                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[4]~52                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~127                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~126                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[5]~51                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[5]~50                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~125                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~124                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[6]~49                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[6]~48                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~123                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~122                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[7]~47                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[7]~46                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~121                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~120                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[8]~45                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[8]~44                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~119                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~118                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[9]~43                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[9]~42                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~117                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~116                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[10]~41                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[10]~40                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~115                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~114                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[11]~39                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[11]~38                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~113                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~112                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[12]~37                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[12]~36                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~111                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~110                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[13]~35                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[13]~34                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~109                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~108                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[14]~33                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[14]~32                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~107                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~106                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[15]~31                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[15]~30                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~105                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~104                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[16]~29                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[16]~28                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~103                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~102                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[17]~27                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[17]~26                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~101                                                                                                     ; 1       ;
; ClockGenerator:C1|Add4~100                                                                                                     ; 1       ;
; ClockGenerator:C1|Step[18]~25                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[18]~24                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~99                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~98                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[19]~23                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[19]~22                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~97                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~96                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[20]~21                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[20]~20                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~95                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~94                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[21]~19                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[21]~18                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~93                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~92                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[22]~17                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[22]~16                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~91                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~90                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[23]~15                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[23]~14                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~89                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~88                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[24]~13                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[24]~12                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~87                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~86                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[25]~11                                                                                                  ; 1       ;
; ClockGenerator:C1|Step[25]~10                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~85                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~84                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[26]~9                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[26]~8                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~83                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~82                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[27]~7                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[27]~6                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~81                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~80                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~79                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~78                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~77                                                                                                      ; 1       ;
; ClockGenerator:C1|Step[29]~5                                                                                                   ; 1       ;
; ClockGenerator:C1|Step[29]~4                                                                                                   ; 1       ;
; ClockGenerator:C1|Add4~76                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~75                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~74                                                                                                      ; 1       ;
; ClockGenerator:C1|LessThan0~6                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~5                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~4                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~3                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~2                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~1                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan0~0                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~6                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~5                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~3                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~2                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~1                                                                                                  ; 1       ;
; ClockGenerator:C1|LessThan1~0                                                                                                  ; 1       ;
; ClockGenerator:C1|Add4~73                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~72                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~71                                                                                                      ; 1       ;
; ClockGenerator:C1|Add4~6                                                                                                       ; 1       ;
; phase:phaseControler|phaseInter[0]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[1]~7                                                                                           ; 1       ;
; phase:phaseControler|phaseInter[2]~11                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[3]~15                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[4]~19                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[5]~23                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[6]~27                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[7]~31                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[8]~35                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[9]~39                                                                                          ; 1       ;
; phase:phaseControler|phaseInter[10]~43                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[11]~47                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[12]~51                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[13]~55                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[14]~59                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[15]~63                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[16]~67                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[17]~71                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[18]~75                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[19]~79                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[20]~83                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[21]~87                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[22]~91                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[23]~95                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[24]~99                                                                                         ; 1       ;
; phase:phaseControler|phaseInter[25]~103                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[26]~107                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[27]~111                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[28]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[29]~119                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[30]~123                                                                                        ; 1       ;
; phase:phaseControler|phaseInter[31]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[1]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[2]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[3]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[4]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[5]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[6]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[7]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[8]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[9]~_emulated                                                                                   ; 1       ;
; phase:phaseControler|phaseInter[10]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[11]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[12]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[13]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[14]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[15]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[16]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[17]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[18]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[19]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[20]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[21]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[22]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[23]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[24]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[25]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[26]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[27]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[29]~_emulated                                                                                  ; 1       ;
; phase:phaseControler|phaseInter[30]~_emulated                                                                                  ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|address_reg_a[3]                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|address_reg_a[2]                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|address_reg_a[1]                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|address_reg_a[0]                         ; 1       ;
; PWMWave:P2|LessThan0~10                                                                                                        ; 1       ;
; PWMWave:P2|LessThan0~9                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~8                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~7                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~6                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~5                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~4                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~3                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~2                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~1                                                                                                         ; 1       ;
; PWMWave:P2|LessThan0~0                                                                                                         ; 1       ;
; ControlPanel:Control|Mux0~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux0~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~63          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~62          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~61          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~60          ; 1       ;
; ControlPanel:Control|Mux0~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux0~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~63                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~62                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~61                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~60                        ; 1       ;
; ControlPanel:Control|Mux1~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux1~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~59          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~58          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~57          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~56          ; 1       ;
; ControlPanel:Control|Mux1~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux1~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~59                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~58                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~57                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~56                        ; 1       ;
; ControlPanel:Control|Mux2~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux2~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~55          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~54          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~53          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~52          ; 1       ;
; ControlPanel:Control|Mux2~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux2~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~55                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~54                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~53                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~52                        ; 1       ;
; ControlPanel:Control|Mux3~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux3~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~51          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~50          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~49          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~48          ; 1       ;
; ControlPanel:Control|Mux3~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux3~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~51                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~50                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~49                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~48                        ; 1       ;
; ControlPanel:Control|Mux4~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux4~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~47          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~46          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~45          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~44          ; 1       ;
; ControlPanel:Control|Mux4~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux4~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~47                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~46                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~45                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~44                        ; 1       ;
; ControlPanel:Control|Mux5~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux5~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~43          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~42          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~41          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~40          ; 1       ;
; ControlPanel:Control|Mux5~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux5~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~43                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~42                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~41                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~40                        ; 1       ;
; ControlPanel:Control|Mux6~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux6~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~39          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~38          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~37          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~36          ; 1       ;
; ControlPanel:Control|Mux6~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux6~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~39                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~38                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~37                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~36                        ; 1       ;
; ControlPanel:Control|Mux7~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux7~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~35          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~34          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~33          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~32          ; 1       ;
; ControlPanel:Control|Mux7~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux7~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~35                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~34                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~33                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~32                        ; 1       ;
; ControlPanel:Control|Mux8~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux8~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~31          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~30          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~29          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~28          ; 1       ;
; ControlPanel:Control|Mux8~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux8~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~31                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~30                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~29                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~28                        ; 1       ;
; ControlPanel:Control|Mux9~16                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~15                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~14                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~13                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~12                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~11                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~10                                                                                                   ; 1       ;
; ControlPanel:Control|Mux9~9                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~8                                                                                                    ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~27          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~26          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~25          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~24          ; 1       ;
; ControlPanel:Control|Mux9~7                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~6                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~5                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~4                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~3                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~2                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~1                                                                                                    ; 1       ;
; ControlPanel:Control|Mux9~0                                                                                                    ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~27                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~26                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~25                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~24                        ; 1       ;
; ControlPanel:Control|Mux10~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux10~9                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~8                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~23          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~22          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~21          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~20          ; 1       ;
; ControlPanel:Control|Mux10~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~1                                                                                                   ; 1       ;
; ControlPanel:Control|Mux10~0                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~23                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~22                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~21                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~20                        ; 1       ;
; ControlPanel:Control|Mux11~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux11~9                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~8                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~19          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~18          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~17          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~16          ; 1       ;
; ControlPanel:Control|Mux11~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~1                                                                                                   ; 1       ;
; ControlPanel:Control|Mux11~0                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~19                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~18                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~17                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~16                        ; 1       ;
; ControlPanel:Control|Mux12~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux12~9                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~8                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~15          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~14          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~13          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~12          ; 1       ;
; ControlPanel:Control|Mux12~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~1                                                                                                   ; 1       ;
; ControlPanel:Control|Mux12~0                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~15                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~14                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~13                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~12                        ; 1       ;
; ControlPanel:Control|Mux13~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux13~9                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~8                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~11          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~10          ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~9           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~8           ; 1       ;
; ControlPanel:Control|Mux13~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~1                                                                                                   ; 1       ;
; ControlPanel:Control|Mux13~0                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~11                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~10                        ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~9                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~8                         ; 1       ;
; ControlPanel:Control|Mux14~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux14~9                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~8                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~7           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~6           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~5           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~4           ; 1       ;
; ControlPanel:Control|Mux14~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~1                                                                                                   ; 1       ;
; ControlPanel:Control|Mux14~0                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~7                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~6                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~5                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~4                         ; 1       ;
; ControlPanel:Control|Mux15~17                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~16                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~15                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~14                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~13                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~12                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~11                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~10                                                                                                  ; 1       ;
; ControlPanel:Control|Mux15~9                                                                                                   ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~3           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~2           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~1           ; 1       ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|mux_olb:mux2|_~0           ; 1       ;
; ControlPanel:Control|Mux15~8                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~7                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~6                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~5                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~4                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~3                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~2                                                                                                   ; 1       ;
; ControlPanel:Control|Mux15~1                                                                                                   ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~3                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~2                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~1                         ; 1       ;
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|mux_olb:mux2|_~0                         ; 1       ;
; PWMWave:P2|PWMout[0]                                                                                                           ; 1       ;
; PWMWave:P1|PWMout[0]                                                                                                           ; 1       ;
; phase:phaseControler|Add1~62                                                                                                   ; 1       ;
; ClockGenerator:C1|Add2~56                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~55                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~54                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~53                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~52                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~51                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~50                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~49                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~48                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~47                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~46                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~45                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~44                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~43                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~42                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~41                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~40                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~39                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~38                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~37                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~36                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~35                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~34                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~33                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~32                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~31                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~30                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~29                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~28                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~27                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~26                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~25                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~24                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~23                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~22                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~21                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~20                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~19                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~18                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~17                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~16                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~15                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~14                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~13                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~12                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~11                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~10                                                                                                      ; 1       ;
; ClockGenerator:C1|Add2~9                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~8                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~7                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~6                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~5                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~4                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~3                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~2                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~1                                                                                                       ; 1       ;
; ClockGenerator:C1|Add2~0                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~54                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~53                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~52                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~51                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~50                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~49                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~48                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~47                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~46                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~45                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~44                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~43                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~42                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~41                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~40                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~39                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~38                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~37                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~36                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~35                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~34                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~33                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~32                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~31                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~30                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~29                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~28                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~27                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~26                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~25                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~24                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~23                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~22                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~21                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~20                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~19                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~18                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~17                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~16                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~15                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~14                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~13                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~12                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~11                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~10                                                                                                      ; 1       ;
; ClockGenerator:C1|Add0~9                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~8                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~7                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~6                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~5                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~4                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~3                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~2                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~1                                                                                                       ; 1       ;
; ClockGenerator:C1|Add0~0                                                                                                       ; 1       ;
; ClockGenerator:C1|Add1~54                                                                                                      ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+------------+----------------------+-----------------+-----------------+
; Name                                                                                                           ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                 ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+------------+----------------------+-----------------+-----------------+
; SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ALTSYNCRAM               ; AUTO ; ROM  ; Single Clock ; 65536        ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1048576 ; 65536                       ; 16                          ; --                          ; --                          ; 1048576             ; 256  ; SineTable.mif       ; Unassigned ; Don't care           ; Don't care      ; Don't care      ;
; TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 65536        ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1048576 ; 65536                       ; 16                          ; --                          ; --                          ; 1048576             ; 256  ; TriangularTable.mif ; Unassigned ; Don't care           ; Don't care      ; Don't care      ;
+----------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------+------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP2C5Q208C8 for design "DirectDigitalSynthesizer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5Q208I8 is compatible
    Info (176445): Device EP2C8Q208C8 is compatible
    Info (176445): Device EP2C8Q208I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 108
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 60 pins of 60 total pins
    Info (169086): Pin SignalOut[0] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[1] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[2] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[3] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[4] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[5] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[6] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[7] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[8] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[9] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[10] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[11] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[12] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[13] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[14] not assigned to an exact location on the device
    Info (169086): Pin SignalOut[15] not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
    Info (169086): Pin OutMode[1] not assigned to an exact location on the device
    Info (169086): Pin OutMode[0] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[31] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[30] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[29] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[28] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[27] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[26] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[25] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[24] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[23] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[22] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[21] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[20] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[19] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[18] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[17] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[16] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[15] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[14] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[13] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[12] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[11] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[10] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[9] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[8] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[7] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[6] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[5] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[4] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[3] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[2] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[1] not assigned to an exact location on the device
    Info (169086): Pin PWMDuty[0] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin phaseadd not assigned to an exact location on the device
    Info (169086): Pin phasesub not assigned to an exact location on the device
    Info (169086): Pin SwitchNanoadd not assigned to an exact location on the device
    Info (169086): Pin SwitchNanosub not assigned to an exact location on the device
    Info (169086): Pin SwitchMicroadd not assigned to an exact location on the device
    Info (169086): Pin Switchadd not assigned to an exact location on the device
    Info (169086): Pin SwitchMicrosub not assigned to an exact location on the device
    Info (169086): Pin Switchsub not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DirectDigitalSynthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|Add0~89|combout"
    Warning (332126): Node "phaseControler|phaseInter[31]~126|datad"
    Warning (332126): Node "phaseControler|phaseInter[31]~126|combout"
    Warning (332126): Node "phaseControler|Add0~89|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|Add0~87|combout"
    Warning (332126): Node "phaseControler|phaseInter[30]~122|datad"
    Warning (332126): Node "phaseControler|phaseInter[30]~122|combout"
    Warning (332126): Node "phaseControler|Add0~87|dataa"
Warning (332125): Found combinational loop of 558 nodes
    Warning (332126): Node "C1|comb~0|combout"
    Warning (332126): Node "C1|Step[17]|datac"
    Warning (332126): Node "C1|Step[17]|combout"
    Warning (332126): Node "C1|Step[17]~58|datac"
    Warning (332126): Node "C1|Step[17]~58|combout"
    Warning (332126): Node "C1|Step[17]|datab"
    Warning (332126): Node "C1|LessThan1~5|datad"
    Warning (332126): Node "C1|LessThan1~5|combout"
    Warning (332126): Node "C1|LessThan1~7|datac"
    Warning (332126): Node "C1|LessThan1~7|combout"
    Warning (332126): Node "C1|LessThan1~9|dataa"
    Warning (332126): Node "C1|LessThan1~9|combout"
    Warning (332126): Node "C1|Step[20]|datad"
    Warning (332126): Node "C1|Step[20]|combout"
    Warning (332126): Node "C1|LessThan0~6|dataa"
    Warning (332126): Node "C1|LessThan0~6|combout"
    Warning (332126): Node "C1|comb~0|datad"
    Warning (332126): Node "C1|LessThan1~5|dataa"
    Warning (332126): Node "C1|Add0~32|dataa"
    Warning (332126): Node "C1|Add0~32|combout"
    Warning (332126): Node "C1|Step[20]~21|dataa"
    Warning (332126): Node "C1|Step[20]~21|combout"
    Warning (332126): Node "C1|Add4~96|datab"
    Warning (332126): Node "C1|Add4~96|combout"
    Warning (332126): Node "C1|Add4~97|dataa"
    Warning (332126): Node "C1|Add4~97|combout"
    Warning (332126): Node "C1|Step[20]~55|datab"
    Warning (332126): Node "C1|Step[20]~55|combout"
    Warning (332126): Node "C1|Step[20]|datab"
    Warning (332126): Node "C1|Add3~34|dataa"
    Warning (332126): Node "C1|Add3~34|combout"
    Warning (332126): Node "C1|Step[20]~20|datab"
    Warning (332126): Node "C1|Step[20]~20|combout"
    Warning (332126): Node "C1|Step[20]~21|datac"
    Warning (332126): Node "C1|Add1~32|dataa"
    Warning (332126): Node "C1|Add1~32|combout"
    Warning (332126): Node "C1|Step[20]~21|datad"
    Warning (332126): Node "C1|Add5~40|dataa"
    Warning (332126): Node "C1|Add5~40|combout"
    Warning (332126): Node "C1|Add4~96|datac"
    Warning (332126): Node "C1|Add4~47|dataa"
    Warning (332126): Node "C1|Add4~47|combout"
    Warning (332126): Node "C1|Add4~97|datab"
    Warning (332126): Node "C1|Step[20]~55|datac"
    Warning (332126): Node "C1|Add2~34|dataa"
    Warning (332126): Node "C1|Add2~34|combout"
    Warning (332126): Node "C1|Step[20]~20|datad"
    Warning (332126): Node "C1|Step[19]|datad"
    Warning (332126): Node "C1|Step[19]|combout"
    Warning (332126): Node "C1|LessThan0~6|datab"
    Warning (332126): Node "C1|LessThan1~5|datab"
    Warning (332126): Node "C1|Add3~32|dataa"
    Warning (332126): Node "C1|Add3~32|cout"
    Warning (332126): Node "C1|Add3~34|cin"
    Warning (332126): Node "C1|Add3~32|combout"
    Warning (332126): Node "C1|Step[19]~23|dataa"
    Warning (332126): Node "C1|Step[19]~23|combout"
    Warning (332126): Node "C1|Add4~98|datab"
    Warning (332126): Node "C1|Add4~98|combout"
    Warning (332126): Node "C1|Add4~99|dataa"
    Warning (332126): Node "C1|Add4~99|combout"
    Warning (332126): Node "C1|Step[19]~56|datab"
    Warning (332126): Node "C1|Step[19]~56|combout"
    Warning (332126): Node "C1|Step[19]|datab"
    Warning (332126): Node "C1|Add0~30|dataa"
    Warning (332126): Node "C1|Add0~30|cout"
    Warning (332126): Node "C1|Add0~32|cin"
    Warning (332126): Node "C1|Add0~30|combout"
    Warning (332126): Node "C1|Step[19]~22|datab"
    Warning (332126): Node "C1|Step[19]~22|combout"
    Warning (332126): Node "C1|Step[19]~23|datac"
    Warning (332126): Node "C1|Add1~30|dataa"
    Warning (332126): Node "C1|Add1~30|cout"
    Warning (332126): Node "C1|Add1~32|cin"
    Warning (332126): Node "C1|Add1~30|combout"
    Warning (332126): Node "C1|Step[19]~23|datad"
    Warning (332126): Node "C1|Add5~38|dataa"
    Warning (332126): Node "C1|Add5~38|cout"
    Warning (332126): Node "C1|Add5~40|cin"
    Warning (332126): Node "C1|Add5~38|combout"
    Warning (332126): Node "C1|Add4~98|datac"
    Warning (332126): Node "C1|Add4~45|dataa"
    Warning (332126): Node "C1|Add4~45|cout"
    Warning (332126): Node "C1|Add4~47|cin"
    Warning (332126): Node "C1|Add4~45|combout"
    Warning (332126): Node "C1|Add4~99|datab"
    Warning (332126): Node "C1|Step[19]~56|datac"
    Warning (332126): Node "C1|Add2~32|dataa"
    Warning (332126): Node "C1|Add2~32|combout"
    Warning (332126): Node "C1|Step[19]~22|datad"
    Warning (332126): Node "C1|Add2~32|cout"
    Warning (332126): Node "C1|Add2~34|cin"
    Warning (332126): Node "C1|Step[18]|datad"
    Warning (332126): Node "C1|Step[18]|combout"
    Warning (332126): Node "C1|LessThan0~6|datac"
    Warning (332126): Node "C1|LessThan1~5|datac"
    Warning (332126): Node "C1|Add0~28|dataa"
    Warning (332126): Node "C1|Add0~28|cout"
    Warning (332126): Node "C1|Add0~30|cin"
    Warning (332126): Node "C1|Add0~28|combout"
    Warning (332126): Node "C1|Step[18]~25|dataa"
    Warning (332126): Node "C1|Step[18]~25|combout"
    Warning (332126): Node "C1|Add4~100|datab"
    Warning (332126): Node "C1|Add4~100|combout"
    Warning (332126): Node "C1|Add4~101|dataa"
    Warning (332126): Node "C1|Add4~101|combout"
    Warning (332126): Node "C1|Step[18]~57|datab"
    Warning (332126): Node "C1|Step[18]~57|combout"
    Warning (332126): Node "C1|Step[18]|datab"
    Warning (332126): Node "C1|Add3~30|dataa"
    Warning (332126): Node "C1|Add3~30|cout"
    Warning (332126): Node "C1|Add3~32|cin"
    Warning (332126): Node "C1|Add3~30|combout"
    Warning (332126): Node "C1|Step[18]~24|datab"
    Warning (332126): Node "C1|Step[18]~24|combout"
    Warning (332126): Node "C1|Step[18]~25|datac"
    Warning (332126): Node "C1|Add1~28|dataa"
    Warning (332126): Node "C1|Add1~28|cout"
    Warning (332126): Node "C1|Add1~30|cin"
    Warning (332126): Node "C1|Add1~28|combout"
    Warning (332126): Node "C1|Step[18]~25|datad"
    Warning (332126): Node "C1|Add5~36|dataa"
    Warning (332126): Node "C1|Add5~36|cout"
    Warning (332126): Node "C1|Add5~38|cin"
    Warning (332126): Node "C1|Add5~36|combout"
    Warning (332126): Node "C1|Add4~100|datac"
    Warning (332126): Node "C1|Add4~43|dataa"
    Warning (332126): Node "C1|Add4~43|cout"
    Warning (332126): Node "C1|Add4~45|cin"
    Warning (332126): Node "C1|Add4~43|combout"
    Warning (332126): Node "C1|Add4~101|datab"
    Warning (332126): Node "C1|Step[18]~57|datac"
    Warning (332126): Node "C1|Add2~30|dataa"
    Warning (332126): Node "C1|Add2~30|combout"
    Warning (332126): Node "C1|Step[18]~24|datad"
    Warning (332126): Node "C1|Add2~30|cout"
    Warning (332126): Node "C1|Add2~32|cin"
    Warning (332126): Node "C1|Step[15]|datad"
    Warning (332126): Node "C1|Step[15]|combout"
    Warning (332126): Node "C1|LessThan0~5|datab"
    Warning (332126): Node "C1|LessThan0~5|combout"
    Warning (332126): Node "C1|comb~0|datac"
    Warning (332126): Node "C1|LessThan1~6|datac"
    Warning (332126): Node "C1|LessThan1~6|combout"
    Warning (332126): Node "C1|LessThan1~7|datad"
    Warning (332126): Node "C1|Add3~24|dataa"
    Warning (332126): Node "C1|Add3~24|cout"
    Warning (332126): Node "C1|Add3~26|cin"
    Warning (332126): Node "C1|Add3~26|cout"
    Warning (332126): Node "C1|Add3~28|cin"
    Warning (332126): Node "C1|Add3~28|combout"
    Warning (332126): Node "C1|Step[17]~27|dataa"
    Warning (332126): Node "C1|Step[17]~27|combout"
    Warning (332126): Node "C1|Add4~102|datab"
    Warning (332126): Node "C1|Add4~102|combout"
    Warning (332126): Node "C1|Add4~103|dataa"
    Warning (332126): Node "C1|Add4~103|combout"
    Warning (332126): Node "C1|Step[17]~58|datab"
    Warning (332126): Node "C1|Add3~28|cout"
    Warning (332126): Node "C1|Add3~30|cin"
    Warning (332126): Node "C1|Add3~24|combout"
    Warning (332126): Node "C1|Step[15]~31|dataa"
    Warning (332126): Node "C1|Step[15]~31|combout"
    Warning (332126): Node "C1|Add4~106|datab"
    Warning (332126): Node "C1|Add4~106|combout"
    Warning (332126): Node "C1|Add4~107|dataa"
    Warning (332126): Node "C1|Add4~107|combout"
    Warning (332126): Node "C1|Step[15]~59|datab"
    Warning (332126): Node "C1|Step[15]~59|combout"
    Warning (332126): Node "C1|Step[15]|datab"
    Warning (332126): Node "C1|Add0~22|dataa"
    Warning (332126): Node "C1|Add0~22|cout"
    Warning (332126): Node "C1|Add0~24|cin"
    Warning (332126): Node "C1|Add0~24|cout"
    Warning (332126): Node "C1|Add0~26|cin"
    Warning (332126): Node "C1|Add0~26|combout"
    Warning (332126): Node "C1|Step[17]~26|datab"
    Warning (332126): Node "C1|Step[17]~26|combout"
    Warning (332126): Node "C1|Step[17]~27|datac"
    Warning (332126): Node "C1|Add0~26|cout"
    Warning (332126): Node "C1|Add0~28|cin"
    Warning (332126): Node "C1|Add0~22|combout"
    Warning (332126): Node "C1|Step[15]~30|datab"
    Warning (332126): Node "C1|Step[15]~30|combout"
    Warning (332126): Node "C1|Step[15]~31|datac"
    Warning (332126): Node "C1|Add1~22|dataa"
    Warning (332126): Node "C1|Add1~22|cout"
    Warning (332126): Node "C1|Add1~24|cin"
    Warning (332126): Node "C1|Add1~24|cout"
    Warning (332126): Node "C1|Add1~26|cin"
    Warning (332126): Node "C1|Add1~26|combout"
    Warning (332126): Node "C1|Step[17]~27|datad"
    Warning (332126): Node "C1|Add1~26|cout"
    Warning (332126): Node "C1|Add1~28|cin"
    Warning (332126): Node "C1|Add1~22|combout"
    Warning (332126): Node "C1|Step[15]~31|datad"
    Warning (332126): Node "C1|Add5~30|dataa"
    Warning (332126): Node "C1|Add5~30|cout"
    Warning (332126): Node "C1|Add5~32|cin"
    Warning (332126): Node "C1|Add5~32|cout"
    Warning (332126): Node "C1|Add5~34|cin"
    Warning (332126): Node "C1|Add5~34|combout"
    Warning (332126): Node "C1|Add4~102|datac"
    Warning (332126): Node "C1|Add5~34|cout"
    Warning (332126): Node "C1|Add5~36|cin"
    Warning (332126): Node "C1|Add5~30|combout"
    Warning (332126): Node "C1|Add4~106|datac"
    Warning (332126): Node "C1|Add4~37|dataa"
    Warning (332126): Node "C1|Add4~37|cout"
    Warning (332126): Node "C1|Add4~39|cin"
    Warning (332126): Node "C1|Add4~39|cout"
    Warning (332126): Node "C1|Add4~41|cin"
    Warning (332126): Node "C1|Add4~41|combout"
    Warning (332126): Node "C1|Add4~103|datab"
    Warning (332126): Node "C1|Add4~41|cout"
    Warning (332126): Node "C1|Add4~43|cin"
    Warning (332126): Node "C1|Add4~37|combout"
    Warning (332126): Node "C1|Add4~107|datab"
    Warning (332126): Node "C1|Step[15]~59|datac"
    Warning (332126): Node "C1|Add2~24|dataa"
    Warning (332126): Node "C1|Add2~24|combout"
    Warning (332126): Node "C1|Step[15]~30|datad"
    Warning (332126): Node "C1|Add2~24|cout"
    Warning (332126): Node "C1|Add2~26|cin"
    Warning (332126): Node "C1|Add2~26|cout"
    Warning (332126): Node "C1|Add2~28|cin"
    Warning (332126): Node "C1|Add2~28|combout"
    Warning (332126): Node "C1|Step[17]~26|datad"
    Warning (332126): Node "C1|Add2~28|cout"
    Warning (332126): Node "C1|Add2~30|cin"
    Warning (332126): Node "C1|Step[13]|datac"
    Warning (332126): Node "C1|Step[13]|combout"
    Warning (332126): Node "C1|LessThan0~4|datab"
    Warning (332126): Node "C1|LessThan0~4|combout"
    Warning (332126): Node "C1|LessThan0~5|datad"
    Warning (332126): Node "C1|LessThan1~2|datad"
    Warning (332126): Node "C1|LessThan1~2|combout"
    Warning (332126): Node "C1|LessThan1~7|dataa"
    Warning (332126): Node "C1|Add3~20|dataa"
    Warning (332126): Node "C1|Add3~20|cout"
    Warning (332126): Node "C1|Add3~22|cin"
    Warning (332126): Node "C1|Add3~22|cout"
    Warning (332126): Node "C1|Add3~24|cin"
    Warning (332126): Node "C1|Add3~20|combout"
    Warning (332126): Node "C1|Step[13]~35|dataa"
    Warning (332126): Node "C1|Step[13]~35|combout"
    Warning (332126): Node "C1|Add4~110|datab"
    Warning (332126): Node "C1|Add4~110|combout"
    Warning (332126): Node "C1|Add4~111|dataa"
    Warning (332126): Node "C1|Add4~111|combout"
    Warning (332126): Node "C1|Step[13]~60|datab"
    Warning (332126): Node "C1|Step[13]~60|combout"
    Warning (332126): Node "C1|Step[13]|datab"
    Warning (332126): Node "C1|Add0~18|dataa"
    Warning (332126): Node "C1|Add0~18|cout"
    Warning (332126): Node "C1|Add0~20|cin"
    Warning (332126): Node "C1|Add0~20|cout"
    Warning (332126): Node "C1|Add0~22|cin"
    Warning (332126): Node "C1|Add0~18|combout"
    Warning (332126): Node "C1|Step[13]~34|datab"
    Warning (332126): Node "C1|Step[13]~34|combout"
    Warning (332126): Node "C1|Step[13]~35|datac"
    Warning (332126): Node "C1|Add1~18|dataa"
    Warning (332126): Node "C1|Add1~18|cout"
    Warning (332126): Node "C1|Add1~20|cin"
    Warning (332126): Node "C1|Add1~20|cout"
    Warning (332126): Node "C1|Add1~22|cin"
    Warning (332126): Node "C1|Add1~18|combout"
    Warning (332126): Node "C1|Step[13]~35|datad"
    Warning (332126): Node "C1|Add5~26|dataa"
    Warning (332126): Node "C1|Add5~26|cout"
    Warning (332126): Node "C1|Add5~28|cin"
    Warning (332126): Node "C1|Add5~28|cout"
    Warning (332126): Node "C1|Add5~30|cin"
    Warning (332126): Node "C1|Add5~26|combout"
    Warning (332126): Node "C1|Add4~110|datac"
    Warning (332126): Node "C1|Add4~33|dataa"
    Warning (332126): Node "C1|Add4~33|cout"
    Warning (332126): Node "C1|Add4~35|cin"
    Warning (332126): Node "C1|Add4~35|cout"
    Warning (332126): Node "C1|Add4~37|cin"
    Warning (332126): Node "C1|Add4~33|combout"
    Warning (332126): Node "C1|Add4~111|datab"
    Warning (332126): Node "C1|Step[13]~60|datac"
    Warning (332126): Node "C1|Add2~20|dataa"
    Warning (332126): Node "C1|Add2~20|combout"
    Warning (332126): Node "C1|Step[13]~34|datad"
    Warning (332126): Node "C1|Add2~20|cout"
    Warning (332126): Node "C1|Add2~22|cin"
    Warning (332126): Node "C1|Add2~22|cout"
    Warning (332126): Node "C1|Add2~24|cin"
    Warning (332126): Node "C1|Step[9]|datac"
    Warning (332126): Node "C1|Step[9]|combout"
    Warning (332126): Node "C1|LessThan0~3|datab"
    Warning (332126): Node "C1|LessThan0~3|combout"
    Warning (332126): Node "C1|LessThan0~5|datac"
    Warning (332126): Node "C1|LessThan1~1|datac"
    Warning (332126): Node "C1|LessThan1~1|combout"
    Warning (332126): Node "C1|LessThan1~2|dataa"
    Warning (332126): Node "C1|Add3~12|dataa"
    Warning (332126): Node "C1|Add3~12|cout"
    Warning (332126): Node "C1|Add3~14|cin"
    Warning (332126): Node "C1|Add3~14|cout"
    Warning (332126): Node "C1|Add3~16|cin"
    Warning (332126): Node "C1|Add3~16|cout"
    Warning (332126): Node "C1|Add3~18|cin"
    Warning (332126): Node "C1|Add3~18|cout"
    Warning (332126): Node "C1|Add3~20|cin"
    Warning (332126): Node "C1|Add3~12|combout"
    Warning (332126): Node "C1|Step[9]~43|dataa"
    Warning (332126): Node "C1|Step[9]~43|combout"
    Warning (332126): Node "C1|Add4~118|datab"
    Warning (332126): Node "C1|Add4~118|combout"
    Warning (332126): Node "C1|Add4~119|dataa"
    Warning (332126): Node "C1|Add4~119|combout"
    Warning (332126): Node "C1|Step[9]~61|datab"
    Warning (332126): Node "C1|Step[9]~61|combout"
    Warning (332126): Node "C1|Step[9]|datab"
    Warning (332126): Node "C1|Add0~10|dataa"
    Warning (332126): Node "C1|Add0~10|cout"
    Warning (332126): Node "C1|Add0~12|cin"
    Warning (332126): Node "C1|Add0~12|cout"
    Warning (332126): Node "C1|Add0~14|cin"
    Warning (332126): Node "C1|Add0~14|cout"
    Warning (332126): Node "C1|Add0~16|cin"
    Warning (332126): Node "C1|Add0~16|cout"
    Warning (332126): Node "C1|Add0~18|cin"
    Warning (332126): Node "C1|Add0~10|combout"
    Warning (332126): Node "C1|Step[9]~42|datab"
    Warning (332126): Node "C1|Step[9]~42|combout"
    Warning (332126): Node "C1|Step[9]~43|datac"
    Warning (332126): Node "C1|Add1~10|dataa"
    Warning (332126): Node "C1|Add1~10|cout"
    Warning (332126): Node "C1|Add1~12|cin"
    Warning (332126): Node "C1|Add1~12|cout"
    Warning (332126): Node "C1|Add1~14|cin"
    Warning (332126): Node "C1|Add1~14|cout"
    Warning (332126): Node "C1|Add1~16|cin"
    Warning (332126): Node "C1|Add1~16|cout"
    Warning (332126): Node "C1|Add1~18|cin"
    Warning (332126): Node "C1|Add1~10|combout"
    Warning (332126): Node "C1|Step[9]~43|datad"
    Warning (332126): Node "C1|Add5~18|dataa"
    Warning (332126): Node "C1|Add5~18|cout"
    Warning (332126): Node "C1|Add5~20|cin"
    Warning (332126): Node "C1|Add5~20|cout"
    Warning (332126): Node "C1|Add5~22|cin"
    Warning (332126): Node "C1|Add5~22|cout"
    Warning (332126): Node "C1|Add5~24|cin"
    Warning (332126): Node "C1|Add5~24|cout"
    Warning (332126): Node "C1|Add5~26|cin"
    Warning (332126): Node "C1|Add5~18|combout"
    Warning (332126): Node "C1|Add4~118|datac"
    Warning (332126): Node "C1|Add4~25|dataa"
    Warning (332126): Node "C1|Add4~25|cout"
    Warning (332126): Node "C1|Add4~27|cin"
    Warning (332126): Node "C1|Add4~27|cout"
    Warning (332126): Node "C1|Add4~29|cin"
    Warning (332126): Node "C1|Add4~29|cout"
    Warning (332126): Node "C1|Add4~31|cin"
    Warning (332126): Node "C1|Add4~31|cout"
    Warning (332126): Node "C1|Add4~33|cin"
    Warning (332126): Node "C1|Add4~25|combout"
    Warning (332126): Node "C1|Add4~119|datab"
    Warning (332126): Node "C1|Step[9]~61|datac"
    Warning (332126): Node "C1|Add2~12|dataa"
    Warning (332126): Node "C1|Add2~12|combout"
    Warning (332126): Node "C1|Step[9]~42|datad"
    Warning (332126): Node "C1|Add2~12|cout"
    Warning (332126): Node "C1|Add2~14|cin"
    Warning (332126): Node "C1|Add2~14|cout"
    Warning (332126): Node "C1|Add2~16|cin"
    Warning (332126): Node "C1|Add2~16|cout"
    Warning (332126): Node "C1|Add2~18|cin"
    Warning (332126): Node "C1|Add2~18|cout"
    Warning (332126): Node "C1|Add2~20|cin"
    Warning (332126): Node "C1|Step[8]|datac"
    Warning (332126): Node "C1|Step[8]|combout"
    Warning (332126): Node "C1|LessThan0~3|datac"
    Warning (332126): Node "C1|LessThan1~1|datad"
    Warning (332126): Node "C1|Add0~8|dataa"
    Warning (332126): Node "C1|Add0~8|cout"
    Warning (332126): Node "C1|Add0~10|cin"
    Warning (332126): Node "C1|Add0~8|combout"
    Warning (332126): Node "C1|Step[8]~45|dataa"
    Warning (332126): Node "C1|Step[8]~45|combout"
    Warning (332126): Node "C1|Add4~120|datab"
    Warning (332126): Node "C1|Add4~120|combout"
    Warning (332126): Node "C1|Add4~121|dataa"
    Warning (332126): Node "C1|Add4~121|combout"
    Warning (332126): Node "C1|Step[8]~62|datab"
    Warning (332126): Node "C1|Step[8]~62|combout"
    Warning (332126): Node "C1|Step[8]|datab"
    Warning (332126): Node "C1|Add3~10|dataa"
    Warning (332126): Node "C1|Add3~10|cout"
    Warning (332126): Node "C1|Add3~12|cin"
    Warning (332126): Node "C1|Add3~10|combout"
    Warning (332126): Node "C1|Step[8]~44|datab"
    Warning (332126): Node "C1|Step[8]~44|combout"
    Warning (332126): Node "C1|Step[8]~45|datac"
    Warning (332126): Node "C1|Add1~8|dataa"
    Warning (332126): Node "C1|Add1~8|cout"
    Warning (332126): Node "C1|Add1~10|cin"
    Warning (332126): Node "C1|Add1~8|combout"
    Warning (332126): Node "C1|Step[8]~45|datad"
    Warning (332126): Node "C1|Add5~16|dataa"
    Warning (332126): Node "C1|Add5~16|cout"
    Warning (332126): Node "C1|Add5~18|cin"
    Warning (332126): Node "C1|Add5~16|combout"
    Warning (332126): Node "C1|Add4~120|datac"
    Warning (332126): Node "C1|Add4~23|dataa"
    Warning (332126): Node "C1|Add4~23|cout"
    Warning (332126): Node "C1|Add4~25|cin"
    Warning (332126): Node "C1|Add4~23|combout"
    Warning (332126): Node "C1|Add4~121|datab"
    Warning (332126): Node "C1|Step[8]~62|datac"
    Warning (332126): Node "C1|Add2~10|dataa"
    Warning (332126): Node "C1|Add2~10|combout"
    Warning (332126): Node "C1|Step[8]~44|datad"
    Warning (332126): Node "C1|Add2~10|cout"
    Warning (332126): Node "C1|Add2~12|cin"
    Warning (332126): Node "C1|Step[7]|datad"
    Warning (332126): Node "C1|Step[7]|combout"
    Warning (332126): Node "C1|LessThan0~2|dataa"
    Warning (332126): Node "C1|LessThan0~2|combout"
    Warning (332126): Node "C1|LessThan0~3|datad"
    Warning (332126): Node "C1|LessThan1~0|dataa"
    Warning (332126): Node "C1|LessThan1~0|combout"
    Warning (332126): Node "C1|LessThan1~1|dataa"
    Warning (332126): Node "C1|Add3~8|dataa"
    Warning (332126): Node "C1|Add3~8|cout"
    Warning (332126): Node "C1|Add3~10|cin"
    Warning (332126): Node "C1|Add3~8|combout"
    Warning (332126): Node "C1|Step[7]~47|dataa"
    Warning (332126): Node "C1|Step[7]~47|combout"
    Warning (332126): Node "C1|Add4~122|datab"
    Warning (332126): Node "C1|Add4~122|combout"
    Warning (332126): Node "C1|Add4~123|dataa"
    Warning (332126): Node "C1|Add4~123|combout"
    Warning (332126): Node "C1|Step[7]~63|datab"
    Warning (332126): Node "C1|Step[7]~63|combout"
    Warning (332126): Node "C1|Step[7]|datab"
    Warning (332126): Node "C1|Add0~6|dataa"
    Warning (332126): Node "C1|Add0~6|cout"
    Warning (332126): Node "C1|Add0~8|cin"
    Warning (332126): Node "C1|Add0~6|combout"
    Warning (332126): Node "C1|Step[7]~46|datab"
    Warning (332126): Node "C1|Step[7]~46|combout"
    Warning (332126): Node "C1|Step[7]~47|datac"
    Warning (332126): Node "C1|Add1~6|dataa"
    Warning (332126): Node "C1|Add1~6|cout"
    Warning (332126): Node "C1|Add1~8|cin"
    Warning (332126): Node "C1|Add1~6|combout"
    Warning (332126): Node "C1|Step[7]~47|datad"
    Warning (332126): Node "C1|Add5~14|dataa"
    Warning (332126): Node "C1|Add5~14|cout"
    Warning (332126): Node "C1|Add5~16|cin"
    Warning (332126): Node "C1|Add5~14|combout"
    Warning (332126): Node "C1|Add4~122|datac"
    Warning (332126): Node "C1|Add4~21|dataa"
    Warning (332126): Node "C1|Add4~21|cout"
    Warning (332126): Node "C1|Add4~23|cin"
    Warning (332126): Node "C1|Add4~21|combout"
    Warning (332126): Node "C1|Add4~123|datab"
    Warning (332126): Node "C1|Step[7]~63|datac"
    Warning (332126): Node "C1|Add2~8|dataa"
    Warning (332126): Node "C1|Add2~8|combout"
    Warning (332126): Node "C1|Step[7]~46|datad"
    Warning (332126): Node "C1|Add2~8|cout"
    Warning (332126): Node "C1|Add2~10|cin"
    Warning (332126): Node "C1|Step[4]|datac"
    Warning (332126): Node "C1|Step[4]|combout"
    Warning (332126): Node "C1|LessThan0~0|datac"
    Warning (332126): Node "C1|LessThan0~0|combout"
    Warning (332126): Node "C1|LessThan0~2|datab"
    Warning (332126): Node "C1|LessThan1~0|datad"
    Warning (332126): Node "C1|Add0~0|dataa"
    Warning (332126): Node "C1|Add0~0|cout"
    Warning (332126): Node "C1|Add0~2|cin"
    Warning (332126): Node "C1|Add0~2|cout"
    Warning (332126): Node "C1|Add0~4|cin"
    Warning (332126): Node "C1|Add0~4|cout"
    Warning (332126): Node "C1|Add0~6|cin"
    Warning (332126): Node "C1|Add0~0|combout"
    Warning (332126): Node "C1|Step[4]~53|dataa"
    Warning (332126): Node "C1|Step[4]~53|combout"
    Warning (332126): Node "C1|Add4~128|datab"
    Warning (332126): Node "C1|Add4~128|combout"
    Warning (332126): Node "C1|Add4~129|dataa"
    Warning (332126): Node "C1|Add4~129|combout"
    Warning (332126): Node "C1|Step[4]~64|datab"
    Warning (332126): Node "C1|Step[4]~64|combout"
    Warning (332126): Node "C1|Step[4]|datab"
    Warning (332126): Node "C1|Add3~2|dataa"
    Warning (332126): Node "C1|Add3~2|cout"
    Warning (332126): Node "C1|Add3~4|cin"
    Warning (332126): Node "C1|Add3~4|cout"
    Warning (332126): Node "C1|Add3~6|cin"
    Warning (332126): Node "C1|Add3~6|cout"
    Warning (332126): Node "C1|Add3~8|cin"
    Warning (332126): Node "C1|Add3~2|combout"
    Warning (332126): Node "C1|Step[4]~52|datab"
    Warning (332126): Node "C1|Step[4]~52|combout"
    Warning (332126): Node "C1|Step[4]~53|datac"
    Warning (332126): Node "C1|Add1~0|dataa"
    Warning (332126): Node "C1|Add1~0|cout"
    Warning (332126): Node "C1|Add1~2|cin"
    Warning (332126): Node "C1|Add1~2|cout"
    Warning (332126): Node "C1|Add1~4|cin"
    Warning (332126): Node "C1|Add1~4|cout"
    Warning (332126): Node "C1|Add1~6|cin"
    Warning (332126): Node "C1|Add1~0|combout"
    Warning (332126): Node "C1|Step[4]~53|datad"
    Warning (332126): Node "C1|Add5~8|dataa"
    Warning (332126): Node "C1|Add5~8|cout"
    Warning (332126): Node "C1|Add5~10|cin"
    Warning (332126): Node "C1|Add5~10|cout"
    Warning (332126): Node "C1|Add5~12|cin"
    Warning (332126): Node "C1|Add5~12|cout"
    Warning (332126): Node "C1|Add5~14|cin"
    Warning (332126): Node "C1|Add5~8|combout"
    Warning (332126): Node "C1|Add4~128|datac"
    Warning (332126): Node "C1|Add4~15|dataa"
    Warning (332126): Node "C1|Add4~15|cout"
    Warning (332126): Node "C1|Add4~17|cin"
    Warning (332126): Node "C1|Add4~17|cout"
    Warning (332126): Node "C1|Add4~19|cin"
    Warning (332126): Node "C1|Add4~19|cout"
    Warning (332126): Node "C1|Add4~21|cin"
    Warning (332126): Node "C1|Add4~15|combout"
    Warning (332126): Node "C1|Add4~129|datab"
    Warning (332126): Node "C1|Step[4]~64|datac"
    Warning (332126): Node "C1|Add2~2|dataa"
    Warning (332126): Node "C1|Add2~2|combout"
    Warning (332126): Node "C1|Step[4]~52|datad"
    Warning (332126): Node "C1|Add2~2|cout"
    Warning (332126): Node "C1|Add2~4|cin"
    Warning (332126): Node "C1|Add2~4|cout"
    Warning (332126): Node "C1|Add2~6|cin"
    Warning (332126): Node "C1|Add2~6|cout"
    Warning (332126): Node "C1|Add2~8|cin"
    Warning (332126): Node "C1|Step[17]|datad"
    Warning (332126): Node "C1|Add0~26|dataa"
    Warning (332126): Node "C1|Add3~28|dataa"
    Warning (332126): Node "C1|Add1~26|dataa"
    Warning (332126): Node "C1|Add5~34|dataa"
    Warning (332126): Node "C1|Add4~41|dataa"
    Warning (332126): Node "C1|Add2~28|dataa"
    Warning (332126): Node "C1|LessThan0~6|datad"
    Warning (332126): Node "C1|Step[20]|datac"
    Warning (332126): Node "C1|Step[19]|datac"
    Warning (332126): Node "C1|Step[18]|datac"
    Warning (332126): Node "C1|Step[15]|datac"
    Warning (332126): Node "C1|Step[13]|datad"
    Warning (332126): Node "C1|Step[9]|datad"
    Warning (332126): Node "C1|Step[8]|datad"
    Warning (332126): Node "C1|Step[7]|datac"
    Warning (332126): Node "C1|Step[4]|datad"
Critical Warning (332081): Design contains combinational loop of 558 nodes. Estimating the delays through the loop.
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[29]~118|combout"
    Warning (332126): Node "phaseControler|Add0~85|dataa"
    Warning (332126): Node "phaseControler|Add0~85|combout"
    Warning (332126): Node "phaseControler|phaseInter[29]~118|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[28]~114|combout"
    Warning (332126): Node "phaseControler|Add0~83|dataa"
    Warning (332126): Node "phaseControler|Add0~83|combout"
    Warning (332126): Node "phaseControler|phaseInter[28]~114|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[27]~110|combout"
    Warning (332126): Node "phaseControler|Add0~81|dataa"
    Warning (332126): Node "phaseControler|Add0~81|combout"
    Warning (332126): Node "phaseControler|phaseInter[27]~110|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[26]~106|combout"
    Warning (332126): Node "phaseControler|Add0~79|dataa"
    Warning (332126): Node "phaseControler|Add0~79|combout"
    Warning (332126): Node "phaseControler|phaseInter[26]~106|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[25]~102|combout"
    Warning (332126): Node "phaseControler|Add0~77|dataa"
    Warning (332126): Node "phaseControler|Add0~77|combout"
    Warning (332126): Node "phaseControler|phaseInter[25]~102|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[24]~98|combout"
    Warning (332126): Node "phaseControler|Add0~75|dataa"
    Warning (332126): Node "phaseControler|Add0~75|combout"
    Warning (332126): Node "phaseControler|phaseInter[24]~98|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[23]~94|combout"
    Warning (332126): Node "phaseControler|Add0~73|dataa"
    Warning (332126): Node "phaseControler|Add0~73|combout"
    Warning (332126): Node "phaseControler|phaseInter[23]~94|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[22]~90|combout"
    Warning (332126): Node "phaseControler|Add0~71|dataa"
    Warning (332126): Node "phaseControler|Add0~71|combout"
    Warning (332126): Node "phaseControler|phaseInter[22]~90|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[21]~86|combout"
    Warning (332126): Node "phaseControler|Add0~69|dataa"
    Warning (332126): Node "phaseControler|Add0~69|combout"
    Warning (332126): Node "phaseControler|phaseInter[21]~86|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[20]~82|combout"
    Warning (332126): Node "phaseControler|Add0~67|dataa"
    Warning (332126): Node "phaseControler|Add0~67|combout"
    Warning (332126): Node "phaseControler|phaseInter[20]~82|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[19]~78|combout"
    Warning (332126): Node "phaseControler|Add0~65|dataa"
    Warning (332126): Node "phaseControler|Add0~65|combout"
    Warning (332126): Node "phaseControler|phaseInter[19]~78|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[18]~74|combout"
    Warning (332126): Node "phaseControler|Add0~63|dataa"
    Warning (332126): Node "phaseControler|Add0~63|combout"
    Warning (332126): Node "phaseControler|phaseInter[18]~74|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[17]~70|combout"
    Warning (332126): Node "phaseControler|Add0~61|dataa"
    Warning (332126): Node "phaseControler|Add0~61|combout"
    Warning (332126): Node "phaseControler|phaseInter[17]~70|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[16]~66|combout"
    Warning (332126): Node "phaseControler|Add0~59|dataa"
    Warning (332126): Node "phaseControler|Add0~59|combout"
    Warning (332126): Node "phaseControler|phaseInter[16]~66|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[15]~62|combout"
    Warning (332126): Node "phaseControler|Add0~57|dataa"
    Warning (332126): Node "phaseControler|Add0~57|combout"
    Warning (332126): Node "phaseControler|phaseInter[15]~62|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[14]~58|combout"
    Warning (332126): Node "phaseControler|Add0~55|dataa"
    Warning (332126): Node "phaseControler|Add0~55|combout"
    Warning (332126): Node "phaseControler|phaseInter[14]~58|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[13]~54|combout"
    Warning (332126): Node "phaseControler|Add0~53|dataa"
    Warning (332126): Node "phaseControler|Add0~53|combout"
    Warning (332126): Node "phaseControler|phaseInter[13]~54|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[12]~50|combout"
    Warning (332126): Node "phaseControler|Add0~51|dataa"
    Warning (332126): Node "phaseControler|Add0~51|combout"
    Warning (332126): Node "phaseControler|phaseInter[12]~50|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[11]~46|combout"
    Warning (332126): Node "phaseControler|Add0~49|dataa"
    Warning (332126): Node "phaseControler|Add0~49|combout"
    Warning (332126): Node "phaseControler|phaseInter[11]~46|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[10]~42|combout"
    Warning (332126): Node "phaseControler|Add0~47|dataa"
    Warning (332126): Node "phaseControler|Add0~47|combout"
    Warning (332126): Node "phaseControler|phaseInter[10]~42|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[9]~38|combout"
    Warning (332126): Node "phaseControler|Add0~45|dataa"
    Warning (332126): Node "phaseControler|Add0~45|combout"
    Warning (332126): Node "phaseControler|phaseInter[9]~38|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[8]~34|combout"
    Warning (332126): Node "phaseControler|Add0~43|dataa"
    Warning (332126): Node "phaseControler|Add0~43|combout"
    Warning (332126): Node "phaseControler|phaseInter[8]~34|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[7]~30|combout"
    Warning (332126): Node "phaseControler|Add0~41|dataa"
    Warning (332126): Node "phaseControler|Add0~41|combout"
    Warning (332126): Node "phaseControler|phaseInter[7]~30|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[6]~26|combout"
    Warning (332126): Node "phaseControler|Add0~39|dataa"
    Warning (332126): Node "phaseControler|Add0~39|combout"
    Warning (332126): Node "phaseControler|phaseInter[6]~26|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[5]~22|combout"
    Warning (332126): Node "phaseControler|Add0~37|dataa"
    Warning (332126): Node "phaseControler|Add0~37|combout"
    Warning (332126): Node "phaseControler|phaseInter[5]~22|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[4]~18|combout"
    Warning (332126): Node "phaseControler|Add0~35|dataa"
    Warning (332126): Node "phaseControler|Add0~35|combout"
    Warning (332126): Node "phaseControler|phaseInter[4]~18|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[3]~14|combout"
    Warning (332126): Node "phaseControler|Add0~33|dataa"
    Warning (332126): Node "phaseControler|Add0~33|combout"
    Warning (332126): Node "phaseControler|phaseInter[3]~14|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[2]~10|combout"
    Warning (332126): Node "phaseControler|Add0~31|dataa"
    Warning (332126): Node "phaseControler|Add0~31|combout"
    Warning (332126): Node "phaseControler|phaseInter[2]~10|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "phaseControler|phaseInter[1]~6|combout"
    Warning (332126): Node "phaseControler|Add0~29|dataa"
    Warning (332126): Node "phaseControler|Add0~29|combout"
    Warning (332126): Node "phaseControler|phaseInter[1]~6|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "phaseControler|phaseInter[0]~2|combout"
    Warning (332126): Node "phaseControler|phaseInter[0]~2|datad"
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node phaseadd (placed in PIN 24 (CLK1, LVDSCLK0n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node phase:phaseControler|phaseInter[30]~122
        Info (176357): Destination node phase:phaseControler|phaseInter[29]~118
        Info (176357): Destination node phase:phaseControler|phaseInter[27]~110
        Info (176357): Destination node phase:phaseControler|phaseInter[26]~106
        Info (176357): Destination node phase:phaseControler|phaseInter[25]~102
        Info (176357): Destination node phase:phaseControler|phaseInter[24]~98
        Info (176357): Destination node phase:phaseControler|phaseInter[23]~94
        Info (176357): Destination node phase:phaseControler|phaseInter[22]~90
        Info (176357): Destination node phase:phaseControler|phaseInter[21]~86
        Info (176357): Destination node phase:phaseControler|phaseInter[20]~82
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node phasesub (placed in PIN 27 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ClockGenerator:C1|Step[31]~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ClockGenerator:C1|Add4~6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ClockGenerator:C1|Step[31]~2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 41 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  29 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Error (170048): Selected device has 26 RAM location(s) of type M4K.  However, the current design needs more than 26 to successfully fit
    Info (170057): List of RAM cells constrained to M4K locations
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a80"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a80"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a81"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a81"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a82"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a82"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a83"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a83"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a84"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a84"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a85"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a85"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a86"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a86"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a87"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a87"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a88"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a88"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a89"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a89"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a90"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a90"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a91"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a91"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a92"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a92"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a93"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a93"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a94"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a94"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a95"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a95"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a96"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a96"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a97"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a97"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a98"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a98"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a99"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a99"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a100"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a100"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a101"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a101"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a102"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a102"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a103"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a103"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a104"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a104"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a105"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a105"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a106"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a106"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a107"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a107"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a108"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a108"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a109"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a109"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a110"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a110"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a111"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a111"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a64"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a64"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a65"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a65"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a66"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a66"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a67"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a67"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a68"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a68"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a69"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a69"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a70"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a70"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a71"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a71"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a72"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a72"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a73"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a73"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a74"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a74"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a75"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a75"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a76"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a76"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a77"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a77"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a78"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a78"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a79"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a79"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a112"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a112"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a113"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a113"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a114"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a114"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a115"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a115"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a116"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a116"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a117"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a117"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a118"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a118"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a119"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a119"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a120"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a120"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a121"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a121"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a122"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a122"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a123"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a123"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a124"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a124"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a125"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a125"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a126"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a126"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a127"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a127"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a16"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a16"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a17"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a17"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a18"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a18"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a19"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a19"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a20"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a20"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a21"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a21"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a22"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a22"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a23"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a23"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a24"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a24"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a25"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a25"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a26"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a26"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a27"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a27"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a28"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a28"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a29"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a29"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a30"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a30"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a31"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a31"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a32"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a32"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a33"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a33"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a34"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a34"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a35"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a35"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a36"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a36"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a37"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a37"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a38"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a38"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a39"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a39"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a40"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a40"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a41"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a41"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a42"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a42"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a43"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a43"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a44"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a44"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a45"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a45"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a46"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a46"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a47"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a47"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a0"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a0"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a1"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a1"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a2"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a2"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a3"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a3"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a4"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a4"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a5"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a5"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a6"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a6"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a7"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a7"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a8"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a8"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a9"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a9"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a10"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a10"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a11"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a11"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a12"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a12"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a13"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a13"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a14"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a14"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a15"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a15"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a48"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a48"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a49"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a49"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a50"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a50"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a51"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a51"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a52"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a52"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a53"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a53"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a54"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a54"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a55"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a55"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a56"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a56"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a57"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a57"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a58"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a58"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a59"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a59"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a60"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a60"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a61"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a61"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a62"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a62"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a63"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a63"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a160"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a160"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a161"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a161"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a162"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a162"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a163"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a163"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a164"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a164"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a165"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a165"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a166"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a166"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a167"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a167"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a168"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a168"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a169"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a169"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a170"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a170"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a171"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a171"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a172"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a172"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a173"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a173"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a174"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a174"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a175"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a175"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a128"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a128"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a129"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a129"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a130"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a130"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a131"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a131"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a132"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a132"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a133"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a133"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a134"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a134"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a135"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a135"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a136"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a136"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a137"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a137"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a138"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a138"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a139"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a139"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a140"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a140"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a141"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a141"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a142"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a142"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a143"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a143"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a176"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a176"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a177"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a177"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a178"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a178"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a179"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a179"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a180"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a180"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a181"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a181"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a182"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a182"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a183"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a183"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a184"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a184"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a185"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a185"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a186"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a186"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a187"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a187"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a188"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a188"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a189"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a189"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a190"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a190"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a191"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a191"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a144"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a144"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a145"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a145"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a146"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a146"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a147"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a147"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a148"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a148"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a149"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a149"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a150"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a150"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a151"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a151"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a152"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a152"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a153"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a153"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a154"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a154"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a155"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a155"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a156"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a156"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a157"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a157"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a158"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a158"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a159"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a159"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a224"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a224"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a225"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a225"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a226"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a226"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a227"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a227"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a228"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a228"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a229"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a229"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a230"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a230"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a231"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a231"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a232"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a232"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a233"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a233"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a234"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a234"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a235"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a235"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a236"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a236"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a237"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a237"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a238"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a238"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a239"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a239"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a192"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a192"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a193"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a193"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a194"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a194"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a195"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a195"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a196"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a196"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a197"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a197"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a198"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a198"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a199"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a199"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a200"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a200"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a201"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a201"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a202"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a202"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a203"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a203"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a204"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a204"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a205"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a205"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a206"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a206"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a207"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a207"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a240"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a240"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a241"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a241"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a242"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a242"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a243"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a243"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a244"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a244"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a245"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a245"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a246"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a246"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a247"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a247"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a248"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a248"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a249"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a249"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a250"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a250"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a251"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a251"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a252"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a252"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a253"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a253"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a254"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a254"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a255"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a255"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a208"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a208"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a209"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a209"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a210"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a210"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a211"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a211"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a212"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a212"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a213"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a213"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a214"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a214"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a215"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a215"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a216"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a216"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a217"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a217"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a218"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a218"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a219"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a219"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a220"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a220"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a221"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a221"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a222"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a222"
        Info (170000): Node "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_nj71:auto_generated|ram_block1a223"
        Info (170000): Node "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1881:auto_generated|ram_block1a223"
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.08 seconds.
Error (171000): Can't fit design in device
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 722 warnings
    Error: Peak virtual memory: 5092 megabytes
    Error: Processing ended: Thu Jun 27 10:42:29 2019
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg.


