Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 23 14:01:41 2024
| Host         : Telops331 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0207A/fir_00251_proc_160_isc0207A_utilization_placed.rpt
| Design       : fir_00251_proc_isc0207A
| Device       : 7k160tfbg676-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| Slice LUTs                 |  73799 |     0 |    101400 | 72.78 |
|   LUT as Logic             |  67631 |     0 |    101400 | 66.70 |
|   LUT as Memory            |   6168 |     0 |     35000 | 17.62 |
|     LUT as Distributed RAM |   2384 |     0 |           |       |
|     LUT as Shift Register  |   3784 |     0 |           |       |
| Slice Registers            | 111205 |     0 |    202800 | 54.83 |
|   Register as Flip Flop    | 111201 |     0 |    202800 | 54.83 |
|   Register as Latch        |      0 |     0 |    202800 |  0.00 |
|   Register as AND/OR       |      4 |     0 |    202800 | <0.01 |
| F7 Muxes                   |    455 |     0 |     50700 |  0.90 |
| F8 Muxes                   |     17 |     0 |     25350 |  0.07 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 851    |          Yes |           - |          Set |
| 1117   |          Yes |           - |        Reset |
| 3957   |          Yes |         Set |            - |
| 105297 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| Slice                                      |  25058 |     0 |     25350 | 98.85 |
|   SLICEL                                   |  16401 |     0 |           |       |
|   SLICEM                                   |   8657 |     0 |           |       |
| LUT as Logic                               |  67631 |     0 |    101400 | 66.70 |
|   using O5 output only                     |      3 |       |           |       |
|   using O6 output only                     |  52028 |       |           |       |
|   using O5 and O6                          |  15600 |       |           |       |
| LUT as Memory                              |   6168 |     0 |     35000 | 17.62 |
|   LUT as Distributed RAM                   |   2384 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      0 |       |           |       |
|     using O5 and O6                        |   2384 |       |           |       |
|   LUT as Shift Register                    |   3784 |     0 |           |       |
|     using O5 output only                   |    354 |       |           |       |
|     using O6 output only                   |   1494 |       |           |       |
|     using O5 and O6                        |   1936 |       |           |       |
| Slice Registers                            | 111205 |     0 |    202800 | 54.83 |
|   Register driven from within the Slice    |  54153 |       |           |       |
|   Register driven from outside the Slice   |  57052 |       |           |       |
|     LUT in front of the register is unused |  29496 |       |           |       |
|     LUT in front of the register is used   |  27556 |       |           |       |
| Unique Control Sets                        |   3863 |       |     25350 | 15.24 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 206.5 |     0 |       325 | 63.54 |
|   RAMB36/FIFO*    |   180 |     0 |       325 | 55.38 |
|     FIFO36E1 only |     3 |       |           |       |
|     RAMB36E1 only |   177 |       |           |       |
|   RAMB18          |    53 |     0 |       650 |  8.15 |
|     RAMB18E1 only |    53 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  101 |     0 |       600 | 16.83 |
|   DSP48E1 only |  101 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  333 |   333 |       400 |  83.25 |
|   IOB Master Pads           |  162 |       |           |        |
|   IOB Slave Pads            |  158 |       |           |        |
|   IOB Flip Flops            |   21 |    21 |           |        |
| Bonded IPADs                |   10 |    10 |        26 |  38.46 |
| Bonded OPADs                |    6 |     6 |        16 |  37.50 |
| PHY_CONTROL                 |    3 |     3 |         8 |  37.50 |
| PHASER_REF                  |    3 |     3 |         8 |  37.50 |
| OUT_FIFO                    |   11 |    11 |        32 |  34.38 |
| IN_FIFO                     |    6 |     6 |        32 |  18.75 |
| IDELAYCTRL                  |    4 |     0 |         8 |  50.00 |
| IBUFDS                      |   20 |    20 |       384 |   5.21 |
| GTXE2_COMMON                |    2 |     0 |         2 | 100.00 |
| GTXE2_CHANNEL               |    3 |     3 |         8 |  37.50 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |    11 |        32 |  34.38 |
|   PHASER_OUT_PHY only       |   11 |    11 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    6 |     6 |        32 |  18.75 |
|   PHASER_IN_PHY only        |    6 |     6 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   64 |    64 |       400 |  16.00 |
|   IDELAYE2 only             |   64 |    64 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    1 |     1 |         4 |  25.00 |
| ILOGIC                      |   86 |    86 |       400 |  21.50 |
|   IFF_Register              |    6 |     6 |           |        |
|   ISERDES                   |   80 |    80 |           |        |
| OLOGIC                      |  129 |   129 |       400 |  32.25 |
|   OUTFF_Register            |   15 |    15 |           |        |
|   OUTFF_ODDR_Register       |    8 |     8 |           |        |
|   TFF_ODDR_Register         |    6 |     6 |           |        |
|   OSERDES                   |  106 |   106 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+--------+
|  Site Type | Used | Fixed | Available |  Util% |
+------------+------+-------+-----------+--------+
| BUFGCTRL   |   27 |     0 |        32 |  84.38 |
| BUFIO      |    0 |     0 |        32 |   0.00 |
| MMCME2_ADV |    8 |     2 |         8 | 100.00 |
| PLLE2_ADV  |    2 |     2 |         8 |  25.00 |
| BUFMRCE    |    0 |     0 |        16 |   0.00 |
| BUFHCE     |    2 |     0 |       120 |   1.67 |
| BUFR       |    1 |     0 |        32 |   3.13 |
+------------+------+-------+-----------+--------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    1 |     0 |         1 | 100.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+--------------------------+--------+---------------------+
|         Ref Name         |  Used  | Functional Category |
+--------------------------+--------+---------------------+
| FDRE                     | 105297 |        Flop & Latch |
| LUT3                     |  24081 |                 LUT |
| LUT6                     |  18695 |                 LUT |
| LUT4                     |  13484 |                 LUT |
| LUT2                     |  12224 |                 LUT |
| LUT5                     |  11442 |                 LUT |
| SRL16E                   |   4760 |  Distributed Memory |
| CARRY4                   |   4625 |          CarryLogic |
| FDSE                     |   3957 |        Flop & Latch |
| RAMD32                   |   3608 |  Distributed Memory |
| LUT1                     |   3305 |                 LUT |
| RAMS32                   |   1160 |  Distributed Memory |
| FDCE                     |   1117 |        Flop & Latch |
| SRLC32E                  |    916 |  Distributed Memory |
| FDPE                     |    851 |        Flop & Latch |
| MUXF7                    |    455 |               MuxFx |
| RAMB36E1                 |    177 |        Block Memory |
| OBUF                     |    142 |                  IO |
| OSERDESE2                |    106 |                  IO |
| DSP48E1                  |    101 |    Block Arithmetic |
| IBUF                     |     87 |                  IO |
| ISERDESE2                |     80 |                  IO |
| OBUFT                    |     67 |                  IO |
| IDELAYE2                 |     64 |                  IO |
| RAMB18E1                 |     53 |        Block Memory |
| SRLC16E                  |     44 |  Distributed Memory |
| OBUFT_DCIEN              |     32 |                  IO |
| IBUF_IBUFDISABLE         |     32 |                  IO |
| BUFG                     |     25 |               Clock |
| IBUFDS                   |     20 |                  IO |
| MUXF8                    |     17 |               MuxFx |
| OBUFTDS_DCIEN            |     16 |                  IO |
| IBUF_INTERMDISABLE       |     16 |                  IO |
| IBUFDS_IBUFDISABLE_INT   |     16 |                  IO |
| ODDR                     |     14 |                  IO |
| INV                      |     12 |                 LUT |
| PHASER_OUT_PHY           |     11 |                  IO |
| OUT_FIFO                 |     11 |                  IO |
| MMCME2_ADV               |      8 |               Clock |
| PHASER_IN_PHY            |      6 |                  IO |
| IN_FIFO                  |      6 |                  IO |
| OBUFTDS                  |      4 |                  IO |
| OBUFDS                   |      4 |                  IO |
| IDELAYCTRL               |      4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |      4 |                  IO |
| AND2B1L                  |      4 |              Others |
| PHY_CONTROL              |      3 |                  IO |
| PHASER_REF               |      3 |                  IO |
| GTXE2_CHANNEL            |      3 |                  IO |
| FIFO36E1                 |      3 |        Block Memory |
| PLLE2_ADV                |      2 |               Clock |
| GTXE2_COMMON             |      2 |                  IO |
| BUFH                     |      2 |               Clock |
| BUFGCTRL                 |      2 |               Clock |
| XADC                     |      1 |              Others |
| STARTUPE2                |      1 |              Others |
| IBUFDS_GTE2              |      1 |                  IO |
| BUFR                     |      1 |               Clock |
| BSCANE2                  |      1 |              Others |
+--------------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| ip_fp32_axis_mult              |   20 |
| ip_axis_fi32tofp32             |   18 |
| ip_axis32_reg                  |   13 |
| ip_axis32_fanout2              |   13 |
| t_axi4_stream32_sfifo_d16      |   12 |
| ip_fp32_axis_subtract          |    9 |
| t_axi4_lite32_w_afifo_d16      |    7 |
| ip_fp32_axis_add               |    7 |
| ip_axis_fp32tofi32             |    7 |
| fwft_sfifo_w3_d16              |    7 |
| t_axi4_stream32_sfifo_d1024    |    6 |
| fwft_sfifo_w76_d256            |    6 |
| t_axi4_stream32_sfifo_d64      |    5 |
| fwft_sfifo_w8_d16              |    5 |
| t_axi4_stream32_sfifo_d256     |    4 |
| ip_fp32_axis_divide            |    4 |
| fwft_sfifo_w72_d16             |    4 |
| fwft_afifo_w96_d128            |    4 |
| fwft_afifo_w72_d16             |    4 |
| ip_axis16_reg                  |    3 |
| fwft_sfifo_wr66_rd66_d512      |    3 |
| t_axi4_stream32_afifo_d512     |    2 |
| serdes_clkin_10_0_MHz_mmcm     |    2 |
| ip_fp32_axis_greaterThan       |    2 |
| ip_axis64_fanout2              |    2 |
| fwft_afifo_wr68_rd34_d512      |    2 |
| fwft_afifo_wr18_rd72_d1024     |    2 |
| usart_mmcm                     |    1 |
| tdp_ram_w32_d32768             |    1 |
| tdp_ram_w32_d16384             |    1 |
| t_axi4_stream8_sfifo_d2048     |    1 |
| t_axi4_stream64_afifo_d16      |    1 |
| t_axi4_stream128_afifo_d512    |    1 |
| t_axi4_stream128_afifo_d16     |    1 |
| t_axi4_stream128_afifo_d128    |    1 |
| t_axi4_stream128_afifo_d1024   |    1 |
| sdp_ram_w32_d128               |    1 |
| isc0207A_5_0_MHz_mmcm          |    1 |
| ip_fp32_axis_sqroot            |    1 |
| ip_blk_mem_gen_w32_d8192       |    1 |
| ip_axi_bram_ctrl               |    1 |
| histogram_axis_tmi_4pix_0      |    1 |
| fwft_sfifo_wr66_rd132_d32      |    1 |
| fwft_sfifo_wr132_rd66_d32      |    1 |
| fwft_sfifo_w32_d256            |    1 |
| fwft_afifo_wr72_rd18_d16       |    1 |
| fwft_afifo_wr66_rd132_d512     |    1 |
| fwft_afifo_wr132_rd66_d16      |    1 |
| fwft_afifo_wr130_rd130_d512    |    1 |
| fwft_afifo_w8_d256             |    1 |
| exp_mgt                        |    1 |
| ehdri_index_mem                |    1 |
| dp_ram_byte_w32_d64            |    1 |
| data_mgt                       |    1 |
| core_xbar_5                    |    1 |
| core_xbar_4                    |    1 |
| core_xbar_3                    |    1 |
| core_xbar_2                    |    1 |
| core_xbar_1                    |    1 |
| core_xbar_0                    |    1 |
| core_xadc_wiz_1_0              |    1 |
| core_proc_sys_reset_1_0        |    1 |
| core_power_management_0        |    1 |
| core_pleora_uart_0             |    1 |
| core_oem_uart_0                |    1 |
| core_mig_7series_0_0           |    1 |
| core_microblaze_1_axi_intc_0   |    1 |
| core_microblaze_1_0            |    1 |
| core_mdm_1_0                   |    1 |
| core_lmb_bram_0                |    1 |
| core_ilmb_v10_0                |    1 |
| core_ilmb_bram_if_cntlr_0      |    1 |
| core_fw_uart_0                 |    1 |
| core_fpga_output_uart_0        |    1 |
| core_dlmb_v10_0                |    1 |
| core_dlmb_bram_if_cntlr_0      |    1 |
| core_clk_wiz_1_0               |    1 |
| core_clink_uart_0              |    1 |
| core_axis_dwidth_converter_0_0 |    1 |
| core_axis_clock_converter_4_0  |    1 |
| core_axis_clock_converter_3_0  |    1 |
| core_axis_clock_converter_2_0  |    1 |
| core_axis_clock_converter_1_0  |    1 |
| core_axis_clock_converter_0_0  |    1 |
| core_axi_usb_uart_0            |    1 |
| core_axi_timer_0_0             |    1 |
| core_axi_quad_spi_0_0          |    1 |
| core_axi_ndf_uart_0            |    1 |
| core_axi_lens_uart_0           |    1 |
| core_axi_gps_uart_0            |    1 |
| core_axi_gpio_0_0              |    1 |
| core_axi_dm_buffer_0           |    1 |
| core_axi_datamover_ddrcal_0    |    1 |
| core_auto_us_3                 |    1 |
| core_auto_us_2                 |    1 |
| core_auto_us_1                 |    1 |
| core_auto_us_0                 |    1 |
| core_auto_pc_2                 |    1 |
| core_auto_pc_1                 |    1 |
| core_auto_pc_0                 |    1 |
| core_auto_ds_9                 |    1 |
| core_auto_ds_8                 |    1 |
| core_auto_ds_7                 |    1 |
| core_auto_ds_6                 |    1 |
| core_auto_ds_5                 |    1 |
| core_auto_ds_4                 |    1 |
| core_auto_ds_3                 |    1 |
| core_auto_ds_2                 |    1 |
| core_auto_ds_13                |    1 |
| core_auto_ds_12                |    1 |
| core_auto_ds_11                |    1 |
| core_auto_ds_10                |    1 |
| core_auto_ds_1                 |    1 |
| core_auto_ds_0                 |    1 |
| core_auto_cc_2                 |    1 |
| core_auto_cc_1                 |    1 |
| core_auto_cc_0                 |    1 |
| core_FlashReset_0_0            |    1 |
| core_CAL_DDR_MIG_0             |    1 |
| calib_param_ram                |    1 |
| buffer_table_ram               |    1 |
| axis_128_to_64                 |    1 |
| axis32_to_64_combiner          |    1 |
+--------------------------------+------+


