<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CANFD_MCANMsgRAMCfgParams_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CANFD_MCANMsgRAMCfgParams_t Struct Reference<div class="ingroups"><a class="el" href="group___c_a_n_f_d___d_r_i_v_e_r.html">CANFD Driver</a> &raquo; <a class="el" href="group___c_a_n_f_d___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">CANFD Driver External Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Data structure defines the MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer).  
 <a href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/canfd/canfd.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7686d90d87a5bc33f3dc4312ab879610"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a7686d90d87a5bc33f3dc4312ab879610">lss</a></td></tr>
<tr class="separator:a7686d90d87a5bc33f3dc4312ab879610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0dbdf314a4c0eea3295277b5cc9bff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a4a0dbdf314a4c0eea3295277b5cc9bff">lse</a></td></tr>
<tr class="separator:a4a0dbdf314a4c0eea3295277b5cc9bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963c225fd373d1281ee73dcc8dd9d21a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a963c225fd373d1281ee73dcc8dd9d21a">txBufNum</a></td></tr>
<tr class="separator:a963c225fd373d1281ee73dcc8dd9d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53638261cea5c5e8ce2ade354bef85ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a53638261cea5c5e8ce2ade354bef85ec">txFIFOSize</a></td></tr>
<tr class="separator:a53638261cea5c5e8ce2ade354bef85ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970e000c7ae335956cedf76c33648a60"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a970e000c7ae335956cedf76c33648a60">txBufMode</a></td></tr>
<tr class="separator:a970e000c7ae335956cedf76c33648a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05851dfe6d48bea1990d119ce688fe4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a05851dfe6d48bea1990d119ce688fe4b">txEventFIFOSize</a></td></tr>
<tr class="separator:a05851dfe6d48bea1990d119ce688fe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f322a71ca3d706019403d5a9316e91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a83f322a71ca3d706019403d5a9316e91">txEventFIFOWaterMark</a></td></tr>
<tr class="separator:a83f322a71ca3d706019403d5a9316e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4a64e256e5cc3a458a6a0a3cd8c0cc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a3a4a64e256e5cc3a458a6a0a3cd8c0cc">rxFIFO0size</a></td></tr>
<tr class="separator:a3a4a64e256e5cc3a458a6a0a3cd8c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154580fa92639d8719e129222cc84e61"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a154580fa92639d8719e129222cc84e61">rxFIFO0waterMark</a></td></tr>
<tr class="separator:a154580fa92639d8719e129222cc84e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754730787c928b48633aa136da73eb7e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a754730787c928b48633aa136da73eb7e">rxFIFO0OpMode</a></td></tr>
<tr class="separator:a754730787c928b48633aa136da73eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0069e9a56d8f39c75bcc0a97cb9122b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a0069e9a56d8f39c75bcc0a97cb9122b7">rxFIFO1size</a></td></tr>
<tr class="separator:a0069e9a56d8f39c75bcc0a97cb9122b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d97289f86826c925e31101f048cf71"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#aa9d97289f86826c925e31101f048cf71">rxFIFO1waterMark</a></td></tr>
<tr class="separator:aa9d97289f86826c925e31101f048cf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddf0fca972f1781ea10ad021824d85c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_f_d___m_c_a_n_msg_r_a_m_cfg_params__t.html#a8ddf0fca972f1781ea10ad021824d85c">rxFIFO1OpMode</a></td></tr>
<tr class="separator:a8ddf0fca972f1781ea10ad021824d85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Data structure defines the MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4a0dbdf314a4c0eea3295277b5cc9bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::lse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID 0 = No standard Message ID filter 1-64 = Number of standard Message ID filter elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a7686d90d87a5bc33f3dc4312ab879610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::lss</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID 0 = No standard Message ID filter 1-127 = Number of standard Message ID filter elements others = Values greater than 128 are interpreted as 128 </p>

</div>
</div>
<a class="anchor" id="a754730787c928b48633aa136da73eb7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="a3a4a64e256e5cc3a458a6a0a3cd8c0cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO0size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a154580fa92639d8719e129222cc84e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO0waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 0 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="a8ddf0fca972f1781ea10ad021824d85c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="a0069e9a56d8f39c75bcc0a97cb9122b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO1size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="aa9d97289f86826c925e31101f048cf71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::rxFIFO1waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 1 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="a970e000c7ae335956cedf76c33648a60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::txBufMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode 0 = Tx FIFO operation 1 = Tx Queue operation </p>

</div>
</div>
<a class="anchor" id="a963c225fd373d1281ee73dcc8dd9d21a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::txBufNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers 0 = No Dedicated Tx Buffers 1-32 = Number of Dedicated Tx Buffers others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a05851dfe6d48bea1990d119ce688fe4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::txEventFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size 0 = Tx Event FIFO disabled 1-32 = Number of Tx Event FIFO elements others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a83f322a71ca3d706019403d5a9316e91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::txEventFIFOWaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark 0 = Watermark interrupt disabled 1-32 = Level for Tx Event FIFO watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="a53638261cea5c5e8ce2ade354bef85ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CANFD_MCANMsgRAMCfgParams_t::txFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size 0 = No Tx FIFO/Queue 1-32 = Number of Tx Buffers used for Tx FIFO/Queue others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/canfd/<a class="el" href="canfd_8h.html">canfd.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
