5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate10.1.vcd -o generate10.1.cdd -v generate10.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate10.1.v 1 29 1
2 1 17 d0011 1 3d 121002 0 0 1 2 2 $u1
1 a 6 830009 1 0 0 0 1 1 1102
1 b 7 830009 1 0 0 0 1 1 2
1 c 8 830009 1 0 0 0 1 1 2
4 1 0 0
3 1 main.$u0 main.$u0 generate10.1.v 0 16 1
3 1 main.$u1 main.$u1 generate10.1.v 0 25 1
2 2 18 110014 1 0 20004 0 0 1 4 0
2 3 18 d000d 0 1 400 0 0 a
2 4 18 d0014 1 37 11006 2 3
2 5 19 110014 1 0 20008 0 0 1 4 1
2 6 19 d000d 0 1 400 0 0 b
2 7 19 d0014 1 37 a 5 6
2 8 20 110014 1 0 20004 0 0 1 4 0
2 9 20 d000d 0 1 400 0 0 c
2 10 20 d0014 1 37 6 8 9
2 11 21 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 12 21 d000f 2 2c 22000a 11 0 32 2 aa aa aa aa aa aa aa aa
2 13 22 150015 1 1 4 0 0 c
2 14 22 110011 1 1 8 0 0 b
2 15 22 110015 1 9 20108 13 14 1 2 102
2 16 22 d000d 0 1 400 0 0 a
2 17 22 d0015 1 37 a 15 16
2 18 23 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 19 23 d000f 2 2c 22000a 18 0 32 2 aa aa aa aa aa aa aa aa
2 20 24 150015 1 1 4 0 0 c
2 21 24 110011 1 1 8 0 0 b
2 22 24 110015 1 8 20104 20 21 1 2 1002
2 23 24 d000d 0 1 400 0 0 a
2 24 24 d0015 1 37 6 22 23
4 24 0 0
4 19 24 0
4 17 19 19
4 12 17 0
4 10 12 12
4 7 10 10
4 4 7 7
