\hypertarget{group___l_l_w_u___peripheral___access___layer}{}\section{L\+L\+WU Peripheral Access Layer}
\label{group___l_l_w_u___peripheral___access___layer}\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_l_w_u___register___masks}{L\+L\+W\+U Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_l_w_u___type}{L\+L\+W\+U\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}}~(0x4007\+C000u)
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU}}~((\mbox{\hyperlink{struct_l_l_w_u___type}{L\+L\+W\+U\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga3d947ff94f2db32873659ceeeb8bc767}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga4826d688973513cc02a2f1d4f67c336b}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU}} \}
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga00f85a14dffe324ff8e867f8b06f1461}{L\+L\+W\+U\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa}{L\+L\+W\+U\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}\label{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}} 
\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}!LLWU@{LLWU}}
\index{LLWU@{LLWU}!LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LLWU}{LLWU}}
{\footnotesize\ttfamily \#define L\+L\+WU~((\mbox{\hyperlink{struct_l_l_w_u___type}{L\+L\+W\+U\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}})}

Peripheral L\+L\+WU base pointer \mbox{\Hypertarget{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}\label{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}} 
\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}!LLWU\_BASE@{LLWU\_BASE}}
\index{LLWU\_BASE@{LLWU\_BASE}!LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LLWU\_BASE}{LLWU\_BASE}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+B\+A\+SE~(0x4007\+C000u)}

Peripheral L\+L\+WU base address \mbox{\Hypertarget{group___l_l_w_u___peripheral___access___layer_ga3d947ff94f2db32873659ceeeb8bc767}\label{group___l_l_w_u___peripheral___access___layer_ga3d947ff94f2db32873659ceeeb8bc767}} 
\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}!LLWU\_BASE\_ADDRS@{LLWU\_BASE\_ADDRS}}
\index{LLWU\_BASE\_ADDRS@{LLWU\_BASE\_ADDRS}!LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LLWU\_BASE\_ADDRS}{LLWU\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}} \}}

Array initializer of L\+L\+WU peripheral base addresses \mbox{\Hypertarget{group___l_l_w_u___peripheral___access___layer_ga4826d688973513cc02a2f1d4f67c336b}\label{group___l_l_w_u___peripheral___access___layer_ga4826d688973513cc02a2f1d4f67c336b}} 
\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}!LLWU\_BASE\_PTRS@{LLWU\_BASE\_PTRS}}
\index{LLWU\_BASE\_PTRS@{LLWU\_BASE\_PTRS}!LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LLWU\_BASE\_PTRS}{LLWU\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral___access___layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU}} \}}

Array initializer of L\+L\+WU peripheral base pointers \mbox{\Hypertarget{group___l_l_w_u___peripheral___access___layer_ga00f85a14dffe324ff8e867f8b06f1461}\label{group___l_l_w_u___peripheral___access___layer_ga00f85a14dffe324ff8e867f8b06f1461}} 
\index{LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}!LLWU\_IRQS@{LLWU\_IRQS}}
\index{LLWU\_IRQS@{LLWU\_IRQS}!LLWU Peripheral Access Layer@{LLWU Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LLWU\_IRQS}{LLWU\_IRQS}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa}{L\+L\+W\+U\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the L\+L\+WU peripheral type 