

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Col'
================================================================
* Date:           Sun Mar 12 17:33:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.424 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.120 us|  0.120 us|    9|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col     |        7|        7|         6|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln61_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61_2"   --->   Operation 10 'read' 'sext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln61_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61_1"   --->   Operation 11 'read' 'sext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln61"   --->   Operation 12 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln61_2_cast = sext i8 %sext_ln61_2_read"   --->   Operation 13 'sext' 'sext_ln61_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln61_1_cast = sext i8 %sext_ln61_1_read"   --->   Operation 14 'sext' 'sext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i8 %sext_ln61_read"   --->   Operation 15 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [matrixmul.cpp:56]   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_1, i2 3" [matrixmul.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %j_1, i2 1" [matrixmul.cpp:56]   --->   Operation 23 'add' 'add_ln56' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc29.exitStub" [matrixmul.cpp:56]   --->   Operation 24 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [matrixmul.cpp:56]   --->   Operation 25 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [matrixmul.cpp:61]   --->   Operation 26 'read' 'b_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i24 %b_read" [matrixmul.cpp:61]   --->   Operation 27 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [matrixmul.cpp:61]   --->   Operation 28 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [matrixmul.cpp:61]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i8 %tmp_1" [matrixmul.cpp:61]   --->   Operation 30 'sext' 'sext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 31 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i8 %trunc_ln61" [matrixmul.cpp:61]   --->   Operation 32 'sext' 'sext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 33 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 34 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 35 [2/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 35 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i8 %tmp_s" [matrixmul.cpp:61]   --->   Operation 36 'sext' 'sext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.55ns)   --->   "%mul_ln61_1 = mul i16 %sext_ln61_4, i16 %sext_ln61_1_cast" [matrixmul.cpp:61]   --->   Operation 37 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_5, i16 %sext_ln61_2_cast" [matrixmul.cpp:61]   --->   Operation 38 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61_1, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 39 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61 = mul i16 %sext_ln61_3, i16 %sext_ln61_cast" [matrixmul.cpp:61]   --->   Operation 40 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61_1, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 41 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61" [matrixmul.cpp:61]   --->   Operation 42 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/mnt/HLSNAS/02.tObflU/LabA/Design_Optimization/lab1/matrixmul_prj/solution5/directives.tcl:7]   --->   Operation 43 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:56]   --->   Operation 44 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61" [matrixmul.cpp:61]   --->   Operation 45 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (1.42ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln61_1" [matrixmul.cpp:61]   --->   Operation 46 'write' 'write_ln61' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [matrixmul.cpp:56]   --->   Operation 47 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sext_ln61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln61_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln61_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0100000]
sext_ln61_2_read  (read             ) [ 0000000]
sext_ln61_1_read  (read             ) [ 0000000]
sext_ln61_read    (read             ) [ 0000000]
sext_ln61_2_cast  (sext             ) [ 0111100]
sext_ln61_1_cast  (sext             ) [ 0111100]
sext_ln61_cast    (sext             ) [ 0111110]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
j_1               (load             ) [ 0000000]
icmp_ln56         (icmp             ) [ 0111110]
empty             (speclooptripcount) [ 0000000]
add_ln56          (add              ) [ 0000000]
br_ln56           (br               ) [ 0000000]
store_ln56        (store            ) [ 0000000]
b_read            (read             ) [ 0000000]
trunc_ln61        (trunc            ) [ 0101000]
tmp_s             (partselect       ) [ 0101100]
tmp_1             (partselect       ) [ 0000000]
sext_ln61_5       (sext             ) [ 0101100]
sext_ln61_3       (sext             ) [ 0100110]
sext_ln61_4       (sext             ) [ 0000000]
mul_ln61_1        (mul              ) [ 0100010]
mul_ln61_2        (mul              ) [ 0100010]
mul_ln61          (mul              ) [ 0100001]
add_ln61          (add              ) [ 0100001]
specpipeline_ln7  (specpipeline     ) [ 0000000]
specloopname_ln56 (specloopname     ) [ 0000000]
add_ln61_1        (add              ) [ 0000000]
write_ln61        (write            ) [ 0000000]
br_ln56           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln61">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln61_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln61_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln61_2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln61_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln61_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln61_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="24" slack="0"/>
<pin id="79" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln61_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln61_2_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln61_1_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1_cast/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln61_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln56_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln56_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln56_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln61_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="5" slack="0"/>
<pin id="135" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln61_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln61_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln61_4_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2"/>
<pin id="159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln61_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="3"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/4 "/>
</bind>
</comp>

<comp id="165" class="1007" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="1"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/2 add_ln61/4 "/>
</bind>
</comp>

<comp id="172" class="1007" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/3 add_ln61_1/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="187" class="1005" name="sext_ln61_2_cast_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_2_cast "/>
</bind>
</comp>

<comp id="192" class="1005" name="sext_ln61_1_cast_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="3"/>
<pin id="194" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln61_1_cast "/>
</bind>
</comp>

<comp id="197" class="1005" name="sext_ln61_cast_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2"/>
<pin id="199" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln61_cast "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln56_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="4"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln61_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_s_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2"/>
<pin id="213" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="216" class="1005" name="sext_ln61_5_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="sext_ln61_3_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="mul_ln61_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="add_ln61_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="64" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="70" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="76" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="76" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="76" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="154" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="54" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="190"><net_src comp="89" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="195"><net_src comp="93" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="200"><net_src comp="97" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="205"><net_src comp="109" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="126" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="214"><net_src comp="130" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="219"><net_src comp="150" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="224"><net_src comp="154" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="229"><net_src comp="160" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="234"><net_src comp="165" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul_Pipeline_Col : b | {2 }
	Port: matrixmul_Pipeline_Col : sext_ln61 | {1 }
	Port: matrixmul_Pipeline_Col : sext_ln61_1 | {1 }
	Port: matrixmul_Pipeline_Col : sext_ln61_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		store_ln56 : 3
	State 2
		sext_ln61_5 : 1
		mul_ln61_2 : 2
	State 3
		mul_ln61 : 1
	State 4
		mul_ln61_1 : 1
		add_ln61 : 2
	State 5
		add_ln61_1 : 1
	State 6
		write_ln61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |      mul_ln61_1_fu_160      |    0    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln56_fu_115       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_109      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_165         |    1    |    0    |    0    |
|          |          grp_fu_172         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln61_2_read_read_fu_58 |    0    |    0    |    0    |
|   read   | sext_ln61_1_read_read_fu_64 |    0    |    0    |    0    |
|          |  sext_ln61_read_read_fu_70  |    0    |    0    |    0    |
|          |      b_read_read_fu_76      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln61_write_fu_82   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln61_2_cast_fu_89   |    0    |    0    |    0    |
|          |    sext_ln61_1_cast_fu_93   |    0    |    0    |    0    |
|   sext   |     sext_ln61_cast_fu_97    |    0    |    0    |    0    |
|          |      sext_ln61_5_fu_150     |    0    |    0    |    0    |
|          |      sext_ln61_3_fu_154     |    0    |    0    |    0    |
|          |      sext_ln61_4_fu_157     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln61_fu_126      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_s_fu_130        |    0    |    0    |    0    |
|          |         tmp_1_fu_140        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |    57   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln61_reg_231    |   16   |
|    icmp_ln56_reg_202   |    1   |
|        j_reg_180       |    2   |
|   mul_ln61_1_reg_226   |   16   |
|sext_ln61_1_cast_reg_192|   16   |
|sext_ln61_2_cast_reg_187|   16   |
|   sext_ln61_3_reg_221  |   16   |
|   sext_ln61_5_reg_216  |   16   |
| sext_ln61_cast_reg_197 |   16   |
|      tmp_s_reg_211     |    8   |
|   trunc_ln61_reg_206   |    8   |
+------------------------+--------+
|          Total         |   131  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_165 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_172 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   || 0.839714||    28   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   28   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   131  |   85   |
+-----------+--------+--------+--------+--------+
