

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50'
================================================================
* Date:           Wed Aug 25 17:51:14 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6265470|  7614041|  20.883 ms|  25.378 ms|  6265471|  7614042|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+-------------+-----------+-----------+------+----------+
        |              |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |  6263272|  7611843|  1528 ~ 1857|          -|          -|  4099|        no|
        +--------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 222
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 152 
75 --> 76 
76 --> 77 147 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 74 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%upSpin_V_0_0551 = alloca i32 1"   --->   Operation 223 'alloca' 'upSpin_V_0_0551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%upSpin_V_1_0552 = alloca i32 1"   --->   Operation 224 'alloca' 'upSpin_V_1_0552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%upSpin_V_2_0553 = alloca i32 1"   --->   Operation 225 'alloca' 'upSpin_V_2_0553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%upSpin_V_3_0554 = alloca i32 1"   --->   Operation 226 'alloca' 'upSpin_V_3_0554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%downSpin_V_0_0555 = alloca i32 1"   --->   Operation 227 'alloca' 'downSpin_V_0_0555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%downSpin_V_1_0556 = alloca i32 1"   --->   Operation 228 'alloca' 'downSpin_V_1_0556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%downSpin_V_2_0557 = alloca i32 1"   --->   Operation 229 'alloca' 'downSpin_V_2_0557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%downSpin_V_3_0558 = alloca i32 1"   --->   Operation 230 'alloca' 'downSpin_V_3_0558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%stage = alloca i32 1"   --->   Operation 231 'alloca' 'stage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%iPack_0_0543 = alloca i32 1"   --->   Operation 232 'alloca' 'iPack_0_0543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%iPack_1_0544 = alloca i32 1"   --->   Operation 233 'alloca' 'iPack_1_0544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%iPack_2_0545 = alloca i32 1"   --->   Operation 234 'alloca' 'iPack_2_0545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%iPack_3_0546 = alloca i32 1"   --->   Operation 235 'alloca' 'iPack_3_0546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%iSpin_0_0547 = alloca i32 1"   --->   Operation 236 'alloca' 'iSpin_0_0547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%iSpin_1_0548 = alloca i32 1"   --->   Operation 237 'alloca' 'iSpin_1_0548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%iSpin_2_0549 = alloca i32 1"   --->   Operation 238 'alloca' 'iSpin_2_0549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%iSpin_3_0550 = alloca i32 1"   --->   Operation 239 'alloca' 'iSpin_3_0550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%dH_0_0 = alloca i32 1"   --->   Operation 240 'alloca' 'dH_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%dH_1_0 = alloca i32 1"   --->   Operation 241 'alloca' 'dH_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%dH_2_0 = alloca i32 1"   --->   Operation 242 'alloca' 'dH_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%dH_3_0 = alloca i32 1"   --->   Operation 243 'alloca' 'dH_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%logRandLocal_0_0559 = alloca i32 1"   --->   Operation 244 'alloca' 'logRandLocal_0_0559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%logRandLocal_1_0560 = alloca i32 1"   --->   Operation 245 'alloca' 'logRandLocal_1_0560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%logRandLocal_2_0561 = alloca i32 1"   --->   Operation 246 'alloca' 'logRandLocal_2_0561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%logRandLocal_3_0562 = alloca i32 1"   --->   Operation 247 'alloca' 'logRandLocal_3_0562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.00ns)   --->   "%trotters_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %trotters"   --->   Operation 248 'read' 'trotters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%dH_0_3_loc = alloca i64 1"   --->   Operation 249 'alloca' 'dH_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%dH_1_3_loc = alloca i64 1"   --->   Operation 250 'alloca' 'dH_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%dH_2_3_loc = alloca i64 1"   --->   Operation 251 'alloca' 'dH_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%dH_3_3_loc = alloca i64 1"   --->   Operation 252 'alloca' 'dH_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%iPack_0_1_loc = alloca i64 1"   --->   Operation 253 'alloca' 'iPack_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%iPack_1_1_loc = alloca i64 1"   --->   Operation 254 'alloca' 'iPack_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%iPack_2_1_loc = alloca i64 1"   --->   Operation 255 'alloca' 'iPack_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%iPack_3_1_loc = alloca i64 1"   --->   Operation 256 'alloca' 'iPack_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%iSpin_0_1_loc = alloca i64 1"   --->   Operation 257 'alloca' 'iSpin_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%iSpin_1_1_loc = alloca i64 1"   --->   Operation 258 'alloca' 'iSpin_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%iSpin_2_1_loc = alloca i64 1"   --->   Operation 259 'alloca' 'iSpin_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%iSpin_3_1_loc = alloca i64 1"   --->   Operation 260 'alloca' 'iSpin_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%upSpin_V_0_1_loc = alloca i64 1"   --->   Operation 261 'alloca' 'upSpin_V_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%upSpin_V_1_1_loc = alloca i64 1"   --->   Operation 262 'alloca' 'upSpin_V_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%upSpin_V_2_1_loc = alloca i64 1"   --->   Operation 263 'alloca' 'upSpin_V_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%upSpin_V_3_1_loc = alloca i64 1"   --->   Operation 264 'alloca' 'upSpin_V_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%downSpin_V_0_1_loc = alloca i64 1"   --->   Operation 265 'alloca' 'downSpin_V_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%downSpin_V_1_1_loc = alloca i64 1"   --->   Operation 266 'alloca' 'downSpin_V_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%downSpin_V_2_1_loc = alloca i64 1"   --->   Operation 267 'alloca' 'downSpin_V_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%downSpin_V_3_1_loc = alloca i64 1"   --->   Operation 268 'alloca' 'downSpin_V_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%dH_0_1_loc = alloca i64 1"   --->   Operation 269 'alloca' 'dH_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%dH_1_1_loc = alloca i64 1"   --->   Operation 270 'alloca' 'dH_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%dH_2_1_loc = alloca i64 1"   --->   Operation 271 'alloca' 'dH_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%dH_3_1_loc = alloca i64 1"   --->   Operation 272 'alloca' 'dH_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%logRandLocal_0_1_loc = alloca i64 1"   --->   Operation 273 'alloca' 'logRandLocal_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%logRandLocal_1_1_loc = alloca i64 1"   --->   Operation 274 'alloca' 'logRandLocal_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%logRandLocal_2_1_loc = alloca i64 1"   --->   Operation 275 'alloca' 'logRandLocal_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%logRandLocal_3_1_loc = alloca i64 1"   --->   Operation 276 'alloca' 'logRandLocal_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_0 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 277 'alloca' 'trottersLocal_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_1 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 278 'alloca' 'trottersLocal_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_2 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 279 'alloca' 'trottersLocal_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_3 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 280 'alloca' 'trottersLocal_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_4 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 281 'alloca' 'trottersLocal_V_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_5 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 282 'alloca' 'trottersLocal_V_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_6 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 283 'alloca' 'trottersLocal_V_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_7 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 284 'alloca' 'trottersLocal_V_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_8 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 285 'alloca' 'trottersLocal_V_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_9 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 286 'alloca' 'trottersLocal_V_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_10 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 287 'alloca' 'trottersLocal_V_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_11 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 288 'alloca' 'trottersLocal_V_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_12 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 289 'alloca' 'trottersLocal_V_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_13 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 290 'alloca' 'trottersLocal_V_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_14 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 291 'alloca' 'trottersLocal_V_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_15 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 292 'alloca' 'trottersLocal_V_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_0 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 293 'alloca' 'trottersLocal_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_1 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 294 'alloca' 'trottersLocal_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_2 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 295 'alloca' 'trottersLocal_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_3 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 296 'alloca' 'trottersLocal_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_4 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 297 'alloca' 'trottersLocal_V_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_5 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 298 'alloca' 'trottersLocal_V_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_6 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 299 'alloca' 'trottersLocal_V_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_7 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 300 'alloca' 'trottersLocal_V_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_8 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 301 'alloca' 'trottersLocal_V_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_9 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 302 'alloca' 'trottersLocal_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_10 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 303 'alloca' 'trottersLocal_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_11 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 304 'alloca' 'trottersLocal_V_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_12 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 305 'alloca' 'trottersLocal_V_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_13 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 306 'alloca' 'trottersLocal_V_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_14 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 307 'alloca' 'trottersLocal_V_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_15 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 308 'alloca' 'trottersLocal_V_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_0 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 309 'alloca' 'trottersLocal_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_1 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 310 'alloca' 'trottersLocal_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_2 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 311 'alloca' 'trottersLocal_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_3 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 312 'alloca' 'trottersLocal_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_4 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 313 'alloca' 'trottersLocal_V_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_5 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 314 'alloca' 'trottersLocal_V_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_6 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 315 'alloca' 'trottersLocal_V_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_7 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 316 'alloca' 'trottersLocal_V_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_8 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 317 'alloca' 'trottersLocal_V_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_9 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 318 'alloca' 'trottersLocal_V_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_10 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 319 'alloca' 'trottersLocal_V_2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_11 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 320 'alloca' 'trottersLocal_V_2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_12 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 321 'alloca' 'trottersLocal_V_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_13 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 322 'alloca' 'trottersLocal_V_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_14 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 323 'alloca' 'trottersLocal_V_2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_15 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 324 'alloca' 'trottersLocal_V_2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_0 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 325 'alloca' 'trottersLocal_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_1 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 326 'alloca' 'trottersLocal_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_2 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 327 'alloca' 'trottersLocal_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_3 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 328 'alloca' 'trottersLocal_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_4 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 329 'alloca' 'trottersLocal_V_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_5 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 330 'alloca' 'trottersLocal_V_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_6 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 331 'alloca' 'trottersLocal_V_3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_7 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 332 'alloca' 'trottersLocal_V_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_8 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 333 'alloca' 'trottersLocal_V_3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_9 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 334 'alloca' 'trottersLocal_V_3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_10 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 335 'alloca' 'trottersLocal_V_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_11 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 336 'alloca' 'trottersLocal_V_3_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_12 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 337 'alloca' 'trottersLocal_V_3_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_13 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 338 'alloca' 'trottersLocal_V_3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_14 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 339 'alloca' 'trottersLocal_V_3_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_15 = alloca i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:172]   --->   Operation 340 'alloca' 'trottersLocal_V_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%JcoupLocal_0_0 = alloca i64 1"   --->   Operation 341 'alloca' 'JcoupLocal_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%JcoupLocal_0_1 = alloca i64 1"   --->   Operation 342 'alloca' 'JcoupLocal_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%JcoupLocal_0_2 = alloca i64 1"   --->   Operation 343 'alloca' 'JcoupLocal_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%JcoupLocal_0_3 = alloca i64 1"   --->   Operation 344 'alloca' 'JcoupLocal_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%JcoupLocal_0_4 = alloca i64 1"   --->   Operation 345 'alloca' 'JcoupLocal_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%JcoupLocal_0_5 = alloca i64 1"   --->   Operation 346 'alloca' 'JcoupLocal_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%JcoupLocal_0_6 = alloca i64 1"   --->   Operation 347 'alloca' 'JcoupLocal_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%JcoupLocal_0_7 = alloca i64 1"   --->   Operation 348 'alloca' 'JcoupLocal_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%JcoupLocal_0_8 = alloca i64 1"   --->   Operation 349 'alloca' 'JcoupLocal_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%JcoupLocal_0_9 = alloca i64 1"   --->   Operation 350 'alloca' 'JcoupLocal_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%JcoupLocal_0_10 = alloca i64 1"   --->   Operation 351 'alloca' 'JcoupLocal_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%JcoupLocal_0_11 = alloca i64 1"   --->   Operation 352 'alloca' 'JcoupLocal_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%JcoupLocal_0_12 = alloca i64 1"   --->   Operation 353 'alloca' 'JcoupLocal_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%JcoupLocal_0_13 = alloca i64 1"   --->   Operation 354 'alloca' 'JcoupLocal_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%JcoupLocal_0_14 = alloca i64 1"   --->   Operation 355 'alloca' 'JcoupLocal_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%JcoupLocal_0_15 = alloca i64 1"   --->   Operation 356 'alloca' 'JcoupLocal_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%JcoupLocal_1_0 = alloca i64 1"   --->   Operation 357 'alloca' 'JcoupLocal_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%JcoupLocal_1_1 = alloca i64 1"   --->   Operation 358 'alloca' 'JcoupLocal_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%JcoupLocal_1_2 = alloca i64 1"   --->   Operation 359 'alloca' 'JcoupLocal_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%JcoupLocal_1_3 = alloca i64 1"   --->   Operation 360 'alloca' 'JcoupLocal_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%JcoupLocal_1_4 = alloca i64 1"   --->   Operation 361 'alloca' 'JcoupLocal_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%JcoupLocal_1_5 = alloca i64 1"   --->   Operation 362 'alloca' 'JcoupLocal_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%JcoupLocal_1_6 = alloca i64 1"   --->   Operation 363 'alloca' 'JcoupLocal_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%JcoupLocal_1_7 = alloca i64 1"   --->   Operation 364 'alloca' 'JcoupLocal_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%JcoupLocal_1_8 = alloca i64 1"   --->   Operation 365 'alloca' 'JcoupLocal_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%JcoupLocal_1_9 = alloca i64 1"   --->   Operation 366 'alloca' 'JcoupLocal_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%JcoupLocal_1_10 = alloca i64 1"   --->   Operation 367 'alloca' 'JcoupLocal_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%JcoupLocal_1_11 = alloca i64 1"   --->   Operation 368 'alloca' 'JcoupLocal_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%JcoupLocal_1_12 = alloca i64 1"   --->   Operation 369 'alloca' 'JcoupLocal_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%JcoupLocal_1_13 = alloca i64 1"   --->   Operation 370 'alloca' 'JcoupLocal_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%JcoupLocal_1_14 = alloca i64 1"   --->   Operation 371 'alloca' 'JcoupLocal_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%JcoupLocal_1_15 = alloca i64 1"   --->   Operation 372 'alloca' 'JcoupLocal_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%JcoupLocal_2_0 = alloca i64 1"   --->   Operation 373 'alloca' 'JcoupLocal_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%JcoupLocal_2_1 = alloca i64 1"   --->   Operation 374 'alloca' 'JcoupLocal_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%JcoupLocal_2_2 = alloca i64 1"   --->   Operation 375 'alloca' 'JcoupLocal_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%JcoupLocal_2_3 = alloca i64 1"   --->   Operation 376 'alloca' 'JcoupLocal_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%JcoupLocal_2_4 = alloca i64 1"   --->   Operation 377 'alloca' 'JcoupLocal_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%JcoupLocal_2_5 = alloca i64 1"   --->   Operation 378 'alloca' 'JcoupLocal_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%JcoupLocal_2_6 = alloca i64 1"   --->   Operation 379 'alloca' 'JcoupLocal_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%JcoupLocal_2_7 = alloca i64 1"   --->   Operation 380 'alloca' 'JcoupLocal_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%JcoupLocal_2_8 = alloca i64 1"   --->   Operation 381 'alloca' 'JcoupLocal_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%JcoupLocal_2_9 = alloca i64 1"   --->   Operation 382 'alloca' 'JcoupLocal_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%JcoupLocal_2_10 = alloca i64 1"   --->   Operation 383 'alloca' 'JcoupLocal_2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%JcoupLocal_2_11 = alloca i64 1"   --->   Operation 384 'alloca' 'JcoupLocal_2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%JcoupLocal_2_12 = alloca i64 1"   --->   Operation 385 'alloca' 'JcoupLocal_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%JcoupLocal_2_13 = alloca i64 1"   --->   Operation 386 'alloca' 'JcoupLocal_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%JcoupLocal_2_14 = alloca i64 1"   --->   Operation 387 'alloca' 'JcoupLocal_2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%JcoupLocal_2_15 = alloca i64 1"   --->   Operation 388 'alloca' 'JcoupLocal_2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%JcoupLocal_3_0 = alloca i64 1"   --->   Operation 389 'alloca' 'JcoupLocal_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%JcoupLocal_3_1 = alloca i64 1"   --->   Operation 390 'alloca' 'JcoupLocal_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%JcoupLocal_3_2 = alloca i64 1"   --->   Operation 391 'alloca' 'JcoupLocal_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%JcoupLocal_3_3 = alloca i64 1"   --->   Operation 392 'alloca' 'JcoupLocal_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%JcoupLocal_3_4 = alloca i64 1"   --->   Operation 393 'alloca' 'JcoupLocal_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%JcoupLocal_3_5 = alloca i64 1"   --->   Operation 394 'alloca' 'JcoupLocal_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%JcoupLocal_3_6 = alloca i64 1"   --->   Operation 395 'alloca' 'JcoupLocal_3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%JcoupLocal_3_7 = alloca i64 1"   --->   Operation 396 'alloca' 'JcoupLocal_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%JcoupLocal_3_8 = alloca i64 1"   --->   Operation 397 'alloca' 'JcoupLocal_3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%JcoupLocal_3_9 = alloca i64 1"   --->   Operation 398 'alloca' 'JcoupLocal_3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%JcoupLocal_3_10 = alloca i64 1"   --->   Operation 399 'alloca' 'JcoupLocal_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%JcoupLocal_3_11 = alloca i64 1"   --->   Operation 400 'alloca' 'JcoupLocal_3_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%JcoupLocal_3_12 = alloca i64 1"   --->   Operation 401 'alloca' 'JcoupLocal_3_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%JcoupLocal_3_13 = alloca i64 1"   --->   Operation 402 'alloca' 'JcoupLocal_3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%JcoupLocal_3_14 = alloca i64 1"   --->   Operation 403 'alloca' 'JcoupLocal_3_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%JcoupLocal_3_15 = alloca i64 1"   --->   Operation 404 'alloca' 'JcoupLocal_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %trotters_read, i32 6, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 405 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.38ns)   --->   "%store_ln208 = store i13 0, i13 %stage" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 406 'store' 'store_ln208' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i58 %trunc_ln" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 407 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln188" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 408 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 409 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 410 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 410 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 411 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 411 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 412 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 412 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 413 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 413 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 414 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 414 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 415 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 415 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 416 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 416 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 417 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 417 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 418 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 418 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 419 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 419 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 420 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 420 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 421 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 421 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 422 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 422 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 423 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 423 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 424 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 424 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 425 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 425 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 426 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 426 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 427 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 427 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 428 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 428 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 429 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 429 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 430 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 430 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 431 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 431 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 432 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 432 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 433 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 433 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 434 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 434 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 435 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 435 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 436 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 436 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 437 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 437 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 438 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 438 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 439 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 439 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 440 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 440 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 441 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 441 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 442 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 442 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 443 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 443 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 444 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 444 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 445 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 445 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 446 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 446 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 447 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 447 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 448 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 448 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 449 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 449 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 450 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 450 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 451 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 451 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 452 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 452 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 453 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 453 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 454 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 454 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 455 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 455 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 456 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 456 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 457 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 457 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 458 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 458 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 459 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 459 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 460 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 460 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 461 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 461 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 462 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 462 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 463 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 463 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 464 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 464 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 465 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 465 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 466 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 466 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 467 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 467 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 468 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 468 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 469 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 469 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 470 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 470 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 471 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 471 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 472 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 472 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 473 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 473 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 474 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 474 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 475 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 475 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 476 [1/1] (1.00ns)   --->   "%Jperp_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %Jperp"   --->   Operation 476 'read' 'Jperp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_69 : Operation 477 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 477 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 478 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 478 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 479 [4/4] (2.32ns)   --->   "%dHTunnel = fmul i32 %Jperp_read, i32 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:204]   --->   Operation 479 'fmul' 'dHTunnel' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 480 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 480 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 481 [3/4] (2.32ns)   --->   "%dHTunnel = fmul i32 %Jperp_read, i32 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:204]   --->   Operation 481 'fmul' 'dHTunnel' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.32>
ST_72 : Operation 482 [2/2] (0.00ns)   --->   "%call_ln188 = call void @QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 482 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 483 [2/4] (2.32ns)   --->   "%dHTunnel = fmul i32 %Jperp_read, i32 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:204]   --->   Operation 483 'fmul' 'dHTunnel' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.32>
ST_73 : Operation 484 [1/1] (1.00ns)   --->   "%logRand_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %logRand"   --->   Operation 484 'read' 'logRand_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_73 : Operation 485 [1/1] (1.00ns)   --->   "%Beta_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %Beta"   --->   Operation 485 'read' 'Beta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_73 : Operation 486 [1/1] (1.00ns)   --->   "%h_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %h"   --->   Operation 486 'read' 'h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_73 : Operation 487 [1/1] (1.00ns)   --->   "%Jcoup_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %Jcoup"   --->   Operation 487 'read' 'Jcoup_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_73 : Operation 488 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 488 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 489 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 490 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_0, void @empty, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 490 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 491 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 491 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 492 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trotters, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 492 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trotters, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Jcoup, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_14, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Jcoup, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 495 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 498 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Jperp"   --->   Operation 498 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Jperp, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 499 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 500 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Jperp, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 500 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 501 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Beta"   --->   Operation 501 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Beta, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 503 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Beta, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 503 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 504 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %logRand, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_22, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 504 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 505 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %logRand, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_21"   --->   Operation 505 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 506 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 506 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 507 [1/2] (0.00ns)   --->   "%call_ln188 = call void @QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_189_1, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 507 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 508 [1/4] (2.32ns)   --->   "%dHTunnel = fmul i32 %Jperp_read, i32 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:204]   --->   Operation 508 'fmul' 'dHTunnel' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i64 %h_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 509 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i64 %logRand_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 510 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln208 = br void" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 511 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.02>
ST_74 : Operation 512 [1/1] (0.00ns)   --->   "%stage_1 = load i13 %stage" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 512 'load' 'stage_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 513 [1/1] (0.64ns)   --->   "%icmp_ln208 = icmp_eq  i13 %stage_1, i13 4099" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 513 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 514 [1/1] (0.00ns)   --->   "%empty_131 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4099, i64 4099, i64 4099"   --->   Operation 514 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 515 [1/1] (0.75ns)   --->   "%add_ln208 = add i13 %stage_1, i13 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 515 'add' 'add_ln208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %.split14, void %codeRepl23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 516 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 517 [1/1] (0.00ns)   --->   "%upSpin_V_0_0551_load = load i1 %upSpin_V_0_0551"   --->   Operation 517 'load' 'upSpin_V_0_0551_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 518 [1/1] (0.00ns)   --->   "%upSpin_V_1_0552_load = load i1 %upSpin_V_1_0552"   --->   Operation 518 'load' 'upSpin_V_1_0552_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 519 [1/1] (0.00ns)   --->   "%upSpin_V_2_0553_load = load i1 %upSpin_V_2_0553"   --->   Operation 519 'load' 'upSpin_V_2_0553_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 520 [1/1] (0.00ns)   --->   "%upSpin_V_3_0554_load = load i1 %upSpin_V_3_0554"   --->   Operation 520 'load' 'upSpin_V_3_0554_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 521 [1/1] (0.00ns)   --->   "%downSpin_V_0_0555_load = load i1 %downSpin_V_0_0555"   --->   Operation 521 'load' 'downSpin_V_0_0555_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 522 [1/1] (0.00ns)   --->   "%downSpin_V_1_0556_load = load i1 %downSpin_V_1_0556"   --->   Operation 522 'load' 'downSpin_V_1_0556_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 523 [1/1] (0.00ns)   --->   "%downSpin_V_2_0557_load = load i1 %downSpin_V_2_0557"   --->   Operation 523 'load' 'downSpin_V_2_0557_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 524 [1/1] (0.00ns)   --->   "%downSpin_V_3_0558_load = load i1 %downSpin_V_3_0558"   --->   Operation 524 'load' 'downSpin_V_3_0558_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 525 [1/1] (0.00ns)   --->   "%iPack_0_0543_load = load i32 %iPack_0_0543"   --->   Operation 525 'load' 'iPack_0_0543_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 526 [1/1] (0.00ns)   --->   "%iPack_1_0544_load = load i32 %iPack_1_0544"   --->   Operation 526 'load' 'iPack_1_0544_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 527 [1/1] (0.00ns)   --->   "%iPack_2_0545_load = load i32 %iPack_2_0545"   --->   Operation 527 'load' 'iPack_2_0545_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 528 [1/1] (0.00ns)   --->   "%iPack_3_0546_load = load i32 %iPack_3_0546"   --->   Operation 528 'load' 'iPack_3_0546_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 529 [1/1] (0.00ns)   --->   "%iSpin_0_0547_load = load i32 %iSpin_0_0547"   --->   Operation 529 'load' 'iSpin_0_0547_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 530 [1/1] (0.00ns)   --->   "%iSpin_1_0548_load = load i32 %iSpin_1_0548"   --->   Operation 530 'load' 'iSpin_1_0548_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 531 [1/1] (0.00ns)   --->   "%iSpin_2_0549_load = load i32 %iSpin_2_0549"   --->   Operation 531 'load' 'iSpin_2_0549_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 532 [1/1] (0.00ns)   --->   "%iSpin_3_0550_load = load i32 %iSpin_3_0550"   --->   Operation 532 'load' 'iSpin_3_0550_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 533 [1/1] (0.00ns)   --->   "%dH_0_0_load = load i32 %dH_0_0"   --->   Operation 533 'load' 'dH_0_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 534 [1/1] (0.00ns)   --->   "%dH_1_0_load = load i32 %dH_1_0"   --->   Operation 534 'load' 'dH_1_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 535 [1/1] (0.00ns)   --->   "%dH_2_0_load = load i32 %dH_2_0"   --->   Operation 535 'load' 'dH_2_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 536 [1/1] (0.00ns)   --->   "%dH_3_0_load = load i32 %dH_3_0"   --->   Operation 536 'load' 'dH_3_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 537 [1/1] (0.00ns)   --->   "%logRandLocal_0_0559_load = load i32 %logRandLocal_0_0559"   --->   Operation 537 'load' 'logRandLocal_0_0559_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 538 [1/1] (0.00ns)   --->   "%logRandLocal_1_0560_load = load i32 %logRandLocal_1_0560"   --->   Operation 538 'load' 'logRandLocal_1_0560_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 539 [1/1] (0.00ns)   --->   "%logRandLocal_2_0561_load = load i32 %logRandLocal_2_0561"   --->   Operation 539 'load' 'logRandLocal_2_0561_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 540 [1/1] (0.00ns)   --->   "%logRandLocal_3_0562_load = load i32 %logRandLocal_3_0562"   --->   Operation 540 'load' 'logRandLocal_3_0562_load' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i13 %stage_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 541 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_74 : Operation 542 [2/2] (0.38ns)   --->   "%call_ln229 = call void @QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE, i32 %logRandLocal_3_0562_load, i32 %logRandLocal_2_0561_load, i32 %logRandLocal_1_0560_load, i32 %logRandLocal_0_0559_load, i32 %dH_3_0_load, i32 %dH_2_0_load, i32 %dH_1_0_load, i32 %dH_0_0_load, i1 %downSpin_V_3_0558_load, i1 %downSpin_V_2_0557_load, i1 %downSpin_V_1_0556_load, i1 %downSpin_V_0_0555_load, i1 %upSpin_V_3_0554_load, i1 %upSpin_V_2_0553_load, i1 %upSpin_V_1_0552_load, i1 %upSpin_V_0_0551_load, i32 %iSpin_3_0550_load, i32 %iSpin_2_0549_load, i32 %iSpin_1_0548_load, i32 %iSpin_0_0547_load, i32 %iPack_3_0546_load, i32 %iPack_2_0545_load, i32 %iPack_1_0544_load, i32 %iPack_0_0543_load, i64 %logRand_read, i512 %gmem, i6 %trunc_ln229, i64 %h_read, i6 %trunc_ln228, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i12 %trunc_ln208, i32 %logRandLocal_3_1_loc, i32 %logRandLocal_2_1_loc, i32 %logRandLocal_1_1_loc, i32 %logRandLocal_0_1_loc, i32 %dH_3_1_loc, i32 %dH_2_1_loc, i32 %dH_1_1_loc, i32 %dH_0_1_loc, i1 %downSpin_V_3_1_loc, i1 %downSpin_V_2_1_loc, i1 %downSpin_V_1_1_loc, i1 %downSpin_V_0_1_loc, i1 %upSpin_V_3_1_loc, i1 %upSpin_V_2_1_loc, i1 %upSpin_V_1_1_loc, i1 %upSpin_V_0_1_loc, i32 %iSpin_3_1_loc, i32 %iSpin_2_1_loc, i32 %iSpin_1_1_loc, i32 %iSpin_0_1_loc, i32 %iPack_3_1_loc, i32 %iPack_2_1_loc, i32 %iPack_1_1_loc, i32 %iPack_0_1_loc" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 542 'call' 'call_ln229' <Predicate = (!icmp_ln208)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 1.14>
ST_75 : Operation 543 [1/2] (0.00ns)   --->   "%call_ln229 = call void @QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE, i32 %logRandLocal_3_0562_load, i32 %logRandLocal_2_0561_load, i32 %logRandLocal_1_0560_load, i32 %logRandLocal_0_0559_load, i32 %dH_3_0_load, i32 %dH_2_0_load, i32 %dH_1_0_load, i32 %dH_0_0_load, i1 %downSpin_V_3_0558_load, i1 %downSpin_V_2_0557_load, i1 %downSpin_V_1_0556_load, i1 %downSpin_V_0_0555_load, i1 %upSpin_V_3_0554_load, i1 %upSpin_V_2_0553_load, i1 %upSpin_V_1_0552_load, i1 %upSpin_V_0_0551_load, i32 %iSpin_3_0550_load, i32 %iSpin_2_0549_load, i32 %iSpin_1_0548_load, i32 %iSpin_0_0547_load, i32 %iPack_3_0546_load, i32 %iPack_2_0545_load, i32 %iPack_1_0544_load, i32 %iPack_0_0543_load, i64 %logRand_read, i512 %gmem, i6 %trunc_ln229, i64 %h_read, i6 %trunc_ln228, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i12 %trunc_ln208, i32 %logRandLocal_3_1_loc, i32 %logRandLocal_2_1_loc, i32 %logRandLocal_1_1_loc, i32 %logRandLocal_0_1_loc, i32 %dH_3_1_loc, i32 %dH_2_1_loc, i32 %dH_1_1_loc, i32 %dH_0_1_loc, i1 %downSpin_V_3_1_loc, i1 %downSpin_V_2_1_loc, i1 %downSpin_V_1_1_loc, i1 %downSpin_V_0_1_loc, i1 %upSpin_V_3_1_loc, i1 %upSpin_V_2_1_loc, i1 %upSpin_V_1_1_loc, i1 %upSpin_V_0_1_loc, i32 %iSpin_3_1_loc, i32 %iSpin_2_1_loc, i32 %iSpin_1_1_loc, i32 %iSpin_0_1_loc, i32 %iPack_3_1_loc, i32 %iPack_2_1_loc, i32 %iPack_1_1_loc, i32 %iPack_0_1_loc" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 543 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i13.i14, i13 %stage_1, i14 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 544 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i27 %shl_ln" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 545 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 546 [1/1] (1.14ns)   --->   "%add_ln214 = add i64 %zext_ln214, i64 %Jcoup_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 546 'add' 'add_ln214' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 547 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 547 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%logRandLocal_3_1_loc_load = load i32 %logRandLocal_3_1_loc"   --->   Operation 548 'load' 'logRandLocal_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 549 [1/1] (0.00ns)   --->   "%logRandLocal_2_1_loc_load = load i32 %logRandLocal_2_1_loc"   --->   Operation 549 'load' 'logRandLocal_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 550 [1/1] (0.00ns)   --->   "%logRandLocal_1_1_loc_load = load i32 %logRandLocal_1_1_loc"   --->   Operation 550 'load' 'logRandLocal_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 551 [1/1] (0.00ns)   --->   "%logRandLocal_0_1_loc_load = load i32 %logRandLocal_0_1_loc"   --->   Operation 551 'load' 'logRandLocal_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 552 [1/1] (0.00ns)   --->   "%dH_3_1_loc_load = load i32 %dH_3_1_loc"   --->   Operation 552 'load' 'dH_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 553 [1/1] (0.00ns)   --->   "%dH_2_1_loc_load = load i32 %dH_2_1_loc"   --->   Operation 553 'load' 'dH_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 554 [1/1] (0.00ns)   --->   "%dH_1_1_loc_load = load i32 %dH_1_1_loc"   --->   Operation 554 'load' 'dH_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 555 [1/1] (0.00ns)   --->   "%dH_0_1_loc_load = load i32 %dH_0_1_loc"   --->   Operation 555 'load' 'dH_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 556 [1/1] (0.00ns)   --->   "%downSpin_V_3_1_loc_load = load i1 %downSpin_V_3_1_loc"   --->   Operation 556 'load' 'downSpin_V_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 557 [1/1] (0.00ns)   --->   "%downSpin_V_2_1_loc_load = load i1 %downSpin_V_2_1_loc"   --->   Operation 557 'load' 'downSpin_V_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 558 [1/1] (0.00ns)   --->   "%downSpin_V_1_1_loc_load = load i1 %downSpin_V_1_1_loc"   --->   Operation 558 'load' 'downSpin_V_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 559 [1/1] (0.00ns)   --->   "%downSpin_V_0_1_loc_load = load i1 %downSpin_V_0_1_loc"   --->   Operation 559 'load' 'downSpin_V_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 560 [1/1] (0.00ns)   --->   "%upSpin_V_3_1_loc_load = load i1 %upSpin_V_3_1_loc"   --->   Operation 560 'load' 'upSpin_V_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 561 [1/1] (0.00ns)   --->   "%upSpin_V_2_1_loc_load = load i1 %upSpin_V_2_1_loc"   --->   Operation 561 'load' 'upSpin_V_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 562 [1/1] (0.00ns)   --->   "%upSpin_V_1_1_loc_load = load i1 %upSpin_V_1_1_loc"   --->   Operation 562 'load' 'upSpin_V_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 563 [1/1] (0.00ns)   --->   "%upSpin_V_0_1_loc_load = load i1 %upSpin_V_0_1_loc"   --->   Operation 563 'load' 'upSpin_V_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 564 [1/1] (0.00ns)   --->   "%iSpin_3_1_loc_load = load i32 %iSpin_3_1_loc"   --->   Operation 564 'load' 'iSpin_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 565 [1/1] (0.00ns)   --->   "%iSpin_2_1_loc_load = load i32 %iSpin_2_1_loc"   --->   Operation 565 'load' 'iSpin_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 566 [1/1] (0.00ns)   --->   "%iSpin_1_1_loc_load = load i32 %iSpin_1_1_loc"   --->   Operation 566 'load' 'iSpin_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 567 [1/1] (0.00ns)   --->   "%iSpin_0_1_loc_load = load i32 %iSpin_0_1_loc"   --->   Operation 567 'load' 'iSpin_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 568 [1/1] (0.00ns)   --->   "%iPack_3_1_loc_load = load i32 %iPack_3_1_loc"   --->   Operation 568 'load' 'iPack_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 569 [1/1] (0.00ns)   --->   "%iPack_2_1_loc_load = load i32 %iPack_2_1_loc"   --->   Operation 569 'load' 'iPack_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 570 [1/1] (0.00ns)   --->   "%iPack_1_1_loc_load = load i32 %iPack_1_1_loc"   --->   Operation 570 'load' 'iPack_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 571 [1/1] (0.00ns)   --->   "%iPack_0_1_loc_load = load i32 %iPack_0_1_loc"   --->   Operation 571 'load' 'iPack_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 572 [1/1] (0.00ns)   --->   "%empty_132 = trunc i32 %iPack_3_1_loc_load"   --->   Operation 572 'trunc' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 573 [1/1] (0.00ns)   --->   "%empty_133 = trunc i32 %iPack_2_1_loc_load"   --->   Operation 573 'trunc' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 574 [1/1] (0.00ns)   --->   "%empty_134 = trunc i32 %iPack_1_1_loc_load"   --->   Operation 574 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 575 [1/1] (0.00ns)   --->   "%empty_135 = trunc i32 %iPack_0_1_loc_load"   --->   Operation 575 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 576 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %stage_1, i32 12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 576 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %downSpin_V_3_1_loc_load, i1 %downSpin_V_3_0558" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 577 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 578 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %downSpin_V_2_1_loc_load, i1 %downSpin_V_2_0557" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 578 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %downSpin_V_1_1_loc_load, i1 %downSpin_V_1_0556" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 579 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %downSpin_V_0_1_loc_load, i1 %downSpin_V_0_0555" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 580 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %upSpin_V_3_1_loc_load, i1 %upSpin_V_3_0554" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 581 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %upSpin_V_2_1_loc_load, i1 %upSpin_V_2_0553" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 582 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %upSpin_V_1_1_loc_load, i1 %upSpin_V_1_0552" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 583 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln233 = store i1 %upSpin_V_0_1_loc_load, i1 %upSpin_V_0_0551" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 584 'store' 'store_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp, void %codeRepl20, void %.loopexit" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 585 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln214, i32 6, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 586 'partselect' 'trunc_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_76 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i58 %trunc_ln1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 587 'sext' 'sext_ln235' <Predicate = (!tmp)> <Delay = 0.00>
ST_76 : Operation 588 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 588 'getelementptr' 'gmem_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_76 : Operation 589 [70/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 589 'readreq' 'empty_136' <Predicate = (!tmp)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 590 [69/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 590 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 591 [68/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 591 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 592 [67/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 592 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 593 [66/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 593 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 594 [65/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 594 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 595 [64/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 595 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 596 [63/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 596 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 597 [62/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 597 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 598 [61/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 598 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 599 [60/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 599 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 600 [59/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 600 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 601 [58/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 601 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 602 [57/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 602 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 603 [56/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 603 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 604 [55/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 604 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 605 [54/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 605 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 606 [53/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 606 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 607 [52/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 607 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 608 [51/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 608 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 609 [50/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 609 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 610 [49/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 610 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 611 [48/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 611 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 612 [47/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 612 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 613 [46/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 613 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 614 [45/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 614 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 615 [44/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 615 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 616 [43/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 616 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 617 [42/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 617 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 618 [41/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 618 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 619 [40/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 619 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 620 [39/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 620 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 621 [38/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 621 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 622 [37/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 622 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 623 [36/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 623 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.43>
ST_111 : Operation 624 [35/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 624 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 625 [34/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 625 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.43>
ST_113 : Operation 626 [33/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 626 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 627 [32/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 627 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 628 [31/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 628 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 629 [30/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 629 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 630 [29/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 630 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 631 [28/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 631 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 632 [27/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 632 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 633 [26/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 633 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 634 [25/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 634 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 635 [24/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 635 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 636 [23/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 636 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 637 [22/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 637 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 638 [21/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 638 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 639 [20/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 639 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 640 [19/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 640 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 2.43>
ST_128 : Operation 641 [18/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 641 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 2.43>
ST_129 : Operation 642 [17/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 642 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 2.43>
ST_130 : Operation 643 [16/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 643 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 2.43>
ST_131 : Operation 644 [15/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 644 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 2.43>
ST_132 : Operation 645 [14/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 645 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 2.43>
ST_133 : Operation 646 [13/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 646 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 2.43>
ST_134 : Operation 647 [12/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 647 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 2.43>
ST_135 : Operation 648 [11/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 648 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 2.43>
ST_136 : Operation 649 [10/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 649 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 2.43>
ST_137 : Operation 650 [9/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 650 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 2.43>
ST_138 : Operation 651 [8/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 651 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 2.43>
ST_139 : Operation 652 [7/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 652 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 2.43>
ST_140 : Operation 653 [6/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 653 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 654 [5/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 654 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 2.43>
ST_142 : Operation 655 [4/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 655 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 2.43>
ST_143 : Operation 656 [3/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 656 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 2.43>
ST_144 : Operation 657 [2/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 657 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 2.43>
ST_145 : Operation 658 [1/70] (2.43ns)   --->   "%empty_136 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_2, i32 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 658 'readreq' 'empty_136' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 0.00>
ST_146 : Operation 659 [2/2] (0.00ns)   --->   "%call_ln235 = call void @QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP, i512 %gmem, i58 %trunc_ln1, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 659 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 0.38>
ST_147 : Operation 660 [1/2] (0.00ns)   --->   "%call_ln235 = call void @QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP, i512 %gmem, i58 %trunc_ln1, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:235]   --->   Operation 660 'call' 'call_ln235' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 661 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_147 : Operation 662 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %logRandLocal_3_1_loc_load, i32 %logRandLocal_3_0562"   --->   Operation 662 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 663 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %logRandLocal_2_1_loc_load, i32 %logRandLocal_2_0561"   --->   Operation 663 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 664 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %logRandLocal_1_1_loc_load, i32 %logRandLocal_1_0560"   --->   Operation 664 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 665 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %logRandLocal_0_1_loc_load, i32 %logRandLocal_0_0559"   --->   Operation 665 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 666 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iSpin_3_1_loc_load, i32 %iSpin_3_0550"   --->   Operation 666 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 667 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iSpin_2_1_loc_load, i32 %iSpin_2_0549"   --->   Operation 667 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 668 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iSpin_1_1_loc_load, i32 %iSpin_1_0548"   --->   Operation 668 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iSpin_0_1_loc_load, i32 %iSpin_0_0547"   --->   Operation 669 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iPack_3_1_loc_load, i32 %iPack_3_0546"   --->   Operation 670 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 671 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iPack_2_1_loc_load, i32 %iPack_2_0545"   --->   Operation 671 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 672 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iPack_1_1_loc_load, i32 %iPack_1_0544"   --->   Operation 672 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 673 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %iPack_0_1_loc_load, i32 %iPack_0_0543"   --->   Operation 673 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 674 [1/1] (0.38ns)   --->   "%store_ln208 = store i13 %add_ln208, i13 %stage" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:208]   --->   Operation 674 'store' 'store_ln208' <Predicate = true> <Delay = 0.38>

State 148 <SV = 147> <Delay = 0.38>
ST_148 : Operation 675 [2/2] (0.38ns)   --->   "%call_ln233 = call void @QuantumMonteCarloU50_Pipeline_LOOP_STEP, i32 %dH_3_1_loc_load, i32 %dH_2_1_loc_load, i32 %dH_1_1_loc_load, i32 %dH_0_1_loc_load, i13 %stage_1, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15, i32 %dH_3_3_loc, i32 %dH_2_3_loc, i32 %dH_1_3_loc, i32 %dH_0_3_loc" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 675 'call' 'call_ln233' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 0.00>
ST_149 : Operation 676 [1/2] (0.00ns)   --->   "%call_ln233 = call void @QuantumMonteCarloU50_Pipeline_LOOP_STEP, i32 %dH_3_1_loc_load, i32 %dH_2_1_loc_load, i32 %dH_1_1_loc_load, i32 %dH_0_1_loc_load, i13 %stage_1, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15, i32 %dH_3_3_loc, i32 %dH_2_3_loc, i32 %dH_1_3_loc, i32 %dH_0_3_loc" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:233]   --->   Operation 676 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 2.43>
ST_150 : Operation 677 [1/1] (0.00ns)   --->   "%dH_3_3_loc_load = load i32 %dH_3_3_loc"   --->   Operation 677 'load' 'dH_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 678 [1/1] (0.00ns)   --->   "%dH_2_3_loc_load = load i32 %dH_2_3_loc"   --->   Operation 678 'load' 'dH_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 679 [1/1] (0.00ns)   --->   "%dH_1_3_loc_load = load i32 %dH_1_3_loc"   --->   Operation 679 'load' 'dH_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 680 [1/1] (0.00ns)   --->   "%dH_0_3_loc_load = load i32 %dH_0_3_loc"   --->   Operation 680 'load' 'dH_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 681 [2/2] (2.43ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 0, i13 %stage_1, i8 %empty_135, i32 %iSpin_0_1_loc_load, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i32 %dH_0_3_loc_load, i1 %upSpin_V_0_1_loc_load, i1 %downSpin_V_0_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_0_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 681 'call' 'call_ln257' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 682 [2/2] (2.43ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 1, i13 %stage_1, i8 %empty_134, i32 %iSpin_1_1_loc_load, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i32 %dH_1_3_loc_load, i1 %upSpin_V_1_1_loc_load, i1 %downSpin_V_1_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_1_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 682 'call' 'call_ln257' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 683 [2/2] (2.43ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 2, i13 %stage_1, i8 %empty_133, i32 %iSpin_2_1_loc_load, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i32 %dH_2_3_loc_load, i1 %upSpin_V_2_1_loc_load, i1 %downSpin_V_2_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_2_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 683 'call' 'call_ln257' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 684 [2/2] (2.43ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 3, i13 %stage_1, i8 %empty_132, i32 %iSpin_3_1_loc_load, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i32 %dH_3_3_loc_load, i1 %upSpin_V_3_1_loc_load, i1 %downSpin_V_3_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_3_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 684 'call' 'call_ln257' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 685 [2/2] (0.00ns)   --->   "%call_ln0 = call void @QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15"   --->   Operation 685 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 686 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dH_3_3_loc_load, i32 %dH_3_0"   --->   Operation 686 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dH_2_3_loc_load, i32 %dH_2_0"   --->   Operation 687 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 688 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dH_1_3_loc_load, i32 %dH_1_0"   --->   Operation 688 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 689 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dH_0_3_loc_load, i32 %dH_0_0"   --->   Operation 689 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 151 <SV = 150> <Delay = 0.00>
ST_151 : Operation 690 [1/2] (0.00ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 0, i13 %stage_1, i8 %empty_135, i32 %iSpin_0_1_loc_load, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i32 %dH_0_3_loc_load, i1 %upSpin_V_0_1_loc_load, i1 %downSpin_V_0_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_0_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 690 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 691 [1/2] (0.00ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 1, i13 %stage_1, i8 %empty_134, i32 %iSpin_1_1_loc_load, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i32 %dH_1_3_loc_load, i1 %upSpin_V_1_1_loc_load, i1 %downSpin_V_1_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_1_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 691 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 692 [1/2] (0.00ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 2, i13 %stage_1, i8 %empty_133, i32 %iSpin_2_1_loc_load, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i32 %dH_2_3_loc_load, i1 %upSpin_V_2_1_loc_load, i1 %downSpin_V_2_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_2_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 692 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 693 [1/2] (0.00ns)   --->   "%call_ln257 = call void @TrotterUnitFinal, i2 3, i13 %stage_1, i8 %empty_132, i32 %iSpin_3_1_loc_load, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15, i32 %dH_3_3_loc_load, i1 %upSpin_V_3_1_loc_load, i1 %downSpin_V_3_1_loc_load, i32 %Beta_read, i32 %dHTunnel, i32 %logRandLocal_3_1_loc_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:257]   --->   Operation 693 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 694 [1/2] (0.00ns)   --->   "%call_ln0 = call void @QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP, i512 %JcoupLocal_0_0, i512 %JcoupLocal_0_1, i512 %JcoupLocal_0_2, i512 %JcoupLocal_0_3, i512 %JcoupLocal_0_4, i512 %JcoupLocal_0_5, i512 %JcoupLocal_0_6, i512 %JcoupLocal_0_7, i512 %JcoupLocal_0_8, i512 %JcoupLocal_0_9, i512 %JcoupLocal_0_10, i512 %JcoupLocal_0_11, i512 %JcoupLocal_0_12, i512 %JcoupLocal_0_13, i512 %JcoupLocal_0_14, i512 %JcoupLocal_0_15, i512 %JcoupLocal_1_0, i512 %JcoupLocal_1_1, i512 %JcoupLocal_1_2, i512 %JcoupLocal_1_3, i512 %JcoupLocal_1_4, i512 %JcoupLocal_1_5, i512 %JcoupLocal_1_6, i512 %JcoupLocal_1_7, i512 %JcoupLocal_1_8, i512 %JcoupLocal_1_9, i512 %JcoupLocal_1_10, i512 %JcoupLocal_1_11, i512 %JcoupLocal_1_12, i512 %JcoupLocal_1_13, i512 %JcoupLocal_1_14, i512 %JcoupLocal_1_15, i512 %JcoupLocal_2_0, i512 %JcoupLocal_2_1, i512 %JcoupLocal_2_2, i512 %JcoupLocal_2_3, i512 %JcoupLocal_2_4, i512 %JcoupLocal_2_5, i512 %JcoupLocal_2_6, i512 %JcoupLocal_2_7, i512 %JcoupLocal_2_8, i512 %JcoupLocal_2_9, i512 %JcoupLocal_2_10, i512 %JcoupLocal_2_11, i512 %JcoupLocal_2_12, i512 %JcoupLocal_2_13, i512 %JcoupLocal_2_14, i512 %JcoupLocal_2_15, i512 %JcoupLocal_3_0, i512 %JcoupLocal_3_1, i512 %JcoupLocal_3_2, i512 %JcoupLocal_3_3, i512 %JcoupLocal_3_4, i512 %JcoupLocal_3_5, i512 %JcoupLocal_3_6, i512 %JcoupLocal_3_7, i512 %JcoupLocal_3_8, i512 %JcoupLocal_3_9, i512 %JcoupLocal_3_10, i512 %JcoupLocal_3_11, i512 %JcoupLocal_3_12, i512 %JcoupLocal_3_13, i512 %JcoupLocal_3_14, i512 %JcoupLocal_3_15"   --->   Operation 694 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 695 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 152 <SV = 74> <Delay = 2.43>
ST_152 : Operation 696 [1/1] (2.43ns)   --->   "%empty_137 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:274]   --->   Operation 696 'writereq' 'empty_137' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 75> <Delay = 0.00>
ST_153 : Operation 697 [2/2] (0.00ns)   --->   "%call_ln188 = call void @QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 697 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 76> <Delay = 0.00>
ST_154 : Operation 698 [1/2] (0.00ns)   --->   "%call_ln188 = call void @QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_275_3, i512 %gmem, i58 %trunc_ln, i16 %trottersLocal_V_0_0, i16 %trottersLocal_V_0_1, i16 %trottersLocal_V_0_2, i16 %trottersLocal_V_0_3, i16 %trottersLocal_V_0_4, i16 %trottersLocal_V_0_5, i16 %trottersLocal_V_0_6, i16 %trottersLocal_V_0_7, i16 %trottersLocal_V_0_8, i16 %trottersLocal_V_0_9, i16 %trottersLocal_V_0_10, i16 %trottersLocal_V_0_11, i16 %trottersLocal_V_0_12, i16 %trottersLocal_V_0_13, i16 %trottersLocal_V_0_14, i16 %trottersLocal_V_0_15, i16 %trottersLocal_V_1_0, i16 %trottersLocal_V_1_1, i16 %trottersLocal_V_1_2, i16 %trottersLocal_V_1_3, i16 %trottersLocal_V_1_4, i16 %trottersLocal_V_1_5, i16 %trottersLocal_V_1_6, i16 %trottersLocal_V_1_7, i16 %trottersLocal_V_1_8, i16 %trottersLocal_V_1_9, i16 %trottersLocal_V_1_10, i16 %trottersLocal_V_1_11, i16 %trottersLocal_V_1_12, i16 %trottersLocal_V_1_13, i16 %trottersLocal_V_1_14, i16 %trottersLocal_V_1_15, i16 %trottersLocal_V_2_0, i16 %trottersLocal_V_2_1, i16 %trottersLocal_V_2_2, i16 %trottersLocal_V_2_3, i16 %trottersLocal_V_2_4, i16 %trottersLocal_V_2_5, i16 %trottersLocal_V_2_6, i16 %trottersLocal_V_2_7, i16 %trottersLocal_V_2_8, i16 %trottersLocal_V_2_9, i16 %trottersLocal_V_2_10, i16 %trottersLocal_V_2_11, i16 %trottersLocal_V_2_12, i16 %trottersLocal_V_2_13, i16 %trottersLocal_V_2_14, i16 %trottersLocal_V_2_15, i16 %trottersLocal_V_3_0, i16 %trottersLocal_V_3_1, i16 %trottersLocal_V_3_2, i16 %trottersLocal_V_3_3, i16 %trottersLocal_V_3_4, i16 %trottersLocal_V_3_5, i16 %trottersLocal_V_3_6, i16 %trottersLocal_V_3_7, i16 %trottersLocal_V_3_8, i16 %trottersLocal_V_3_9, i16 %trottersLocal_V_3_10, i16 %trottersLocal_V_3_11, i16 %trottersLocal_V_3_12, i16 %trottersLocal_V_3_13, i16 %trottersLocal_V_3_14, i16 %trottersLocal_V_3_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:188]   --->   Operation 698 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 77> <Delay = 2.43>
ST_155 : Operation 699 [68/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 699 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 78> <Delay = 2.43>
ST_156 : Operation 700 [67/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 700 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 79> <Delay = 2.43>
ST_157 : Operation 701 [66/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 701 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 80> <Delay = 2.43>
ST_158 : Operation 702 [65/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 702 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 81> <Delay = 2.43>
ST_159 : Operation 703 [64/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 703 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 82> <Delay = 2.43>
ST_160 : Operation 704 [63/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 704 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 83> <Delay = 2.43>
ST_161 : Operation 705 [62/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 705 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 84> <Delay = 2.43>
ST_162 : Operation 706 [61/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 706 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 85> <Delay = 2.43>
ST_163 : Operation 707 [60/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 707 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 86> <Delay = 2.43>
ST_164 : Operation 708 [59/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 708 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 87> <Delay = 2.43>
ST_165 : Operation 709 [58/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 709 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 88> <Delay = 2.43>
ST_166 : Operation 710 [57/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 710 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 89> <Delay = 2.43>
ST_167 : Operation 711 [56/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 711 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 90> <Delay = 2.43>
ST_168 : Operation 712 [55/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 712 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 91> <Delay = 2.43>
ST_169 : Operation 713 [54/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 713 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 92> <Delay = 2.43>
ST_170 : Operation 714 [53/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 714 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 93> <Delay = 2.43>
ST_171 : Operation 715 [52/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 715 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 94> <Delay = 2.43>
ST_172 : Operation 716 [51/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 716 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 95> <Delay = 2.43>
ST_173 : Operation 717 [50/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 717 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 96> <Delay = 2.43>
ST_174 : Operation 718 [49/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 718 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 97> <Delay = 2.43>
ST_175 : Operation 719 [48/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 719 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 98> <Delay = 2.43>
ST_176 : Operation 720 [47/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 720 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 99> <Delay = 2.43>
ST_177 : Operation 721 [46/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 721 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 100> <Delay = 2.43>
ST_178 : Operation 722 [45/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 722 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 101> <Delay = 2.43>
ST_179 : Operation 723 [44/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 723 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 102> <Delay = 2.43>
ST_180 : Operation 724 [43/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 724 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 103> <Delay = 2.43>
ST_181 : Operation 725 [42/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 725 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 104> <Delay = 2.43>
ST_182 : Operation 726 [41/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 726 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 105> <Delay = 2.43>
ST_183 : Operation 727 [40/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 727 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 106> <Delay = 2.43>
ST_184 : Operation 728 [39/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 728 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 107> <Delay = 2.43>
ST_185 : Operation 729 [38/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 729 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 108> <Delay = 2.43>
ST_186 : Operation 730 [37/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 730 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 109> <Delay = 2.43>
ST_187 : Operation 731 [36/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 731 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 110> <Delay = 2.43>
ST_188 : Operation 732 [35/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 732 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 111> <Delay = 2.43>
ST_189 : Operation 733 [34/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 733 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 112> <Delay = 2.43>
ST_190 : Operation 734 [33/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 734 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 113> <Delay = 2.43>
ST_191 : Operation 735 [32/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 735 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 114> <Delay = 2.43>
ST_192 : Operation 736 [31/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 736 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 115> <Delay = 2.43>
ST_193 : Operation 737 [30/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 737 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 116> <Delay = 2.43>
ST_194 : Operation 738 [29/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 738 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 117> <Delay = 2.43>
ST_195 : Operation 739 [28/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 739 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 118> <Delay = 2.43>
ST_196 : Operation 740 [27/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 740 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 119> <Delay = 2.43>
ST_197 : Operation 741 [26/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 741 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 120> <Delay = 2.43>
ST_198 : Operation 742 [25/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 742 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 121> <Delay = 2.43>
ST_199 : Operation 743 [24/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 743 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 122> <Delay = 2.43>
ST_200 : Operation 744 [23/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 744 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 123> <Delay = 2.43>
ST_201 : Operation 745 [22/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 745 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 124> <Delay = 2.43>
ST_202 : Operation 746 [21/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 746 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 125> <Delay = 2.43>
ST_203 : Operation 747 [20/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 747 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 126> <Delay = 2.43>
ST_204 : Operation 748 [19/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 748 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 127> <Delay = 2.43>
ST_205 : Operation 749 [18/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 749 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 128> <Delay = 2.43>
ST_206 : Operation 750 [17/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 750 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 129> <Delay = 2.43>
ST_207 : Operation 751 [16/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 751 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 130> <Delay = 2.43>
ST_208 : Operation 752 [15/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 752 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 131> <Delay = 2.43>
ST_209 : Operation 753 [14/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 753 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 132> <Delay = 2.43>
ST_210 : Operation 754 [13/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 754 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 133> <Delay = 2.43>
ST_211 : Operation 755 [12/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 755 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 134> <Delay = 2.43>
ST_212 : Operation 756 [11/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 756 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 135> <Delay = 2.43>
ST_213 : Operation 757 [10/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 757 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 136> <Delay = 2.43>
ST_214 : Operation 758 [9/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 758 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 137> <Delay = 2.43>
ST_215 : Operation 759 [8/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 759 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 138> <Delay = 2.43>
ST_216 : Operation 760 [7/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 760 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 139> <Delay = 2.43>
ST_217 : Operation 761 [6/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 761 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 140> <Delay = 2.43>
ST_218 : Operation 762 [5/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 762 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 141> <Delay = 2.43>
ST_219 : Operation 763 [4/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 763 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 142> <Delay = 2.43>
ST_220 : Operation 764 [3/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 764 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 143> <Delay = 2.43>
ST_221 : Operation 765 [2/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 765 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 144> <Delay = 2.43>
ST_222 : Operation 766 [1/68] (2.43ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 766 'writeresp' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 767 [1/1] (0.00ns)   --->   "%ret_ln280 = ret" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:280]   --->   Operation 767 'ret' 'ret_ln280' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('trotters_read') on port 'trotters' [38]  (1 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [216]  (0 ns)
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:188) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:188) [217]  (2.43 ns)

 <State 72>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('dHTunnel', /home/edci/workspace/SQA_kernels/src/qmc.cpp:204) [219]  (2.32 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('dHTunnel', /home/edci/workspace/SQA_kernels/src/qmc.cpp:204) [219]  (2.32 ns)

 <State 74>: 1.03ns
The critical path consists of the following:
	'load' operation ('stage', /home/edci/workspace/SQA_kernels/src/qmc.cpp:233) on local variable 'stage' [225]  (0 ns)
	'add' operation ('add_ln208', /home/edci/workspace/SQA_kernels/src/qmc.cpp:208) [228]  (0.755 ns)
	blocking operation 0.272 ns on control path)

 <State 75>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln214', /home/edci/workspace/SQA_kernels/src/qmc.cpp:214) [288]  (1.15 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [302]  (0 ns)
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 84>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 85>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 111>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 113>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_136', /home/edci/workspace/SQA_kernels/src/qmc.cpp:235) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:235) [303]  (2.43 ns)

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln208', /home/edci/workspace/SQA_kernels/src/qmc.cpp:208) of variable 'add_ln208', /home/edci/workspace/SQA_kernels/src/qmc.cpp:208 on local variable 'stage' [333]  (0.387 ns)

 <State 148>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln233', /home/edci/workspace/SQA_kernels/src/qmc.cpp:233) to 'QuantumMonteCarloU50_Pipeline_LOOP_STEP' [307]  (0.387 ns)

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 2.43ns
The critical path consists of the following:
	'load' operation ('dH_0_3_loc_load') on local variable 'dH_0_3_loc' [311]  (0 ns)
	'call' operation ('call_ln257', /home/edci/workspace/SQA_kernels/src/qmc.cpp:257) to 'TrotterUnitFinal' [312]  (2.43 ns)

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_137', /home/edci/workspace/SQA_kernels/src/qmc.cpp:274) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:274) [336]  (2.43 ns)

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 170>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 171>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 172>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 173>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 174>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 175>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 176>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 177>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 178>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 179>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 180>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 181>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 182>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 183>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 184>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 185>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 186>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 187>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 188>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 189>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 190>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 191>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 192>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 193>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 194>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 195>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 197>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 198>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 199>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 201>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 202>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 203>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 204>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 205>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 206>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 207>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 208>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 209>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 210>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 211>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 212>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 213>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 214>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 215>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 216>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 217>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 218>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 219>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 220>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 221>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)

 <State 222>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_138', /home/edci/workspace/SQA_kernels/src/qmc.cpp:280) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:280) [338]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
