#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 22 22:48:15 2019
# Process ID: 2951
# Current directory: /home/trevor/dev/mylab/sandbox
# Command line: vivado
# Log file: /home/trevor/dev/mylab/sandbox/vivado.log
# Journal file: /home/trevor/dev/mylab/sandbox/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/trevor/dev/mylab/sandbox/project_1 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_ip -name microblaze -vendor xilinx.com -library ip -version 11.0 -module_name microblaze_0
generate_target {instantiation_template} [get_files /home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
launch_runs -jobs 4 microblaze_0_synth_1
export_simulation -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory /home/trevor/dev/mylab/sandbox/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/dev/mylab/sandbox/project_1/project_1.ip_user_files -ipstatic_source_dir /home/trevor/dev/mylab/sandbox/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/questa} {ies=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/trevor/dev/mylab/sandbox/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
open_bd_design {/home/trevor/dev/mylab/sandbox/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
close_project
create_project project_2 /home/trevor/dev/mylab/sandbox/project_2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_cells clk_wiz_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
regenerate_bd_layout
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/reset" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_1_100M/dcm_locked]
save_bd_design
set_property range 16K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 16K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
save_bd_design
generate_target all [get_files  /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
export_ip_user_files -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_microblaze_0_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_mdm_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xbar_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/dev/mylab/sandbox/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/dev/mylab/sandbox/project_2/project_2.ip_user_files -ipstatic_source_dir /home/trevor/dev/mylab/sandbox/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/questa} {ies=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/trevor/dev/mylab/sandbox/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
close_bd_design [get_bd_designs design_1]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
