{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606766429406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606766429412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:00:29 2020 " "Processing started: Mon Nov 30 15:00:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606766429412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766429412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766429413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606766429921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766438996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766438996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766438997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766438997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/experiment4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/experiment4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/milestone1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/milestone1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone1 " "Found entity 1: Milestone1" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/milestone2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/milestone2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone2 " "Found entity 1: Milestone2" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439025 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/dual_port_RAM.v " "Can't analyze file -- file ../rtl/dual_port_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606766439027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_C " "Found entity 1: dual_port_RAM_C" {  } { { "../rtl/dual_port_RAM_C.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_t.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_T " "Found entity 1: dual_port_RAM_T" {  } { { "../rtl/dual_port_RAM_T.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM_S " "Found entity 1: dual_port_RAM_S" {  } { { "../rtl/dual_port_RAM_S.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4 " "Elaborating entity \"experiment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606766439166 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "experiment4.sv(223) " "Verilog HDL Case Statement information at experiment4.sv(223): all case item expressions in this case statement are onehot" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606766439170 "|experiment4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/experiment4.sv" "PB_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/experiment4.sv" "VGA_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/experiment4.sv" "UART_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/experiment4.sv" "SRAM_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439261 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606766439261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone1 Milestone1:Milestone1_unit " "Elaborating entity \"Milestone1\" for hierarchy \"Milestone1:Milestone1_unit\"" {  } { { "../rtl/experiment4.sv" "Milestone1_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439307 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_even Milestone1.sv(105) " "Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable \"y_even\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_odd Milestone1.sv(105) " "Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable \"y_odd\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uv_stop_addr Milestone1.sv(105) " "Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable \"uv_stop_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_addr_finish_row Milestone1.sv(105) " "Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable \"y_addr_finish_row\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_addr_into_common_out Milestone1.sv(105) " "Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable \"y_addr_into_common_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Milestone1.sv(1306) " "Verilog HDL assignment warning at Milestone1.sv(1306): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Milestone1.sv(1309) " "Verilog HDL assignment warning at Milestone1.sv(1309): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Milestone1.sv(1382) " "Verilog HDL assignment warning at Milestone1.sv(1382): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 1382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Milestone1.sv(1385) " "Verilog HDL assignment warning at Milestone1.sv(1385): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_into_common_out\[0\] Milestone1.sv(105) " "Inferred latch for \"y_addr_into_common_out\[0\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_into_common_out\[1\] Milestone1.sv(105) " "Inferred latch for \"y_addr_into_common_out\[1\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_into_common_out\[2\] Milestone1.sv(105) " "Inferred latch for \"y_addr_into_common_out\[2\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_into_common_out\[3\] Milestone1.sv(105) " "Inferred latch for \"y_addr_into_common_out\[3\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_into_common_out\[4\] Milestone1.sv(105) " "Inferred latch for \"y_addr_into_common_out\[4\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_finish_row\[0\] Milestone1.sv(105) " "Inferred latch for \"y_addr_finish_row\[0\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_finish_row\[1\] Milestone1.sv(105) " "Inferred latch for \"y_addr_finish_row\[1\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_finish_row\[2\] Milestone1.sv(105) " "Inferred latch for \"y_addr_finish_row\[2\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_finish_row\[3\] Milestone1.sv(105) " "Inferred latch for \"y_addr_finish_row\[3\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_addr_finish_row\[4\] Milestone1.sv(105) " "Inferred latch for \"y_addr_finish_row\[4\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uv_stop_addr\[0\] Milestone1.sv(105) " "Inferred latch for \"uv_stop_addr\[0\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uv_stop_addr\[1\] Milestone1.sv(105) " "Inferred latch for \"uv_stop_addr\[1\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uv_stop_addr\[2\] Milestone1.sv(105) " "Inferred latch for \"uv_stop_addr\[2\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uv_stop_addr\[3\] Milestone1.sv(105) " "Inferred latch for \"uv_stop_addr\[3\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[8\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[8\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[9\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[9\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[10\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[10\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[11\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[11\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439316 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[12\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[12\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[13\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[13\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[14\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[14\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[15\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[15\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[16\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[16\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[17\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[17\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[18\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[18\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[19\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[19\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[20\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[20\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[21\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[21\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[22\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[22\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[23\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[23\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[24\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[24\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[25\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[25\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[26\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[26\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[27\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[27\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[28\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[28\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[29\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[29\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[30\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[30\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[31\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[31\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_odd\[32\] Milestone1.sv(105) " "Inferred latch for \"y_odd\[32\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_even\[32\] Milestone1.sv(105) " "Inferred latch for \"y_even\[32\]\" at Milestone1.sv(105)" {  } { { "../rtl/Milestone1.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439317 "|experiment4|Milestone1:Milestone1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone2 Milestone2:Milestone2_unit " "Elaborating entity \"Milestone2\" for hierarchy \"Milestone2:Milestone2_unit\"" {  } { { "../rtl/experiment4.sv" "Milestone2_unit" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Milestone2.sv(742) " "Verilog HDL assignment warning at Milestone2.sv(742): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Milestone2.sv(1309) " "Verilog HDL assignment warning at Milestone2.sv(1309): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_C_a Milestone2.sv(177) " "Verilog HDL Always Construct warning at Milestone2.sv(177): inferring latch(es) for variable \"write_data_C_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_C_b Milestone2.sv(177) " "Verilog HDL Always Construct warning at Milestone2.sv(177): inferring latch(es) for variable \"write_data_C_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[0\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[0\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[1\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[1\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[2\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[2\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[3\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[3\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[4\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[4\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[5\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[5\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[6\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[6\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[7\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[7\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[8\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[8\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[9\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[9\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[10\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[10\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[11\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[11\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[12\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[12\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[13\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[13\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[14\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[14\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[15\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[15\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[16\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[16\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[17\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[17\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[18\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[18\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[19\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[19\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439331 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[20\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[20\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[21\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[21\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[22\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[22\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[23\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[23\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[24\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[24\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[25\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[25\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[26\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[26\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[27\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[27\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[28\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[28\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[29\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[29\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[30\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[30\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_b\[31\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_b\[31\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[0\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[0\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[1\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[1\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[2\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[2\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[3\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[3\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[4\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[4\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[5\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[5\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[6\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[6\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[7\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[7\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[8\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[8\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[9\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[9\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[10\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[10\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[11\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[11\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[12\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[12\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[13\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[13\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[14\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[14\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[15\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[15\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[16\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[16\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[17\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[17\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[18\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[18\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439332 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[19\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[19\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[20\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[20\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[21\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[21\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[22\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[22\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[23\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[23\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[24\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[24\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[25\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[25\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[26\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[26\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[27\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[27\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[28\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[28\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[29\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[29\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[30\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[30\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_C_a\[31\] Milestone2.sv(177) " "Inferred latch for \"write_data_C_a\[31\]\" at Milestone2.sv(177)" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439333 "|experiment4|Milestone2:Milestone2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_T Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM_T\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\"" {  } { { "../rtl/Milestone2.sv" "dual_port_RAM_inst0" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_T.v" "altsyncram_component" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_T.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM_T.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM_T.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439371 ""}  } { { "../rtl/dual_port_RAM_T.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606766439371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ucl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ucl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ucl2 " "Found entity 1: altsyncram_ucl2" {  } { { "db/altsyncram_ucl2.tdf" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_ucl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ucl2 Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_ucl2:auto_generated " "Elaborating entity \"altsyncram_ucl2\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_T:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_ucl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_C Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM_C\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\"" {  } { { "../rtl/Milestone2.sv" "dual_port_RAM_inst1" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_C.v" "altsyncram_component" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_C.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM_C.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM_C.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439435 ""}  } { { "../rtl/dual_port_RAM_C.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606766439435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dcl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dcl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dcl2 " "Found entity 1: altsyncram_dcl2" {  } { { "db/altsyncram_dcl2.tdf" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_dcl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dcl2 Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_dcl2:auto_generated " "Elaborating entity \"altsyncram_dcl2\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_C:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_dcl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM_S Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2 " "Elaborating entity \"dual_port_RAM_S\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\"" {  } { { "../rtl/Milestone2.sv" "dual_port_RAM_inst2" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_S.v" "altsyncram_component" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM_S.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM_S.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM_S.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766439505 ""}  } { { "../rtl/dual_port_RAM_S.v" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606766439505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tcl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tcl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tcl2 " "Found entity 1: altsyncram_tcl2" {  } { { "db/altsyncram_tcl2.tdf" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_tcl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766439551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766439551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tcl2 Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_tcl2:auto_generated " "Elaborating entity \"altsyncram_tcl2\" for hierarchy \"Milestone2:Milestone2_unit\|dual_port_RAM_S:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_tcl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/experiment4.sv" "unit7" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766439559 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone2:Milestone2_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone2:Milestone2_unit\|Mult2\"" {  } { { "../rtl/Milestone2.sv" "Mult2" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766442684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone2:Milestone2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone2:Milestone2_unit\|Mult3\"" {  } { { "../rtl/Milestone2.sv" "Mult3" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766442684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone2:Milestone2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone2:Milestone2_unit\|Mult0\"" {  } { { "../rtl/Milestone2.sv" "Mult0" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766442684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone2:Milestone2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone2:Milestone2_unit\|Mult1\"" {  } { { "../rtl/Milestone2.sv" "Mult1" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766442684 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606766442684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone2:Milestone2_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Milestone2:Milestone2_unit\|lpm_mult:Mult2\"" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766442719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone2:Milestone2_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"Milestone2:Milestone2_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606766442719 ""}  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606766442719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606766442757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766442757 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1606766443107 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1606766443107 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 24 -1 0 } } { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 62 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 1550 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/PB_controller.sv" 23 -1 0 } } { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 84 -1 0 } } { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 38 -1 0 } } { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 39 -1 0 } } { "../rtl/Milestone2.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606766443123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606766443123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606766447082 "|experiment4|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606766447082 "|experiment4|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606766447082 "|experiment4|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606766447082 "|experiment4|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606766447082 "|experiment4|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606766447082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606766447247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "666 " "666 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606766448704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606766449241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606766449241 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606766449480 "|experiment4|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606766449480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2284 " "Implemented 2284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2011 " "Implemented 2011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606766449481 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606766449481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606766449481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606766449540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 15:00:49 2020 " "Processing ended: Mon Nov 30 15:00:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606766449540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606766449540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606766449540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606766449540 ""}
