Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Mon Nov 20 18:32:17 2023
| Host             : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 5.322 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 5.062                           |
| Device Static (W)        | 0.260                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 23.6                            |
| Junction Temperature (C) | 86.4                            |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.749 |      814 |       --- |             --- |
|   LUT as Logic           |     0.645 |      504 |     17600 |            2.86 |
|   CARRY4                 |     0.062 |       46 |      4400 |            1.05 |
|   LUT as Distributed RAM |     0.027 |       64 |      6000 |            1.07 |
|   Register               |     0.009 |       76 |     35200 |            0.22 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.05 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |     1.013 |      778 |       --- |             --- |
| Block RAM                |     0.154 |        1 |        60 |            1.67 |
| I/O                      |     3.146 |       35 |       100 |           35.00 |
| Static Power             |     0.260 |          |           |                 |
| Total                    |     5.322 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.950 |       1.915 |      0.036 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.134 |       0.115 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.890 |       0.889 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.125 |       0.000 |      0.125 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     5.062 |
|   cpu                          |     1.454 |
|     Instruction_Register       |     0.057 |
|     Program_Counter            |     0.306 |
|     arith_logic_unit           |     0.020 |
|     ctrl_unit                  |     1.016 |
|     register_bank              |     0.054 |
|       registerb_reg_0_31_0_1   |     0.003 |
|       registerb_reg_0_31_10_11 |     0.002 |
|       registerb_reg_0_31_12_13 |     0.002 |
|       registerb_reg_0_31_14_15 |     0.002 |
|       registerb_reg_0_31_16_17 |     0.002 |
|       registerb_reg_0_31_18_19 |     0.003 |
|       registerb_reg_0_31_20_21 |     0.002 |
|       registerb_reg_0_31_22_23 |     0.003 |
|       registerb_reg_0_31_24_25 |     0.003 |
|       registerb_reg_0_31_26_27 |     0.003 |
|       registerb_reg_0_31_28_29 |     0.002 |
|       registerb_reg_0_31_2_3   |     0.003 |
|       registerb_reg_0_31_30_31 |     0.002 |
|       registerb_reg_0_31_4_5   |     0.003 |
|       registerb_reg_0_31_6_7   |     0.003 |
|       registerb_reg_0_31_8_9   |     0.002 |
|   memoryAf_wrapper             |     0.444 |
|     memoryAf_i                 |     0.444 |
|       axi_bram_ctrl_0_bram     |     0.321 |
|       blk_mem_gen_0            |     0.123 |
+--------------------------------+-----------+


