lbl_80C45A74:
/* 80C45A74 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80C45A78 00000004  7C 08 02 A6 */	mflr r0
/* 80C45A7C 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80C45A80 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80C45A84 00000010  4B FF F8 35 */	bl _savegpr_28
/* 80C45A88 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80C45A8C 00000018  38 7C 05 68 */	addi r3, r28, 0x568
/* 80C45A90 0000001C  3C 80 00 00 */	lis r4, stringBase0@ha
/* 80C45A94 00000020  38 84 00 00 */	addi r4, r4, stringBase0@l
/* 80C45A98 00000024  4B FF F8 21 */	bl dComIfG_resDelete__FP30request_of_phase_process_classPCc
/* 80C45A9C 00000028  88 1C 0D 74 */	lbz r0, 0xd74(r28)
/* 80C45AA0 0000002C  28 00 00 00 */	cmplwi r0, 0
/* 80C45AA4 00000030  41 82 00 10 */	beq lbl_80C45AB4
/* 80C45AA8 00000034  38 00 00 00 */	li r0, 0
/* 80C45AAC 00000038  3C 60 00 00 */	lis r3, data_80C45FF4@ha
/* 80C45AB0 0000003C  98 03 00 00 */	stb r0, data_80C45FF4@l(r3)
lbl_80C45AB4:
/* 80C45AB4 00000000  3B A0 00 00 */	li r29, 0
/* 80C45AB8 00000004  3B E0 00 00 */	li r31, 0
/* 80C45ABC 00000008  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha
/* 80C45AC0 0000000C  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 80C45AC4 00000010  3B C3 0F 38 */	addi r30, r3, 0xf38
/* 80C45AC8 00000014  48 00 00 1C */	b lbl_80C45AE4
lbl_80C45ACC:
/* 80C45ACC 00000000  7F C3 F3 78 */	mr r3, r30
/* 80C45AD0 00000004  38 1F 05 F0 */	addi r0, r31, 0x5f0
/* 80C45AD4 00000008  7C 9C 00 2E */	lwzx r4, r28, r0
/* 80C45AD8 0000000C  4B FF F7 E1 */	bl Release__4cBgSFP9dBgW_Base
/* 80C45ADC 00000010  3B BD 00 01 */	addi r29, r29, 1
/* 80C45AE0 00000014  3B FF 00 60 */	addi r31, r31, 0x60
lbl_80C45AE4:
/* 80C45AE4 00000000  80 7C 05 7C */	lwz r3, 0x57c(r28)
/* 80C45AE8 00000004  38 03 FF FF */	addi r0, r3, -1
/* 80C45AEC 00000008  7C 1D 00 00 */	cmpw r29, r0
/* 80C45AF0 0000000C  41 80 FF DC */	blt lbl_80C45ACC
/* 80C45AF4 00000010  38 60 00 01 */	li r3, 1
/* 80C45AF8 00000014  39 61 00 20 */	addi r11, r1, 0x20
/* 80C45AFC 00000018  4B FF F7 BD */	bl _restgpr_28
/* 80C45B00 0000001C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80C45B04 00000020  7C 08 03 A6 */	mtlr r0
/* 80C45B08 00000024  38 21 00 20 */	addi r1, r1, 0x20
/* 80C45B0C 00000028  4E 80 00 20 */	blr 
