-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Mon Dec  3 23:50:51 2018
-- Host        : Nicolas running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/ip/test_reg_Nbits_1_0/test_reg_Nbits_1_0_sim_netlist.vhdl
-- Design      : test_reg_Nbits_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_0 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_0;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_0 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_1 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_1;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_1 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_10 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_10 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_10;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_10 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_11 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_11;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_11 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_12 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_12;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_12 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_13 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_13 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_13;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_13 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_14 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_14;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_14 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_15 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_15;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_15 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_16 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_16 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_16;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_16 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_2 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_2;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_2 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_3 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_3;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_3 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_4 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_4;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_4 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    t_reg_0 : out STD_LOGIC;
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_5 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_5;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_5 is
  signal \^t_reg_0\ : STD_LOGIC;
begin
  t_reg_0 <= \^t_reg_0\;
t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RESET,
      O => \^t_reg_0\
    );
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => \^t_reg_0\,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_6 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_6;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_6 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_7 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_7;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_7 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_8 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_8;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_8 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_1bit_9 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_1bit_9 : entity is "reg_1bit";
end test_reg_Nbits_1_0_reg_1bit_9;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_1bit_9 is
begin
t_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => EN,
      CLR => RESET,
      D => D(0),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0_reg_Nbits is
  port (
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    EN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_reg_Nbits_1_0_reg_Nbits : entity is "reg_Nbits";
end test_reg_Nbits_1_0_reg_Nbits;

architecture STRUCTURE of test_reg_Nbits_1_0_reg_Nbits is
  signal \registres[15].reg_n_1\ : STD_LOGIC;
begin
\registres[0].reg\: entity work.test_reg_Nbits_1_0_reg_1bit
     port map (
      CLK => CLK,
      D(0) => D(0),
      EN => EN,
      Q(0) => Q(0),
      RESET => \registres[15].reg_n_1\
    );
\registres[10].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_0
     port map (
      CLK => CLK,
      D(0) => D(10),
      EN => EN,
      Q(0) => Q(10),
      RESET => \registres[15].reg_n_1\
    );
\registres[11].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_1
     port map (
      CLK => CLK,
      D(0) => D(11),
      EN => EN,
      Q(0) => Q(11),
      RESET => \registres[15].reg_n_1\
    );
\registres[12].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_2
     port map (
      CLK => CLK,
      D(0) => D(12),
      EN => EN,
      Q(0) => Q(12),
      RESET => \registres[15].reg_n_1\
    );
\registres[13].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_3
     port map (
      CLK => CLK,
      D(0) => D(13),
      EN => EN,
      Q(0) => Q(13),
      RESET => \registres[15].reg_n_1\
    );
\registres[14].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_4
     port map (
      CLK => CLK,
      D(0) => D(14),
      EN => EN,
      Q(0) => Q(14),
      RESET => \registres[15].reg_n_1\
    );
\registres[15].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_5
     port map (
      CLK => CLK,
      D(0) => D(15),
      EN => EN,
      Q(0) => Q(15),
      RESET => RESET,
      t_reg_0 => \registres[15].reg_n_1\
    );
\registres[16].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_6
     port map (
      CLK => CLK,
      D(0) => D(16),
      EN => EN,
      Q(0) => Q(16),
      RESET => \registres[15].reg_n_1\
    );
\registres[17].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_7
     port map (
      CLK => CLK,
      D(0) => D(17),
      EN => EN,
      Q(0) => Q(17),
      RESET => \registres[15].reg_n_1\
    );
\registres[1].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_8
     port map (
      CLK => CLK,
      D(0) => D(1),
      EN => EN,
      Q(0) => Q(1),
      RESET => \registres[15].reg_n_1\
    );
\registres[2].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_9
     port map (
      CLK => CLK,
      D(0) => D(2),
      EN => EN,
      Q(0) => Q(2),
      RESET => \registres[15].reg_n_1\
    );
\registres[3].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_10
     port map (
      CLK => CLK,
      D(0) => D(3),
      EN => EN,
      Q(0) => Q(3),
      RESET => \registres[15].reg_n_1\
    );
\registres[4].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_11
     port map (
      CLK => CLK,
      D(0) => D(4),
      EN => EN,
      Q(0) => Q(4),
      RESET => \registres[15].reg_n_1\
    );
\registres[5].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_12
     port map (
      CLK => CLK,
      D(0) => D(5),
      EN => EN,
      Q(0) => Q(5),
      RESET => \registres[15].reg_n_1\
    );
\registres[6].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_13
     port map (
      CLK => CLK,
      D(0) => D(6),
      EN => EN,
      Q(0) => Q(6),
      RESET => \registres[15].reg_n_1\
    );
\registres[7].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_14
     port map (
      CLK => CLK,
      D(0) => D(7),
      EN => EN,
      Q(0) => Q(7),
      RESET => \registres[15].reg_n_1\
    );
\registres[8].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_15
     port map (
      CLK => CLK,
      D(0) => D(8),
      EN => EN,
      Q(0) => Q(8),
      RESET => \registres[15].reg_n_1\
    );
\registres[9].reg\: entity work.test_reg_Nbits_1_0_reg_1bit_16
     port map (
      CLK => CLK,
      D(0) => D(9),
      EN => EN,
      Q(0) => Q(9),
      RESET => \registres[15].reg_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_reg_Nbits_1_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    EN : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of test_reg_Nbits_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of test_reg_Nbits_1_0 : entity is "test_reg_Nbits_1_0,reg_Nbits,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of test_reg_Nbits_1_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of test_reg_Nbits_1_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of test_reg_Nbits_1_0 : entity is "reg_Nbits,Vivado 2018.2";
end test_reg_Nbits_1_0;

architecture STRUCTURE of test_reg_Nbits_1_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN c_counter_binary_CLK";
  attribute x_interface_info of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute x_interface_parameter of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW";
begin
U0: entity work.test_reg_Nbits_1_0_reg_Nbits
     port map (
      CLK => CLK,
      D(17 downto 0) => D(17 downto 0),
      EN => EN,
      Q(17 downto 0) => Q(17 downto 0),
      RESET => RESET
    );
end STRUCTURE;
