// Seed: 1190199893
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    output tri id_9,
    input uwire id_10,
    output wand id_11,
    input tri id_12,
    input supply0 id_13,
    input tri1 id_14,
    output uwire id_15
);
  assign id_11 = id_7;
  tri1 id_17 = 1'b0 ^ 1;
  assign id_8 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  id_5 :
  assert property (@(posedge id_2) !id_0)
  else $display(id_3, id_3, id_3,, 1, id_2.id_5, id_3);
  module_0(
      id_3, id_5, id_5, id_5, id_3, id_3, id_1, id_5, id_1, id_5, id_2, id_1, id_3, id_0, id_3, id_5
  );
endmodule
