# TCL File Generated by Component Editor 18.1
# Sun Aug 06 14:33:04 EDT 2023
# DO NOT MODIFY


# 
# cursor "cursor controller" v1.2
#  2023.08.06.14:33:04
# module to draw erase and save cursor 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module cursor
# 
set_module_property DESCRIPTION "module to draw erase and save cursor "
set_module_property NAME cursor
set_module_property VERSION 1.2
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "cursor controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cursor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file cursor.vhdl VHDL PATH cursor.vhdl


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point rf
# 
add_interface rf avalon end
set_interface_property rf addressUnits WORDS
set_interface_property rf associatedClock clock
set_interface_property rf associatedReset reset
set_interface_property rf bitsPerSymbol 8
set_interface_property rf burstOnBurstBoundariesOnly false
set_interface_property rf burstcountUnits WORDS
set_interface_property rf explicitAddressSpan 0
set_interface_property rf holdTime 0
set_interface_property rf linewrapBursts false
set_interface_property rf maximumPendingReadTransactions 0
set_interface_property rf maximumPendingWriteTransactions 0
set_interface_property rf readLatency 0
set_interface_property rf readWaitTime 1
set_interface_property rf setupTime 0
set_interface_property rf timingUnits Cycles
set_interface_property rf writeWaitTime 0
set_interface_property rf ENABLED true
set_interface_property rf EXPORT_OF ""
set_interface_property rf PORT_NAME_MAP ""
set_interface_property rf CMSIS_SVD_VARIABLES ""
set_interface_property rf SVD_ADDRESS_GROUP ""

add_interface_port rf rf_address address Input 4
add_interface_port rf rf_write write Input 1
add_interface_port rf rf_writedata writedata Input 32
add_interface_port rf rf_read read Input 1
add_interface_port rf rf_readdata readdata Output 32
set_interface_assignment rf embeddedsw.configuration.isFlash 0
set_interface_assignment rf embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment rf embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment rf embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master fb_address address Output 32
add_interface_port avalon_master fb_write write Output 1
add_interface_port avalon_master fb_writedata writedata Output 8
add_interface_port avalon_master fb_waitrequest waitrequest Input 1
add_interface_port avalon_master fb_read read Output 1
add_interface_port avalon_master fb_readdata readdata Input 8

