

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config6_s'
================================================================
* Date:           Fri May 23 17:10:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.625 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 2 'read' 'kernel_window_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 3 'read' 'kernel_window_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_13_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 4 'read' 'kernel_window_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_12_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_12_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 5 'read' 'kernel_window_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 6 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 7 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 8 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 9 'read' 'in_elem_data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 10 'read' 'in_elem_data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 11 'read' 'in_elem_data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 12 'read' 'in_elem_data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.62ns)   --->   "%DataOut_V_4 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_0, i64 0, i64 32), i4 %in_elem_data_0_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 14 'memshiftread' 'DataOut_V_4' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 15 [1/1] (1.62ns)   --->   "%DataOut_V_5 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_1, i64 0, i64 32), i4 %in_elem_data_1_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 15 'memshiftread' 'DataOut_V_5' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.62ns)   --->   "%DataOut_V_2 = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_2, i64 0, i64 32), i4 %in_elem_data_2_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 16 'memshiftread' 'DataOut_V_2' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 17 [1/1] (1.62ns)   --->   "%DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[33 x i4]P"(i4* getelementptr inbounds ([33 x i4]* @line_buffer_Array_V_1_0_3, i64 0, i64 32), i4 %in_elem_data_3_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 17 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 33> <ShiftMem>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%newret = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } undef, i4 %kernel_window_4_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 18 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret, i4 %kernel_window_5_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 19 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret1, i4 %kernel_window_7_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 20 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret2, i4 %kernel_window_12_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 21 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret3, i4 %kernel_window_13_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 22 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret4, i4 %kernel_window_14_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 23 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret5, i4 %kernel_window_15_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 24 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret6, i4 %DataOut_V_4, 7" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 25 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret7, i4 %DataOut_V_5, 8" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 26 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret8, i4 %DataOut_V, 9" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 27 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret9, i4 %in_elem_data_0_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 28 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret10, i4 %in_elem_data_1_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 29 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret11, i4 %in_elem_data_2_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 30 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret12, i4 %in_elem_data_3_V_read_1, 13" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 31 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "ret { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret13" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.63ns
The critical path consists of the following:
	wire read on port 'in_elem_data_3_V_read' (firmware/nnet_utils/nnet_conv_stream.h:216) [19]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:241) [27]  (1.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
