/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -272 64 -96 80)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "data_input[15..0]" (rect 5 0 87 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -264 48 -96 64)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "addr[7..0]" (rect 5 0 52 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -264 128 -96 144)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clock" (rect 5 0 30 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -280 272 -96 288)
	(text "INPUT" (rect 141 0 169 10)(font "Arial" (font_size 6)))
	(text "servo_select[1..0]" (rect 5 0 94 12)(font "Arial" ))
	(pt 184 8)
	(drawing
		(line (pt 100 12)(pt 125 12))
		(line (pt 100 4)(pt 125 4))
		(line (pt 129 8)(pt 184 8))
		(line (pt 100 12)(pt 100 4))
		(line (pt 125 4)(pt 129 8))
		(line (pt 125 12)(pt 129 8))
	)
	(text "VCC" (rect 144 7 164 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -264 96 -96 112)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "we" (rect 5 0 17 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1000 80 1185 96)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "data_output[15..0]" (rect 90 0 179 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1576 304 1752 320)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "pwm1" (rect 90 0 118 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1576 440 1752 456)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "pwm2" (rect 90 0 118 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1576 576 1752 592)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "pwm3" (rect 90 0 118 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 352 16 544 376)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "inst7" (rect 8 344 35 358)(font "Arial" (font_size 8)))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264))
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344))
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344))
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336))
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280))
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 148 49 176 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 148 72 176 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 181 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
	)
	(parameter
		"OUTDATA_ACLR_A"
		"NONE"
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_A"
		"16"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"8"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"16"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"8"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"SINGLE_PORT"
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_A"
		"CLOCK0"
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_A"
		"NONE"
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_A"
		"NONE"
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_A"
		"NONE"
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_A"
		"NONE"
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"AUTO"
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"DONT_CARE"
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE"
		"UNUSED"
		"File containing initial contents of memory"
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE_LAYOUT"
		"PORT_A"
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"CLOCK1"
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_REG_B"
		"CLOCK1"
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_REG_B"
		"\"CLOCK1\""
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_B"
		"UNREGISTERED"
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_B"
		"NONE"
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_B"
		"NONE"
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_ACLR_B"
		"NONE"
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_B"
		"NONE"
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"NORMAL"
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"NORMAL"
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"NORMAL"
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"NORMAL"
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
		(type "PARAMETER_STRING")	)
	(parameter
		"ENABLE_ECC"
		"FALSE"
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
		(type "PARAMETER_STRING")	)
	(drawing
		(line (pt 16 344)(pt 176 344))
		(line (pt 16 24)(pt 176 24))
		(line (pt 176 24)(pt 176 344))
		(line (pt 16 24)(pt 16 344))
	)
	(annotation_block (parameter)(rect 544 -24 704 16))
)
(symbol
	(rect 352 424 544 784)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "inst8" (rect 8 344 31 356)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264))
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344))
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344))
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336))
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280))
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 148 49 176 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 148 72 176 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 181 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
	)
	(parameter
		"OUTDATA_ACLR_A"
		"NONE"
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_A"
		"16"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"8"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"16"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"8"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"SINGLE_PORT"
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_A"
		"CLOCK0"
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_A"
		"NONE"
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_A"
		"NONE"
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_A"
		"NONE"
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_A"
		"NONE"
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"AUTO"
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"DONT_CARE"
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE"
		"UNUSED"
		"File containing initial contents of memory"
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE_LAYOUT"
		"PORT_A"
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"CLOCK1"
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_REG_B"
		"CLOCK1"
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_REG_B"
		"\"CLOCK1\""
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_B"
		"UNREGISTERED"
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_B"
		"NONE"
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_B"
		"NONE"
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_ACLR_B"
		"NONE"
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_B"
		"NONE"
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"NORMAL"
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"NORMAL"
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"NORMAL"
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"NORMAL"
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
		(type "PARAMETER_STRING")	)
	(parameter
		"ENABLE_ECC"
		"FALSE"
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
		(type "PARAMETER_STRING")	)
	(drawing
		(line (pt 16 344)(pt 176 344))
		(line (pt 16 24)(pt 176 24))
		(line (pt 176 24)(pt 176 344))
		(line (pt 16 24)(pt 16 344))
	)
	(annotation_block (parameter)(rect 544 384 704 424))
)
(symbol
	(rect 352 808 544 1168)
	(text "ALTSYNCRAM" (rect 56 8 159 24)(font "Arial" (font_size 10)))
	(text "inst9" (rect 8 344 31 356)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "address_a[WIDTHAD_A-1..0]" (rect 24 32 190 46)(font "Arial" (font_size 8)))
		(text "address_a[]" (rect 24 32 92 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wren_a" (rect 24 64 68 78)(font "Arial" (font_size 8)))
		(text "wren_a" (rect 24 80 68 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "byteena_a[WIDTH_BYTEENA_A-1..0]" (rect 24 80 235 94)(font "Arial" (font_size 8)))
		(text "byteena_a[]" (rect 24 96 91 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "data_b[WIDTH_B-1..0]" (rect 24 120 149 134)(font "Arial" (font_size 8)))
		(text "data_b[]" (rect 24 152 70 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "rden_b" (rect 24 144 64 158)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 168 64 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "wren_b" (rect 24 160 68 174)(font "Arial" (font_size 8)))
		(text "wren_b" (rect 24 184 68 198)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "byteena_b[WIDTH_BYTEENA_B-1..0]" (rect 24 176 234 190)(font "Arial" (font_size 8)))
		(text "byteena_b[]" (rect 24 200 91 214)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 16 208)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 248)
		(input)
		(text "clock0" (rect 24 200 60 214)(font "Arial" (font_size 8)))
		(text "clock0" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248))
	)
	(port
		(pt 0 264)
		(input)
		(text "clocken0" (rect 24 216 74 230)(font "Arial" (font_size 8)))
		(text "clocken0" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264))
	)
	(port
		(pt 0 304)
		(input)
		(text "clock1" (rect 24 240 60 254)(font "Arial" (font_size 8)))
		(text "clock1" (rect 24 296 60 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304))
	)
	(port
		(pt 0 320)
		(input)
		(text "clocken1" (rect 24 256 74 270)(font "Arial" (font_size 8)))
		(text "clocken1" (rect 24 312 74 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320))
	)
	(port
		(pt 112 360)
		(input)
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 104 312 118 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 360)(pt 112 344))
	)
	(port
		(pt 128 360)
		(input)
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 120 312 134 340)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 360)(pt 128 344))
	)
	(port
		(pt 0 56)
		(input)
		(text "data_a[WIDTH_A-1..0]" (rect 24 48 150 62)(font "Arial" (font_size 8)))
		(text "data_a[]" (rect 24 48 70 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "address_b[WIDTHAD_B-1..0]" (rect 24 104 189 118)(font "Arial" (font_size 8)))
		(text "address_b[]" (rect 24 136 92 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "addressstall_a" (rect 24 96 107 110)(font "Arial" (font_size 8)))
		(text "addressstall_a" (rect 24 112 107 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
		(unused)
	)
	(port
		(pt 0 224)
		(input)
		(text "addressstall_b" (rect 24 200 107 214)(font "Arial" (font_size 8)))
		(text "addressstall_b" (rect 24 216 107 230)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
		(unused)
	)
	(port
		(pt 0 336)
		(input)
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(text "clocken3" (rect 24 328 74 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336))
	)
	(port
		(pt 0 280)
		(input)
		(text "clocken2" (rect 24 280 74 294)(font "Arial" (font_size 8)))
		(text "clocken2" (rect 24 272 74 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280))
	)
	(port
		(pt 0 72)
		(input)
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 64 64 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 192 56)
		(output)
		(text "q_a[WIDTH_A-1..0]" (rect 160 49 268 63)(font "Arial" (font_size 8)))
		(text "q_a[]" (rect 148 49 176 63)(font "Arial" (font_size 8)))
		(line (pt 176 56)(pt 192 56)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "q_b[WIDTH_B-1..0]" (rect 144 72 251 86)(font "Arial" (font_size 8)))
		(text "q_b[]" (rect 148 72 176 86)(font "Arial" (font_size 8)))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 104)
		(output)
		(text "eccstatus[2..0]" (rect 142 96 226 110)(font "Arial" (font_size 8)))
		(text "eccstatus[]" (rect 118 96 181 110)(font "Arial" (font_size 8)))
		(line (pt 192 104)(pt 176 104)(color 128 0 255)(line_width 3))
	)
	(parameter
		"OUTDATA_ACLR_A"
		"NONE"
		"Should aclr affect the output data register A?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_A"
		"16"
		"Data width in bits of A port, any integer > 0"
	)
	(parameter
		"WIDTHAD_A"
		"8"
		"Number of address lines of A port, any integer > 0"
	)
	(parameter
		"WIDTH_B"
		"16"
		"Data width in bits of B port, any integer > 0"
	)
	(parameter
		"WIDTHAD_B"
		"8"
		"Number of address lines of B port, any integer > 0"
	)
	(parameter
		"NUMWORDS_A"
		"2^WIDTHAD_A"
		"Number of memory words for A port, default is 2^WIDTHAD_A"
	)
	(parameter
		"NUMWORDS_B"
		"2^WIDTHAD_B"
		"Number of memory words for port B, default is 2^WIDTHAD_B"
	)
	(parameter
		"OPERATION_MODE"
		"SINGLE_PORT"
		"Mode of operation of the ram. Values are \"ROM\", \"SINGLE_PORT\", \"DUAL_PORT\", \"BIDIR_DUAL_PORT\""
		"\"ROM\"" "\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_A"
		"CLOCK0"
		"Should the output data A be registered? Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_A"
		"NONE"
		"Should aclr affect the address register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_A"
		"NONE"
		"Should aclr affect the write enable register of port A? Values are \"CLEAR0\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_A"
		"NONE"
		"Should aclr affect the write data register of port A?. Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_A"
		"NONE"
		"Should aclr affect the byte enable register of port A? Values are \"CLEAR0\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WIDTH_BYTEENA_A"
		"WIDTH_A / BYTE_SIZE"
		"Width of the byte enable mask of port A. Value is equal to WIDTH_A / BYTE_SIZE"
	)
	(parameter
		"WIDTH_BYTEENA_B"
		"WIDTH_B / BYTE_SIZE"
		"Width of the byte enable mask of port B. Value is equal to WIDTH_B / BYTE_SIZE"
	)
	(parameter
		"RAM_BLOCK_TYPE"
		"AUTO"
		"Which block type should the ram be placed? Values are \"M512\", \"M4K\", \"M-RAM\" or  \"AUTO\" (defaut, compiler automatically chooses the block type)"
		"\"AUTO\"" "\"M512\"" "\"M4K\"" "\"M-RAM\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTE_SIZE"
		"8"
		"Width of a byte for byte enables. Can be 1, 2, 4, 8(default) or 9"
		"8" "1" "2" "4" "9" 
	)
	(parameter
		"READ_DURING_WRITE_MODE_MIXED_PORTS"
		"DONT_CARE"
		"Whats the expected output when reading and writing at the same address through different ports ?. Values are \"OLD_DATA\" or \"DONT_CARE\"(default)"
		"\"DONT_CARE\"" "\"OLD_DATA\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE"
		"UNUSED"
		"File containing initial contents of memory"
		(type "PARAMETER_STRING")	)
	(parameter
		"INIT_FILE_LAYOUT"
		"PORT_A"
		"Layout of the INIT_FILE, is it based on \"PORT_A\" or \"PORT_B\""
		"\"PORT_A\"" "\"PORT_B\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"MAXIMUM_DEPTH"
		"0"
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(parameter
		"INDATA_REG_B"
		"CLOCK1"
		"Clock used to register data input of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register write enable and address registers of port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_REG_B"
		"CLOCK1"
		"Clock used to register read enable for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_REG_B"
		"CLOCK1"
		"Clock used to register the address for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_REG_B"
		"\"CLOCK1\""
		"Clock used to register the byte enable masks for port B. Values are \"CLOCK0\" or \"CLOCK1\" (default)"
		"\"CLOCK1\"" "\"CLOCK0\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_REG_B"
		"UNREGISTERED"
		"Should the output data of port B be registered?. Values are \"CLOCK0\", \"CLOCK1\" or \"UNREGISTERED\" (default)"
		"\"UNREGISTERED\"" "\"CLOCK0\"" "\"CLOCK1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"INDATA_ACLR_B"
		"NONE"
		"Should aclr affect the write data register of port B?. Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"ADDRESS_ACLR_B"
		"NONE"
		"Should aclr affect the address register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"WRCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the write enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"OUTDATA_ACLR_B"
		"NONE"
		"Should aclr affect the output data register B?. Values are \"CLEAR0\",  \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"BYTEENA_ACLR_B"
		"NONE"
		"Should aclr affect the byte enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\"(default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"RDCONTROL_ACLR_B"
		"NONE"
		"Should aclr affect the read enable register of port B? Values are \"CLEAR0\", \"CLEAR1\" or \"NONE\" (default)"
		"\"NONE\"" "\"CLEAR0\"" "\"CLEAR1\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_A"
		"NORMAL"
		"Should clock enable be used on the Input registers of port A? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_A"
		"NORMAL"
		"Should clock enable be used on the Output registers of port A? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_INPUT_B"
		"NORMAL"
		"Should clock enable be used on the Input registers of port B? Values are \"NORMAL\"(default), \"ALTERNATE\" and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_OUTPUT_B"
		"NORMAL"
		"Should clock enable be used on the Output registers of port B? Values are \"NORMAL\"(default) and \"BYPASS\""
		"\"NORMAL\"" "\"BYPASS\"" 
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_A"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of A? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"CLOCK_ENABLE_CORE_B"
		"USE_INPUT_CLKEN"
		"Should clock enable be used on core of B? Choices are \"USE_INPUT_CLKEN\", \"NORMAL\", \"BYPASS\" and \"ALTERNATE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_A"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port A? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\", \"OLD_DATA\" and \"DONT_CARE\""
		(type "PARAMETER_STRING")	)
	(parameter
		"READ_DURING_WRITE_MODE_PORT_B"
		"NEW_DATA_NO_NBE_READ"
		"What is the feed through mode, when read and write are happening at port B? Choices are \"NEW_DATA_NO_NBE_READ\", \"NEW_DATA_WITH_NBE_READ\" and \"OLD_DATA\""
		(type "PARAMETER_STRING")	)
	(parameter
		"ENABLE_ECC"
		"FALSE"
		"Should the error checking and correction feature be enabled? Choices are \"TRUE\" and \"FALSE\""
		(type "PARAMETER_STRING")	)
	(drawing
		(line (pt 16 344)(pt 176 344))
		(line (pt 16 24)(pt 176 24))
		(line (pt 176 24)(pt 176 344))
		(line (pt 16 24)(pt 16 344))
	)
	(annotation_block (parameter)(rect 544 768 704 808))
)
(symbol
	(rect -40 248 144 376)
	(text "decoder1x4" (rect 5 0 61 12)(font "Arial" ))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "input[1..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "input[1..0]" (rect 21 27 70 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 184 32)
		(output)
		(text "output_0" (rect 0 0 42 12)(font "Arial" ))
		(text "output_0" (rect 128 27 170 39)(font "Arial" ))
		(line (pt 184 32)(pt 168 32))
	)
	(port
		(pt 184 48)
		(output)
		(text "output_1" (rect 0 0 42 12)(font "Arial" ))
		(text "output_1" (rect 128 43 170 55)(font "Arial" ))
		(line (pt 184 48)(pt 168 48))
	)
	(port
		(pt 184 64)
		(output)
		(text "output_2" (rect 0 0 42 12)(font "Arial" ))
		(text "output_2" (rect 128 59 170 71)(font "Arial" ))
		(line (pt 184 64)(pt 168 64))
	)
	(port
		(pt 184 80)
		(output)
		(text "output_3" (rect 0 0 42 12)(font "Arial" ))
		(text "output_3" (rect 128 75 170 87)(font "Arial" ))
		(line (pt 184 80)(pt 168 80))
	)
	(drawing
		(rectangle (rect 16 16 168 112))
	)
)
(symbol
	(rect 824 296 1048 392)
	(text "Angle_to_PulseWidth" (rect 5 0 108 12)(font "Arial" ))
	(text "inst3" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "angle[15..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "angle[15..0]" (rect 21 27 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 43 46 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 224 32)
		(output)
		(text "pulse[10..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "pulse[10..0]" (rect 155 27 212 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 80))
	)
)
(symbol
	(rect 824 48 968 144)
	(text "lpm_mux0" (rect 43 80 113 96)(font "Arial" (font_size 10)))
	(text "inst2" (rect 8 4 31 16)(font "Arial" ))
	(port
		(pt 0 56)
		(input)
		(text "data2x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "data2x[15..0]" (rect 4 56 78 70)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 64 56)(line_width 3))
	)
	(port
		(pt 0 40)
		(input)
		(text "data1x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "data1x[15..0]" (rect 4 40 78 54)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 64 40)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "data0x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "data0x[15..0]" (rect 4 24 78 38)(font "Arial" (font_size 8)))
		(line (pt 0 24)(pt 64 24)(line_width 3))
	)
	(port
		(pt 72 0)
		(input)
		(text "sel[1..0]" (rect 0 0 14 44)(font "Arial" (font_size 8))(vertical))
		(text "sel[1..0]" (rect 65 9 79 53)(font "Arial" (font_size 8))(vertical))
		(line (pt 72 0)(pt 72 12)(line_width 3))
	)
	(port
		(pt 144 40)
		(output)
		(text "result[15..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "result[15..0]" (rect 84 40 151 54)(font "Arial" (font_size 8)))
		(line (pt 144 40)(pt 80 40)(line_width 3))
	)
	(drawing
		(line (pt 64 72)(pt 64 8))
		(line (pt 64 72)(pt 80 64))
		(line (pt 64 8)(pt 80 16))
		(line (pt 80 64)(pt 80 16))
		(line (pt 0 96)(pt 146 96))
		(line (pt 146 96)(pt 146 -2))
		(line (pt 0 -2)(pt 146 -2))
		(line (pt 0 96)(pt 0 -2))
		(line (pt 0 96)(pt 0 96))
		(line (pt 0 96)(pt 0 96))
		(line (pt 0 96)(pt 0 96))
		(line (pt 0 96)(pt 0 96))
	)
	(flipx)
)
(symbol
	(rect 824 432 1048 528)
	(text "Angle_to_PulseWidth" (rect 5 0 108 12)(font "Arial" ))
	(text "inst4" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "angle[15..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "angle[15..0]" (rect 21 27 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 43 46 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 224 32)
		(output)
		(text "pulse[10..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "pulse[10..0]" (rect 155 27 212 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 80))
	)
)
(symbol
	(rect 824 568 1048 664)
	(text "Angle_to_PulseWidth" (rect 5 0 108 12)(font "Arial" ))
	(text "inst5" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "angle[15..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "angle[15..0]" (rect 21 27 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 43 46 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 224 32)
		(output)
		(text "pulse[10..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "pulse[10..0]" (rect 155 27 212 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 80))
	)
)
(symbol
	(rect 872 192 1000 288)
	(text "Generic_reset" (rect 5 0 73 12)(font "Arial" ))
	(text "inst12" (rect 8 80 37 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 27 46 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 128 32)
		(output)
		(text "reset" (rect 0 0 24 12)(font "Arial" ))
		(text "reset" (rect 87 27 111 39)(font "Arial" ))
		(line (pt 128 32)(pt 112 32))
	)
	(parameter
		"max_counter"
		"1000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 112 80))
	)
	(annotation_block (parameter)(rect 1000 160 1196 188))
)
(symbol
	(rect 1112 280 1456 376)
	(text "SignalGenerator" (rect 5 0 82 12)(font "Arial" ))
	(text "inst1" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "PeriodIn[widthofperiod-1..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "PeriodIn[widthofperiod-1..0]" (rect 21 27 155 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 21 43 180 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ClockIn" (rect 0 0 37 12)(font "Arial" ))
		(text "ClockIn" (rect 21 59 58 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 344 32)
		(output)
		(text "SignalOut" (rect 0 0 47 12)(font "Arial" ))
		(text "SignalOut" (rect 284 27 331 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32))
	)
	(parameter
		"WidthOfPeriod"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 328 80))
	)
	(annotation_block (parameter)(rect 1456 248 1659 276))
)
(symbol
	(rect 1112 416 1456 512)
	(text "SignalGenerator" (rect 5 0 82 12)(font "Arial" ))
	(text "inst6" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "PeriodIn[widthofperiod-1..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "PeriodIn[widthofperiod-1..0]" (rect 21 27 155 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 21 43 180 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ClockIn" (rect 0 0 37 12)(font "Arial" ))
		(text "ClockIn" (rect 21 59 58 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 344 32)
		(output)
		(text "SignalOut" (rect 0 0 47 12)(font "Arial" ))
		(text "SignalOut" (rect 284 27 331 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32))
	)
	(parameter
		"WidthOfPeriod"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 328 80))
	)
	(annotation_block (parameter)(rect 1456 384 1659 412))
)
(symbol
	(rect 1112 552 1456 648)
	(text "SignalGenerator" (rect 5 0 82 12)(font "Arial" ))
	(text "inst10" (rect 8 80 37 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "PeriodIn[widthofperiod-1..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "PeriodIn[widthofperiod-1..0]" (rect 21 27 155 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "PulseWidthIn[widthofperiod-1..0]" (rect 21 43 180 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ClockIn" (rect 0 0 37 12)(font "Arial" ))
		(text "ClockIn" (rect 21 59 58 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 344 32)
		(output)
		(text "SignalOut" (rect 0 0 47 12)(font "Arial" ))
		(text "SignalOut" (rect 284 27 331 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32))
	)
	(parameter
		"WidthOfPeriod"
		"11"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 328 80))
	)
	(annotation_block (parameter)(rect 1456 520 1659 548))
)
(symbol
	(rect -24 448 136 544)
	(text "Rom_access" (rect 5 0 69 12)(font "Arial" ))
	(text "inst11" (rect 8 80 37 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 27 46 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 24 12)(font "Arial" ))
		(text "reset" (rect 21 43 45 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 160 32)
		(output)
		(text "addr[7..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "addr[7..0]" (rect 100 27 147 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(connector
	(pt 352 464)
	(pt 336 464)
	(bus)
)
(connector
	(pt 352 848)
	(pt 336 848)
	(bus)
)
(connector
	(pt 336 56)
	(pt 336 464)
	(bus)
)
(connector
	(pt 336 464)
	(pt 336 848)
	(bus)
)
(connector
	(pt 352 864)
	(pt 320 864)
	(bus)
)
(connector
	(pt 352 480)
	(pt 320 480)
	(bus)
)
(connector
	(pt 320 72)
	(pt 320 480)
	(bus)
)
(connector
	(pt 320 480)
	(pt 320 864)
	(bus)
)
(connector
	(pt 352 672)
	(pt 304 672)
)
(connector
	(pt 352 1056)
	(pt 304 1056)
)
(connector
	(pt 304 672)
	(pt 304 1056)
)
(connector
	(pt 304 264)
	(pt 352 264)
)
(connector
	(pt 352 688)
	(pt 288 688)
)
(connector
	(pt 352 1072)
	(pt 272 1072)
)
(connector
	(pt 352 512)
	(pt 256 512)
)
(connector
	(pt 256 512)
	(pt 256 104)
)
(connector
	(pt 352 896)
	(pt 240 896)
)
(connector
	(pt 240 896)
	(pt 240 104)
)
(connector
	(pt 968 88)
	(pt 1000 88)
	(bus)
)
(connector
	(pt 896 48)
	(pt 896 16)
	(bus)
)
(connector
	(pt 544 480)
	(pt 560 480)
	(bus)
)
(connector
	(pt 560 88)
	(pt 560 480)
	(bus)
)
(connector
	(pt 544 864)
	(pt 576 864)
	(bus)
)
(connector
	(pt 576 104)
	(pt 576 864)
	(bus)
)
(connector
	(pt 824 328)
	(pt 808 328)
	(bus)
)
(connector
	(pt 808 328)
	(pt 808 72)
	(bus)
)
(connector
	(pt 808 72)
	(pt 824 72)
	(bus)
)
(connector
	(pt 824 464)
	(pt 792 464)
	(bus)
)
(connector
	(pt 824 600)
	(pt 776 600)
	(bus)
)
(connector
	(pt 776 600)
	(pt 776 104)
	(bus)
)
(connector
	(pt 824 104)
	(pt 776 104)
	(bus)
)
(connector
	(pt 776 104)
	(pt 576 104)
	(bus)
)
(connector
	(pt 544 72)
	(pt 808 72)
	(bus)
)
(connector
	(pt 792 464)
	(pt 792 88)
	(bus)
)
(connector
	(pt 560 88)
	(pt 792 88)
	(bus)
)
(connector
	(pt 792 88)
	(pt 824 88)
	(bus)
)
(connector
	(pt 1048 600)
	(pt 1112 600)
	(bus)
)
(connector
	(pt 1048 464)
	(pt 1112 464)
	(bus)
)
(connector
	(pt 1048 328)
	(pt 1112 328)
	(bus)
)
(connector
	(pt 1456 312)
	(pt 1576 312)
)
(connector
	(pt 1456 448)
	(pt 1576 448)
)
(connector
	(pt 1456 584)
	(pt 1576 584)
)
(connector
	(pt 224 136)
	(pt 224 400)
)
(connector
	(pt 824 480)
	(pt 808 480)
)
(connector
	(pt 824 344)
	(pt 808 344)
)
(connector
	(pt 824 616)
	(pt 808 616)
)
(connector
	(pt 808 480)
	(pt 808 616)
)
(connector
	(pt 808 344)
	(pt 808 400)
)
(connector
	(pt 808 400)
	(pt 808 480)
)
(connector
	(pt 872 224)
	(pt 752 224)
)
(connector
	(pt 752 224)
	(pt 752 400)
)
(connector
	(pt 808 400)
	(pt 752 400)
)
(connector
	(pt 752 400)
	(pt 224 400)
)
(connector
	(pt 1000 224)
	(pt 1080 224)
)
(connector
	(pt 1080 616)
	(pt 1112 616)
)
(connector
	(pt 1112 480)
	(pt 1080 480)
)
(connector
	(pt 1080 480)
	(pt 1080 616)
)
(connector
	(pt 1112 344)
	(pt 1080 344)
)
(connector
	(pt 1080 224)
	(pt 1080 344)
)
(connector
	(pt 1080 344)
	(pt 1080 480)
)
(connector
	(pt 288 688)
	(pt 288 296)
)
(connector
	(pt 272 1072)
	(pt 272 312)
)
(connector
	(pt 352 280)
	(pt 144 280)
)
(connector
	(pt 288 296)
	(pt 144 296)
)
(connector
	(pt 272 312)
	(pt 144 312)
)
(connector
	(pt 896 16)
	(pt -48 16)
	(bus)
)
(connector
	(pt -48 280)
	(pt -48 16)
	(bus)
)
(connector
	(pt 304 136)
	(pt 304 264)
)
(connector
	(pt 304 264)
	(pt 304 672)
)
(connector
	(pt 336 56)
	(pt 352 56)
	(bus)
)
(connector
	(pt 320 72)
	(pt 352 72)
	(bus)
)
(connector
	(pt 256 104)
	(pt 352 104)
)
(connector
	(pt 240 104)
	(pt 256 104)
)
(connector
	(pt 224 136)
	(pt 304 136)
)
(connector
	(pt -48 280)
	(pt -40 280)
	(bus)
)
(connector
	(pt -96 72)
	(pt 320 72)
	(bus)
)
(connector
	(pt -96 136)
	(pt 224 136)
)
(connector
	(pt -96 280)
	(pt -48 280)
	(bus)
)
(connector
	(pt -96 104)
	(pt 240 104)
)
(connector
	(pt -96 56)
	(pt 336 56)
	(bus)
)
(junction (pt 336 56))
(junction (pt 336 464))
(junction (pt 320 480))
(junction (pt 320 72))
(junction (pt 304 264))
(junction (pt 304 672))
(junction (pt 256 104))
(junction (pt 240 104))
(junction (pt 808 72))
(junction (pt 776 104))
(junction (pt 792 88))
(junction (pt 224 136))
(junction (pt 808 480))
(junction (pt 808 400))
(junction (pt 752 400))
(junction (pt 1080 480))
(junction (pt 1080 344))
(junction (pt -48 280))
