// Seed: 1668659202
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_7 = 0;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  assign id_4[(1) : 1] = -1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7
    , id_22,
    input tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    output uwire id_16,
    input wire id_17,
    input wor id_18,
    output tri id_19,
    output wand id_20
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
endmodule
