// Seed: 2086285383
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output wire id_6,
    output supply1 id_7,
    input wand id_8
);
  assign id_6 = -1 - id_3;
  wire id_10;
  ;
endmodule
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    output logic id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    output wor id_14,
    input wand id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wire id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    output wor id_22,
    input wor id_23,
    inout supply0 module_1,
    input supply0 id_25,
    input supply1 id_26,
    output supply1 id_27,
    input wire id_28,
    input tri0 id_29
);
  logic id_31;
  ;
  module_0 modCall_1 (
      id_22,
      id_3,
      id_22,
      id_11,
      id_28,
      id_26,
      id_19,
      id_19,
      id_17
  );
  assign modCall_1.id_7 = 0;
  wire id_32;
  final begin : LABEL_0
    id_6 <= id_20;
  end
endmodule
