INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abrar/or_gate/or_gate.srcs/sim_1/new/or_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate_tb
