/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire \U0.U0.DUT2.out1 ;
  wire \U0.U1.DUT1.k0 ;
  wire \U0.po00 ;
  wire \U0.po01 ;
  wire \U0.po07 ;
  input [9:0] a;
  input [9:0] b;
  output [9:0] r;
  assign \U0.po07  = a[6] ^ b[6];
  assign \U0.U1.DUT1.k0  = ~\U0.po07 ;
  assign _00_ = a[0] & ~(b[0]);
  assign _01_ = b[1] & ~(_00_);
  assign _02_ = a[1] & ~(_01_);
  assign _03_ = b[1] | b[0];
  assign _04_ = a[0] & ~(_03_);
  assign _05_ = _04_ | _02_;
  assign _06_ = b[2] & ~(a[2]);
  assign _07_ = _05_ & ~(_06_);
  assign _08_ = a[3] & ~(b[3]);
  assign _09_ = _08_ | _07_;
  assign _10_ = a[2] & ~(b[2]);
  assign \U0.po01  = _10_ | _09_;
  assign \U0.po00  = a[0] ^ b[0];
  assign \U0.U0.DUT2.out1  = \U0.po00  ^ \U0.po01 ;
  assign r = { 2'h0, \U0.po07 , \U0.U1.DUT1.k0 , 3'h5, \U0.U0.DUT2.out1 , \U0.po01 , \U0.po00  };
endmodule
