Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 20 14:51:27 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -pblocks p_5
| Design       : floorplan_static_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. CLB Logic Distribution
5. BLOCKRAM
6. ARITHMETIC
7. I/O
8. CLOCK
9. ADVANCED
10. CONFIGURATION
11. Primitives
12. Black Boxes
13. Instantiated Netlists

1. Pblock Summary
-----------------

+-------+--------+-------+-------------------+-----------------+----------------+
| Index | Parent | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+--------+-------+-------------------+-----------------+----------------+
| 1     |    p_5 |       |                 1 |               1 |           SLR0 |
+-------+--------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X2Y1        |             48.13% |
| X3Y1        |             51.87% |
+-------------+--------------------+


3. CLB Logic
------------

+----------------------------+--------+-------+--------------+------+-------+-----------+-------+
|          Site Type         | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB LUTs                   |   2884 |     0 |            0 | 2884 |     0 |     19680 | 14.65 |
|   LUT as Logic             |   2772 |     0 |            0 | 2772 |     0 |     19680 | 14.09 |
|   LUT as Memory            |    112 |     0 |            0 |  112 |     0 |     10080 |  1.11 |
|     LUT as Distributed RAM |    112 |     0 |            0 |  112 |     0 |           |       |
|     LUT as Shift Register  |      0 |     0 |            0 |    0 |     0 |           |       |
| CLB Registers              |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register as Flip Flop    |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register as Latch        |      0 |     0 |            0 |    0 |     0 |     39360 |  0.00 |
| CARRY8                     |     76 |     0 |            0 |   76 |     0 |      2460 |  3.09 |
| F7 Muxes                   |      6 |     0 |            0 |    6 |     0 |      9840 |  0.06 |
| F8 Muxes                   |      0 |     0 |            0 |    0 |     0 |      4920 |  0.00 |
| F9 Muxes                   |      0 |     0 |            0 |    0 |     0 |      2460 |  0.00 |
+----------------------------+--------+-------+--------------+------+-------+-----------+-------+


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 15    |          Yes |           - |        Reset |
| 136   |          Yes |         Set |            - |
| 1965  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
|                  Site Type                 | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB                                        |    545 |     0 |            0 |  545 |     0 |      2460 | 22.15 |
|   CLBL                                     |    292 |     0 |            0 |  292 |     0 |           |       |
|   CLBM                                     |    253 |     0 |            0 |  253 |     0 |           |       |
| LUT as Logic                               |   2772 |     0 |            0 | 2772 |     0 |     19680 | 14.09 |
|   using O5 output only                     |     71 |     0 |            0 |   71 |       |           |       |
|   using O6 output only                     |   2184 |     0 |            0 | 2184 |       |           |       |
|   using O5 and O6                          |    517 |     0 |            0 |  517 |       |           |       |
| LUT as Memory                              |    112 |     0 |            0 |  112 |     0 |     10080 |  1.11 |
|   LUT as Distributed RAM                   |    112 |     0 |            0 |  112 |     0 |           |       |
|     using O5 output only                   |      0 |     0 |            0 |    0 |       |           |       |
|     using O6 output only                   |     80 |     0 |            0 |   80 |       |           |       |
|     using O5 and O6                        |     32 |     0 |            0 |   32 |       |           |       |
|   LUT as Shift Register                    |      0 |     0 |            0 |    0 |     0 |           |       |
| CLB Registers                              |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register driven from within the CLB      |   1728 |     0 |            0 | 1728 |       |           |       |
|   Register driven from outside the CLB     |    388 |     0 |            0 |  388 |       |           |       |
|     LUT in front of the register is unused |    210 |     0 |            0 |  210 |       |           |       |
|     LUT in front of the register is used   |    178 |     0 |            0 |  178 |       |           |       |
| Unique Control Sets                        |     87 |     0 |            0 |   87 |       |      4920 |  1.77 |
+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


5. BLOCKRAM
-----------

+-------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type     | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
| Block RAM Tile    |   69.5 |     0 |            0 | 69.5 |     0 |        72 | 96.53 |
|   RAMB36/FIFO*    |     68 |     0 |            0 |   68 |     0 |        72 | 94.44 |
|     RAMB36E2 only |     68 |     0 |            0 |   68 |       |           |       |
|   RAMB18          |      3 |     0 |            0 |    3 |     0 |       144 |  2.08 |
|     RAMB18E2 only |      3 |     0 |            0 |    3 |       |           |       |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


6. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
| DSPs      |      0 |     0 |            0 |    0 |     0 |       144 |  0.00 |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


7. I/O
------

+------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type    | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+------------------+--------+-------+--------------+------+-------+-----------+-------+
| Bonded IOB       |      0 |     0 |            0 |    0 |     0 |        52 |  0.00 |
| HPIOB_M          |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOB_S          |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| HPIOBDIFFINBUF   |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFOUTBUF  |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| BITSLICE_RX_TX   |      0 |     0 |            0 |    0 |     0 |        52 |  0.00 |
| BITSLICE_TX      |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| RIU_OR           |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
+------------------+--------+-------+--------------+------+-------+-----------+-------+


8. CLOCK
--------

+----------------------+--------+-------+--------------+------+-------+-----------+-------+
|       Site Type      | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |      0 |     0 |            0 |    0 |     0 |        36 |  0.00 |
|   BUFGCE             |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   BUFGCE_DIV         |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
|   BUFGCTRL*          |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| PLL                  |      0 |     0 |            0 |    0 |     0 |         2 |  0.00 |
| MMCM                 |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


9. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


10. CONFIGURATION
-----------------

+-------------+--------+-------+--------------+------+-------+-----------+-------+
|  Site Type  | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------+--------+-------+--------------+------+-------+-----------+-------+
| BSCANE2     |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |      0 |     0 |            0 |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
+-------------+--------+-------+--------------+------+-------+-----------+-------+


11. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1965 |            Register |
| LUT6     | 1175 |                 CLB |
| LUT4     |  590 |                 CLB |
| LUT3     |  524 |                 CLB |
| LUT5     |  441 |                 CLB |
| LUT2     |  359 |                 CLB |
| LUT1     |  200 |                 CLB |
| FDSE     |  136 |            Register |
| RAMD64E  |   80 |                 CLB |
| CARRY8   |   76 |                 CLB |
| RAMB36E2 |   68 |           Block Ram |
| RAMD32   |   56 |                 CLB |
| FDCE     |   15 |            Register |
| RAMS32   |    8 |                 CLB |
| MUXF7    |    6 |                 CLB |
| RAMB18E2 |    3 |           Block Ram |
+----------+------+---------------------+


12. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


13. Instantiated Netlists
-------------------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| leaf_bb_bb                           |   15 |
| leaf                                 |    1 |
| floorplan_static_zynq_ultra_ps_e_0_0 |    1 |
| floorplan_static_rst_ps8_0_99M7_0    |    1 |
| floorplan_static_rst_ps8_0_99M6_0    |    1 |
| floorplan_static_rst_ps8_0_99M5_0    |    1 |
| floorplan_static_rst_ps8_0_99M4_0    |    1 |
| floorplan_static_rst_ps8_0_99M3_0    |    1 |
| floorplan_static_rst_ps8_0_99M2_0    |    1 |
| floorplan_static_rst_ps8_0_99M1_0    |    1 |
| floorplan_static_rst_ps8_0_299M_0    |    1 |
| floorplan_static_leaf_empty_9_0      |    1 |
| floorplan_static_leaf_empty_8_0      |    1 |
| floorplan_static_leaf_empty_7_0      |    1 |
| floorplan_static_leaf_empty_6_0      |    1 |
| floorplan_static_leaf_empty_5_0      |    1 |
| floorplan_static_leaf_empty_4_0      |    1 |
| floorplan_static_leaf_empty_3_0      |    1 |
| floorplan_static_leaf_empty_18_0     |    1 |
| floorplan_static_leaf_empty_17_0     |    1 |
| floorplan_static_leaf_empty_16_0     |    1 |
| floorplan_static_leaf_empty_15_0     |    1 |
| floorplan_static_leaf_empty_14_0     |    1 |
| floorplan_static_leaf_empty_13_0     |    1 |
| floorplan_static_leaf_empty_12_0     |    1 |
| floorplan_static_leaf_empty_11_0     |    1 |
| floorplan_static_leaf_empty_10_0     |    1 |
+--------------------------------------+------+


