[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2921087 heartbeat IPC: 3.423 cumulative IPC: 3.423 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2921087 cumulative IPC: 3.423 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2921087 cumulative IPC: 3.423 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13305725 heartbeat IPC: 0.963 cumulative IPC: 0.963 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22508469 heartbeat IPC: 1.087 cumulative IPC: 1.021 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30584986 heartbeat IPC: 1.238 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 56 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36881830 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 45 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36881830 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.085 instructions: 40000002 cycles: 36881830
CPU 0 Branch Prediction Accuracy: 93.55% MPKI: 14.34 Average ROB Occupancy at Mispredict: 35.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 11.55
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331471 HIT:     329924 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331471 HIT:     329924 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875166 HIT:     831244 MISS:      43922 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711681 HIT:     678898 MISS:      32783 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43493 HIT:      35475 MISS:       8018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116776 HIT:     116672 MISS:        104 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        199 MISS:       3017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4119634 HIT:    3709009 MISS:     410625 MSHR_MERGE:     103958
cpu0->cpu0_L1I LOAD         ACCESS:    4119634 HIT:    3709009 MISS:     410625 MSHR_MERGE:     103958
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.842 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14485782 HIT:   13876492 MISS:     609290 MSHR_MERGE:     157563
cpu0->cpu0_L1D LOAD         ACCESS:    8146176 HIT:    7655703 MISS:     490473 MSHR_MERGE:      85459
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6336140 HIT:    6220547 MISS:     115593 MSHR_MERGE:      72096
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        242 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3601438 HIT:    3502133 MISS:      99305 MSHR_MERGE:      62194
cpu0->cpu0_ITLB LOAD         ACCESS:    3601438 HIT:    3502133 MISS:      99305 MSHR_MERGE:      62194
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.863 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13762925 HIT:   13387834 MISS:     375091 MSHR_MERGE:      80731
cpu0->cpu0_DTLB LOAD         ACCESS:   13762925 HIT:   13387834 MISS:     375091 MSHR_MERGE:      80731
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.741 cycles
cpu0->LLC TOTAL        ACCESS:      57914 HIT:      45914 MISS:      12000 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32783 HIT:      25254 MISS:       7529 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8018 HIT:       5212 MISS:       2806 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14096 HIT:      14069 MISS:         27 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3017 HIT:       1379 MISS:       1638 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        662
  ROW_BUFFER_MISS:      11311
  AVG DBUS CONGESTED CYCLE: 19.04
Channel 0 WQ ROW_BUFFER_HIT:        244
  ROW_BUFFER_MISS:        820
  FULL:          0
Channel 0 REFRESHES ISSUED:       3073
