
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.798522                       # Number of seconds simulated
sim_ticks                                6798522036000                       # Number of ticks simulated
final_tick                               6798522036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340701                       # Simulator instruction rate (inst/s)
host_op_rate                                   545783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2486595133                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660008                       # Number of bytes of host memory used
host_seconds                                  2734.07                       # Real time elapsed on the host
sim_insts                                   931499899                       # Number of instructions simulated
sim_ops                                    1492207764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109531200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109553856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1000342912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1000342912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1711779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15630358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15630358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16111031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16114364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       147141233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147141233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       147141233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16111031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163255596                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      13597044072                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499899                       # Number of instructions committed
system.cpu.committedOps                    1492207764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                13597044072                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844146     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.901413                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.381703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.901413                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873876                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873876                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714927                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648480                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648480                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627551                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57378102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57378102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57378102                       # number of overall misses
system.cpu.dcache.overall_misses::total      57378102                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1192338592500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1192338592500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3802435421000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3802435421000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4994774013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4994774013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4994774013500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4994774013500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130694                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 681121.882482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 681121.882482                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68355.254773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68355.254773                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87050.178368                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87050.178368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87050.178368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87050.178368                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17334                       # number of writebacks
system.cpu.dcache.writebacks::total             17334                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627551                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57378102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57378102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57378102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57378102                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1190588041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1190588041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3746807870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3746807870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4937395911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4937395911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4937395911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4937395911500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 680121.882482                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 680121.882482                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67355.254773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67355.254773                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86050.178368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86050.178368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86050.178368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86050.178368                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767036                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           307.908622                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016965.042373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   307.908622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.601384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022854                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005271                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     94274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94274500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     94274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     94274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94274500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 266312.146893                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 266312.146893                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 266312.146893                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 266312.146893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 266312.146893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 266312.146893                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93920500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93920500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93920500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93920500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93920500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93920500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 265312.146893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 265312.146893                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 265312.146893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 265312.146893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 265312.146893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 265312.146893                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.949575                       # Cycle average of tags in use
system.l2.tags.total_refs                   116454691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711934                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.025222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.678997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.270569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 467554954                       # Number of tag accesses
system.l2.tags.data_accesses                467554954                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        17334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17334                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57315251                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57315251                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810952                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810952                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55970                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55972                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55972                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55972                       # number of overall hits
system.l2.overall_hits::total                   55972                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799602                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694581                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711576                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711930                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1711576                       # number of overall misses
system.l2.overall_misses::total               1711930                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3360530451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3360530451500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10641048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10641048000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     93381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93381500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1187374530000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1187374530000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      93381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1198015578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1198108959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     93381500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1198015578000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1198108959500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        17334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57315251                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57315251                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610554                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610554                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767902                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767902                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968027                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968340                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968340                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 120884.120985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 120884.120985                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 626128.155340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 626128.155340                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 263789.548023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 263789.548023                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 700689.155608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 700689.155608                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 263789.548023                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 699948.806246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 699858.615422                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 263789.548023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 699948.806246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 699858.615422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1705914                       # number of writebacks
system.l2.writebacks::total                   1705914                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6064                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6064                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799602                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711930                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3082534431500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3082534431500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10471098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10471098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89841500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1170428720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1170428720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1180899818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1180989659500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1180899818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1180989659500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968027                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968340                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 110884.120985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 110884.120985                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 616128.155340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 616128.155340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 253789.548023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 253789.548023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 690689.155608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 690689.155608                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 253789.548023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 689948.806246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 689858.615422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 253789.548023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 689948.806246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 689858.615422                       # average overall mshr miss latency
system.l2.replacements                        1709886                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.679093                       # Cycle average of tags in use
system.l3.tags.total_refs                    59046379                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3419626                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     17.266911                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      509.667167                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.296233                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        513.715693                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.497722                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000289                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.501675                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999687                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 239642742                       # Number of tag accesses
system.l3.tags.data_accesses                239642742                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1705914                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1705914                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27828605                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27828605                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905470                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905470                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data            151                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               151                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   151                       # number of demand (read+write) hits
system.l3.demand_hits::total                      151                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  151                       # number of overall hits
system.l3.overall_hits::total                     151                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894132                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894132                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694430                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1694784                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711425                       # number of demand (read+write) misses
system.l3.demand_misses::total                1711779                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data            1711425                       # number of overall misses
system.l3.overall_misses::total               1711779                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2630731374500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2630731374500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10284153000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10284153000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     85947500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1151786743500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1151872691000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      85947500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1162070896500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1162156844000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     85947500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1162070896500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1162156844000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1705914                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1705914                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27828605                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27828605                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799602                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694581                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694935                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711576                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711930                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711576                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711930                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999911                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999911                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999912                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999912                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999912                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999912                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 189341.181910                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 189341.181910                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 605128.155340                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 605128.155340                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 242789.548023                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 679748.790744                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 679657.520368                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 242789.548023                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 679007.783864                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 678917.572888                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 242789.548023                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 679007.783864                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 678917.572888                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1724889                       # number of writebacks
system.l3.writebacks::total                   1724889                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         9400                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          9400                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894132                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894132                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694430                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1694784                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711425                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1711779                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711425                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1711779                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2491790054500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2491790054500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10114203000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10114203000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     82407500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1134842443500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1134924851000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     82407500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1144956646500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1145039054000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     82407500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1144956646500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1145039054000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999911                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999911                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999912                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999912                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999912                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999912                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 179341.181910                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 179341.181910                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 595128.155340                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 595128.155340                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 232789.548023                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 669748.790744                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 669657.520368                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 232789.548023                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 669007.783864                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 668917.572888                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 232789.548023                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 669007.783864                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 668917.572888                       # average overall mshr miss latency
system.l3.replacements                        3418602                       # number of replacements
system.membus.snoop_filter.tot_requests      17348751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15636972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1694784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1724888                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905470                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1694784                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32957448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32957448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32957448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1109896768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1109896768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1109896768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15605911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15605911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15605911                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105747787500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8561219000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59145504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57377602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42888986                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42888986                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3448137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99049326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3447387                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610554                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    173838491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             173839211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3782408512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3782431936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46862563                       # Total snoops (count)
system.tol2bus.snoopTraffic                2890552192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104241019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.411441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61352033     58.86%     58.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42888986     41.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104241019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       115562974500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456599000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6798522036000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694935                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3430803                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41734075                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1703441                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799602                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799602                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694935                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88567311                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1999772736                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        17324072                       # Total snoops (count)
system.tol3bus.snoopTraffic                1000342976                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         48551246                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.356820                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.479061                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31227174     64.32%     64.32% # Request fanout histogram
system.tol3bus.snoop_fanout::1               17324072     35.68%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           48551246                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59062408500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467696000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
