Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  4 23:16:34 2022
| Host         : LAPTOP-5JLFSJ68 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.480       -7.635                     19                 1255        0.040        0.000                      0                 1255        3.750        0.000                       0                   457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.480       -7.635                     19                 1255        0.040        0.000                      0                 1255        3.750        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -0.480ns,  Total Violation       -7.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.479ns  (logic 2.900ns (52.931%)  route 2.579ns (47.069%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.508    15.578    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.702 r  mips/dp/pcreg/q[18]_i_1__3/O
                         net (fo=1, routed)           0.000    15.702    mips/dp/r2D/q_reg[29]_0[8]
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.497    14.919    mips/dp/r2D/CLK
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[18]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_D)        0.079    15.222    mips/dp/r2D/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.479ns  (logic 2.900ns (52.931%)  route 2.579ns (47.069%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.508    15.578    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y123        LUT5 (Prop_lut5_I4_O)        0.124    15.702 r  mips/dp/pcreg/q[2]_i_1__10/O
                         net (fo=1, routed)           0.000    15.702    mips/dp/r2D/q_reg[29]_0[2]
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.496    14.918    mips/dp/r2D/CLK
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X10Y123        FDCE (Setup_fdce_C_D)        0.081    15.223    mips/dp/r2D/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.475ns  (logic 2.900ns (52.970%)  route 2.575ns (47.030%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.504    15.574    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.698 r  mips/dp/pcreg/q[28]_i_1__3/O
                         net (fo=1, routed)           0.000    15.698    mips/dp/r2D/q_reg[29]_0[16]
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.497    14.919    mips/dp/r2D/CLK
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_D)        0.079    15.222    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.468ns  (logic 2.900ns (53.037%)  route 2.568ns (46.963%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.497    15.567    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y123        LUT5 (Prop_lut5_I4_O)        0.124    15.691 r  mips/dp/pcreg/q[26]_i_1__3/O
                         net (fo=1, routed)           0.000    15.691    mips/dp/r2D/q_reg[29]_0[14]
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.496    14.918    mips/dp/r2D/CLK
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[26]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X10Y123        FDCE (Setup_fdce_C_D)        0.077    15.219    mips/dp/r2D/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.405ns  (logic 3.012ns (55.730%)  route 2.393ns (44.270%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 10.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.618    10.220    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.562 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.762    12.324    mips/dp/r2D/rd10[16]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.331    12.655 r  mips/dp/r2D/eq_carry__0_i_18/O
                         net (fo=1, routed)           0.655    13.310    mips/dp/r2D/a[16]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124    13.434 r  mips/dp/r2D/eq_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.434    mips/dp/comp/eq_carry__1_0[1]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.984 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.984    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.212 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.741    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.054 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.447    15.501    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y121         LUT5 (Prop_lut5_I4_O)        0.124    15.625 r  mips/dp/pcreg/q[0]_i_1__9/O
                         net (fo=1, routed)           0.000    15.625    mips/dp/r2D/q_reg[29]_0[0]
    SLICE_X9Y121         FDCE                                         r  mips/dp/r2D/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.496    14.918    mips/dp/r2D/CLK
    SLICE_X9Y121         FDCE                                         r  mips/dp/r2D/q_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y121         FDCE (Setup_fdce_C_D)        0.031    15.173    mips/dp/r2D/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.403ns  (logic 3.012ns (55.751%)  route 2.391ns (44.249%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 10.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.618    10.220    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.562 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.762    12.324    mips/dp/r2D/rd10[16]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.331    12.655 r  mips/dp/r2D/eq_carry__0_i_18/O
                         net (fo=1, routed)           0.655    13.310    mips/dp/r2D/a[16]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124    13.434 r  mips/dp/r2D/eq_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.434    mips/dp/comp/eq_carry__1_0[1]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.984 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.984    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.212 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.741    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.054 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.445    15.499    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.124    15.623 r  mips/dp/pcreg/q[21]_i_1__3/O
                         net (fo=1, routed)           0.000    15.623    mips/dp/r2D/q_reg[29]_0[10]
    SLICE_X9Y122         FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.494    14.916    mips/dp/r2D/CLK
    SLICE_X9Y122         FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDCE (Setup_fdce_C_D)        0.031    15.171    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -15.623    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.402ns  (logic 3.012ns (55.761%)  route 2.390ns (44.239%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 10.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.618    10.220    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.562 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.762    12.324    mips/dp/r2D/rd10[16]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.331    12.655 r  mips/dp/r2D/eq_carry__0_i_18/O
                         net (fo=1, routed)           0.655    13.310    mips/dp/r2D/a[16]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124    13.434 r  mips/dp/r2D/eq_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.434    mips/dp/comp/eq_carry__1_0[1]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.984 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.984    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.212 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.741    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.054 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.444    15.498    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.124    15.622 r  mips/dp/pcreg/q[5]_i_1__8/O
                         net (fo=1, routed)           0.000    15.622    mips/dp/r2D/q_reg[29]_0[4]
    SLICE_X9Y122         FDCE                                         r  mips/dp/r2D/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.494    14.916    mips/dp/r2D/CLK
    SLICE_X9Y122         FDCE                                         r  mips/dp/r2D/q_reg[5]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDCE (Setup_fdce_C_D)        0.032    15.172    mips/dp/r2D/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.401ns  (logic 3.012ns (55.771%)  route 2.389ns (44.229%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 10.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.618    10.220    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y119        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.562 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.762    12.324    mips/dp/r2D/rd10[16]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.331    12.655 r  mips/dp/r2D/eq_carry__0_i_18/O
                         net (fo=1, routed)           0.655    13.310    mips/dp/r2D/a[16]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124    13.434 r  mips/dp/r2D/eq_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.434    mips/dp/comp/eq_carry__1_0[1]
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.984 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.984    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.212 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.741    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.054 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.443    15.497    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y121         LUT5 (Prop_lut5_I4_O)        0.124    15.621 r  mips/dp/pcreg/q[16]_i_1__3/O
                         net (fo=1, routed)           0.000    15.621    mips/dp/r2D/q_reg[29]_0[6]
    SLICE_X9Y121         FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.496    14.918    mips/dp/r2D/CLK
    SLICE_X9Y121         FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y121         FDCE (Setup_fdce_C_D)        0.029    15.171    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.474ns  (logic 2.895ns (52.888%)  route 2.579ns (47.112%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.508    15.578    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y122        LUT5 (Prop_lut5_I4_O)        0.119    15.697 r  mips/dp/pcreg/q[20]_i_1__3/O
                         net (fo=1, routed)           0.000    15.697    mips/dp/r2D/q_reg[29]_0[9]
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.497    14.919    mips/dp/r2D/CLK
    SLICE_X10Y122        FDCE                                         r  mips/dp/r2D/q_reg[20]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDCE (Setup_fdce_C_D)        0.118    15.261    mips/dp/r2D/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.472ns  (logic 2.893ns (52.871%)  route 2.579ns (47.129%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.621    10.223    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y117         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.323    11.546 f  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.457    12.003    mips/dp/r2D/rd20[3]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.127 r  mips/dp/r2D/eq_carry_i_19/O
                         net (fo=1, routed)           1.085    13.212    mips/dp/r2D/eq_carry_i_19_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  mips/dp/r2D/eq_carry_i_3/O
                         net (fo=1, routed)           0.000    13.336    mips/dp/comp/S[1]
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.886 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.886    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.000 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.000    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.228 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.528    14.757    mips/dp/r2D/CO[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.313    15.070 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.508    15.578    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y123        LUT5 (Prop_lut5_I4_O)        0.117    15.695 r  mips/dp/pcreg/q[3]_i_1__8/O
                         net (fo=1, routed)           0.000    15.695    mips/dp/r2D/q_reg[29]_0[3]
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.496    14.918    mips/dp/r2D/CLK
    SLICE_X10Y123        FDCE                                         r  mips/dp/r2D/q_reg[3]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X10Y123        FDCE (Setup_fdce_C_D)        0.118    15.260    mips/dp/r2D/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -15.695    
  -------------------------------------------------------------------
                         slack                                 -0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.584     1.503    mips/dp/r1M/CLK
    SLICE_X7Y125         FDCE                                         r  mips/dp/r1M/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  mips/dp/r1M/q_reg[24]/Q
                         net (fo=1, routed)           0.056     1.700    dmd/dmem/RAM_reg_0_63_24_24/D
    SLICE_X6Y125         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.017    dmd/dmem/RAM_reg_0_63_24_24/WCLK
    SLICE_X6Y125         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_24_24/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y125         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.660    dmd/dmem/RAM_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_26_26/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.584     1.503    mips/dp/r1M/CLK
    SLICE_X7Y125         FDCE                                         r  mips/dp/r1M/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.128     1.631 r  mips/dp/r1M/q_reg[26]/Q
                         net (fo=1, routed)           0.059     1.690    dmd/dmem/RAM_reg_0_63_26_26/D
    SLICE_X6Y125         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.017    dmd/dmem/RAM_reg_0_63_26_26/WCLK
    SLICE_X6Y125         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_26_26/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y125         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.093     1.609    dmd/dmem/RAM_reg_0_63_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.587     1.506    mips/dp/r1M/CLK
    SLICE_X7Y121         FDCE                                         r  mips/dp/r1M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  mips/dp/r1M/q_reg[14]/Q
                         net (fo=1, routed)           0.116     1.764    dmd/dmem/RAM_reg_0_63_14_14/D
    SLICE_X6Y121         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.855     2.021    dmd/dmem/RAM_reg_0_63_14_14/WCLK
    SLICE_X6Y121         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X6Y121         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.666    dmd/dmem/RAM_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_11_11/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.594     1.513    mips/dp/r1M/CLK
    SLICE_X3Y115         FDCE                                         r  mips/dp/r1M/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r1M/q_reg[11]/Q
                         net (fo=2, routed)           0.128     1.783    dmd/dmem/RAM_reg_0_63_11_11/D
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.028    dmd/dmem/RAM_reg_0_63_11_11/WCLK
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.671    dmd/dmem/RAM_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_12_12/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.591     1.510    mips/dp/r1M/CLK
    SLICE_X2Y118         FDCE                                         r  mips/dp/r1M/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  mips/dp/r1M/q_reg[12]/Q
                         net (fo=1, routed)           0.110     1.784    dmd/dmem/RAM_reg_0_63_12_12/D
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.028    dmd/dmem/RAM_reg_0_63_12_12/WCLK
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.669    dmd/dmem/RAM_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.293%)  route 0.185ns (56.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.592     1.511    mips/dp/r1M/CLK
    SLICE_X4Y116         FDCE                                         r  mips/dp/r1M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mips/dp/r1M/q_reg[7]/Q
                         net (fo=2, routed)           0.185     1.837    dmd/dmem/RAM_reg_0_63_7_7/D
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.865     2.030    dmd/dmem/RAM_reg_0_63_7_7/WCLK
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y115         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.697    dmd/dmem/RAM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_13_13/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.587     1.506    mips/dp/r1M/CLK
    SLICE_X7Y121         FDCE                                         r  mips/dp/r1M/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDCE (Prop_fdce_C_Q)         0.128     1.634 r  mips/dp/r1M/q_reg[13]/Q
                         net (fo=1, routed)           0.119     1.754    dmd/dmem/RAM_reg_0_63_13_13/D
    SLICE_X6Y121         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.855     2.021    dmd/dmem/RAM_reg_0_63_13_13/WCLK
    SLICE_X6Y121         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_13_13/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X6Y121         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     1.609    dmd/dmem/RAM_reg_0_63_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.064%)  route 0.186ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.592     1.511    mips/dp/r1M/CLK
    SLICE_X5Y116         FDCE                                         r  mips/dp/r1M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mips/dp/r1M/q_reg[6]/Q
                         net (fo=2, routed)           0.186     1.839    dmd/dmem/RAM_reg_0_63_6_6/D
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.865     2.030    dmd/dmem/RAM_reg_0_63_6_6/WCLK
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y115         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.694    dmd/dmem/RAM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_0_0/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.756%)  route 0.214ns (60.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.591     1.510    mips/dp/r2M/CLK
    SLICE_X4Y117         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=74, routed)          0.214     1.865    dmd/dmem/RAM_reg_0_63_0_0/A5
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.028    dmd/dmem/RAM_reg_0_63_0_0/WCLK
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.718    dmd/dmem/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_63_10_10/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.756%)  route 0.214ns (60.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.591     1.510    mips/dp/r2M/CLK
    SLICE_X4Y117         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=74, routed)          0.214     1.865    dmd/dmem/RAM_reg_0_63_10_10/A5
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_10_10/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.863     2.028    dmd/dmem/RAM_reg_0_63_10_10/WCLK
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.718    dmd/dmem/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y120    dmd/io/pReadData_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y122    dmd/io/pReadData_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y120    dmd/io/pReadData_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y120    dmd/io/pReadData_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y119    dmd/io/pReadData_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y120    dmd/io/pReadData_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y119    dmd/io/pReadData_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y122    dmd/io/pReadData_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y119    dmd/io/status_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y120   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121    dmd/dmem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121    dmd/dmem/RAM_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121    dmd/dmem/RAM_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121    dmd/dmem/RAM_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    dmd/dmem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    dmd/dmem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y122    dmd/dmem/RAM_reg_0_63_29_29/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y122    dmd/dmem/RAM_reg_0_63_29_29/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y122    dmd/dmem/RAM_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y122    dmd/dmem/RAM_reg_0_63_2_2/SP/CLK



