// Seed: 525642899
`default_nettype wire
`include ""
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4 = id_1[1];
endmodule
