--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml reloj.twx reloj.ncd -o reloj.twr reloj.pcf -ucf
implementacion.ucf

Design file:              reloj.ncd
Physical constraint file: reloj.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |    1.004(R)|    1.043(R)|C_BUFGP           |   0.000|
------------+------------+------------+------------------+--------+

Clock C to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |    9.181(R)|C_BUFGP           |   0.000|
AN1         |    9.272(R)|C_BUFGP           |   0.000|
AN2         |    9.490(R)|C_BUFGP           |   0.000|
AN3         |    9.250(R)|C_BUFGP           |   0.000|
L           |   11.965(R)|C_BUFGP           |   0.000|
S0          |   11.480(R)|C_BUFGP           |   0.000|
S1          |   11.434(R)|C_BUFGP           |   0.000|
S2          |   12.221(R)|C_BUFGP           |   0.000|
S3          |   11.158(R)|C_BUFGP           |   0.000|
S4          |   10.998(R)|C_BUFGP           |   0.000|
S5          |   11.741(R)|C_BUFGP           |   0.000|
S6          |   12.008(R)|C_BUFGP           |   0.000|
------------+------------+------------------+--------+

Clock ESET to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L           |   13.860(R)|XLXN_120          |   0.000|
            |   11.344(R)|XLXN_146          |   0.000|
            |   14.272(R)|XLXN_60           |   0.000|
            |   13.034(R)|XLXN_69           |   0.000|
S0          |   12.157(R)|XLXN_120          |   0.000|
            |   11.582(R)|XLXN_146          |   0.000|
            |   11.832(R)|XLXN_60           |   0.000|
            |   11.941(R)|XLXN_69           |   0.000|
S1          |   12.111(R)|XLXN_120          |   0.000|
            |   11.536(R)|XLXN_146          |   0.000|
            |   11.786(R)|XLXN_60           |   0.000|
            |   11.895(R)|XLXN_69           |   0.000|
S2          |   12.898(R)|XLXN_120          |   0.000|
            |   12.323(R)|XLXN_146          |   0.000|
            |   12.573(R)|XLXN_60           |   0.000|
            |   12.682(R)|XLXN_69           |   0.000|
S3          |   11.819(R)|XLXN_120          |   0.000|
            |   11.244(R)|XLXN_146          |   0.000|
            |   11.753(R)|XLXN_60           |   0.000|
            |   11.719(R)|XLXN_69           |   0.000|
S4          |   11.664(R)|XLXN_120          |   0.000|
            |   11.089(R)|XLXN_146          |   0.000|
            |   11.593(R)|XLXN_60           |   0.000|
            |   11.559(R)|XLXN_69           |   0.000|
S5          |   12.418(R)|XLXN_120          |   0.000|
            |   11.843(R)|XLXN_146          |   0.000|
            |   12.093(R)|XLXN_60           |   0.000|
            |   12.202(R)|XLXN_69           |   0.000|
S6          |   12.685(R)|XLXN_120          |   0.000|
            |   12.110(R)|XLXN_146          |   0.000|
            |   12.360(R)|XLXN_60           |   0.000|
            |   12.469(R)|XLXN_69           |   0.000|
------------+------------+------------------+--------+

Clock SETHD to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L           |   11.109(R)|XLXN_146          |   0.000|
S0          |   11.347(R)|XLXN_146          |   0.000|
S1          |   11.301(R)|XLXN_146          |   0.000|
S2          |   12.088(R)|XLXN_146          |   0.000|
S3          |   11.009(R)|XLXN_146          |   0.000|
S4          |   10.854(R)|XLXN_146          |   0.000|
S5          |   11.608(R)|XLXN_146          |   0.000|
S6          |   11.875(R)|XLXN_146          |   0.000|
------------+------------+------------------+--------+

Clock SETHU to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L           |   13.603(R)|XLXN_120          |   0.000|
S0          |   11.900(R)|XLXN_120          |   0.000|
S1          |   11.854(R)|XLXN_120          |   0.000|
S2          |   12.641(R)|XLXN_120          |   0.000|
S3          |   11.562(R)|XLXN_120          |   0.000|
S4          |   11.407(R)|XLXN_120          |   0.000|
S5          |   12.161(R)|XLXN_120          |   0.000|
S6          |   12.428(R)|XLXN_120          |   0.000|
------------+------------+------------------+--------+

Clock SETMD to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L           |   13.051(R)|XLXN_69           |   0.000|
S0          |   11.958(R)|XLXN_69           |   0.000|
S1          |   11.912(R)|XLXN_69           |   0.000|
S2          |   12.699(R)|XLXN_69           |   0.000|
S3          |   11.736(R)|XLXN_69           |   0.000|
S4          |   11.576(R)|XLXN_69           |   0.000|
S5          |   12.219(R)|XLXN_69           |   0.000|
S6          |   12.486(R)|XLXN_69           |   0.000|
------------+------------+------------------+--------+

Clock SETMU to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L           |   13.227(R)|XLXN_60           |   0.000|
S0          |   10.787(R)|XLXN_60           |   0.000|
S1          |   10.741(R)|XLXN_60           |   0.000|
S2          |   11.528(R)|XLXN_60           |   0.000|
S3          |   10.708(R)|XLXN_60           |   0.000|
S4          |   10.548(R)|XLXN_60           |   0.000|
S5          |   11.048(R)|XLXN_60           |   0.000|
S6          |   11.315(R)|XLXN_60           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C              |    7.134|         |         |         |
ESET           |    3.721|         |         |         |
SETHD          |    3.609|         |         |         |
SETHU          |    3.558|         |         |         |
SETMD          |    3.488|         |         |         |
SETMU          |    3.721|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESET           |    2.492|         |         |         |
SETHD          |    1.823|         |         |         |
SETHU          |    2.492|         |         |         |
SETMD          |    2.163|         |         |         |
SETMU          |    1.960|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SETHD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESET           |    1.823|         |         |         |
SETHD          |    1.823|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SETHU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESET           |    2.492|         |         |         |
SETHU          |    2.492|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SETMD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESET           |    2.163|         |         |         |
SETMD          |    2.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SETMU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESET           |    1.960|         |         |         |
SETMU          |    1.960|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
E              |L              |    7.051|
ESET           |L              |    6.541|
---------------+---------------+---------+


Analysis completed Fri Jul 05 01:40:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4500 MB



