m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vgpio_rate_change
Z1 !s110 1689215681
!i10b 1
!s100 S1MkOb96dbai8A7aaeHHJ1
IYdQ9G^0PeH`J70?M:IQ6l3
R0
Z2 w1665757285
Z3 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_gt_bridge_v2_0/hdl/v_vid_gt_bridge_v2_0_rfs.v
Z4 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_gt_bridge_v2_0/hdl/v_vid_gt_bridge_v2_0_rfs.v
!i122 0
L0 1581 86
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2_1;73
r1
!s85 0
31
Z7 !s108 1689215681.000000
!s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_gt_bridge_v2_0/hdl/v_vid_gt_bridge_v2_0_rfs.v|
Z8 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|v_vid_gt_bridge_v2_0_0|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_gt_bridge_v2_0_0/.cxl.verilog.v_vid_gt_bridge_v2_0_0.v_vid_gt_bridge_v2_0_0.lin64.cmf|
!i113 0
Z9 o-64 -work v_vid_gt_bridge_v2_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work v_vid_gt_bridge_v2_0_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vrx_rate_detect
R1
!i10b 1
!s100 4nV5^a1n873YSbT;@J64i0
IOma@SecG47BA^7?OAKQXh3
R0
R2
R3
R4
!i122 0
L0 1379 191
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/v_vid_gt_bridge_v2_0/hdl/v_vid_gt_bridge_v2_0_rfs.v|
R8
!i113 0
R9
R10
R11
vv_vid_gt_bridge_v2_0_0_axi
R1
!i10b 1
!s100 8B]G0MgL4V8[gE@E?belQ1
I9V4`4`oN^35BgVje;Ua2j1
R0
R2
R3
R4
!i122 0
L0 49 1258
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
