Release 10.1 - par K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Wed May 27 16:47:39 2009

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn_east_IBUF
   btn_north_IBUF
   btn_south_IBUF
   btn_west_IBUF
   switch<2>_IBUF
   switch<3>_IBUF


