$date
	Fri Feb 10 18:23:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! TC $end
$var wire 4 " Q [3:0] $end
$var wire 1 # CEO $end
$var reg 1 $ ce $end
$var reg 1 % clk $end
$var reg 1 & r $end
$scope module GreyCntr $end
$var wire 1 # CEO $end
$var wire 1 $ ce $end
$var wire 1 % clk $end
$var wire 1 & r $end
$var wire 1 ! TC $end
$var wire 4 ' Q [3:0] $end
$var reg 5 ( q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
0%
1$
0#
b0 "
0!
$end
#10
b1 "
b1 '
b11 (
1%
#20
0%
#30
b11 "
b11 '
b110 (
1%
#40
0%
#50
b10 "
b10 '
b101 (
1%
#60
0%
#70
b110 "
b110 '
b1100 (
1%
#80
0%
#90
b111 "
b111 '
b1111 (
1%
#100
0%
#110
b101 "
b101 '
b1010 (
1%
#120
0%
#130
b100 "
b100 '
b1001 (
1%
#140
0%
#150
b1100 "
b1100 '
b11000 (
1%
#160
0%
#170
b1101 "
b1101 '
b11011 (
1%
#180
0%
#190
b1111 "
b1111 '
b11110 (
1%
#200
0%
#210
b1110 "
b1110 '
b11101 (
1%
#220
0%
#230
b1010 "
b1010 '
b10100 (
1%
#240
0%
#250
b1011 "
b1011 '
b10111 (
1%
#260
0%
#270
b1001 "
b1001 '
b10010 (
1%
#280
0%
#290
1#
b1000 "
b1000 '
1!
b10001 (
1%
#300
0%
#310
b0 "
b0 '
0#
0!
b0 (
1%
#320
0%
