V 000044 55 6278          1580965173686 IMP
(_unit VHDL(srl_fifo 0 113(imp 0 133))
	(_version vde)
	(_time 1580965173711 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 194b181f124e1e0c1d4a0f43411f1f1f4f1e1a1e1b)
	(_ent
		(_time 1580965173374)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -3 0 200(_ent (_out))))
				(_port(_int C -3 0 201(_ent (_in))))
				(_port(_int D -3 0 202(_ent (_in))))
				(_port(_int R -3 0 203(_ent (_in))))
			)
		)
		(MUXCY_L
			(_object
				(_port(_int DI -3 0 176(_ent (_in))))
				(_port(_int CI -3 0 177(_ent (_in))))
				(_port(_int S -3 0 178(_ent (_in))))
				(_port(_int LO -3 0 179(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 184(_ent (_in))))
				(_port(_int CI -3 0 185(_ent (_in))))
				(_port(_int O -3 0 186(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 191(_ent (_out))))
				(_port(_int C -3 0 192(_ent (_in))))
				(_port(_int CE -3 0 193(_ent (_in))))
				(_port(_int D -3 0 194(_ent (_in))))
				(_port(_int R -3 0 195(_ent (_in))))
			)
		)
		(SRL16E
			(_object
				(_type(_int ~BIT_VECTOR~13 0 141(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 7 0 141(_ent(_string \"0000000000000000"\))))
				(_port(_int CE -3 0 145(_ent (_in))))
				(_port(_int D -3 0 146(_ent (_in))))
				(_port(_int Clk -3 0 147(_ent (_in))))
				(_port(_int A0 -3 0 148(_ent (_in))))
				(_port(_int A1 -3 0 149(_ent (_in))))
				(_port(_int A2 -3 0 150(_ent (_in))))
				(_port(_int A3 -3 0 151(_ent (_in))))
				(_port(_int Q -3 0 152(_ent (_out))))
			)
		)
	)
	(_inst Data_Exists_DFF 0 230(_comp FDR)
		(_port
			((Q)(data_Exists_I))
			((C)(Clk))
			((D)(next_Data_Exists))
			((R)(Reset))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_generate Addr_Counters 0 243(_for 5 )
		(_inst MUXCY_L_I 0 247(_comp MUXCY_L)
			(_port
				((DI)(addr_i(_object 3)))
				((CI)(addr_cy(_object 3)))
				((S)(hsum_A(_object 3)))
				((LO)(addr_cy(_index 9)))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_I 0 254(_comp XORCY)
			(_port
				((LI)(hsum_A(_object 3)))
				((CI)(addr_cy(_object 3)))
				((O)(sum_A(_object 3)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_inst FDRE_I 0 260(_comp FDRE)
			(_port
				((Q)(addr_i(_object 3)))
				((C)(Clk))
				((CE)(data_Exists_I))
				((D)(sum_A(_object 3)))
				((R)(Reset))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int I 5 0 243(_arch)))
			(_prcs
				(line__245(_arch 7 0 245(_assignment(_trgt(15(_object 3)))(_sens(9(_object 3))(11)(2)(4))(_read(9(_object 3))))))
			)
		)
	)
	(_generate FIFO_RAM 0 270(_for 6 )
		(_inst SRL16E_I 0 271(_comp SRL16E)
			(_gen
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((CE)(valid_Write))
				((D)(Data_In(_object 4)))
				((Clk)(Clk))
				((A0)(addr_i(0)))
				((A1)(addr_i(1)))
				((A2)(addr_i(2)))
				((A3)(addr_i(3)))
				((Q)(Data_Out(_object 4)))
			)
			(_use(_ent unisim SRL16E)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(Clk))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int I 6 0 270(_arch)))
		)
	)
	(_object
		(_gen(_int C_DATA_BITS -1 0 115 \8\ (_ent gms((i 8)))))
		(_gen(_int C_DEPTH -1 0 116 \16\ (_ent((i 16)))))
		(_gen(_int C_XON -2 0 117 \false\ (_ent((i 0)))))
		(_port(_int Clk -3 0 120(_ent(_in))))
		(_port(_int Reset -3 0 121(_ent(_in))))
		(_port(_int FIFO_Write -3 0 122(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~12 0 123(_array -3((_to i 0 c 10)))))
		(_port(_int Data_In 0 0 123(_ent(_in))))
		(_port(_int FIFO_Read -3 0 124(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~122 0 125(_array -3((_to i 0 c 11)))))
		(_port(_int Data_Out 1 0 125(_ent(_out))))
		(_port(_int FIFO_Full -3 0 126(_ent(_out))))
		(_port(_int Data_Exists -3 0 127(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 128(_array -3((_to i 0 i 3)))))
		(_port(_int Addr 2 0 128(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 206(_array -3((_to i 0 i 3)))))
		(_sig(_int addr_i 3 0 206(_arch(_uni))))
		(_sig(_int buffer_Full -3 0 207(_arch(_uni))))
		(_sig(_int buffer_Empty -3 0 208(_arch(_uni))))
		(_sig(_int next_Data_Exists -3 0 210(_arch(_uni))))
		(_sig(_int data_Exists_I -3 0 211(_arch(_uni))))
		(_sig(_int valid_Write -3 0 213(_arch(_uni))))
		(_sig(_int hsum_A 3 0 215(_arch(_uni))))
		(_sig(_int sum_A 3 0 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 217(_array -3((_to i 0 i 4)))))
		(_sig(_int addr_cy 4 0 217(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 243(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~C_DATA_BITS-1~13 0 270(_scalar (_to i 0 c 12))))
		(_prcs
			(line__221(_arch 0 0 221(_assignment(_trgt(10))(_sens(9)))))
			(line__222(_arch 1 0 222(_assignment(_alias((FIFO_Full)(buffer_Full)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__224(_arch 2 0 224(_assignment(_trgt(11))(_sens(9)))))
			(line__226(_arch 3 0 226(_assignment(_trgt(12))(_sens(11)(13)(2)(4)))))
			(line__237(_arch 4 0 237(_assignment(_alias((Data_Exists)(data_Exists_I)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__239(_arch 5 0 239(_assignment(_trgt(14))(_sens(10)(2)(4)))))
			(line__241(_arch 6 0 241(_assignment(_alias((addr_cy(0))(valid_Write)))(_trgt(17(0)))(_sens(14)))))
			(INT_ADDR_PROCESS(_arch 8 0 292(_prcs(_simple)(_trgt(8))(_sens(9)))))
		)
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . IMP 13 -1)
)
V 000051 55 2062 1580965173721 axi_bram_ctrl_funcs
(_unit VHDL(axi_bram_ctrl_funcs 0 425(axi_bram_ctrl_funcs 0 472))
	(_version vde)
	(_time 1580965173724 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 297a2a2c287e743c7f2e227d3b73792f7d2c7f2f2a2e2d)
	(_ent
		(_time 1580965173721)
	)
	(_object
		(_type(_int TARGET_FAMILY_TYPE 0 427(_enum1 spartan3 virtex4 virtex5 spartan3e spartan3a spartan3an spartan3adsp spartan6 virtex6 virtex7 kintex7 rtl (_to i 0 i 11))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~16 0 568(_array -6((_dto i 2 i 0)))))
		(_subprogram
			(_int Equal_String 0 0 695(_ent(_func)))
			(_int log2 1 0 799(_ent(_func -3)))
			(_int Int_ECC_Size 2 0 480(_ent(_func -3)))
			(_int Find_ECC_Size 3 0 505(_ent(_func)))
			(_int Find_ECC_Full_Bit_Size 4 0 535(_ent(_func)))
			(_int Create_Size_Max 5 0 565(_ent(_func -5(_uto))))
			(_int REDUCTION_OR 6 0 597(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int REDUCTION_XOR 7 0 615(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int REDUCTION_NOR 8 0 633(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int BOOLEAN_TO_STD_LOGIC 9 0 651(_ent(_func -6)))
			(_int LowerCase_Char 10 0 663(_arch(_func -7)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(131586)
	)
	(_model . axi_bram_ctrl_funcs 11 -1)
)
V 000049 55 1024 1580965173730 coregen_comp_defs
(_unit VHDL(coregen_comp_defs 0 911)
	(_version vde)
	(_time 1580965173731 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 297a282d767f7f3f7f2e3e737d2f7c2c7f2f2a2f7f)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 1058(_array -3((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 1059(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 1060(_array -3((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 1061(_array -3((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~15 0 1077(_array -3((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2-1~downto~0}~15 0 1084(_array -3((_dto i 1 i 0)))))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000044 55 6096          1580965173735 IMP
(_unit VHDL(axi_lite_if 0 1242(imp 0 1284))
	(_version vde)
	(_time 1580965173736 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 297a2a2c287e743c767e6a73712e2d2f2c2c7f2f20)
	(_ent
		(_time 1580965173733)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out(_code 14)))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Not_All_Bits_Are_Used 0 1375(_if 15)
		(_object
			(_prcs
				(line__1377(_arch 12 0 1377(_assignment(_trgt(15(_range 16))))))
			)
		)
	)
	(_generate S_AXI_RDATA_DFF 0 1382(_for 10 )
		(_inst S_AXI_RDATA_FDRE 0 1384(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(S_AXI_RDATA(_object 4)))
				((C)(LMB_Clk))
				((CE)(ongoing_read))
				((D)(RegRdData_i(_object 4)))
				((R)(LMB_Rst))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int I 10 0 1382(_arch)))
		)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 1247 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 1248 \32\ (_ent gms((i 32)))))
		(_gen(_int C_REGADDR_WIDTH -1 0 1249 \4\ (_ent gms((i 4)))))
		(_gen(_int C_DWIDTH -1 0 1250 \32\ (_ent gms((i 32)))))
		(_port(_int LMB_Clk -2 0 1252(_ent(_in)(_event))))
		(_port(_int LMB_Rst -2 0 1253(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 1256(_array -2((_dto c 17 i 0)))))
		(_port(_int S_AXI_AWADDR 0 0 1256(_ent(_in))))
		(_port(_int S_AXI_AWVALID -2 0 1257(_ent(_in))))
		(_port(_int S_AXI_AWREADY -2 0 1258(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 1259(_array -2((_dto c 18 i 0)))))
		(_port(_int S_AXI_WDATA 1 0 1259(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~12 0 1260(_array -2((_dto c 19 i 0)))))
		(_port(_int S_AXI_WSTRB 2 0 1260(_ent(_in))))
		(_port(_int S_AXI_WVALID -2 0 1261(_ent(_in))))
		(_port(_int S_AXI_WREADY -2 0 1262(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1263(_array -2((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 3 0 1263(_ent(_out))))
		(_port(_int S_AXI_BVALID -2 0 1264(_ent(_out))))
		(_port(_int S_AXI_BREADY -2 0 1265(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 1266(_array -2((_dto c 20 i 0)))))
		(_port(_int S_AXI_ARADDR 4 0 1266(_ent(_in))))
		(_port(_int S_AXI_ARVALID -2 0 1267(_ent(_in))))
		(_port(_int S_AXI_ARREADY -2 0 1268(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 1269(_array -2((_dto c 21 i 0)))))
		(_port(_int S_AXI_RDATA 5 0 1269(_ent(_out))))
		(_port(_int S_AXI_RRESP 3 0 1270(_ent(_out))))
		(_port(_int S_AXI_RVALID -2 0 1271(_ent(_out))))
		(_port(_int S_AXI_RREADY -2 0 1272(_ent(_in))))
		(_port(_int RegWr -2 0 1275(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~12 0 1276(_array -2((_to i 0 c 22)))))
		(_port(_int RegWrData 6 0 1276(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REGADDR_WIDTH-1}~12 0 1277(_array -2((_to i 0 c 23)))))
		(_port(_int RegAddr 7 0 1277(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~126 0 1278(_array -2((_to i 0 c 24)))))
		(_port(_int RegRdData 8 0 1278(_ent(_in))))
		(_sig(_int new_write_access -2 0 1292(_arch(_uni))))
		(_sig(_int new_read_access -2 0 1293(_arch(_uni))))
		(_sig(_int ongoing_write -2 0 1294(_arch(_uni))))
		(_sig(_int ongoing_read -2 0 1295(_arch(_uni))))
		(_sig(_int S_AXI_RVALID_i -2 0 1297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 1299(_array -2((_dto c 25 i 0)))))
		(_sig(_int RegRdData_i 9 0 1299(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_DWIDTH-1~downto~0~13 0 1382(_scalar (_dto c 26 i 0))))
		(_prcs
			(line__1309(_arch 0 0 1309(_assignment(_trgt(23))(_sens(3)(7)(25)(26)))))
			(line__1310(_arch 1 0 1310(_assignment(_trgt(24))(_sens(13)(23)(25)(26)))))
			(line__1313(_arch 2 0 1313(_assignment(_alias((S_AXI_AWREADY)(new_write_access)))(_simpleassign BUF)(_trgt(4))(_sens(23)))))
			(line__1314(_arch 3 0 1314(_assignment(_alias((S_AXI_WREADY)(new_write_access)))(_simpleassign BUF)(_trgt(8))(_sens(23)))))
			(line__1315(_arch 4 0 1315(_assignment(_alias((S_AXI_ARREADY)(new_read_access)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(Reg(_arch 5 0 1318(_prcs(_trgt(20)(21))(_sens(0)(1)(2(_range 27))(5(_range 28))(12(_range 29))(23)(24))(_dssslsensitivity 1)(_read(2(_range 30))(5(_range 31))(12(_range 32))))))
			(WriteAccess(_arch 6 0 1334(_prcs(_trgt(19)(25))(_sens(0)(1)(11)(23)(25))(_dssslsensitivity 1))))
			(line__1348(_arch 7 0 1348(_assignment(_alias((S_AXI_BVALID)(ongoing_write)))(_simpleassign BUF)(_trgt(10))(_sens(25)))))
			(line__1349(_arch 8 0 1349(_assignment(_trgt(9)))))
			(ReadAccess(_arch 9 0 1352(_prcs(_trgt(26)(27))(_sens(0)(1)(18)(24)(26)(27))(_dssslsensitivity 1))))
			(line__1372(_arch 10 0 1372(_assignment(_alias((S_AXI_RVALID)(S_AXI_RVALID_i)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__1373(_arch 11 0 1373(_assignment(_trgt(16)))))
			(line__1380(_arch 13 0 1380(_assignment(_trgt(28))(_sens(22)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(514)
	)
	(_model . IMP 33 -1)
)
V 000044 55 60709         1580965173745 IMP
(_unit VHDL(checkbit_handler_64 0 1536(imp 0 1567))
	(_version vde)
	(_time 1580965173746 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 386b393d386f692e3b396b3b2a62603f3c3d6e3e303e39)
	(_ent
		(_time 1580965173740)
	)
	(_comp
		(Parity
			(_object
				(_gen(_int C_USE_LUT6 -1 0 1582(_ent)))
				(_gen(_int C_SIZE -3 0 1583(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~13 0 1585(_array -2((_to i 0 c 87)))))
				(_port(_int InA 8 0 1585(_ent (_in))))
				(_port(_int Res -2 0 1586(_ent (_out))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int I0 -4 1 66343(_ent (_in))))
				(_port(_int I1 -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Encode_Bits 0 1734(_if 88)
		(_generate REG_BITS 0 1954(_if 89)
			(_object
				(_prcs
					(REG_CHK(_arch 7 0 1956(_prcs(_trgt(32)(33)(34)(35)(36)(37)(50)(51)(52)(53)(54)(55)(68)(69)(70)(71)(72)(73)(85)(86)(87)(88)(89)(90)(102)(103)(104)(105)(106)(107)(119)(120)(121)(122)(123)(124)(127)(128)(141)(142)(143)(144)(145)(146))(_sens(0)(26)(27)(28)(29)(30)(31)(44)(45)(46)(47)(48)(49)(62)(63)(64)(65)(66)(67)(79)(80)(81)(82)(83)(84)(96)(97)(98)(99)(100)(101)(113)(114)(115)(116)(117)(118)(125)(126)(135)(136)(137)(138)(139)(140))(_dssslsensitivity 1))))
					(line__2061(_arch 8 0 2061(_assignment(_trgt(3(0)))(_sens(32)(33)(34)(35)(36)(37)))))
					(line__2071(_arch 9 0 2071(_assignment(_trgt(3(1)))(_sens(50)(51)(52)(53)(54)(55)))))
					(line__2083(_arch 10 0 2083(_assignment(_trgt(3(2)))(_sens(68)(69)(70)(71)(72)(73)))))
					(line__2093(_arch 11 0 2093(_assignment(_trgt(3(3)))(_sens(85)(86)(87)(88)(89)(90)))))
					(line__2103(_arch 12 0 2103(_assignment(_trgt(3(4)))(_sens(102)(103)(104)(105)(106)(107)))))
					(line__2112(_arch 13 0 2112(_assignment(_trgt(3(5)))(_sens(119)(120)(121)(122)(123)(124)))))
					(line__2121(_arch 14 0 2121(_assignment(_trgt(3(6)))(_sens(127)(128)))))
					(line__2124(_arch 15 0 2124(_assignment(_trgt(3(7)))(_sens(141)(142)(143)(144)(145)(146)))))
				)
			)
		)
		(_generate NO_REG_BITS 0 2134(_if 90)
			(_object
				(_prcs
					(line__2138(_arch 16 0 2138(_assignment(_trgt(3(0)))(_sens(26)(27)(28)(29)(30)(31)))))
					(line__2147(_arch 17 0 2147(_assignment(_trgt(3(1)))(_sens(44)(45)(46)(47)(48)(49)))))
					(line__2157(_arch 18 0 2157(_assignment(_trgt(3(2)))(_sens(62)(63)(64)(65)(66)(67)))))
					(line__2166(_arch 19 0 2166(_assignment(_trgt(3(3)))(_sens(79)(80)(81)(82)(83)(84)))))
					(line__2176(_arch 20 0 2176(_assignment(_trgt(3(4)))(_sens(96)(97)(98)(99)(100)(101)))))
					(line__2185(_arch 21 0 2185(_assignment(_trgt(3(5)))(_sens(113)(114)(115)(116)(117)(118)))))
					(line__2195(_arch 22 0 2195(_assignment(_trgt(3(6)))(_sens(125)(126)))))
					(line__2198(_arch 23 0 2198(_assignment(_trgt(3(7)))(_sens(135)(136)(137)(138)(139)(140)))))
				)
			)
		)
		(_inst PARITY_CHK0_A 0 2243(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 91))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_a(t_0_5)))
				((Res)(data_chk0_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 92))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_B 0 2249(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 93))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_b(t_0_5)))
				((Res)(data_chk0_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 94))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_C 0 2255(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 95))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_c(t_0_5)))
				((Res)(data_chk0_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 96))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_D 0 2261(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 97))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_d(t_0_5)))
				((Res)(data_chk0_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 98))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_E 0 2267(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 99))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_e(t_0_5)))
				((Res)(data_chk0_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 100))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_F 0 2273(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 101))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk0_f(t_0_4)))
				((Res)(data_chk0_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 102))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_A 0 2314(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 103))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_a(t_0_5)))
				((Res)(data_chk1_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 104))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_B 0 2320(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 105))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_b(t_0_5)))
				((Res)(data_chk1_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 106))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_C 0 2326(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 107))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_c(t_0_5)))
				((Res)(data_chk1_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 108))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_D 0 2332(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 109))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_d(t_0_5)))
				((Res)(data_chk1_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 110))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_E 0 2338(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 111))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_e(t_0_5)))
				((Res)(data_chk1_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 112))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_F 0 2344(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 113))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk1_f(t_0_4)))
				((Res)(data_chk1_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 114))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_A 0 2388(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 115))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_a(t_0_5)))
				((Res)(data_chk2_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 116))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_B 0 2394(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 117))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_b(t_0_5)))
				((Res)(data_chk2_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 118))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_C 0 2400(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 119))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_c(t_0_5)))
				((Res)(data_chk2_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 120))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_D 0 2406(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 121))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_d(t_0_5)))
				((Res)(data_chk2_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 122))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_E 0 2412(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 123))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_e(t_0_5)))
				((Res)(data_chk2_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 124))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_F 0 2418(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 125))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk2_f(t_0_4)))
				((Res)(data_chk2_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 126))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_A 0 2461(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 127))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_a(t_0_5)))
				((Res)(data_chk3_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 128))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_B 0 2467(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 129))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_b(t_0_5)))
				((Res)(data_chk3_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 130))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_C 0 2473(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 131))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_c(t_0_5)))
				((Res)(data_chk3_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 132))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_D 0 2479(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 133))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_d(t_0_5)))
				((Res)(data_chk3_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 134))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_E 0 2485(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 135))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_e(t_0_5)))
				((Res)(data_chk3_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 136))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_A 0 2528(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 137))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_a(t_0_5)))
				((Res)(data_chk4_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 138))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_B 0 2534(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 139))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_b(t_0_5)))
				((Res)(data_chk4_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 140))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_C 0 2540(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 141))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_c(t_0_5)))
				((Res)(data_chk4_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 142))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_D 0 2546(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 143))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_d(t_0_5)))
				((Res)(data_chk4_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 144))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_E 0 2552(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 145))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_e(t_0_5)))
				((Res)(data_chk4_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 146))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_A 0 2595(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 147))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_a(t_0_5)))
				((Res)(data_chk5_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 148))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_B 0 2601(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 149))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_b(t_0_5)))
				((Res)(data_chk5_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 150))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_C 0 2607(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 151))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_c(t_0_5)))
				((Res)(data_chk5_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 152))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_D 0 2613(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 153))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_d(t_0_5)))
				((Res)(data_chk5_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 154))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_E 0 2619(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 155))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_e(t_0_5)))
				((Res)(data_chk5_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 156))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_I 0 2634(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 157))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_0_5)))
				((Res)(data_chk6_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 158))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_A 0 2703(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 159))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_a(t_0_5)))
				((Res)(data_chk7_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 160))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_B 0 2709(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 161))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_b(t_0_5)))
				((Res)(data_chk7_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 162))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_C 0 2715(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 163))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_c(t_0_5)))
				((Res)(data_chk7_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 164))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_D 0 2721(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 165))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_d(t_0_5)))
				((Res)(data_chk7_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 166))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_E 0 2727(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 167))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_e(t_0_5)))
				((Res)(data_chk7_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 168))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_F 0 2733(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 169))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk7_f(t_0_4)))
				((Res)(data_chk7_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 170))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~5~13 0 1781(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 1781(_array -2((_to i 0 i 5)))))
			(_sig(_int data_chk0_a 9 0 1781(_arch(_uni))))
			(_sig(_int data_chk0_b 9 0 1782(_arch(_uni))))
			(_sig(_int data_chk0_c 9 0 1783(_arch(_uni))))
			(_sig(_int data_chk0_d 9 0 1784(_arch(_uni))))
			(_sig(_int data_chk0_e 9 0 1785(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~4~13 0 1786(_scalar (_to i 0 i 4))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 1786(_array -2((_to i 0 i 4)))))
			(_sig(_int data_chk0_f 11 0 1786(_arch(_uni))))
			(_sig(_int data_chk0_a_xor -2 0 1788(_arch(_uni))))
			(_sig(_int data_chk0_b_xor -2 0 1789(_arch(_uni))))
			(_sig(_int data_chk0_c_xor -2 0 1790(_arch(_uni))))
			(_sig(_int data_chk0_d_xor -2 0 1791(_arch(_uni))))
			(_sig(_int data_chk0_e_xor -2 0 1792(_arch(_uni))))
			(_sig(_int data_chk0_f_xor -2 0 1793(_arch(_uni))))
			(_sig(_int data_chk0_a_xor_reg -2 0 1795(_arch(_uni))))
			(_sig(_int data_chk0_b_xor_reg -2 0 1796(_arch(_uni))))
			(_sig(_int data_chk0_c_xor_reg -2 0 1797(_arch(_uni))))
			(_sig(_int data_chk0_d_xor_reg -2 0 1798(_arch(_uni))))
			(_sig(_int data_chk0_e_xor_reg -2 0 1799(_arch(_uni))))
			(_sig(_int data_chk0_f_xor_reg -2 0 1800(_arch(_uni))))
			(_sig(_int data_chk1_a 9 0 1804(_arch(_uni))))
			(_sig(_int data_chk1_b 9 0 1805(_arch(_uni))))
			(_sig(_int data_chk1_c 9 0 1806(_arch(_uni))))
			(_sig(_int data_chk1_d 9 0 1807(_arch(_uni))))
			(_sig(_int data_chk1_e 9 0 1808(_arch(_uni))))
			(_sig(_int data_chk1_f 11 0 1809(_arch(_uni))))
			(_sig(_int data_chk1_a_xor -2 0 1811(_arch(_uni))))
			(_sig(_int data_chk1_b_xor -2 0 1812(_arch(_uni))))
			(_sig(_int data_chk1_c_xor -2 0 1813(_arch(_uni))))
			(_sig(_int data_chk1_d_xor -2 0 1814(_arch(_uni))))
			(_sig(_int data_chk1_e_xor -2 0 1815(_arch(_uni))))
			(_sig(_int data_chk1_f_xor -2 0 1816(_arch(_uni))))
			(_sig(_int data_chk1_a_xor_reg -2 0 1818(_arch(_uni))))
			(_sig(_int data_chk1_b_xor_reg -2 0 1819(_arch(_uni))))
			(_sig(_int data_chk1_c_xor_reg -2 0 1820(_arch(_uni))))
			(_sig(_int data_chk1_d_xor_reg -2 0 1821(_arch(_uni))))
			(_sig(_int data_chk1_e_xor_reg -2 0 1822(_arch(_uni))))
			(_sig(_int data_chk1_f_xor_reg -2 0 1823(_arch(_uni))))
			(_sig(_int data_chk2_a 9 0 1827(_arch(_uni))))
			(_sig(_int data_chk2_b 9 0 1828(_arch(_uni))))
			(_sig(_int data_chk2_c 9 0 1829(_arch(_uni))))
			(_sig(_int data_chk2_d 9 0 1830(_arch(_uni))))
			(_sig(_int data_chk2_e 9 0 1831(_arch(_uni))))
			(_sig(_int data_chk2_f 11 0 1832(_arch(_uni))))
			(_sig(_int data_chk2_a_xor -2 0 1834(_arch(_uni))))
			(_sig(_int data_chk2_b_xor -2 0 1835(_arch(_uni))))
			(_sig(_int data_chk2_c_xor -2 0 1836(_arch(_uni))))
			(_sig(_int data_chk2_d_xor -2 0 1837(_arch(_uni))))
			(_sig(_int data_chk2_e_xor -2 0 1838(_arch(_uni))))
			(_sig(_int data_chk2_f_xor -2 0 1839(_arch(_uni))))
			(_sig(_int data_chk2_a_xor_reg -2 0 1841(_arch(_uni))))
			(_sig(_int data_chk2_b_xor_reg -2 0 1842(_arch(_uni))))
			(_sig(_int data_chk2_c_xor_reg -2 0 1843(_arch(_uni))))
			(_sig(_int data_chk2_d_xor_reg -2 0 1844(_arch(_uni))))
			(_sig(_int data_chk2_e_xor_reg -2 0 1845(_arch(_uni))))
			(_sig(_int data_chk2_f_xor_reg -2 0 1846(_arch(_uni))))
			(_sig(_int data_chk3_a 9 0 1850(_arch(_uni))))
			(_sig(_int data_chk3_b 9 0 1851(_arch(_uni))))
			(_sig(_int data_chk3_c 9 0 1852(_arch(_uni))))
			(_sig(_int data_chk3_d 9 0 1853(_arch(_uni))))
			(_sig(_int data_chk3_e 9 0 1854(_arch(_uni))))
			(_sig(_int data_chk3_a_xor -2 0 1856(_arch(_uni))))
			(_sig(_int data_chk3_b_xor -2 0 1857(_arch(_uni))))
			(_sig(_int data_chk3_c_xor -2 0 1858(_arch(_uni))))
			(_sig(_int data_chk3_d_xor -2 0 1859(_arch(_uni))))
			(_sig(_int data_chk3_e_xor -2 0 1860(_arch(_uni))))
			(_sig(_int data_chk3_f_xor -2 0 1861(_arch(_uni))))
			(_sig(_int data_chk3_a_xor_reg -2 0 1863(_arch(_uni))))
			(_sig(_int data_chk3_b_xor_reg -2 0 1864(_arch(_uni))))
			(_sig(_int data_chk3_c_xor_reg -2 0 1865(_arch(_uni))))
			(_sig(_int data_chk3_d_xor_reg -2 0 1866(_arch(_uni))))
			(_sig(_int data_chk3_e_xor_reg -2 0 1867(_arch(_uni))))
			(_sig(_int data_chk3_f_xor_reg -2 0 1868(_arch(_uni))))
			(_sig(_int data_chk4_a 9 0 1872(_arch(_uni))))
			(_sig(_int data_chk4_b 9 0 1873(_arch(_uni))))
			(_sig(_int data_chk4_c 9 0 1874(_arch(_uni))))
			(_sig(_int data_chk4_d 9 0 1875(_arch(_uni))))
			(_sig(_int data_chk4_e 9 0 1876(_arch(_uni))))
			(_sig(_int data_chk4_a_xor -2 0 1878(_arch(_uni))))
			(_sig(_int data_chk4_b_xor -2 0 1879(_arch(_uni))))
			(_sig(_int data_chk4_c_xor -2 0 1880(_arch(_uni))))
			(_sig(_int data_chk4_d_xor -2 0 1881(_arch(_uni))))
			(_sig(_int data_chk4_e_xor -2 0 1882(_arch(_uni))))
			(_sig(_int data_chk4_f_xor -2 0 1883(_arch(_uni))))
			(_sig(_int data_chk4_a_xor_reg -2 0 1885(_arch(_uni))))
			(_sig(_int data_chk4_b_xor_reg -2 0 1886(_arch(_uni))))
			(_sig(_int data_chk4_c_xor_reg -2 0 1887(_arch(_uni))))
			(_sig(_int data_chk4_d_xor_reg -2 0 1888(_arch(_uni))))
			(_sig(_int data_chk4_e_xor_reg -2 0 1889(_arch(_uni))))
			(_sig(_int data_chk4_f_xor_reg -2 0 1890(_arch(_uni))))
			(_sig(_int data_chk5_a 9 0 1894(_arch(_uni))))
			(_sig(_int data_chk5_b 9 0 1895(_arch(_uni))))
			(_sig(_int data_chk5_c 9 0 1896(_arch(_uni))))
			(_sig(_int data_chk5_d 9 0 1897(_arch(_uni))))
			(_sig(_int data_chk5_e 9 0 1898(_arch(_uni))))
			(_sig(_int data_chk5_a_xor -2 0 1900(_arch(_uni))))
			(_sig(_int data_chk5_b_xor -2 0 1901(_arch(_uni))))
			(_sig(_int data_chk5_c_xor -2 0 1902(_arch(_uni))))
			(_sig(_int data_chk5_d_xor -2 0 1903(_arch(_uni))))
			(_sig(_int data_chk5_e_xor -2 0 1904(_arch(_uni))))
			(_sig(_int data_chk5_f_xor -2 0 1905(_arch(_uni))))
			(_sig(_int data_chk5_a_xor_reg -2 0 1907(_arch(_uni))))
			(_sig(_int data_chk5_b_xor_reg -2 0 1908(_arch(_uni))))
			(_sig(_int data_chk5_c_xor_reg -2 0 1909(_arch(_uni))))
			(_sig(_int data_chk5_d_xor_reg -2 0 1910(_arch(_uni))))
			(_sig(_int data_chk5_e_xor_reg -2 0 1911(_arch(_uni))))
			(_sig(_int data_chk5_f_xor_reg -2 0 1912(_arch(_uni))))
			(_sig(_int data_chk6_a -2 0 1916(_arch(_uni))))
			(_sig(_int data_chk6_b -2 0 1917(_arch(_uni))))
			(_sig(_int data_chk6_a_reg -2 0 1919(_arch(_uni))))
			(_sig(_int data_chk6_b_reg -2 0 1920(_arch(_uni))))
			(_sig(_int data_chk7_a 9 0 1924(_arch(_uni))))
			(_sig(_int data_chk7_b 9 0 1925(_arch(_uni))))
			(_sig(_int data_chk7_c 9 0 1926(_arch(_uni))))
			(_sig(_int data_chk7_d 9 0 1927(_arch(_uni))))
			(_sig(_int data_chk7_e 9 0 1928(_arch(_uni))))
			(_sig(_int data_chk7_f 11 0 1929(_arch(_uni))))
			(_sig(_int data_chk7_a_xor -2 0 1931(_arch(_uni))))
			(_sig(_int data_chk7_b_xor -2 0 1932(_arch(_uni))))
			(_sig(_int data_chk7_c_xor -2 0 1933(_arch(_uni))))
			(_sig(_int data_chk7_d_xor -2 0 1934(_arch(_uni))))
			(_sig(_int data_chk7_e_xor -2 0 1935(_arch(_uni))))
			(_sig(_int data_chk7_f_xor -2 0 1936(_arch(_uni))))
			(_sig(_int data_chk7_a_xor_reg -2 0 1938(_arch(_uni))))
			(_sig(_int data_chk7_b_xor_reg -2 0 1939(_arch(_uni))))
			(_sig(_int data_chk7_c_xor_reg -2 0 1940(_arch(_uni))))
			(_sig(_int data_chk7_d_xor_reg -2 0 1941(_arch(_uni))))
			(_sig(_int data_chk7_e_xor_reg -2 0 1942(_arch(_uni))))
			(_sig(_int data_chk7_f_xor_reg -2 0 1943(_arch(_uni))))
			(_prcs
				(line__2236(_arch 24 0 2236(_assignment(_alias((data_chk0_a)(data_chk0(t_0_5))))(_trgt(20))(_sens(12(t_0_5))))))
				(line__2237(_arch 25 0 2237(_assignment(_alias((data_chk0_b)(data_chk0(t_6_11))))(_trgt(21))(_sens(12(t_6_11))))))
				(line__2238(_arch 26 0 2238(_assignment(_alias((data_chk0_c)(data_chk0(t_12_17))))(_trgt(22))(_sens(12(t_12_17))))))
				(line__2239(_arch 27 0 2239(_assignment(_alias((data_chk0_d)(data_chk0(t_18_23))))(_trgt(23))(_sens(12(t_18_23))))))
				(line__2240(_arch 28 0 2240(_assignment(_alias((data_chk0_e)(data_chk0(t_24_29))))(_trgt(24))(_sens(12(t_24_29))))))
				(line__2241(_arch 29 0 2241(_assignment(_alias((data_chk0_f)(data_chk0(t_30_34))))(_trgt(25))(_sens(12(t_30_34))))))
				(line__2307(_arch 30 0 2307(_assignment(_alias((data_chk1_a)(data_chk1(t_0_5))))(_trgt(38))(_sens(13(t_0_5))))))
				(line__2308(_arch 31 0 2308(_assignment(_alias((data_chk1_b)(data_chk1(t_6_11))))(_trgt(39))(_sens(13(t_6_11))))))
				(line__2309(_arch 32 0 2309(_assignment(_alias((data_chk1_c)(data_chk1(t_12_17))))(_trgt(40))(_sens(13(t_12_17))))))
				(line__2310(_arch 33 0 2310(_assignment(_alias((data_chk1_d)(data_chk1(t_18_23))))(_trgt(41))(_sens(13(t_18_23))))))
				(line__2311(_arch 34 0 2311(_assignment(_alias((data_chk1_e)(data_chk1(t_24_29))))(_trgt(42))(_sens(13(t_24_29))))))
				(line__2312(_arch 35 0 2312(_assignment(_alias((data_chk1_f)(data_chk1(t_30_34))))(_trgt(43))(_sens(13(t_30_34))))))
				(line__2381(_arch 36 0 2381(_assignment(_alias((data_chk2_a)(data_chk2(t_0_5))))(_trgt(56))(_sens(14(t_0_5))))))
				(line__2382(_arch 37 0 2382(_assignment(_alias((data_chk2_b)(data_chk2(t_6_11))))(_trgt(57))(_sens(14(t_6_11))))))
				(line__2383(_arch 38 0 2383(_assignment(_alias((data_chk2_c)(data_chk2(t_12_17))))(_trgt(58))(_sens(14(t_12_17))))))
				(line__2384(_arch 39 0 2384(_assignment(_alias((data_chk2_d)(data_chk2(t_18_23))))(_trgt(59))(_sens(14(t_18_23))))))
				(line__2385(_arch 40 0 2385(_assignment(_alias((data_chk2_e)(data_chk2(t_24_29))))(_trgt(60))(_sens(14(t_24_29))))))
				(line__2386(_arch 41 0 2386(_assignment(_alias((data_chk2_f)(data_chk2(t_30_34))))(_trgt(61))(_sens(14(t_30_34))))))
				(line__2453(_arch 42 0 2453(_assignment(_alias((data_chk3_a)(data_chk3(t_0_5))))(_trgt(74))(_sens(15(t_0_5))))))
				(line__2454(_arch 43 0 2454(_assignment(_alias((data_chk3_b)(data_chk3(t_6_11))))(_trgt(75))(_sens(15(t_6_11))))))
				(line__2455(_arch 44 0 2455(_assignment(_alias((data_chk3_c)(data_chk3(t_12_17))))(_trgt(76))(_sens(15(t_12_17))))))
				(line__2456(_arch 45 0 2456(_assignment(_alias((data_chk3_d)(data_chk3(t_18_23))))(_trgt(77))(_sens(15(t_18_23))))))
				(line__2457(_arch 46 0 2457(_assignment(_alias((data_chk3_e)(data_chk3(t_24_29))))(_trgt(78))(_sens(15(t_24_29))))))
				(line__2459(_arch 47 0 2459(_assignment(_alias((data_chk3_f_xor)(data_chk3(30))))(_simpleassign BUF)(_trgt(84))(_sens(15(30))))))
				(line__2520(_arch 48 0 2520(_assignment(_alias((data_chk4_a)(data_chk4(t_0_5))))(_trgt(91))(_sens(16(t_0_5))))))
				(line__2521(_arch 49 0 2521(_assignment(_alias((data_chk4_b)(data_chk4(t_6_11))))(_trgt(92))(_sens(16(t_6_11))))))
				(line__2522(_arch 50 0 2522(_assignment(_alias((data_chk4_c)(data_chk4(t_12_17))))(_trgt(93))(_sens(16(t_12_17))))))
				(line__2523(_arch 51 0 2523(_assignment(_alias((data_chk4_d)(data_chk4(t_18_23))))(_trgt(94))(_sens(16(t_18_23))))))
				(line__2524(_arch 52 0 2524(_assignment(_alias((data_chk4_e)(data_chk4(t_24_29))))(_trgt(95))(_sens(16(t_24_29))))))
				(line__2526(_arch 53 0 2526(_assignment(_alias((data_chk4_f_xor)(data_chk4(30))))(_simpleassign BUF)(_trgt(101))(_sens(16(30))))))
				(line__2587(_arch 54 0 2587(_assignment(_alias((data_chk5_a)(data_chk5(t_0_5))))(_trgt(108))(_sens(17(t_0_5))))))
				(line__2588(_arch 55 0 2588(_assignment(_alias((data_chk5_b)(data_chk5(t_6_11))))(_trgt(109))(_sens(17(t_6_11))))))
				(line__2589(_arch 56 0 2589(_assignment(_alias((data_chk5_c)(data_chk5(t_12_17))))(_trgt(110))(_sens(17(t_12_17))))))
				(line__2590(_arch 57 0 2590(_assignment(_alias((data_chk5_d)(data_chk5(t_18_23))))(_trgt(111))(_sens(17(t_18_23))))))
				(line__2591(_arch 58 0 2591(_assignment(_alias((data_chk5_e)(data_chk5(t_24_29))))(_trgt(112))(_sens(17(t_24_29))))))
				(line__2593(_arch 59 0 2593(_assignment(_alias((data_chk5_f_xor)(data_chk5(30))))(_simpleassign BUF)(_trgt(118))(_sens(17(30))))))
				(line__2642(_arch 60 0 2642(_assignment(_alias((data_chk6_a)(data_chk6_xor)))(_simpleassign BUF)(_trgt(125))(_sens(19)))))
				(line__2643(_arch 61 0 2643(_assignment(_alias((data_chk6_b)(data_chk6(6))))(_simpleassign BUF)(_trgt(126))(_sens(18(6))))))
				(line__2695(_arch 62 0 2695(_assignment(_alias((data_chk7_a)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(4))(DataIn(5))(DataIn(7))))(_trgt(129))(_sens(1(7))(1(5))(1(4))(1(2))(1(1))(1(0))))))
				(line__2696(_arch 63 0 2696(_assignment(_alias((data_chk7_b)(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(14))(DataIn(17))(DataIn(18))))(_trgt(130))(_sens(1(18))(1(17))(1(14))(1(12))(1(11))(1(10))))))
				(line__2697(_arch 64 0 2697(_assignment(_alias((data_chk7_c)(DataIn(21))(DataIn(23))(DataIn(24))(DataIn(26))(DataIn(27))(DataIn(29))))(_trgt(131))(_sens(1(29))(1(27))(1(26))(1(24))(1(23))(1(21))))))
				(line__2698(_arch 65 0 2698(_assignment(_alias((data_chk7_d)(DataIn(32))(DataIn(33))(DataIn(36))(DataIn(38))(DataIn(39))(DataIn(41))))(_trgt(132))(_sens(1(41))(1(39))(1(38))(1(36))(1(33))(1(32))))))
				(line__2699(_arch 66 0 2699(_assignment(_alias((data_chk7_e)(DataIn(44))(DataIn(46))(DataIn(47))(DataIn(50))(DataIn(51))(DataIn(53))))(_trgt(133))(_sens(1(53))(1(51))(1(50))(1(47))(1(46))(1(44))))))
				(line__2700(_arch 67 0 2700(_assignment(_alias((data_chk7_f)(DataIn(56))(DataIn(57))(DataIn(58))(DataIn(60))(DataIn(63))))(_trgt(134))(_sens(1(63))(1(60))(1(58))(1(57))(1(56))))))
			)
		)
		(_part (15(30))(16(30))(17(30))(18(6))
		)
	)
	(_generate Decode_Bits 0 2761(_if 171)
		(_inst Parity_chk0_1 0 2796(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 172))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_0_5)))
				((Res)(chk0_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 173))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_2 0 2802(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 174))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_6_11)))
				((Res)(chk0_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 175))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_3 0 2808(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 176))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_12_17)))
				((Res)(chk0_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 177))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_4 0 2818(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 178))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_18_23)))
				((Res)(chk0_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 179))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_5 0 2824(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 180))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_24_29)))
				((Res)(chk0_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 181))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_6 0 2830(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 182))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk0(t_30_34)))
				((Res)(chk0_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 183))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_7 0 2843(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 184))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk0_1))
				((Res)(syndrome_i(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 185))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_1 0 2858(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 186))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_0_5)))
				((Res)(chk1_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 187))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_2 0 2864(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 188))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_6_11)))
				((Res)(chk1_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 189))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_3 0 2870(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 190))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_12_17)))
				((Res)(chk1_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 191))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_4 0 2881(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 192))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_18_23)))
				((Res)(chk1_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 193))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_5 0 2887(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 194))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_24_29)))
				((Res)(chk1_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 195))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_6 0 2893(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 196))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk1(t_30_34)))
				((Res)(chk1_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 197))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_7 0 2906(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 198))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk1_1))
				((Res)(syndrome_i(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 199))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_1 0 2927(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 200))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_0_5)))
				((Res)(chk2_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 201))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_2 0 2933(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 202))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_6_11)))
				((Res)(chk2_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 203))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_3 0 2939(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 204))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_12_17)))
				((Res)(chk2_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 205))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_4 0 2950(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 206))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_18_23)))
				((Res)(chk2_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 207))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_5 0 2956(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 208))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_24_29)))
				((Res)(chk2_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 209))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_6 0 2962(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 210))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk2(t_30_34)))
				((Res)(chk2_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 211))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_7 0 2975(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 212))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk2_1))
				((Res)(syndrome_i(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 213))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_1 0 2993(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 214))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_0_7)))
				((Res)(chk3_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 215))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_2 0 2999(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 216))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_8_15)))
				((Res)(chk3_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 217))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_3 0 3008(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 218))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_16_23)))
				((Res)(chk3_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 219))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_4 0 3014(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 220))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_24_31)))
				((Res)(chk3_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 221))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_5 0 3027(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 222))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk3_1))
				((Res)(syndrome_i(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 223))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_1 0 3043(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 224))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_0_7)))
				((Res)(chk4_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 225))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_2 0 3049(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 226))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_8_15)))
				((Res)(chk4_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 227))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_3 0 3055(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 228))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_16_23)))
				((Res)(chk4_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 229))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_4 0 3061(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 230))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_24_31)))
				((Res)(chk4_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 231))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_5 0 3068(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 232))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk4_1))
				((Res)(syndrome_i(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 233))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_1 0 3085(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 234))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_0_7)))
				((Res)(chk5_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 235))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_2 0 3091(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 236))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_8_15)))
				((Res)(chk5_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 237))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_3 0 3097(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 238))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_16_23)))
				((Res)(chk5_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 239))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_4 0 3103(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 240))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_24_31)))
				((Res)(chk5_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 241))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_5 0 3110(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 242))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk5_1))
				((Res)(syndrome_i(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 243))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_1 0 3125(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 244))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk6_i))
				((Res)(syndrome_i(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 245))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_1 0 3157(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 246))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_0_5)))
				((Res)(chk7_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 247))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_2 0 3163(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 248))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_6_11)))
				((Res)(chk7_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 249))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_3 0 3169(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 250))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_12_17)))
				((Res)(chk7_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 251))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_4 0 3175(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 252))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_18_24)))
				((Res)(chk7_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 253))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_5 0 3181(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 254))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_25_31)))
				((Res)(chk7_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 255))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_6 0 3187(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 256))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_32_38)))
				((Res)(chk7_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 257))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_7 0 3193(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 258))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_39_44)))
				((Res)(chk7_1(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 259))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_8 0 3199(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 260))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_45_50)))
				((Res)(chk7_1(7)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 261))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_9 0 3205(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 262))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_51_56)))
				((Res)(chk7_1(8)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 263))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_10 0 3211(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 264))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_57_62)))
				((Res)(chk7_1(9)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 265))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_11 0 3217(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 266))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_63_68)))
				((Res)(chk7_1(10)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 267))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_12 0 3223(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 268))
				((C_SIZE)((i 3)))
			)
			(_port
				((InA)(data_chk7(t_69_71)))
				((Res)(chk7_1(11)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 269))
					((C_SIZE)((i 3)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_generate Use_LUT6 0 3323(_if 270)
			(_inst UE_MUXF7 0 3324(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(UE))
					((I0)(ue_i_0))
					((I1)(ue_i_1))
					((S)(Syndrome_Chk(7)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
		)
		(_generate Use_RTL 0 3335(_if 271)
			(_object
				(_prcs
					(line__3340(_arch 86 0 3340(_assignment(_trgt(10))(_sens(6(7))(164)(165)))))
				)
			)
			(_part (6(7))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~7~13 0 2762(_scalar (_to i 0 i 7))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 2762(_array -2((_to i 0 i 7)))))
			(_sig(_int syndrome_i 13 0 2762(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~6~1369 0 2764(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1370 0 2764(_array -2((_to i 0 i 6)))))
			(_sig(_int chk0_1 15 0 2764(_arch(_uni))))
			(_sig(_int chk1_1 15 0 2765(_arch(_uni))))
			(_sig(_int chk2_1 15 0 2766(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~31~13 0 2767(_scalar (_to i 0 i 31))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 2767(_array -2((_to i 0 i 31)))))
			(_sig(_int data_chk3_i 17 0 2767(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~3~13 0 2768(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 2768(_array -2((_to i 0 i 3)))))
			(_sig(_int chk3_1 19 0 2768(_arch(_uni))))
			(_sig(_int data_chk4_i 17 0 2769(_arch(_uni))))
			(_sig(_int chk4_1 19 0 2770(_arch(_uni))))
			(_sig(_int data_chk5_i 17 0 2771(_arch(_uni))))
			(_sig(_int chk5_1 19 0 2772(_arch(_uni))))
			(_sig(_int data_chk6_i 13 0 2774(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~71~13 0 2776(_scalar (_to i 0 i 71))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~71}~13 0 2776(_array -2((_to i 0 i 71)))))
			(_sig(_int data_chk7 21 0 2776(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~11~13 0 2777(_scalar (_to i 0 i 11))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 2777(_array -2((_to i 0 i 11)))))
			(_sig(_int chk7_1 23 0 2777(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~2~13 0 2781(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 2781(_array -2((_to i 0 i 2)))))
			(_sig(_int syndrome_0_to_2 25 0 2781(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~to~6~13 0 2782(_scalar (_to i 3 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{3~to~6}~13 0 2782(_array -2((_to i 3 i 6)))))
			(_sig(_int syndrome_3_to_6 27 0 2782(_arch(_uni))))
			(_sig(_int syndrome_3_to_6_multi -2 0 2783(_arch(_uni))))
			(_sig(_int syndrome_3_to_6_zero -2 0 2784(_arch(_uni))))
			(_sig(_int ue_i_0 -2 0 2785(_arch(_uni))))
			(_sig(_int ue_i_1 -2 0 2786(_arch(_uni))))
			(_prcs
				(line__2794(_arch 68 0 2794(_assignment(_alias((chk0_1(6))(CheckIn(0))))(_trgt(148(6)))(_sens(2(0))))))
				(line__2856(_arch 69 0 2856(_assignment(_alias((chk1_1(6))(CheckIn(1))))(_trgt(149(6)))(_sens(2(1))))))
				(line__2925(_arch 70 0 2925(_assignment(_alias((chk2_1(6))(CheckIn(2))))(_trgt(150(6)))(_sens(2(2))))))
				(line__2991(_arch 71 0 2991(_assignment(_alias((data_chk3_i)(data_chk3)(CheckIn(3))))(_trgt(151))(_sens(2(3))(15)))))
				(line__3038(_arch 72 0 3038(_assignment(_alias((data_chk4_i)(data_chk4)(CheckIn(4))))(_trgt(153))(_sens(2(4))(16)))))
				(line__3080(_arch 73 0 3080(_assignment(_alias((data_chk5_i)(data_chk5)(CheckIn(5))))(_trgt(155))(_sens(2(5))(17)))))
				(line__3123(_arch 74 0 3123(_assignment(_alias((data_chk6_i)(data_chk6)(CheckIn(6))))(_trgt(157))(_sens(2(6))(18)))))
				(line__3140(_arch 75 0 3140(_assignment(_alias((data_chk7)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))(DataIn(57))(DataIn(58))(DataIn(59))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))(CheckIn(6))(CheckIn(5))(CheckIn(4))(CheckIn(3))(CheckIn(2))(CheckIn(1))(CheckIn(0))(CheckIn(7))))(_trgt(158))(_sens(1(63))(1(62))(1(61))(1(60))(1(59))(1(58))(1(57))(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(32))(1(31))(1(30))(1(29))(1(28))(1(27))(1(26))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(17))(1(16))(1(15))(1(14))(1(13))(1(12))(1(11))(1(10))(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(7))(2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))))))
				(line__3249(_arch 76 0 3249(_assignment(_trgt(147(7))))))
				(line__3255(_arch 77 0 3255(_assignment(_alias((Syndrome)(syndrome_i)))(_trgt(4))(_sens(147)))))
				(line__3259(_arch 78 0 3259(_assignment(_alias((Syndrome_7)(chk7_1(t_0_11))))(_trgt(5))(_sens(159(t_0_11))))))
				(line__3270(_arch 79 0 3270(_assignment(_alias((syndrome_0_to_2)(Syndrome_Chk(0))(Syndrome_Chk(1))(Syndrome_Chk(2))))(_trgt(160))(_sens(6(2))(6(1))(6(0))))))
				(line__3273(_arch 80 0 3273(_assignment(_alias((syndrome_3_to_6)(Syndrome_Chk(3))(Syndrome_Chk(4))(Syndrome_Chk(5))(Syndrome_Chk(6))))(_trgt(161))(_sens(6(6))(6(5))(6(4))(6(3))))))
				(line__3275(_arch 81 0 3275(_assignment(_trgt(163))(_sens(161)))))
				(line__3279(_arch 82 0 3279(_assignment(_trgt(162))(_sens(161)))))
				(line__3298(_arch 83 0 3298(_assignment(_trgt(11))(_sens(6(7))(7)(162)))))
				(line__3317(_arch 84 0 3317(_assignment(_trgt(164))(_sens(7)(160)(163)))))
				(line__3318(_arch 85 0 3318(_assignment(_trgt(165))(_sens(7)(162)))))
			)
		)
		(_part (2(0))(2(1))(2(2))
		)
	)
	(_object
		(_gen(_int C_ENCODE -1 0 1538 \true\ (_ent gms((i 1)))))
		(_gen(_int C_REG -1 0 1539 \false\ (_ent gms((i 0)))))
		(_gen(_int C_USE_LUT6 -1 0 1540 \true\ (_ent gms((i 1)))))
		(_port(_int Clk -2 0 1543(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 1545(_array -2((_dto i 63 i 0)))))
		(_port(_int DataIn 0 0 1545(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1546(_array -2((_dto i 7 i 0)))))
		(_port(_int CheckIn 1 0 1546(_ent(_in))))
		(_port(_int CheckOut 1 0 1547(_ent(_out))))
		(_port(_int Syndrome 1 0 1548(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 1549(_array -2((_dto i 11 i 0)))))
		(_port(_int Syndrome_7 2 0 1549(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 1550(_array -2((_to i 0 i 7)))))
		(_port(_int Syndrome_Chk 3 0 1550(_ent(_in))))
		(_port(_int Enable_ECC -2 0 1552(_ent(_in))))
		(_port(_int UE_Q -2 0 1553(_ent(_in))))
		(_port(_int CE_Q -2 0 1554(_ent(_in))))
		(_port(_int UE -2 0 1555(_ent(_out))))
		(_port(_int CE -2 0 1556(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 1576(_array -2((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~34}~13 0 1600(_array -2((_to i 0 i 34)))))
		(_sig(_int data_chk0 5 0 1600(_arch(_uni))))
		(_sig(_int data_chk1 5 0 1601(_arch(_uni))))
		(_sig(_int data_chk2 5 0 1602(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~30}~13 0 1603(_array -2((_to i 0 i 30)))))
		(_sig(_int data_chk3 6 0 1603(_arch(_uni))))
		(_sig(_int data_chk4 6 0 1604(_arch(_uni))))
		(_sig(_int data_chk5 6 0 1605(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 1607(_array -2((_to i 0 i 6)))))
		(_sig(_int data_chk6 7 0 1607(_arch(_uni))))
		(_sig(_int data_chk6_xor -2 0 1608(_arch(_uni))))
		(_prcs
			(line__1627(_arch 0 0 1627(_assignment(_alias((data_chk0)(DataIn(0))(DataIn(1))(DataIn(3))(DataIn(4))(DataIn(6))(DataIn(8))(DataIn(10))(DataIn(11))(DataIn(13))(DataIn(15))(DataIn(17))(DataIn(19))(DataIn(21))(DataIn(23))(DataIn(25))(DataIn(26))(DataIn(28))(DataIn(30))(DataIn(32))(DataIn(34))(DataIn(36))(DataIn(38))(DataIn(40))(DataIn(42))(DataIn(44))(DataIn(46))(DataIn(48))(DataIn(50))(DataIn(52))(DataIn(54))(DataIn(56))(DataIn(57))(DataIn(59))(DataIn(61))(DataIn(63))))(_trgt(12))(_sens(1(63))(1(61))(1(59))(1(57))(1(56))(1(54))(1(52))(1(50))(1(48))(1(46))(1(44))(1(42))(1(40))(1(38))(1(36))(1(34))(1(32))(1(30))(1(28))(1(26))(1(25))(1(23))(1(21))(1(19))(1(17))(1(15))(1(13))(1(11))(1(10))(1(8))(1(6))(1(4))(1(3))(1(1))(1(0))))))
			(line__1645(_arch 1 0 1645(_assignment(_alias((data_chk1)(DataIn(0))(DataIn(2))(DataIn(3))(DataIn(5))(DataIn(6))(DataIn(9))(DataIn(10))(DataIn(12))(DataIn(13))(DataIn(16))(DataIn(17))(DataIn(20))(DataIn(21))(DataIn(24))(DataIn(25))(DataIn(27))(DataIn(28))(DataIn(31))(DataIn(32))(DataIn(35))(DataIn(36))(DataIn(39))(DataIn(40))(DataIn(43))(DataIn(44))(DataIn(47))(DataIn(48))(DataIn(51))(DataIn(52))(DataIn(55))(DataIn(56))(DataIn(58))(DataIn(59))(DataIn(62))(DataIn(63))))(_trgt(13))(_sens(1(63))(1(62))(1(59))(1(58))(1(56))(1(55))(1(52))(1(51))(1(48))(1(47))(1(44))(1(43))(1(40))(1(39))(1(36))(1(35))(1(32))(1(31))(1(28))(1(27))(1(25))(1(24))(1(21))(1(20))(1(17))(1(16))(1(13))(1(12))(1(10))(1(9))(1(6))(1(5))(1(3))(1(2))(1(0))))))
			(line__1662(_arch 2 0 1662(_assignment(_alias((data_chk2)(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))))(_trgt(14))(_sens(1(63))(1(62))(1(61))(1(60))(1(56))(1(55))(1(54))(1(53))(1(48))(1(47))(1(46))(1(45))(1(40))(1(39))(1(38))(1(37))(1(32))(1(31))(1(30))(1(29))(1(25))(1(24))(1(23))(1(22))(1(17))(1(16))(1(15))(1(14))(1(10))(1(9))(1(8))(1(7))(1(3))(1(2))(1(1))))))
			(line__1678(_arch 3 0 1678(_assignment(_alias((data_chk3)(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(15))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(10))(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))))))
			(line__1694(_arch 4 0 1694(_assignment(_alias((data_chk4)(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(16))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(17))(1(16))(1(15))(1(14))(1(13))(1(12))(1(11))))))
			(line__1710(_arch 5 0 1710(_assignment(_alias((data_chk5)(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(17))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(32))(1(31))(1(30))(1(29))(1(28))(1(27))(1(26))))))
			(line__1727(_arch 6 0 1727(_assignment(_alias((data_chk6)(DataIn(57))(DataIn(58))(DataIn(59))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))))(_trgt(18))(_sens(1(63))(1(62))(1(61))(1(60))(1(59))(1(58))(1(57))))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(50529027)
		(50463491)
		(50528771)
		(50463235)
		(50529026)
		(50463490)
		(50528770)
		(131586)
	)
	(_model . IMP 272 -1)
)
V 000044 55 21993         1580965173758 IMP
(_unit VHDL(checkbit_handler 0 3486(imp 0 3513))
	(_version vde)
	(_time 1580965173759 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 481b494a481f195e4b4f491d5a12104f4c4d1e4e404e49)
	(_ent
		(_time 1580965173756)
	)
	(_comp
		(XOR18
			(_object
				(_gen(_int C_USE_LUT6 -1 0 3520(_ent)))
				(_port(_int InA 4 0 3522(_ent (_in))))
				(_port(_int res -2 0 3523(_ent (_out))))
			)
		)
		(Parity
			(_object
				(_gen(_int C_USE_LUT6 -1 0 3528(_ent)))
				(_gen(_int C_SIZE -3 0 3529(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~13 0 3531(_array -2((_to i 0 c 29)))))
				(_port(_int InA 8 0 3531(_ent (_in))))
				(_port(_int Res -2 0 3532(_ent (_out))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int I0 -4 1 66343(_ent (_in))))
				(_port(_int I1 -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Encode_Bits 0 3568(_if 30)
		(_inst XOR18_I0 0 3577(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 31))
			)
			(_port
				((InA)(data_chk0))
				((res)(CheckOut(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 32))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I1 0 3587(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 33))
			)
			(_port
				((InA)(data_chk1))
				((res)(CheckOut(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 34))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I2 0 3597(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 35))
			)
			(_port
				((InA)(data_chk2))
				((res)(CheckOut(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 36))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I3 0 3609(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 37))
			)
			(_port
				((InA)(data_chk3_i))
				((res)(CheckOut(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 38))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I4 0 3621(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 39))
			)
			(_port
				((InA)(data_chk4_i))
				((res)(CheckOut(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 40))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst Parity_chk5_1 0 3631(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 41))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5))
				((Res)(CheckOut(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 42))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst XOR18_I6 0 3644(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 43))
			)
			(_port
				((InA)(data_chk6))
				((res)(CheckOut(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 44))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~17~133 0 3569(_scalar (_to i 0 i 17))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~134 0 3569(_array -2((_to i 0 i 17)))))
			(_sig(_int data_chk3_i 9 0 3569(_arch(_uni))))
			(_sig(_int data_chk4_i 9 0 3570(_arch(_uni))))
			(_sig(_int data_chk6 9 0 3571(_arch(_uni))))
			(_prcs
				(line__3607(_arch 6 0 3607(_assignment(_trgt(18))(_sens(15)))))
				(line__3619(_arch 7 0 3619(_assignment(_trgt(19))(_sens(16)))))
				(line__3640(_arch 8 0 3640(_assignment(_alias((data_chk6)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(4))(DataIn(5))(DataIn(7))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(14))(DataIn(17))(DataIn(18))(DataIn(21))(DataIn(23))(DataIn(24))(DataIn(26))(DataIn(27))(DataIn(29))))(_trgt(20))(_sens(0(29))(0(27))(0(26))(0(24))(0(23))(0(21))(0(18))(0(17))(0(14))(0(12))(0(11))(0(10))(0(7))(0(5))(0(4))(0(2))(0(1))(0(0))))))
			)
		)
	)
	(_generate Decode_Bits 0 3656(_if 45)
		(_inst Parity_chk0_1 0 3682(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 46))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_0_5)))
				((Res)(chk0_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 47))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_2 0 3688(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 48))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_6_11)))
				((Res)(chk0_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 49))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_3 0 3694(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 50))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_12_17)))
				((Res)(chk0_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 51))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_4 0 3700(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 52))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk0_1))
				((Res)(syndrome_i(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 53))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_1 0 3712(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 54))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_0_5)))
				((Res)(chk1_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 55))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_2 0 3718(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 56))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_6_11)))
				((Res)(chk1_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 57))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_3 0 3724(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 58))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_12_17)))
				((Res)(chk1_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 59))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_4 0 3730(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 60))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk1_1))
				((Res)(syndrome_i(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 61))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_1 0 3742(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 62))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_0_5)))
				((Res)(chk2_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 63))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_2 0 3748(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 64))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_6_11)))
				((Res)(chk2_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 65))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_3 0 3754(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 66))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_12_17)))
				((Res)(chk2_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 67))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_4 0 3760(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 68))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk2_1))
				((Res)(syndrome_i(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 69))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_1 0 3771(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 70))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_0_7)))
				((Res)(chk3_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 71))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_2 0 3777(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 72))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_8_15)))
				((Res)(chk3_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 73))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_3 0 3785(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 74))
				((C_SIZE)((i 2)))
			)
			(_port
				((InA)(chk3_1))
				((Res)(syndrome_i(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 75))
					((C_SIZE)((i 2)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_1 0 3798(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 76))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_0_7)))
				((Res)(chk4_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 77))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_2 0 3804(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 78))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_8_15)))
				((Res)(chk4_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 79))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_1 0 3826(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 80))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk5_i))
				((Res)(syndrome_i(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 81))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_1 0 3843(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 82))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_0_5)))
				((Res)(chk6_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 83))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_2 0 3849(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 84))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_6_11)))
				((Res)(chk6_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 85))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_3 0 3855(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 86))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_12_17)))
				((Res)(chk6_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 87))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_4 0 3861(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 88))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_18_24)))
				((Res)(chk6_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 89))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_5 0 3867(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 90))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_25_31)))
				((Res)(chk6_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 91))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_6 0 3873(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 92))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_32_38)))
				((Res)(chk6_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 93))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_generate Use_LUT6 0 3926(_if 94)
			(_inst UE_MUXF7 0 3928(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(UE))
					((I0)(ue_i_0))
					((I1)(ue_i_1))
					((S)(Syndrome_Chk(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
		)
		(_generate Use_RTL 0 3936(_if 95)
			(_object
				(_prcs
					(line__3938(_arch 28 0 3938(_assignment(_trgt(10))(_sens(6(6))(36)(37)))))
				)
			)
			(_part (6(6))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~13 0 3657(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 3657(_array -2((_to i 0 i 6)))))
			(_sig(_int syndrome_i 11 0 3657(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~3~13 0 3658(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 3658(_array -2((_to i 0 i 3)))))
			(_sig(_int chk0_1 13 0 3658(_arch(_uni))))
			(_sig(_int chk1_1 13 0 3659(_arch(_uni))))
			(_sig(_int chk2_1 13 0 3660(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~15~13 0 3661(_scalar (_to i 0 i 15))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 3661(_array -2((_to i 0 i 15)))))
			(_sig(_int data_chk3_i 15 0 3661(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~1~13 0 3662(_scalar (_to i 0 i 1))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 3662(_array -2((_to i 0 i 1)))))
			(_sig(_int chk3_1 17 0 3662(_arch(_uni))))
			(_sig(_int data_chk4_i 15 0 3663(_arch(_uni))))
			(_sig(_int chk4_1 17 0 3664(_arch(_uni))))
			(_sig(_int data_chk5_i 11 0 3665(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~38~13 0 3666(_scalar (_to i 0 i 38))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~38}~13 0 3666(_array -2((_to i 0 i 38)))))
			(_sig(_int data_chk6 19 0 3666(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~5~135 0 3667(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~136 0 3667(_array -2((_to i 0 i 5)))))
			(_sig(_int chk6_1 21 0 3667(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~2~13 0 3669(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 3669(_array -2((_to i 0 i 2)))))
			(_sig(_int syndrome_0_to_2 23 0 3669(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~to~5~13 0 3670(_scalar (_to i 3 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{3~to~5}~13 0 3670(_array -2((_to i 3 i 5)))))
			(_sig(_int syndrome_3_to_5 25 0 3670(_arch(_uni))))
			(_sig(_int syndrome_3_to_5_multi -2 0 3671(_arch(_uni))))
			(_sig(_int syndrome_3_to_5_zero -2 0 3672(_arch(_uni))))
			(_sig(_int ue_i_0 -2 0 3673(_arch(_uni))))
			(_sig(_int ue_i_1 -2 0 3674(_arch(_uni))))
			(_prcs
				(line__3680(_arch 9 0 3680(_assignment(_alias((chk0_1(3))(CheckIn(0))))(_trgt(22(3)))(_sens(1(0))))))
				(line__3710(_arch 10 0 3710(_assignment(_alias((chk1_1(3))(CheckIn(1))))(_trgt(23(3)))(_sens(1(1))))))
				(line__3740(_arch 11 0 3740(_assignment(_alias((chk2_1(3))(CheckIn(2))))(_trgt(24(3)))(_sens(1(2))))))
				(line__3769(_arch 12 0 3769(_assignment(_alias((data_chk3_i)(data_chk3)(CheckIn(3))))(_trgt(25))(_sens(1(3))(15)))))
				(line__3796(_arch 13 0 3796(_assignment(_alias((data_chk4_i)(data_chk4)(CheckIn(4))))(_trgt(27))(_sens(1(4))(16)))))
				(line__3814(_arch 14 0 3814(_assignment(_trgt(21(4))))))
				(line__3818(_arch 15 0 3818(_assignment(_alias((Syndrome_4)(chk4_1)))(_trgt(4))(_sens(28)))))
				(line__3825(_arch 16 0 3825(_assignment(_alias((data_chk5_i)(data_chk5)(CheckIn(5))))(_trgt(29))(_sens(1(5))(17)))))
				(line__3836(_arch 17 0 3836(_assignment(_alias((data_chk6)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(CheckIn(5))(CheckIn(4))(CheckIn(3))(CheckIn(2))(CheckIn(1))(CheckIn(0))(CheckIn(6))))(_trgt(30))(_sens(0(31))(0(30))(0(29))(0(28))(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1(6))(1(0))(1(1))(1(2))(1(3))(1(4))(1(5))))))
				(line__3882(_arch 18 0 3882(_assignment(_trgt(21(6))))))
				(line__3884(_arch 19 0 3884(_assignment(_alias((Syndrome)(syndrome_i)))(_trgt(3))(_sens(21)))))
				(line__3890(_arch 20 0 3890(_assignment(_alias((Syndrome_6)(chk6_1(t_0_5))))(_trgt(5))(_sens(31(t_0_5))))))
				(line__3903(_arch 21 0 3903(_assignment(_alias((syndrome_0_to_2)(Syndrome_Chk(0))(Syndrome_Chk(1))(Syndrome_Chk(2))))(_trgt(32))(_sens(6(2))(6(1))(6(0))))))
				(line__3905(_arch 22 0 3905(_assignment(_alias((syndrome_3_to_5)(Syndrome_Chk(3))(Syndrome_Chk(4))(Syndrome_Chk(5))))(_trgt(33))(_sens(6(5))(6(4))(6(3))))))
				(line__3907(_arch 23 0 3907(_assignment(_trgt(35))(_sens(33)))))
				(line__3908(_arch 24 0 3908(_assignment(_trgt(34))(_sens(33)))))
				(line__3915(_arch 25 0 3915(_assignment(_trgt(11))(_sens(6(6))(7)(34)))))
				(line__3921(_arch 26 0 3921(_assignment(_trgt(36))(_sens(7)(32)(35)))))
				(line__3922(_arch 27 0 3922(_assignment(_trgt(37))(_sens(7)(34)))))
			)
		)
		(_part (1(0))(1(1))(1(2))
		)
	)
	(_object
		(_gen(_int C_ENCODE -1 0 3488 \true\ (_ent gms((i 1)))))
		(_gen(_int C_USE_LUT6 -1 0 3489 \true\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 3492(_array -2((_to i 0 i 31)))))
		(_port(_int DataIn 0 0 3492(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 3493(_array -2((_to i 0 i 6)))))
		(_port(_int CheckIn 1 0 3493(_ent(_in))))
		(_port(_int CheckOut 1 0 3494(_ent(_out))))
		(_port(_int Syndrome 1 0 3495(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 3496(_array -2((_to i 0 i 1)))))
		(_port(_int Syndrome_4 2 0 3496(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 3497(_array -2((_to i 0 i 5)))))
		(_port(_int Syndrome_6 3 0 3497(_ent(_out))))
		(_port(_int Syndrome_Chk 1 0 3499(_ent(_in))))
		(_port(_int Enable_ECC -2 0 3500(_ent(_in))))
		(_port(_int UE_Q -2 0 3501(_ent(_in))))
		(_port(_int CE_Q -2 0 3502(_ent(_in))))
		(_port(_int UE -2 0 3503(_ent(_out))))
		(_port(_int CE -2 0 3504(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 3522(_array -2((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~132 0 3535(_array -2((_to i 0 i 17)))))
		(_sig(_int data_chk0 5 0 3535(_arch(_uni))))
		(_sig(_int data_chk1 5 0 3536(_arch(_uni))))
		(_sig(_int data_chk2 5 0 3537(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~14}~13 0 3538(_array -2((_to i 0 i 14)))))
		(_sig(_int data_chk3 6 0 3538(_arch(_uni))))
		(_sig(_int data_chk4 6 0 3539(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 3540(_array -2((_to i 0 i 5)))))
		(_sig(_int data_chk5 7 0 3540(_arch(_uni))))
		(_prcs
			(line__3544(_arch 0 0 3544(_assignment(_alias((data_chk0)(DataIn(0))(DataIn(1))(DataIn(3))(DataIn(4))(DataIn(6))(DataIn(8))(DataIn(10))(DataIn(11))(DataIn(13))(DataIn(15))(DataIn(17))(DataIn(19))(DataIn(21))(DataIn(23))(DataIn(25))(DataIn(26))(DataIn(28))(DataIn(30))))(_trgt(12))(_sens(0(30))(0(28))(0(26))(0(25))(0(23))(0(21))(0(19))(0(17))(0(15))(0(13))(0(11))(0(10))(0(8))(0(6))(0(4))(0(3))(0(1))(0(0))))))
			(line__3548(_arch 1 0 3548(_assignment(_alias((data_chk1)(DataIn(0))(DataIn(2))(DataIn(3))(DataIn(5))(DataIn(6))(DataIn(9))(DataIn(10))(DataIn(12))(DataIn(13))(DataIn(16))(DataIn(17))(DataIn(20))(DataIn(21))(DataIn(24))(DataIn(25))(DataIn(27))(DataIn(28))(DataIn(31))))(_trgt(13))(_sens(0(31))(0(28))(0(27))(0(25))(0(24))(0(21))(0(20))(0(17))(0(16))(0(13))(0(12))(0(10))(0(9))(0(6))(0(5))(0(3))(0(2))(0(0))))))
			(line__3552(_arch 2 0 3552(_assignment(_alias((data_chk2)(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(29))(DataIn(30))(DataIn(31))))(_trgt(14))(_sens(0(31))(0(30))(0(29))(0(25))(0(24))(0(23))(0(22))(0(17))(0(16))(0(15))(0(14))(0(10))(0(9))(0(8))(0(7))(0(3))(0(2))(0(1))))))
			(line__3556(_arch 3 0 3556(_assignment(_alias((data_chk3)(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))))(_trgt(15))(_sens(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(10))(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))))))
			(line__3560(_arch 4 0 3560(_assignment(_alias((data_chk4)(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))))(_trgt(16))(_sens(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))))))
			(line__3564(_arch 5 0 3564(_assignment(_alias((data_chk5)(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))))(_trgt(17))(_sens(0(31))(0(30))(0(29))(0(28))(0(27))(0(26))))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(131586)
		(197379)
		(197378)
		(197123)
	)
	(_model . IMP 96 -1)
)
V 000044 55 2675          1580965173768 IMP
(_unit VHDL(correct_one_bit_64 0 4090(imp 0 4100))
	(_version vde)
	(_time 1580965173769 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 481b494a161e1e5f4e475d121a4f4c4d1e4e1e4e1d)
	(_ent
		(_time 1580965173766)
	)
	(_comp
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int DI -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int LI -4 1 66343(_ent (_in))))
			)
		)
	)
	(_inst Corr_MUXCY 0 4144(_comp .unisim.VCOMPONENTS.MUXCY_L)
		(_port
			((LO)(corr_c))
			((CI)((i 2)))
			((DI)(Syndrome(_object 2)))
			((S)(corr_sel))
		)
		(_use(_ent unisim MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst Corr_XORCY 0 4151(_comp .unisim.VCOMPONENTS.XORCY)
		(_port
			((O)(DCorr))
			((CI)(corr_c))
			((LI)(DIn))
		)
		(_use(_ent unisim XORCY)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4092 \true\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 4093(_array -2((_to i 0 i 7)))))
		(_gen(_int Correct_Value 0 0 4093(_ent gms)))
		(_port(_int DIn -2 0 4095(_ent(_in))))
		(_port(_int Syndrome 0 0 4096(_ent(_in))))
		(_port(_int DCorr -2 0 4097(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 4109(_array -2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 4109(_array -2((_to i 0 i 7)))))
		(_cnst(_int di_index -3 0 4119(_arch gms(_code 3))))
		(_sig(_int corr_sel -2 0 4121(_arch(_uni))))
		(_sig(_int corr_c -2 0 4122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 4123(_array -2((_to i 0 i 6)))))
		(_sig(_int lut_compare 3 0 4123(_arch(_uni))))
		(_sig(_int lut_corr_val 3 0 4124(_arch(_uni))))
		(_prcs
			(Remove_DI_Index(_arch 0 0 4128(_prcs(_simple)(_trgt(5)(6))(_sens(1)))))
			(line__4142(_arch 1 0 4142(_assignment(_trgt(3))(_sens(5)(6)))))
		)
		(_subprogram
			(_int find_one 2 0 4109(_arch(_func -3)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 4 -1)
)
V 000044 55 2668          1580965173780 IMP
(_unit VHDL(correct_one_bit 0 4304(imp 0 4314))
	(_version vde)
	(_time 1580965173781 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 580b595b060e0e4f5f584d020a5f5c5d0e5e0e5e0d)
	(_ent
		(_time 1580965173778)
	)
	(_comp
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int DI -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int LI -4 1 66343(_ent (_in))))
			)
		)
	)
	(_inst Corr_MUXCY 0 4371(_comp .unisim.VCOMPONENTS.MUXCY_L)
		(_port
			((LO)(corr_c))
			((CI)((i 2)))
			((DI)(Syndrome(_object 2)))
			((S)(corr_sel))
		)
		(_use(_ent unisim MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst Corr_XORCY 0 4378(_comp .unisim.VCOMPONENTS.XORCY)
		(_port
			((O)(DCorr))
			((CI)(corr_c))
			((LI)(DIn))
		)
		(_use(_ent unisim XORCY)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4306 \true\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 4307(_array -2((_to i 0 i 6)))))
		(_gen(_int Correct_Value 0 0 4307(_ent)))
		(_port(_int DIn -2 0 4309(_ent(_in))))
		(_port(_int Syndrome 0 0 4310(_ent(_in))))
		(_port(_int DCorr -2 0 4311(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 4323(_array -2((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~132 0 4323(_array -2((_to i 0 i 6)))))
		(_cnst(_int di_index -3 0 4333(_arch gms(_code 3))))
		(_sig(_int corr_sel -2 0 4335(_arch(_uni))))
		(_sig(_int corr_c -2 0 4336(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 4337(_array -2((_to i 0 i 5)))))
		(_sig(_int lut_compare 3 0 4337(_arch(_uni))))
		(_sig(_int lut_corr_val 3 0 4338(_arch(_uni))))
		(_prcs
			(Remove_DI_Index(_arch 0 0 4341(_prcs(_simple)(_trgt(5)(6))(_sens(1)))))
			(line__4369(_arch 1 0 4369(_assignment(_trgt(3))(_sens(5)(6)))))
		)
		(_subprogram
			(_int find_one 2 0 4323(_arch(_func -3)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 4 -1)
)
V 000044 55 4759          1580965173789 IMP
(_unit VHDL(xor18 0 4533(imp 0 4541))
	(_version vde)
	(_time 1580965173790 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 67356d673631317463327f3c3e613160656466646f)
	(_ent
		(_time 1580965173787)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~154413 1 66343(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 1 1 66343(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -3 1 66343(_ent (_out))))
				(_port(_int I0 -3 1 66343(_ent (_in))))
				(_port(_int I1 -3 1 66343(_ent (_in))))
				(_port(_int I2 -3 1 66343(_ent (_in))))
				(_port(_int I3 -3 1 66343(_ent (_in))))
				(_port(_int I4 -3 1 66343(_ent (_in))))
				(_port(_int I5 -3 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -3 1 66343(_ent (_out))))
				(_port(_int CI -3 1 66343(_ent (_in))))
				(_port(_int DI -3 1 66343(_ent (_in))))
				(_port(_int S -3 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -3 1 66343(_ent (_out))))
				(_port(_int CI -3 1 66343(_ent (_in))))
				(_port(_int LI -3 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Using_LUT6 0 4548(_if 1)
		(_inst XOR6_1_LUT 0 4556(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_1))
				((I0)(InA(17)))
				((I1)(InA(16)))
				((I2)(InA(15)))
				((I3)(InA(14)))
				((I4)(InA(13)))
				((I5)(InA(12)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR_1st_MUXCY 0 4568(_comp .unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(xor18_c1))
				((CI)((i 2)))
				((DI)((i 3)))
				((S)(xor6_1))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XOR6_2_LUT 0 4575(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_2))
				((I0)(InA(11)))
				((I1)(InA(10)))
				((I2)(InA(9)))
				((I3)(InA(8)))
				((I4)(InA(7)))
				((I5)(InA(6)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR_2nd_MUXCY 0 4587(_comp .unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(xor18_c2))
				((CI)(xor18_c1))
				((DI)(xor6_1))
				((S)(xor6_2))
			)
			(_use(_ent unisim MUXCY_L)
			)
		)
		(_inst XOR6_3_LUT 0 4594(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_3))
				((I0)(InA(5)))
				((I1)(InA(4)))
				((I2)(InA(3)))
				((I3)(InA(2)))
				((I4)(InA(1)))
				((I5)(InA(0)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR18_XORCY 0 4606(_comp .unisim.VCOMPONENTS.XORCY)
			(_port
				((O)(res))
				((CI)(xor18_c2))
				((LI)(xor6_3))
			)
			(_use(_ent unisim XORCY)
			)
		)
		(_object
			(_sig(_int xor6_1 -2 0 4549(_arch(_uni))))
			(_sig(_int xor6_2 -2 0 4550(_arch(_uni))))
			(_sig(_int xor6_3 -2 0 4551(_arch(_uni))))
			(_sig(_int xor18_c1 -2 0 4552(_arch(_uni))))
			(_sig(_int xor18_c2 -2 0 4553(_arch(_uni))))
		)
	)
	(_generate Not_Using_LUT6 0 4614(_if 2)
		(_object
			(_prcs
				(line__4617(_arch 0 0 4617(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))(0(16))(0(17))))))
			)
		)
		(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))(0(16))(0(17))
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4535 \FALSE\ (_ent gms((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 4537(_array -2((_to i 0 i 17)))))
		(_port(_int InA 0 0 4537(_ent(_in))))
		(_port(_int res -2 0 4538(_ent(_out))))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 8470          1580965173797 IMP
(_unit VHDL(parity 0 4763(imp 0 4777))
	(_version vde)
	(_time 1580965173798 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 67356567613131713d36733c3f606761666065616e)
	(_ent
		(_time 1580965173795)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~154413 1 66343(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 1 1 66343(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int I2 -5 1 66343(_ent (_in))))
				(_port(_int I3 -5 1 66343(_ent (_in))))
				(_port(_int I4 -5 1 66343(_ent (_in))))
				(_port(_int I5 -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int S -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF8
			(_object
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int S -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Using_LUT6 0 4795(_if 6)
		(_generate Single_LUT6 0 4800(_if 7)
			(_inst XOR6_LUT 0 4810(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(Res))
					((I0)(inA6(5)))
					((I1)(inA6(4)))
					((I2)(inA6(3)))
					((I3)(inA6(2)))
					((I4)(inA6(1)))
					((I5)(inA6(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~5~13 0 4801(_scalar (_to i 0 i 5))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 4801(_array -3((_to i 0 i 5)))))
				(_sig(_int inA6 2 0 4801(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 0 0 4804(_prcs(_simple)(_trgt(2(_range 8))(2))(_sens(0)))))
				)
			)
		)
		(_generate Use_MUXF7 0 4826(_if 9)
			(_inst XOR6_LUT 0 4838(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6))
					((I0)(inA7(5)))
					((I1)(inA7(4)))
					((I2)(inA7(3)))
					((I3)(inA7(2)))
					((I4)(inA7(1)))
					((I5)(inA7(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT_N 0 4850(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6n))
					((I0)(inA7(5)))
					((I1)(inA7(4)))
					((I2)(inA7(3)))
					((I3)(inA7(2)))
					((I4)(inA7(1)))
					((I5)(inA7(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT 0 4862(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(Res))
					((I0)(result6))
					((I1)(result6n))
					((S)(inA7(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~13 0 4827(_scalar (_to i 0 i 6))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 4827(_array -3((_to i 0 i 6)))))
				(_sig(_int inA7 4 0 4827(_arch(_uni))))
				(_sig(_int result6 -3 0 4828(_arch(_uni))))
				(_sig(_int result6n -3 0 4829(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 1 0 4832(_prcs(_simple)(_trgt(3(_range 10))(3))(_sens(0)))))
				)
			)
		)
		(_generate Use_MUXF8 0 4873(_if 11)
			(_inst XOR6_LUT1 0 4889(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6_1))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT2_N 0 4901(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6_1n))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT1 0 4913(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(result7_1))
					((I0)(result6_1))
					((I1)(result6_1n))
					((S)(inA8(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_inst XOR6_LUT3 0 4920(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6_2))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT4_N 0 4932(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6_2n))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT2 0 4944(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(result7_1n))
					((I0)(result6_2n))
					((I1)(result6_2))
					((S)(inA8(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_inst MUXF8_LUT 0 4951(_comp .unisim.VCOMPONENTS.MUXF8)
				(_port
					((O)(res))
					((I0)(result7_1))
					((I1)(result7_1n))
					((S)(inA8(7)))
				)
				(_use(_ent unisim MUXF8)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~7~13 0 4874(_scalar (_to i 0 i 7))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 4874(_array -3((_to i 0 i 7)))))
				(_sig(_int inA8 6 0 4874(_arch(_uni))))
				(_sig(_int result6_1 -3 0 4875(_arch(_uni))))
				(_sig(_int result6_1n -3 0 4876(_arch(_uni))))
				(_sig(_int result6_2 -3 0 4877(_arch(_uni))))
				(_sig(_int result6_2n -3 0 4878(_arch(_uni))))
				(_sig(_int result7_1 -3 0 4879(_arch(_uni))))
				(_sig(_int result7_1n -3 0 4880(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 2 0 4883(_prcs(_simple)(_trgt(6(_range 12))(6))(_sens(0)))))
				)
			)
		)
	)
	(_generate Not_Using_LUT6 0 4962(_if 13)
		(_object
			(_prcs
				(line__4964(_arch 3 0 4964(_assignment(_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4765 \true\ (_ent gms((i 1)))))
		(_gen(_int C_SIZE -2 0 4766 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~12 0 4769(_array -3((_to i 0 c 14)))))
		(_port(_int InA 0 0 4769(_ent(_in))))
		(_port(_int Res -3 0 4770(_ent(_out))))
		(_prcs
			(line__0(_int 4 0 0(_prcs)))
		)
		(_subprogram
			(_int ParityGen 5 0 4783(_arch(_func -3(_range(_to 0 2147483647)))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018 514)
		(33686018 131586)
		(33686018 33686018)
	)
	(_model . IMP 15 -1)
)
V 000046 55 3052          1580965173807 trans
(_unit VHDL(ecc_gen 0 5027(trans 0 5059))
	(_version vde)
	(_time 1580965173808 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 77247076732020627025602d237122717271747174)
	(_ent
		(_time 1580965173805)
	)
	(_generate columns 0 5122(_for 3 )
		(_generate column0 0 5124(_if 10)
			(_object
				(_prcs
					(line__5125(_arch 0 0 5125(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_combos3 0 5128(_if 11)
			(_object
				(_prcs
					(line__5129(_arch 1 0 5129(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_combos5 0 5132(_if 12)
			(_object
				(_prcs
					(line__5133(_arch 2 0 5133(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_datawidth 0 5136(_if 13)
			(_object
				(_prcs
					(line__5137(_arch 3 0 5137(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_gen 0 5140(_if 14)
			(_object
				(_prcs
					(line__5141(_arch 4 0 5141(_assignment(_trgt(1(_object 5)))(_sens(1(_index 15)))(_mon)(_read(1(_index 16))))))
				)
			)
		)
		(_generate out_assign 0 5144(_for 4 )
			(_object
				(_cnst(_int s 4 0 5144(_arch)))
				(_prcs
					(line__5145(_arch 5 0 5145(_assignment(_trgt(0(_index 17)))(_sens(1(_object 5(_object 6))))(_read(1(_object 5(_object 6)))))))
				)
			)
			(_part (1(_object 5(_object 6)))
			)
		)
		(_object
			(_cnst(_int n 3 0 5122(_arch)))
			(_type(_int ~INTEGER~range~ECC_WIDTH-1~downto~0~136 0 5144(_scalar (_dto c 18 i 0))))
		)
	)
	(_object
		(_gen(_int CODE_WIDTH -1 0 5029 \72\ (_ent gms((i 72)))))
		(_gen(_int ECC_WIDTH -1 0 5030 \8\ (_ent gms((i 8)))))
		(_gen(_int DATA_WIDTH -1 0 5031 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~12 0 5055(_array -2((_dto c 19 i 0)))))
		(_port(_int h_rows 0 0 5055(_ent(_out))))
		(_cnst(_int COMBOS_3 -1 0 5115(_arch gms(_code 20))))
		(_cnst(_int COMBOS_5 -1 0 5116(_arch gms(_code 21))))
		(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~134 0 5118(_array -2((_dto c 22 i 0)))))
		(_type(_int twoDarray 0 5118(_array 1((_dto c 23 i 0)))))
		(_sig(_int ht_matrix 2 0 5119(_arch(_uni))))
		(_type(_int ~INTEGER~range~CODE_WIDTH-1~downto~0~135 0 5122(_scalar (_dto c 24 i 0))))
		(_prcs
			(line__0(_int 6 0 0(_prcs)))
		)
		(_subprogram
			(_int factorial 7 0 5064(_arch(_func -1)))
			(_int combos 8 0 5078(_arch(_func)))
			(_int next_combo 9 0 5084(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(197379)
		(50529027 3)
		(50529027 197379)
		(3)
	)
	(_model . trans 25 -1)
)
V 000055 55 24756         1580965173829 implementation
(_unit VHDL(lite_ecc_reg 0 5300(implementation 0 5461))
	(_version vde)
	(_time 1580965173830 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 87d4d68989d1d7918287d48492ddd5818482d180858182)
	(_ent
		(_time 1580965173819)
	)
	(_inst I_AXI_LITE_IF 0 5682(_ent . axi_lite_if)
		(_gen
			((C_S_AXI_ADDR_WIDTH)(_code 59))
			((C_S_AXI_DATA_WIDTH)(_code 60))
			((C_REGADDR_WIDTH)(_code 61))
			((C_DWIDTH)(_code 62))
		)
		(_port
			((LMB_Clk)(S_AXI_AClk))
			((LMB_Rst)(S_AXI_AReset))
			((S_AXI_AWADDR)(AXI_CTRL_AWADDR))
			((S_AXI_AWVALID)(AXI_CTRL_AWVALID))
			((S_AXI_AWREADY)(AXI_CTRL_AWREADY))
			((S_AXI_WDATA)(AXI_CTRL_WDATA))
			((S_AXI_WSTRB)(axi_lite_wstrb_int))
			((S_AXI_WVALID)(AXI_CTRL_WVALID))
			((S_AXI_WREADY)(AXI_CTRL_WREADY))
			((S_AXI_BRESP)(AXI_CTRL_BRESP))
			((S_AXI_BVALID)(AXI_CTRL_BVALID))
			((S_AXI_BREADY)(AXI_CTRL_BREADY))
			((S_AXI_ARADDR)(AXI_CTRL_ARADDR))
			((S_AXI_ARVALID)(AXI_CTRL_ARVALID))
			((S_AXI_ARREADY)(AXI_CTRL_ARREADY))
			((S_AXI_RDATA)(AXI_CTRL_RDATA))
			((S_AXI_RRESP)(AXI_CTRL_RRESP))
			((S_AXI_RVALID)(AXI_CTRL_RVALID))
			((S_AXI_RREADY)(AXI_CTRL_RREADY))
			((RegWr)(RegWr_i))
			((RegWrData)(RegWrData_i))
			((RegAddr)(RegAddr_i))
			((RegRdData)(RegRdData_i))
		)
	)
	(_generate GEN_ADDR_REG_SNG 0 5793(_if 63)
		(_generate GEN_L_ADDR 0 5820(_for 48 )
			(_object
				(_cnst(_int i 48 0 5820(_arch)))
				(_prcs
					(line__5822(_arch 9 0 5822(_assignment(_trgt(59(_object 58))))))
				)
			)
		)
		(_generate GEN_ADDR 0 5829(_for 49 )
			(_generate GEN_FA_LITE 0 5832(_if 64)
				(_object
					(_prcs
						(line__5834(_arch 10 0 5834(_assignment(_trgt(59(_object 59)))(_sens(57(_object 59)))(_read(57(_object 59))))))
					)
				)
				(_part (57(_object 59))
				)
			)
			(_generate GEN_FA_AXI 0 5837(_if 65)
				(_object
					(_prcs
						(line__5841(_arch 11 0 5841(_assignment(_trgt(59(_object 59)))(_sens(57(_object 59))(65(_object 59))(29))(_read(57(_object 59))(65(_object 59))))))
					)
				)
				(_part (57(_object 59))(65(_object 59))
				)
			)
			(_object
				(_cnst(_int i 49 0 5829(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1345 0 5796(_scalar (_range 66))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1346 0 5796(_array -3((_range 67)))))
			(_sig(_int BRAM_Addr_A_d3 47 0 5796(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 5820(_scalar (_dto c 68 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 5829(_scalar (_range 69))))
			(_prcs
				(BRAM_ADDR_REG(_arch 8 0 5800(_prcs(_trgt(57)(58)(65))(_sens(0)(57)(58)(65)(26)(28))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ADDR_REG_DUAL 0 5863(_if 70)
		(_generate GEN_L_ADDR 0 5897(_for 52 )
			(_object
				(_cnst(_int i 52 0 5897(_arch)))
				(_prcs
					(line__5899(_arch 13 0 5899(_assignment(_trgt(59(_object 60))))))
				)
			)
		)
		(_generate GEN_ADDR 0 5907(_for 53 )
			(_generate GEN_FA_LITE 0 5910(_if 71)
				(_object
					(_prcs
						(line__5914(_arch 14 0 5914(_assignment(_trgt(59(_object 61)))(_sens(57(_object 61))(66(_object 61))(29))(_read(57(_object 61))(66(_object 61))))))
					)
				)
				(_part (57(_object 61))(66(_object 61))
				)
			)
			(_generate GEN_FA_AXI 0 5917(_if 72)
				(_object
					(_prcs
						(line__5921(_arch 15 0 5921(_assignment(_trgt(59(_object 61)))(_sens(57(_object 61))(68(_object 61))(29))(_read(57(_object 61))(68(_object 61))))))
					)
				)
				(_part (57(_object 61))(68(_object 61))
				)
			)
			(_object
				(_cnst(_int i 53 0 5907(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1347 0 5866(_scalar (_range 73))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1348 0 5866(_array -3((_range 74)))))
			(_sig(_int BRAM_Addr_B_d1 51 0 5866(_arch(_uni((_others(i 2)))))))
			(_sig(_int BRAM_Addr_B_d2 51 0 5867(_arch(_uni((_others(i 2)))))))
			(_sig(_int BRAM_Addr_B_d3 51 0 5868(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~1349 0 5897(_scalar (_dto c 75 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1350 0 5907(_scalar (_range 76))))
			(_prcs
				(BRAM_ADDR_REG(_arch 12 0 5872(_prcs(_trgt(57)(66)(67)(68))(_sens(0)(57)(66)(67)(68)(26)(27)(28))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate FAULT_INJECT 0 5935(_if 77)
		(_generate GEN_32_FAULT 0 5949(_if 78)
			(_object
				(_prcs
					(line__5952(_arch 16 0 5952(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__5953(_arch 17 0 5953(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 18 0 5957(_prcs(_simple)(_trgt(63(t_0_31))(63)(64))(_sens(0))(_read(33)(41)(45)(1)(21)))))
				)
			)
		)
		(_generate GEN_64_FAULT 0 5988(_if 79)
			(_object
				(_prcs
					(line__5991(_arch 19 0 5991(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__5992(_arch 20 0 5992(_assignment(_trgt(42))(_sens(37)(39)))))
					(line__5993(_arch 21 0 5993(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 22 0 5996(_prcs(_simple)(_trgt(63(t_0_31))(63(t_32_63))(63)(64))(_sens(0))(_read(33)(41)(42)(45)(1)(21)))))
				)
			)
		)
		(_generate GEN_128_FAULT 0 6031(_if 80)
			(_object
				(_prcs
					(line__6034(_arch 23 0 6034(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__6035(_arch 24 0 6035(_assignment(_trgt(42))(_sens(37)(39)))))
					(line__6036(_arch 25 0 6036(_assignment(_trgt(43))(_sens(37)(39)))))
					(line__6037(_arch 26 0 6037(_assignment(_trgt(44))(_sens(37)(39)))))
					(line__6038(_arch 27 0 6038(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 28 0 6042(_prcs(_simple)(_trgt(63(t_0_31))(63(t_32_63))(63(t_64_95))(63(t_96_127))(63)(64))(_sens(0))(_read(33)(41)(42)(43)(44)(45)(1)(21)))))
				)
			)
		)
	)
	(_generate NO_FAULT_INJECT 0 6080(_if 81)
		(_object
			(_prcs
				(line__6082(_arch 29 0 6082(_assignment(_trgt(63)))))
				(line__6083(_arch 30 0 6083(_assignment(_trgt(64)))))
			)
		)
	)
	(_generate CE_FAILING_REGISTERS 0 6092(_if 82)
		(_object
			(_prcs
				(line__6100(_arch 31 0 6100(_assignment(_trgt(47))(_sens(48(30))(22)))))
				(CE_FailingReg(_arch 32 0 6103(_prcs(_simple)(_trgt(46(_range 83))(46))(_sens(0))(_read(47)(59(_range 84))(1)))))
			)
		)
	)
	(_generate NO_CE_FAILING_REGISTERS 0 6177(_if 85)
		(_object
			(_prcs
				(line__6179(_arch 33 0 6179(_assignment(_trgt(46)))))
			)
		)
	)
	(_generate ECC_STATUS_REGISTERS 0 6281(_if 86)
		(_object
			(_prcs
				(line__6285(_arch 34 0 6285(_assignment(_alias((ECC_StatusReg_WE(30))(Sl_CE)))(_trgt(49(30)))(_sens(24)))))
				(line__6286(_arch 35 0 6286(_assignment(_alias((ECC_StatusReg_WE(31))(Sl_UE)))(_trgt(49(31)))(_sens(25)))))
				(StatusReg(_arch 36 0 6288(_prcs(_trgt(48(31))(48(30))(48))(_sens(0)(33(31))(33(30))(37)(39)(1)(24)(25))(_dssslsensitivity 1))))
				(line__6315(_arch 37 0 6315(_assignment(_trgt(51))(_sens(37)(39)))))
				(EnableIRQReg(_arch 38 0 6317(_prcs(_trgt(50(31))(50(30))(50))(_sens(0)(33(31))(33(30))(1))(_dssslsensitivity 1)(_read(51)))))
				(line__6331(_arch 39 0 6331(_assignment(_trgt(2))(_sens(48(31))(48(30))(50(31))(50(30))))))
				(REG_UE(_arch 40 0 6340(_prcs(_trgt(62))(_sens(0)(48(31))(61)(62)(1)(25))(_dssslsensitivity 1))))
				(line__6358(_arch 41 0 6358(_assignment(_alias((ECC_UE)(ECC_UE_i)))(_simpleassign BUF)(_trgt(3))(_sens(62)))))
			)
		)
	)
	(_generate NO_ECC_STATUS_REGISTERS 0 6371(_if 87)
		(_object
			(_prcs
				(line__6373(_arch 42 0 6373(_assignment(_trgt(50)))))
				(line__6374(_arch 43 0 6374(_assignment(_trgt(48)))))
				(line__6375(_arch 44 0 6375(_assignment(_alias((Interrupt)(_string \"0"\)))(_trgt(2)))))
				(line__6376(_arch 45 0 6376(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
			)
		)
	)
	(_generate GEN_ECC_ONOFF 0 6385(_if 88)
		(_object
			(_prcs
				(line__6388(_arch 46 0 6388(_assignment(_trgt(53))(_sens(37)(39)))))
				(EnableIRQReg(_arch 47 0 6390(_prcs(_trgt(52(31)))(_sens(0)(33(31))(1))(_dssslsensitivity 1)(_read(53)))))
				(line__6407(_arch 48 0 6407(_assignment(_alias((Enable_ECC_i)(ECC_OnOffReg(31))))(_simpleassign BUF)(_trgt(61))(_sens(52(31))))))
				(line__6408(_arch 49 0 6408(_assignment(_alias((Enable_ECC)(Enable_ECC_i)))(_simpleassign BUF)(_trgt(20))(_sens(61)))))
			)
		)
		(_part (52(31))
		)
	)
	(_generate GEN_NO_ECC_ONOFF 0 6417(_if 89)
		(_object
			(_prcs
				(line__6419(_arch 50 0 6419(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(20)))))
				(line__6425(_arch 51 0 6425(_assignment(_trgt(52(31))))))
			)
		)
	)
	(_generate CE_COUNTER 0 6437(_if 90)
		(_object
			(_type(_int ~NATURAL~range~31-C_CE_COUNTER_WIDTH~to~31~13 0 6439(_scalar (_to c 91 i 31))))
			(_type(_int ~STD_LOGIC_VECTOR{31-C_CE_COUNTER_WIDTH~to~31}~13 0 6439(_array -3((_to c 92 i 31)))))
			(_sig(_int CE_CounterReg_plus_1 55 0 6439(_arch(_uni))))
			(_prcs
				(line__6442(_arch 52 0 6442(_assignment(_trgt(55))(_sens(37)(39)))))
				(line__6449(_arch 53 0 6449(_assignment(_trgt(56))(_sens(69(_index 93))(23))(_read(69(_index 94))))))
				(CountReg(_arch 54 0 6454(_prcs(_trgt(54))(_sens(0)(33(_range 95))(55)(56)(69(_range 96))(1))(_dssslsensitivity 1)(_read(33(_range 97))(69(_range 98))))))
				(line__6468(_arch 55 0 6468(_assignment(_trgt(69))(_sens(54)))))
			)
		)
	)
	(_generate GEN_REG_32_DATA 0 6493(_if 99)
		(_object
			(_prcs
				(SelRegRdData(_arch 56 0 6496(_prcs(_simple)(_trgt(35(_range 100))(35(t_0_31))(35(_range 101))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_generate GEN_REG_64_DATA 0 6546(_if 102)
		(_object
			(_prcs
				(SelRegRdData(_arch 57 0 6549(_prcs(_simple)(_trgt(35(_range 103))(35(t_0_31))(35(_range 104))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_generate GEN_REG_128_DATA 0 6600(_if 105)
		(_object
			(_prcs
				(SelRegRdData(_arch 58 0 6603(_prcs(_simple)(_trgt(35(_range 106))(35(t_0_31))(35(_range 107))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 5304(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 5304(_ent gms(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 5307 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 5310 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 5313 \1\ (_ent gms((i 1)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -2 0 5316 \2\ (_ent gms((i 2)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 5321 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 5324 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC_WIDTH -2 0 5329 \8\ (_ent gms((i 8)))))
		(_gen(_int C_FAULT_INJECT -2 0 5332 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 5335 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -2 0 5342 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -2 0 5345 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -2 0 5348 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -2 0 5351 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -2 0 5354 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -2 0 5357 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 5367(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 5368(_ent(_in))))
		(_port(_int Interrupt -3 0 5375(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 5376(_ent(_out((i 2))))))
		(_port(_int AXI_CTRL_AWVALID -3 0 5384(_ent(_in))))
		(_port(_int AXI_CTRL_AWREADY -3 0 5385(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 5386(_array -3((_dto c 108 i 0)))))
		(_port(_int AXI_CTRL_AWADDR 1 0 5386(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 5390(_array -3((_dto c 109 i 0)))))
		(_port(_int AXI_CTRL_WDATA 2 0 5390(_ent(_in))))
		(_port(_int AXI_CTRL_WVALID -3 0 5391(_ent(_in))))
		(_port(_int AXI_CTRL_WREADY -3 0 5392(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5396(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_CTRL_BRESP 3 0 5396(_ent(_out))))
		(_port(_int AXI_CTRL_BVALID -3 0 5397(_ent(_out))))
		(_port(_int AXI_CTRL_BREADY -3 0 5398(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~122 0 5402(_array -3((_dto c 110 i 0)))))
		(_port(_int AXI_CTRL_ARADDR 4 0 5402(_ent(_in))))
		(_port(_int AXI_CTRL_ARVALID -3 0 5403(_ent(_in))))
		(_port(_int AXI_CTRL_ARREADY -3 0 5404(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~124 0 5408(_array -3((_dto c 111 i 0)))))
		(_port(_int AXI_CTRL_RDATA 5 0 5408(_ent(_out))))
		(_port(_int AXI_CTRL_RRESP 3 0 5409(_ent(_out))))
		(_port(_int AXI_CTRL_RVALID -3 0 5410(_ent(_out))))
		(_port(_int AXI_CTRL_RREADY -3 0 5411(_ent(_in))))
		(_port(_int Enable_ECC -3 0 5419(_ent(_out))))
		(_port(_int FaultInjectClr -3 0 5422(_ent(_in))))
		(_port(_int CE_Failing_We -3 0 5425(_ent(_in))))
		(_port(_int CE_CounterReg_Inc -3 0 5431(_ent(_in))))
		(_port(_int Sl_CE -3 0 5434(_ent(_in))))
		(_port(_int Sl_UE -3 0 5436(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 5439(_array -3((_range 112)))))
		(_port(_int BRAM_Addr_A 6 0 5439(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~126 0 5440(_array -3((_range 113)))))
		(_port(_int BRAM_Addr_B 7 0 5440(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 5441(_ent(_in))))
		(_port(_int Active_Wr -3 0 5442(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~12 0 5448(_array -3((_to i 0 c 114)))))
		(_port(_int FaultInjectData 8 0 5448(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ECC_WIDTH-1}~12 0 5449(_array -3((_to i 0 c 115)))))
		(_port(_int FaultInjectECC 9 0 5449(_ent(_out))))
		(_cnst(_int C_RESET_ACTIVE -3 0 5482(_arch((i 2)))))
		(_cnst(_int IF_IS_AXI4 -4 0 5486(_arch gms(_code 116))))
		(_cnst(_int IF_IS_AXI4LITE -4 0 5487(_arch gms(_code 117))))
		(_cnst(_int C_HAS_FAULT_INJECT -4 0 5494(_arch gms(_code 118))))
		(_cnst(_int C_HAS_CE_FAILING_REGISTERS -4 0 5495(_arch gms(_code 119))))
		(_cnst(_int C_HAS_UE_FAILING_REGISTERS -4 0 5496(_arch gms(_code 120))))
		(_cnst(_int C_HAS_ECC_STATUS_REGISTERS -4 0 5497(_arch gms(_code 121))))
		(_cnst(_int C_HAS_ECC_ONOFF -4 0 5498(_arch gms(_code 122))))
		(_cnst(_int C_HAS_CE_COUNTER -4 0 5499(_arch gms(_code 123))))
		(_cnst(_int C_REGADDR_WIDTH -2 0 5505(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 5506(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_StatusReg 10 0 5506(_arch(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~131 0 5507(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_EnableIRQReg 11 0 5507(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~133 0 5508(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_OnOffReg 12 0 5508(_arch(_string \"00000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~135 0 5509(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_CounterReg 13 0 5509(_arch(_string \"00000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~137 0 5511(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_31_0 14 0 5511(_arch(_string \"01000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~139 0 5512(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_63_31 15 0 5512(_arch(_string \"01000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1311 0 5513(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_95_64 16 0 5513(_arch(_string \"01000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1313 0 5514(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_127_96 17 0 5514(_arch(_string \"01000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1315 0 5516(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingECC 18 0 5516(_arch(_string \"01100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1317 0 5518(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingAddress_31_0 19 0 5518(_arch(_string \"01110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1319 0 5519(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingAddress_63_32 20 0 5519(_arch(_string \"01110001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1321 0 5521(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_31_0 21 0 5521(_arch(_string \"10000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1323 0 5522(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_63_31 22 0 5522(_arch(_string \"10000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1325 0 5523(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_95_64 23 0 5523(_arch(_string \"10000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1327 0 5524(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_127_96 24 0 5524(_arch(_string \"10000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1329 0 5526(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingECC 25 0 5526(_arch(_string \"10100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1331 0 5528(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingAddress_31_0 26 0 5528(_arch(_string \"10110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1333 0 5529(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingAddress_63_32 27 0 5529(_arch(_string \"10110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1335 0 5531(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_31_0 28 0 5531(_arch(_string \"11000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1337 0 5532(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_63_32 29 0 5532(_arch(_string \"11000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1339 0 5533(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_95_64 30 0 5533(_arch(_string \"11000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1341 0 5534(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_127_96 31 0 5534(_arch(_string \"11000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1343 0 5536(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectECC 32 0 5536(_arch(_string \"11100000"\))))
		(_cnst(_int C_ECC_STATUS_CE -6 0 5542(_arch((i 30)))))
		(_cnst(_int C_ECC_STATUS_UE -6 0 5543(_arch((i 31)))))
		(_cnst(_int C_ECC_STATUS_WIDTH -6 0 5544(_arch((i 2)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_CE -6 0 5545(_arch((i 30)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_UE -6 0 5546(_arch((i 31)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_WIDTH -6 0 5547(_arch((i 2)))))
		(_cnst(_int C_ECC_ON_OFF_WIDTH -6 0 5548(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~C_S_AXI_ADDR_WIDTH}~13 0 5553(_array -3((_dto i 31 c 124)))))
		(_cnst(_int MSB_ZERO 33 0 5553(_arch((_others(i 2))))))
		(_sig(_int S_AXI_AReset -3 0 5563(_arch(_uni))))
		(_cnst(_int C_DWIDTH -2 0 5569(_arch((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~13 0 5570(_array -3((_to i 0 i 31)))))
		(_sig(_int RegWrData 34 0 5570(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWrData_i 34 0 5571(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegRdData 34 0 5575(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegRdData_i 34 0 5576(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REGADDR_WIDTH-1}~13 0 5580(_array -3((_to i 0 i 7)))))
		(_sig(_int RegAddr 35 0 5580(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegAddr_i 35 0 5581(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWr -3 0 5585(_arch(_uni))))
		(_sig(_int RegWr_i -3 0 5586(_arch(_uni))))
		(_sig(_int FaultInjectData_WE_0 -3 0 5591(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_1 -3 0 5592(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_2 -3 0 5593(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_3 -3 0 5594(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectECC_WE -3 0 5596(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 5600(_array -3((_to i 0 i 31)))))
		(_sig(_int CE_FailingAddress 36 0 5600(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_Failing_We_i -3 0 5601(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_STATUS_WIDTH~to~31}~13 0 5612(_array -3((_to i 30 i 31)))))
		(_sig(_int ECC_StatusReg 37 0 5612(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_StatusReg_WE 37 0 5613(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_ENABLE_IRQ_WIDTH~to~31}~13 0 5614(_array -3((_to i 30 i 31)))))
		(_sig(_int ECC_EnableIRQReg 38 0 5614(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_EnableIRQReg_WE -3 0 5615(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_ON_OFF_WIDTH~to~31}~13 0 5618(_array -3((_to i 31 i 31)))))
		(_sig(_int ECC_OnOffReg 39 0 5618(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_OnOffReg_WE -3 0 5619(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_CE_COUNTER_WIDTH~to~31}~13 0 5622(_array -3((_to c 125 i 31)))))
		(_sig(_int CE_CounterReg 40 0 5622(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_CounterReg_WE -3 0 5623(_arch(_uni((i 2))))))
		(_sig(_int CE_CounterReg_Inc_i -3 0 5624(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 5631(_array -3((_range 126)))))
		(_sig(_int BRAM_Addr_A_d1 41 0 5631(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_A_d2 41 0 5632(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 5633(_array -3((_dto c 127 i 0)))))
		(_sig(_int FailingAddr_Ld 42 0 5633(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH/8-1~downto~0}~13 0 5635(_array -3((_dto c 128 i 0)))))
		(_sig(_int axi_lite_wstrb_int 43 0 5635(_arch(_uni((_others(i 2)))))))
		(_sig(_int Enable_ECC_i -3 0 5637(_arch(_uni((i 2))))))
		(_sig(_int ECC_UE_i -3 0 5638(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 5641(_array -3((_to i 0 c 129)))))
		(_sig(_int FaultInjectData_i 44 0 5641(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ECC_WIDTH-1}~13 0 5642(_array -3((_to i 0 c 130)))))
		(_sig(_int FaultInjectECC_i 45 0 5642(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__5652(_arch 0 0 5652(_assignment(_trgt(30))(_sens(63)))))
			(line__5653(_arch 1 0 5653(_assignment(_trgt(31))(_sens(64)))))
			(line__5659(_arch 2 0 5659(_assignment(_trgt(32))(_sens(1)))))
			(line__5728(_arch 3 0 5728(_assignment(_alias((RegWr)(RegWr_i)))(_simpleassign BUF)(_trgt(39))(_sens(40)))))
			(line__5729(_arch 4 0 5729(_assignment(_alias((RegWrData)(RegWrData_i)))(_trgt(33))(_sens(34)))))
			(line__5730(_arch 5 0 5730(_assignment(_alias((RegAddr)(RegAddr_i)))(_trgt(37))(_sens(38)))))
			(line__5731(_arch 6 0 5731(_assignment(_alias((RegRdData_i)(RegRdData)))(_trgt(36))(_sens(35)))))
			(line__5777(_arch 7 0 5777(_assignment(_trgt(60)))))
		)
		(_subprogram
			(_ext Equal_String(3 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(514)
		(514)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(877221953)
		(877221953 1163151692)
	)
	(_model . implementation 131 -1)
)
V 000055 55 38289         1580965173854 implementation
(_unit VHDL(axi_lite 0 6884(implementation 0 7102))
	(_version vde)
	(_time 1580965173855 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code a6f5a5f0a8f1fbb3f0a8f3a5bffdf3a0a3a0a7a1aea0af)
	(_ent
		(_time 1580965173843)
	)
	(_generate GEN_NO_REGS 0 7309(_if 96)
		(_generate GEN_DIS_ECC 0 7335(_if 97)
			(_object
				(_prcs
					(line__7336(_arch 13 0 7336(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(98)))))
				)
			)
		)
		(_object
			(_prcs
				(line__7312(_arch 0 0 7312(_assignment(_alias((AXI_CTRL_AWREADY)(_string \"0"\)))(_trgt(23)))))
				(line__7313(_arch 1 0 7313(_assignment(_alias((AXI_CTRL_WREADY)(_string \"0"\)))(_trgt(27)))))
				(line__7314(_arch 2 0 7314(_assignment(_trgt(28)))))
				(line__7315(_arch 3 0 7315(_assignment(_alias((AXI_CTRL_BVALID)(_string \"0"\)))(_trgt(29)))))
				(line__7316(_arch 4 0 7316(_assignment(_alias((AXI_CTRL_ARREADY)(_string \"0"\)))(_trgt(33)))))
				(line__7317(_arch 5 0 7317(_assignment(_trgt(34)))))
				(line__7318(_arch 6 0 7318(_assignment(_trgt(35)))))
				(line__7319(_arch 7 0 7319(_assignment(_alias((AXI_CTRL_RVALID)(_string \"0"\)))(_trgt(36)))))
				(line__7322(_arch 8 0 7322(_assignment(_trgt(92)))))
				(line__7323(_arch 9 0 7323(_assignment(_trgt(93)))))
				(line__7326(_arch 10 0 7326(_assignment(_alias((ECC_Interrupt)(_string \"0"\)))(_trgt(2)))))
				(line__7327(_arch 11 0 7327(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
				(line__7329(_arch 12 0 7329(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(106)))))
			)
		)
	)
	(_generate GEN_REGS 0 7370(_if 98)
		(_inst I_LITE_ECC_REG 0 7385(_ent . lite_ecc_reg)
			(_gen
				((C_S_AXI_PROTOCOL)(_code 99))
				((C_S_AXI_ADDR_WIDTH)(_code 100))
				((C_S_AXI_DATA_WIDTH)(_code 101))
				((C_SINGLE_PORT_BRAM)(_code 102))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 103))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 104))
				((C_ECC_WIDTH)(_code 105))
				((C_FAULT_INJECT)(_code 106))
				((C_ECC_ONOFF_RESET_VALUE)(_code 107))
				((C_CE_FAILING_REGISTERS)(_code 108))
				((C_UE_FAILING_REGISTERS)(_code 109))
				((C_ECC_STATUS_REGISTERS)(_code 110))
				((C_ECC_ONOFF_REGISTER)(_code 111))
				((C_CE_COUNTER_WIDTH)(_code 112))
			)
			(_port
				((S_AXI_AClk)(S_AXI_AClk))
				((S_AXI_AResetn)(S_AXI_AResetn))
				((Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((AXI_CTRL_AWVALID)(AXI_CTRL_AWVALID))
				((AXI_CTRL_AWREADY)(AXI_CTRL_AWREADY))
				((AXI_CTRL_AWADDR)(AXI_CTRL_AWADDR))
				((AXI_CTRL_WDATA)(AXI_CTRL_WDATA))
				((AXI_CTRL_WVALID)(AXI_CTRL_WVALID))
				((AXI_CTRL_WREADY)(AXI_CTRL_WREADY))
				((AXI_CTRL_BRESP)(AXI_CTRL_BRESP))
				((AXI_CTRL_BVALID)(AXI_CTRL_BVALID))
				((AXI_CTRL_BREADY)(AXI_CTRL_BREADY))
				((AXI_CTRL_ARADDR)(AXI_CTRL_ARADDR))
				((AXI_CTRL_ARVALID)(AXI_CTRL_ARVALID))
				((AXI_CTRL_ARREADY)(AXI_CTRL_ARREADY))
				((AXI_CTRL_RDATA)(AXI_CTRL_RDATA))
				((AXI_CTRL_RRESP)(AXI_CTRL_RRESP))
				((AXI_CTRL_RVALID)(AXI_CTRL_RVALID))
				((AXI_CTRL_RREADY)(AXI_CTRL_RREADY))
				((Enable_ECC)(Enable_ECC))
				((FaultInjectClr)(FaultInjectClr))
				((CE_Failing_We)(CE_Failing_We))
				((CE_CounterReg_Inc)(CE_Failing_We))
				((Sl_CE)(Sl_CE))
				((Sl_UE)(Sl_UE))
				((BRAM_Addr_A)(BRAM_Addr_A_i(_range 113)))
				((BRAM_Addr_B)(BRAM_Addr_B_i(_range 114)))
				((BRAM_Addr_En)(BRAM_Addr_En))
				((Active_Wr)(Active_Wr))
				((FaultInjectData)(FaultInjectData))
				((FaultInjectECC)(FaultInjectECC))
			)
		)
		(_object
			(_prcs
				(line__7459(_arch 14 0 7459(_assignment(_trgt(84))(_sens(61)))))
				(line__7460(_arch 15 0 7460(_assignment(_trgt(85))(_sens(96)(98)))))
				(line__7461(_arch 16 0 7461(_assignment(_trgt(105))(_sens(99)(100)(101)(102)))))
				(REG_BVALID_CNT(_arch 17 0 7468(_prcs(_trgt(61))(_sens(0)(1)(60))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ADDR 0 7569(_for 34 )
		(_generate GEN_ADDR_SNG_PORT 0 7578(_if 115)
			(_object
				(_prcs
					(line__7591(_arch 28 0 7591(_assignment(_trgt(78(_object 25)))(_sens(4(_object 25))(14(_object 25))(15)(51))(_read(4(_object 25))(14(_object 25))))))
				)
			)
		)
		(_generate GEN_ADDR_DUAL_PORT 0 7607(_if 116)
			(_object
				(_prcs
					(line__7609(_arch 29 0 7609(_assignment(_trgt(78(_object 25)))(_sens(4(_object 25)))(_read(4(_object 25))))))
					(line__7610(_arch 30 0 7610(_assignment(_trgt(80(_object 25)))(_sens(14(_object 25)))(_read(14(_object 25))))))
				)
			)
			(_part (4(_object 25))(14(_object 25))
			)
		)
		(_object
			(_cnst(_int i 34 0 7569(_arch)))
		)
	)
	(_generate GEN_ARREADY 0 7633(_if 117)
		(_object
			(_prcs
				(REG_ARREADY(_arch 31 0 7636(_prcs(_trgt(55))(_sens(0)(1)(15)(21)(50)(55)(70))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ARREADY_ECC 0 7667(_if 118)
		(_object
			(_prcs
				(line__7669(_arch 32 0 7669(_assignment(_alias((axi_arready_int)(axi_arready_reg)))(_simpleassign BUF)(_trgt(55))(_sens(54)))))
			)
		)
	)
	(_generate GEN_WRDATA 0 7692(_for 35 )
		(_generate GEN_NO_ECC 0 7701(_if 119)
			(_object
				(_prcs
					(line__7703(_arch 33 0 7703(_assignment(_trgt(83(_object 26)))(_sens(7(_object 26)))(_read(7(_object 26))))))
				)
			)
			(_part (7(_object 26))
			)
		)
		(_generate GEN_W_ECC 0 7714(_if 120)
			(_object
				(_prcs
					(line__7716(_arch 34 0 7716(_assignment(_trgt(83(_object 26)))(_sens(92(_object 26))(103(_object 26)))(_read(92(_object 26))(103(_object 26))))))
				)
			)
			(_part (92(_object 26))(103(_object 26))
			)
		)
		(_object
			(_cnst(_int i 35 0 7692(_arch)))
		)
	)
	(_generate GEN_R 0 7819(_if 121)
		(_object
			(_prcs
				(REG_RVALID(_arch 40 0 7829(_prcs(_trgt(67))(_sens(0)(1)(21)(65)(67)(70))(_dssslsensitivity 1))))
				(REG_RLAST(_arch 41 0 7857(_prcs(_trgt(70))(_sens(0)(1)(21)(68)(70))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_R_ECC 0 7888(_if 122)
		(_object
			(_prcs
				(REG_RVALID(_arch 42 0 7898(_prcs(_trgt(67))(_sens(0)(1)(21)(66)(67)(70))(_dssslsensitivity 1))))
				(REG_RLAST(_arch 43 0 7926(_prcs(_trgt(70))(_sens(0)(1)(21)(69)(70))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate RDATA_NO_ECC 0 7967(_if 123)
		(_generate GEN_RDATA_SNG_PORT 0 7977(_if 124)
			(_object
				(_prcs
					(line__7979(_arch 45 0 7979(_assignment(_trgt(71(_range 125)))(_sens(42(_range 126)))(_read(42(_range 127))))))
				)
			)
		)
		(_generate GEN_RDATA_DUAL_PORT 0 7988(_if 128)
			(_object
				(_prcs
					(line__7990(_arch 46 0 7990(_assignment(_trgt(71(_range 129)))(_sens(47(_range 130)))(_read(47(_range 131))))))
				)
			)
		)
		(_object
			(_prcs
				(line__7970(_arch 44 0 7970(_assignment(_trgt(17))(_sens(71)))))
			)
		)
	)
	(_generate RDATA_W_ECC 0 8002(_if 132)
		(_generate RDATA_W_HAMMING 0 8048(_if 133)
			(_inst PARITY_CHK4 0 8076(_ent . Parity)
				(_gen
					((C_USE_LUT6)(_code 134))
					((C_SIZE)(_code 135))
				)
				(_port
					((InA)(syndrome_4_reg(t_0_1)))
					((Res)(syndrome_reg_i(4)))
				)
			)
			(_inst PARITY_CHK6 0 8084(_ent . Parity)
				(_gen
					((C_USE_LUT6)(_code 136))
					((C_SIZE)(_code 137))
				)
				(_port
					((InA)(syndrome_6_reg(t_0_5)))
					((Res)(syndrome_reg_i(6)))
				)
			)
			(_generate GEN_CORR_32 0 8097(_for 44 )
				(_inst CORR_ONE_BIT_32 0 8105(_ent . Correct_One_Bit)
					(_gen
						((C_USE_LUT6)(_code 138))
						((Correct_Value)(_code 139))
					)
					(_port
						((DIn)(axi_rdata_int(_index 140)))
						((Syndrome)(syndrome_reg_i))
						((DCorr)(axi_rdata_int_corr(_index 141)))
					)
				)
				(_object
					(_cnst(_int i 44 0 8097(_arch)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~13 0 8097(_scalar (_to i 0 c 142))))
				(_prcs
					(REG_SYNDROME(_arch 50 0 8060(_prcs(_trgt(110)(111)(112))(_sens(0)(107)(108)(109))(_dssslsensitivity 1))))
					(line__8074(_arch 51 0 8074(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(113(t_0_3)))(_sens(110(t_0_3))))))
					(line__8082(_arch 52 0 8082(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(113(5)))(_sens(110(5))))))
				)
			)
			(_part (110(5))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~13 0 8004(_scalar (_to i 0 i 6))))
			(_type(_int syndrome_bits 0 8004(_array -3((_to i 0 i 6)))))
			(_type(_int ~NATURAL~range~0~to~31~13 0 8005(_scalar (_to i 0 i 31))))
			(_type(_int correct_data_table_type 0 8005(_array 41((_to i 0 i 31)))))
			(_cnst(_int correct_data_table 43 0 8006(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
			(_prcs
				(line__8022(_arch 47 0 8022(_assignment(_trgt(17))(_sens(71)(72)(91)(98)))))
				(line__8024(_arch 48 0 8024(_assignment(_trgt(94(_range 143)))(_sens(72(_range 144)))(_read(72(_range 145))))))
				(REG_RDATA(_arch 49 0 8029(_prcs(_simple)(_trgt(71(_range 146))(71))(_sens(0))(_read(1)(95(_range 147))))))
			)
		)
	)
	(_generate GEN_ECC 0 8433(_if 148)
		(_generate GEN_WRDATA_CMB 0 8538(_for 65 )
			(_object
				(_cnst(_int i 65 0 8538(_arch)))
				(_prcs
					(line__8541(_arch 60 0 8541(_assignment(_trgt(104(_range 149)))(_sens(94(_range 150))(101)(116(_range 151))(118(_object 32)))(_read(94(_range 152))(116(_range 153))(118(_object 32))))))
				)
			)
		)
		(_generate GEN_HAMMING_ECC 0 8581(_if 154)
			(_inst CHK_HANDLER_WR_32 0 8591(_ent . checkbit_handler)
				(_gen
					((C_ENCODE)(_code 155))
					((C_USE_LUT6)(_code 156))
				)
				(_port
					((DataIn)(WrData))
					((CheckIn)(_code 157))
					((CheckOut)(WrECC))
					((Syndrome)(_open))
					((Syndrome_4)(_open))
					((Syndrome_6)(_open))
					((Syndrome_Chk)(_code 158))
					((Enable_ECC)(_code 159))
					((UE_Q)(_code 160))
					((CE_Q)(_code 161))
					((UE)(_open))
					((CE)(_open))
				)
			)
			(_inst CHK_HANDLER_RD_32 0 8618(_ent . checkbit_handler)
				(_gen
					((C_ENCODE)(_code 162))
					((C_USE_LUT6)(_code 163))
				)
				(_port
					((DataIn)(bram_din_a_i(_range 164)))
					((CheckIn)(bram_din_a_i(_range 165)))
					((CheckOut)(_open))
					((Syndrome)(Syndrome))
					((Syndrome_4)(Syndrome_4))
					((Syndrome_6)(Syndrome_6))
					((Syndrome_Chk)(syndrome_reg_i))
					((Enable_ECC)(Enable_ECC))
					((UE_Q)(UE_Q))
					((CE_Q)(CE_Q))
					((UE)(Sl_UE_i))
					((CE)(Sl_CE_i))
				)
			)
		)
		(_generate GEN_HSIAO_ECC 0 8659(_if 166)
			(_inst ECC_GEN_HSIAO 0 8682(_ent . ecc_gen)
				(_gen
					((CODE_WIDTH)(_code 167))
					((ECC_WIDTH)(_code 168))
					((DATA_WIDTH)(_code 169))
				)
				(_port
					((h_rows)(h_rows(_range 170)))
				)
			)
			(_generate GEN_RD_ECC 0 8715(_for 77 )
				(_object
					(_cnst(_int m 77 0 8715(_arch)))
					(_prcs
						(line__8717(_arch 65 0 8717(_assignment(_trgt(121(_object 37)))(_sens(120(_range 171))(125(_range 172)))(_read(120(_range 173))(125(_range 174))))))
					)
				)
			)
			(_generate H_COL 0 8733(_for 78 )
				(_generate H_BIT 0 8735(_for 80 )
					(_object
						(_cnst(_int p 80 0 8735(_arch)))
						(_prcs
							(line__8737(_arch 67 0 8737(_assignment(_trgt(124(_object 38(_object 39))))(_sens(125(_index 175)))(_read(125(_index 176))))))
						)
					)
					(_part (125(_index 177))
					)
				)
				(_object
					(_cnst(_int n 78 0 8733(_arch)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1341 0 8735(_scalar (_to i 0 c 178))))
				)
			)
			(_generate GEN_FLIP_BIT 0 8742(_for 79 )
				(_object
					(_cnst(_int r 79 0 8742(_arch)))
					(_prcs
						(line__8744(_arch 68 0 8744(_assignment(_trgt(126(_object 40)))(_sens(122)(124(_object 40)))(_read(124(_object 40))))))
					)
				)
			)
			(_object
				(_cnst(_int CODE_WIDTH -2 0 8661(_arch gms(_code 179))))
				(_cnst(_int ECC_WIDTH -2 0 8662(_arch gms(_code 180))))
				(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~1329 0 8664(_scalar (_dto c 181 i 0))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 8664(_scalar (_dto c 182 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 8664(_array -3((_dto c 183 i 0)))))
				(_type(_int type_int0 0 8664(_array 68((_dto c 184 i 0)))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1330 0 8666(_scalar (_dto c 185 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1331 0 8666(_array -3((_dto c 186 i 0)))))
				(_sig(_int syndrome_ns 71 0 8666(_arch(_uni))))
				(_sig(_int syndrome_r 71 0 8667(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~1332 0 8669(_scalar (_dto c 187 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1333 0 8669(_array -3((_dto c 188 i 0)))))
				(_sig(_int ecc_rddata_r 73 0 8669(_arch(_uni))))
				(_sig(_int h_matrix 69 0 8670(_arch(_uni))))
				(_type(_int ~NATURAL~range~CODE_WIDTH*ECC_WIDTH-1~downto~0~13 0 8672(_scalar (_dto c 189 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 8672(_array -3((_dto c 190 i 0)))))
				(_sig(_int h_rows 75 0 8672(_arch(_uni))))
				(_sig(_int flip_bits 73 0 8673(_arch(_uni))))
				(_cnst(_int DQ_WIDTH -2 0 8697(_prcs 0 gms(_code 191))))
				(_type(_int ~STD_LOGIC_VECTOR{DQ_WIDTH-1~downto~C_S_AXI_DATA_WIDTH}~13 0 8698(_array -3((_range 192)))))
				(_var(_int ecc_wrdata_tmp 76 0 8698(_prcs 0)))
				(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1338 0 8715(_scalar (_to i 0 c 193))))
				(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~1340 0 8733(_scalar (_to i 0 c 194))))
				(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~1342 0 8742(_scalar (_to i 0 c 195))))
				(_prcs
					(HSIAO_ECC(_arch 64 0 8695(_prcs(_simple)(_trgt(114(_range 196)))(_sens(103)(125)))))
					(REG_SYNDROME(_arch 66 0 8722(_prcs(_trgt(122)(123))(_sens(0)(120(_range 197))(121))(_dssslsensitivity 1)(_read(120(_range 198))))))
					(line__8748(_arch 69 0 8748(_assignment(_trgt(72(_range 199)))(_sens(123(_range 200))(126(_range 201)))(_read(123(_range 202))(126(_range 203))))))
					(line__8751(_arch 70 0 8751(_assignment(_trgt(90))(_sens(122(_range 204))(122(_range 205)))(_read(122(_range 206))(122(_range 207))))))
					(line__8752(_arch 71 0 8752(_assignment(_trgt(91))(_sens(122(_range 208))(122(_range 209)))(_read(122(_range 210))(122(_range 211))))))
				)
			)
		)
		(_generate GEN_DIN_A 0 8790(_if 212)
			(_generate GEN_DIN_A_HAMMING 0 8798(_if 213)
				(_object
					(_prcs
						(line__8800(_arch 75 0 8800(_assignment(_trgt(119(_range 214)))(_sens(42(_range 215)))(_read(42(_range 216))))))
					)
				)
			)
			(_generate GEN_DIN_A_HSIAO 0 8810(_if 217)
				(_object
					(_prcs
						(line__8812(_arch 76 0 8812(_assignment(_trgt(120))(_sens(42(_range 218)))(_read(42(_range 219))))))
					)
				)
			)
		)
		(_generate GEN_DIN_B 0 8827(_if 220)
			(_generate GEN_DIN_B_HAMMING 0 8835(_if 221)
				(_object
					(_prcs
						(line__8837(_arch 77 0 8837(_assignment(_trgt(119(_range 222)))(_sens(42(_range 223))(47(_range 224))(100))(_read(42(_range 225))(47(_range 226))))))
					)
				)
			)
			(_generate GEN_DIN_B_HSIAO 0 8850(_if 227)
				(_object
					(_prcs
						(line__8852(_arch 78 0 8852(_assignment(_trgt(120))(_sens(42(_range 228))(47(_range 229))(100))(_read(42(_range 230))(47(_range 231))))))
					)
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~1320 0 8435(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 8435(_array -3((_to i 0 i 6)))))
			(_cnst(_int null7 46 0 8435(_arch(_string \"0000000"\))))
			(_type(_int ~NATURAL~range~C_INT_ECC_WIDTH-1~downto~0~1321 0 8437(_scalar (_dto c 232 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~1322 0 8437(_array -3((_dto c 233 i 0)))))
			(_sig(_int WrECC 48 0 8437(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_ECC_WIDTH-1~downto~0~13 0 8438(_scalar (_dto c 234 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 8438(_array -3((_dto c 235 i 0)))))
			(_sig(_int WrECC_i 50 0 8438(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~1323 0 8439(_scalar (_dto c 236 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1324 0 8439(_array -3((_dto c 237 i 0)))))
			(_sig(_int wrdata_i 52 0 8439(_arch(_uni))))
			(_sig(_int AXI_WDATA_Q 52 0 8440(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_S_AXI_DATA_WIDTH/8-1}~downto~0~13 0 8441(_scalar (_dto c 238 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8-1}~downto~0}~13 0 8441(_array -3((_dto c 239 i 0)))))
			(_sig(_int AXI_WSTRB_Q 54 0 8441(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13 0 8443(_scalar (_to i 0 c 240))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 8443(_array -3((_to i 0 c 241)))))
			(_sig(_int bram_din_a_i 56 0 8443(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0~13 0 8444(_scalar (_dto c 242 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0}~13 0 8444(_array -3((_dto c 243 i 0)))))
			(_sig(_int bram_rddata_in 58 0 8444(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~6~1325 0 8447(_scalar (_to i 0 i 6))))
			(_type(_int syndrome_bits 0 8447(_array -3((_to i 0 i 6)))))
			(_type(_int ~NATURAL~range~0~to~31~1326 0 8448(_scalar (_to i 0 i 31))))
			(_type(_int correct_data_table_type 0 8448(_array 60((_to i 0 i 31)))))
			(_cnst(_int correct_data_table 62 0 8450(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
			(_type(_int ~NATURAL~range~0~to~6~1327 0 8461(_scalar (_to i 0 i 6))))
			(_type(_int bool_array 0 8461(_array -5((_to i 0 i 6)))))
			(_cnst(_int inverted_bit 64 0 8462(_arch(((i 0))((i 0))((i 1))((i 0))((i 1))((i 0))((i 0))))))
			(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH_BYTES-1~downto~0~13 0 8538(_scalar (_dto c 244 i 0))))
			(_prcs
				(line__8468(_arch 55 0 8468(_assignment(_trgt(106))(_sens(73)(76)(77)))))
				(REG_RMW_SIGS(_arch 56 0 8477(_prcs(_trgt(100)(101)(102))(_sens(0)(1)(99)(100)(101))(_dssslsensitivity 1))))
				(line__8498(_arch 57 0 8498(_assignment(_trgt(99))(_sens(52)))))
				(STORE_WRITE_DBUS(_arch 58 0 8502(_prcs(_trgt(117)(118))(_sens(0)(1)(7)(8))(_dssslsensitivity 1)(_read(9)))))
				(line__8519(_arch 59 0 8519(_assignment(_trgt(116))(_sens(7)(101)(117)))))
				(REG_WRDATA(_arch 61 0 8548(_prcs(_trgt(103))(_sens(0)(104))(_dssslsensitivity 1))))
				(line__8563(_arch 62 0 8563(_assignment(_trgt(83(_index 245))))))
				(line__8564(_arch 63 0 8564(_assignment(_trgt(83(_range 246)))(_sens(93)(114)))))
				(CORR_REG(_arch 72 0 8761(_prcs(_trgt(96)(97))(_sens(0)(21)(67)(90)(91)(98)(101))(_dssslsensitivity 1))))
				(line__8778(_arch 73 0 8778(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(88))(_sens(96)))))
				(line__8779(_arch 74 0 8779(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(89))(_sens(97)))))
				(line__8863(_arch 79 0 8863(_assignment(_trgt(95(_range 247)))(_sens(119(_range 248))(120(_range 249)))(_read(119(_range 250))(120(_range 251))))))
			)
		)
	)
	(_generate GEN_BRAM_EN_DUAL_PORT 0 8903(_if 252)
		(_object
			(_prcs
				(line__8905(_arch 82 0 8905(_assignment(_alias((bram_en_b_int)(bram_en_b_cmb)))(_simpleassign BUF)(_trgt(77))(_sens(75)))))
				(line__8906(_arch 83 0 8906(_assignment(_alias((BRAM_En_B)(bram_en_b_int)))(_simpleassign BUF)(_trgt(43))(_sens(77)))))
			)
		)
	)
	(_generate GEN_BRAM_EN_SNG_PORT 0 8916(_if 253)
		(_object
			(_prcs
				(line__8918(_arch 84 0 8918(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(43)))))
			)
		)
	)
	(_generate GEN_BRAM_WE 0 8929(_for 36 )
		(_object
			(_cnst(_int i 36 0 8929(_arch)))
			(_prcs
				(line__8931(_arch 85 0 8931(_assignment(_trgt(39(_object 41)))(_sens(73(_object 41)))(_read(73(_object 41))))))
			)
		)
		(_part (73(_object 41))
		)
	)
	(_generate GEN_L_BRAM_ADDR 0 8947(_for 37 )
		(_object
			(_cnst(_int i 37 0 8947(_arch)))
			(_prcs
				(line__8949(_arch 88 0 8949(_assignment(_trgt(81(_object 42))))))
				(line__8950(_arch 89 0 8950(_assignment(_trgt(82(_object 42))))))
			)
		)
	)
	(_generate GEN_U_BRAM_ADDR 0 8961(_for 38 )
		(_generate GEN_BRAM_ADDR_DUAL_PORT 0 8974(_if 254)
			(_object
				(_prcs
					(line__8976(_arch 91 0 8976(_assignment(_trgt(82(_object 43)))(_sens(80(_object 43)))(_read(80(_object 43))))))
				)
			)
			(_part (80(_object 43))
			)
		)
		(_generate GEN_BRAM_ADDR_SNG_PORT 0 8986(_if 255)
			(_object
				(_prcs
					(line__8988(_arch 92 0 8988(_assignment(_trgt(82(_object 43))))))
				)
			)
		)
		(_object
			(_cnst(_int i 38 0 8961(_arch)))
			(_prcs
				(line__8965(_arch 90 0 8965(_assignment(_trgt(81(_object 43)))(_sens(78(_object 43)))(_read(78(_object 43))))))
			)
		)
		(_part (78(_object 43))
		)
	)
	(_generate GEN_BRAM_WRDATA 0 9003(_for 39 )
		(_object
			(_cnst(_int i 39 0 9003(_arch)))
			(_prcs
				(line__9005(_arch 93 0 9005(_assignment(_trgt(41(_object 44)))(_sens(83(_object 44)))(_read(83(_object 44))))))
			)
		)
		(_part (83(_object 44))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 6888(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 6888(_ent(_string \"AXI4LITE"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 6891 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 6894 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 6897 \1\ (_ent gms((i 1)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 6906 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 6909 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -2 0 6916 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -2 0 6919 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -2 0 6922 \8\ (_ent gms((i 8)))))
		(_gen(_int C_FAULT_INJECT -2 0 6925 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 6928 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -2 0 6935 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -2 0 6938 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -2 0 6941 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -2 0 6944 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -2 0 6947 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -2 0 6950 \0\ (_ent((i 0)))))
		(_port(_int S_AXI_ACLK -3 0 6963(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 6964(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 6966(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 6967(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 6971(_array -3((_dto c 256 i 0)))))
		(_port(_int AXI_AWADDR 1 0 6971(_ent(_in))))
		(_port(_int AXI_AWVALID -3 0 6972(_ent(_in))))
		(_port(_int AXI_AWREADY -3 0 6973(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 6987(_array -3((_dto c 257 i 0)))))
		(_port(_int AXI_WDATA 2 0 6987(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 6988(_array -3((_dto c 258 i 0)))))
		(_port(_int AXI_WSTRB 3 0 6988(_ent(_in))))
		(_port(_int AXI_WVALID -3 0 6989(_ent(_in))))
		(_port(_int AXI_WREADY -3 0 6990(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6999(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_BRESP 4 0 6999(_ent(_out))))
		(_port(_int AXI_BVALID -3 0 7000(_ent(_out))))
		(_port(_int AXI_BREADY -3 0 7001(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 7010(_array -3((_dto c 259 i 0)))))
		(_port(_int AXI_ARADDR 5 0 7010(_ent(_in))))
		(_port(_int AXI_ARVALID -3 0 7011(_ent(_in))))
		(_port(_int AXI_ARREADY -3 0 7012(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 7017(_array -3((_dto c 260 i 0)))))
		(_port(_int AXI_RDATA 6 0 7017(_ent(_out))))
		(_port(_int AXI_RRESP 4 0 7018(_ent(_out))))
		(_port(_int AXI_RLAST -3 0 7019(_ent(_out))))
		(_port(_int AXI_RVALID -3 0 7021(_ent(_out))))
		(_port(_int AXI_RREADY -3 0 7022(_ent(_in))))
		(_port(_int AXI_CTRL_AWVALID -3 0 7036(_ent(_in))))
		(_port(_int AXI_CTRL_AWREADY -3 0 7037(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 7038(_array -3((_dto c 261 i 0)))))
		(_port(_int AXI_CTRL_AWADDR 7 0 7038(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 7042(_array -3((_dto c 262 i 0)))))
		(_port(_int AXI_CTRL_WDATA 8 0 7042(_ent(_in))))
		(_port(_int AXI_CTRL_WVALID -3 0 7043(_ent(_in))))
		(_port(_int AXI_CTRL_WREADY -3 0 7044(_ent(_out))))
		(_port(_int AXI_CTRL_BRESP 4 0 7048(_ent(_out))))
		(_port(_int AXI_CTRL_BVALID -3 0 7049(_ent(_out))))
		(_port(_int AXI_CTRL_BREADY -3 0 7050(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~126 0 7054(_array -3((_dto c 263 i 0)))))
		(_port(_int AXI_CTRL_ARADDR 9 0 7054(_ent(_in))))
		(_port(_int AXI_CTRL_ARVALID -3 0 7055(_ent(_in))))
		(_port(_int AXI_CTRL_ARREADY -3 0 7056(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~128 0 7060(_array -3((_dto c 264 i 0)))))
		(_port(_int AXI_CTRL_RDATA 10 0 7060(_ent(_out))))
		(_port(_int AXI_CTRL_RRESP 4 0 7061(_ent(_out))))
		(_port(_int AXI_CTRL_RVALID -3 0 7062(_ent(_out))))
		(_port(_int AXI_CTRL_RREADY -3 0 7063(_ent(_in))))
		(_port(_int BRAM_En_A -3 0 7071(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~12 0 7072(_array -3((_dto c 265 i 0)))))
		(_port(_int BRAM_WE_A 11 0 7072(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1210 0 7073(_array -3((_dto c 266 i 0)))))
		(_port(_int BRAM_Addr_A 12 0 7073(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 7074(_array -3((_dto c 267 i 0)))))
		(_port(_int BRAM_WrData_A 13 0 7074(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1212 0 7075(_array -3((_dto c 268 i 0)))))
		(_port(_int BRAM_RdData_A 14 0 7075(_ent(_in))))
		(_port(_int BRAM_En_B -3 0 7084(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~1214 0 7085(_array -3((_dto c 269 i 0)))))
		(_port(_int BRAM_WE_B 15 0 7085(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1216 0 7086(_array -3((_dto c 270 i 0)))))
		(_port(_int BRAM_Addr_B 16 0 7086(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1218 0 7087(_array -3((_dto c 271 i 0)))))
		(_port(_int BRAM_WrData_B 17 0 7087(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1220 0 7088(_array -3((_dto c 272 i 0)))))
		(_port(_int BRAM_RdData_B 18 0 7088(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 7119(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 7122(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 19 0 7122(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 7123(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 20 0 7123(_arch(_string \"10"\))))
		(_cnst(_int C_BRAM_ADDR_ADJUST_FACTOR -2 0 7135(_arch gms(_code 273))))
		(_cnst(_int C_BRAM_ADDR_ADJUST -2 0 7136(_arch gms(_code 274))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -2 0 7138(_arch gms(_code 275))))
		(_cnst(_int C_INT_ECC_WIDTH -2 0 7141(_arch gms(_code 276))))
		(_cnst(_int C_USE_LUT6 -5 0 7148(_arch((i 1)))))
		(_sig(_int axi_aresetn_d1 -3 0 7156(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 7157(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 7158(_arch(_uni((i 2))))))
		(_type(_int LITE_SM_TYPE 0 7167(_enum1 idle sng_wr_data rd_data rmw_rd_data rmw_mod_data rmw_wr_data (_to i 0 i 5))))
		(_sig(_int lite_sm_cs 21 0 7175(_arch(_uni))))
		(_sig(_int lite_sm_ns 21 0 7175(_arch(_uni))))
		(_sig(_int axi_arready_cmb -3 0 7178(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_reg -3 0 7179(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -3 0 7180(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_cmb -3 0 7186(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int -3 0 7187(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 7193(_array -3((_dto i 1 i 0)))))
		(_sig(_int axi_bresp_int 22 0 7193(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bvalid_int -3 0 7194(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc -3 0 7196(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc_d1 -3 0 7197(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_dec -3 0 7198(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 7199(_array -3((_dto i 2 i 0)))))
		(_sig(_int bvalid_cnt 23 0 7199(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rresp_int 22 0 7205(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rvalid_set -3 0 7206(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set_r -3 0 7207(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_int -3 0 7208(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set -3 0 7209(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set_r -3 0 7210(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_int -3 0 7211(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 7212(_array -3((_dto c 277 i 0)))))
		(_sig(_int axi_rdata_int 24 0 7212(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rdata_int_corr 24 0 7213(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~13 0 7219(_array -3((_dto c 278 i 0)))))
		(_sig(_int bram_we_a_int 25 0 7219(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_a_cmb -3 0 7220(_arch(_uni((i 2))))))
		(_sig(_int bram_en_b_cmb -3 0 7221(_arch(_uni((i 2))))))
		(_sig(_int bram_en_a_int -3 0 7222(_arch(_uni((i 2))))))
		(_sig(_int bram_en_b_int -3 0 7223(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 7225(_array -3((_range 279)))))
		(_sig(_int bram_addr_a_int 26 0 7225(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_a_int_q 26 0 7228(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_b_int 26 0 7231(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 7234(_array -3((_dto c 280 i 0)))))
		(_sig(_int BRAM_Addr_A_i 27 0 7234(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_B_i 27 0 7235(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~13 0 7236(_array -3((_dto c 281 i 0)))))
		(_sig(_int bram_wrdata_a_int 28 0 7236(_arch(_uni((_others(i 2)))))))
		(_sig(_int FaultInjectClr -3 0 7245(_arch(_uni((i 2))))))
		(_sig(_int CE_Failing_We -3 0 7246(_arch(_uni((i 2))))))
		(_sig(_int UE_Failing_We -3 0 7247(_arch(_uni((i 2))))))
		(_sig(_int CE_CounterReg_Inc -3 0 7248(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE -3 0 7249(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE -3 0 7250(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE_i -3 0 7251(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE_i -3 0 7252(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData 24 0 7254(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 7255(_array -3((_dto c 282 i 0)))))
		(_sig(_int FaultInjectECC 29 0 7255(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 7257(_array -3((_to i 0 c 283)))))
		(_sig(_int CorrectedRdData 30 0 7257(_arch(_uni((_others(i 2)))))))
		(_sig(_int UnCorrectedRdData 30 0 7258(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_Q -3 0 7259(_arch(_uni((i 2))))))
		(_sig(_int UE_Q -3 0 7260(_arch(_uni((i 2))))))
		(_sig(_int Enable_ECC -3 0 7261(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Read -3 0 7263(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Check -3 0 7264(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Modify -3 0 7265(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Write -3 0 7266(_arch(_uni((i 2))))))
		(_sig(_int WrData 24 0 7268(_arch(_uni((_others(i 2)))))))
		(_sig(_int WrData_cmb 24 0 7269(_arch(_uni((_others(i 2)))))))
		(_sig(_int Active_Wr -3 0 7270(_arch(_uni((i 2))))))
		(_sig(_int BRAM_Addr_En -3 0 7271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 7273(_array -3((_to i 0 c 284)))))
		(_sig(_int Syndrome 31 0 7273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 7274(_array -3((_to i 0 i 1)))))
		(_sig(_int Syndrome_4 32 0 7274(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 7275(_array -3((_to i 0 i 5)))))
		(_sig(_int Syndrome_6 33 0 7275(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg 31 0 7277(_arch(_uni))))
		(_sig(_int syndrome_4_reg 32 0 7278(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_6_reg 33 0 7279(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg_i 31 0 7280(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 7569(_scalar (_range 285))))
		(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~13 0 7692(_scalar (_dto c 286 i 0))))
		(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH}/8-1~downto~0~13 0 8929(_scalar (_dto c 287 i 0))))
		(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 8947(_scalar (_dto c 288 i 0))))
		(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1360 0 8961(_scalar (_range 289))))
		(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~downto~0~13 0 9003(_scalar (_dto c 290 i 0))))
		(_prcs
			(line__7497(_arch 18 0 7497(_assignment(_alias((AXI_AWREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(6))(_sens(57)))))
			(line__7502(_arch 19 0 7502(_assignment(_alias((AXI_WREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(10))(_sens(57)))))
			(line__7506(_arch 20 0 7506(_assignment(_alias((AXI_BRESP)(axi_bresp_int)))(_trgt(11))(_sens(58)))))
			(line__7507(_arch 21 0 7507(_assignment(_alias((AXI_BVALID)(axi_bvalid_int)))(_simpleassign BUF)(_trgt(12))(_sens(59)))))
			(line__7511(_arch 22 0 7511(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(16))(_sens(55)))))
			(line__7515(_arch 23 0 7515(_assignment(_trgt(18))(_sens(64)(91)))))
			(line__7521(_arch 24 0 7521(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(20))(_sens(67)))))
			(line__7522(_arch 25 0 7522(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(19))(_sens(70)))))
			(REG_ARESETN(_arch 26 0 7530(_prcs(_trgt(48)(49))(_sens(0)(1)(48))(_dssslsensitivity 1))))
			(line__7543(_arch 27 0 7543(_assignment(_trgt(50))(_sens(48)(49)))))
			(line__7740(_arch 35 0 7740(_assignment(_trgt(58))(_sens(97)))))
			(REG_BVALID_CNT(_arch 36 0 7751(_prcs(_trgt(63))(_sens(0)(1)(60)(62)(63))(_dssslsensitivity 1))))
			(line__7776(_arch 37 0 7776(_assignment(_trgt(62))(_sens(13)(59)(63)))))
			(REG_BVALID(_arch 38 0 7782(_prcs(_trgt(59))(_sens(0)(1)(62)(63))(_dssslsensitivity 1))))
			(line__7810(_arch 39 0 7810(_assignment(_trgt(64)))))
			(LITE_SM_CMB_PROCESS(_arch 53 0 8155(_prcs(_simple)(_trgt(52)(53)(56)(60)(65)(68)(73)(74)(75))(_sens(5)(8)(9)(15)(21)(51)(63)(67)))))
			(LITE_SM_REG_PROCESS(_arch 54 0 8388(_prcs(_trgt(51)(54)(57)(66)(69))(_sens(0)(1)(52)(53)(56)(65)(68))(_dssslsensitivity 1))))
			(line__8890(_arch 80 0 8890(_assignment(_alias((bram_en_a_int)(bram_en_a_cmb)))(_simpleassign BUF)(_trgt(76))(_sens(74)))))
			(line__8895(_arch 81 0 8895(_assignment(_trgt(38))(_sens(1)(76)))))
			(line__8938(_arch 86 0 8938(_assignment(_trgt(40))(_sens(81)))))
			(line__8939(_arch 87 0 8939(_assignment(_trgt(45))(_sens(82)))))
			(line__9010(_arch 94 0 9010(_assignment(_trgt(46)))))
			(line__9011(_arch 95 0 9011(_assignment(_trgt(44)))))
		)
		(_subprogram
			(_ext REDUCTION_XOR(3 7))
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(514)
		(514)
		(131586)
		(131586)
		(197122)
		(197379)
		(33686018 2)
	)
	(_model . implementation 291 -1)
)
V 000055 55 3424          1580965173869 implementation
(_unit VHDL(sng_port_arb 0 9170(implementation 0 9219))
	(_version vde)
	(_time 1580965173870 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code b5e7b4e1e5e2e6a0e3b3b3e6f3eee6b2b1b0e3b3b4b2b7)
	(_ent
		(_time 1580965173867)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 9173 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_ACLK -2 0 9181(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -2 0 9182(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 9185(_array -2((_dto c 6 i 0)))))
		(_port(_int AXI_AWADDR 0 0 9185(_ent(_in))))
		(_port(_int AXI_AWVALID -2 0 9186(_ent(_in))))
		(_port(_int AXI_AWREADY -2 0 9187(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 9191(_array -2((_dto c 7 i 0)))))
		(_port(_int AXI_ARADDR 1 0 9191(_ent(_in))))
		(_port(_int AXI_ARVALID -2 0 9192(_ent(_in))))
		(_port(_int AXI_ARREADY -2 0 9193(_ent(_out((i 2))))))
		(_port(_int Arb2AW_Active -2 0 9198(_ent(_out((i 2))))))
		(_port(_int AW2Arb_Busy -2 0 9199(_ent(_in))))
		(_port(_int AW2Arb_Active_Clr -2 0 9200(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9201(_array -2((_dto i 2 i 0)))))
		(_port(_int AW2Arb_BVALID_Cnt 2 0 9201(_ent(_in))))
		(_port(_int Arb2AR_Active -2 0 9205(_ent(_out((i 2))))))
		(_port(_int AR2Arb_Active_Clr -2 0 9206(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -2 0 9236(_arch((i 2)))))
		(_cnst(_int ARB_WR -2 0 9237(_arch((i 2)))))
		(_cnst(_int ARB_RD -2 0 9238(_arch((i 3)))))
		(_type(_int ARB_SM_TYPE 0 9255(_enum1 idle rd_data wr_data (_to i 0 i 2))))
		(_sig(_int arb_sm_cs 3 0 9260(_arch(_uni))))
		(_sig(_int arb_sm_ns 3 0 9260(_arch(_uni))))
		(_sig(_int axi_awready_cmb -2 0 9262(_arch(_uni((i 2))))))
		(_sig(_int axi_awready_int -2 0 9263(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_cmb -2 0 9265(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -2 0 9266(_arch(_uni((i 2))))))
		(_sig(_int last_arb_won_cmb -2 0 9269(_arch(_uni((i 2))))))
		(_sig(_int last_arb_won -2 0 9270(_arch(_uni((i 2))))))
		(_sig(_int aw_active_cmb -2 0 9272(_arch(_uni((i 2))))))
		(_sig(_int aw_active -2 0 9273(_arch(_uni((i 2))))))
		(_sig(_int ar_active_cmb -2 0 9274(_arch(_uni((i 2))))))
		(_sig(_int ar_active -2 0 9275(_arch(_uni((i 2))))))
		(_prcs
			(line__9294(_arch 0 0 9294(_assignment(_alias((AXI_AWREADY)(axi_awready_int)))(_simpleassign BUF)(_trgt(4))(_sens(17)))))
			(line__9297(_arch 1 0 9297(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__9321(_arch 2 0 9321(_assignment(_alias((Arb2AW_Active)(aw_active)))(_simpleassign BUF)(_trgt(8))(_sens(23)))))
			(line__9322(_arch 3 0 9322(_assignment(_alias((Arb2AR_Active)(ar_active)))(_simpleassign BUF)(_trgt(12))(_sens(25)))))
			(ARB_SM_CMB_PROCESS(_arch 4 0 9344(_prcs(_simple)(_trgt(15)(16)(18)(20)(22)(24))(_sens(14)(21)(23)(25)(3)(6)(9)(10)(11)(13)))))
			(ARB_SM_REG_PROCESS(_arch 5 0 9495(_prcs(_trgt(14)(17)(19)(21)(23)(25))(_sens(0)(15)(16)(18)(20)(22)(24)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . implementation 8 -1)
)
V 000055 55 4608          1580965173880 implementation
(_unit VHDL(ua_narrow 0 9712(implementation 0 9752))
	(_version vde)
	(_time 1580965173881 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code c597c290c191c7d390c2c6cad79e96c393c2c2c2c0c3c4)
	(_ent
		(_time 1580965173878)
	)
	(_object
		(_gen(_int C_AXI_DATA_WIDTH -1 0 9716 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 9719 \32\ (_ent gms((i 32)))))
		(_gen(_int C_NARROW_BURST_CNT_LEN -1 0 9722 \4\ (_ent gms((i 4)))))
		(_port(_int curr_wrap_burst -2 0 9728(_ent(_in))))
		(_port(_int curr_incr_burst -2 0 9729(_ent(_in))))
		(_port(_int bram_addr_ld_en -2 0 9730(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9732(_array -2((_dto i 7 i 0)))))
		(_port(_int curr_axlen 0 0 9732(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9733(_array -2((_dto i 2 i 0)))))
		(_port(_int curr_axsize 1 0 9733(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~12 0 9734(_array -2((_dto c 11 i 0)))))
		(_port(_int curr_axaddr_lsb 2 0 9734(_ent(_in((_others(i 2)))))))
		(_port(_int curr_ua_narrow_wrap -2 0 9736(_ent(_out))))
		(_port(_int curr_ua_narrow_incr -2 0 9737(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~12 0 9739(_array -2((_dto c 12 i 0)))))
		(_port(_int ua_narrow_load 3 0 9739(_ent(_out((_others(i 2)))))))
		(_cnst(_int C_RESET_ACTIVE -2 0 9770(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 9786(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 4 0 9786(_arch gms(_code 13))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 9789(_arch gms(_code 14))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_LOG2 -1 0 9790(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 9794(_array -2((_dto c 16 i 0)))))
		(_cnst(_int axaddr_lsb_zero 5 0 9794(_arch((_others(i 2))))))
		(_cnst(_int C_MAX_LSHIFT_SIZE -1 0 9797(_arch gms(_code 17))))
		(_type(_int ~UNSIGNED{C_MAX_LSHIFT_SIZE~downto~0}~13 0 9801(_array -2((_dto c 18 i 0)))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_UNSIGNED 6 0 9801(_arch gms(_code 19))))
		(_sig(_int ua_narrow_wrap_gt_width -2 0 9809(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 9810(_array -2((_dto i 2 i 0)))))
		(_sig(_int curr_axsize_unsigned 7 0 9810(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_axsize_int -1 0 9811(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 9813(_array -2((_dto i 7 i 0)))))
		(_sig(_int curr_axlen_unsigned 8 0 9813(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{C_MAX_LSHIFT_SIZE~downto~0}~133 0 9814(_array -2((_dto c 20 i 0)))))
		(_sig(_int curr_axlen_unsigned_lshift 9 0 9814(_arch(_uni((_others(i 2)))))))
		(_sig(_int bytes_per_addr -1 0 9816(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~1~to~256~13 0 9817(_scalar (_to i 1 i 256))))
		(_sig(_int size_plus_lsb 10 0 9817(_arch(_uni((i 1))))))
		(_sig(_int narrow_addr_offset -1 0 9818(_arch(_uni((i 1))))))
		(_prcs
			(line__9837(_arch 0 0 9837(_assignment(_trgt(7))(_sens(1)(2)(4(d_2_0))(5)))))
			(line__9851(_arch 1 0 9851(_assignment(_trgt(6))(_sens(9)(0)(2)(4(d_2_0))(5)))))
			(line__9871(_arch 2 0 9871(_assignment(_alias((curr_axsize_unsigned)(curr_axsize)))(_trgt(10))(_sens(4)))))
			(line__9872(_arch 3 0 9872(_assignment(_trgt(11))(_sens(10))(_mon))))
			(line__9874(_arch 4 0 9874(_assignment(_alias((curr_axlen_unsigned)(curr_axlen)))(_trgt(12))(_sens(3)))))
			(LEN_LSHIFT(_arch 5 0 9887(_prcs(_simple)(_trgt(13))(_sens(11)(12))(_read(13)))))
			(line__9906(_arch 6 0 9906(_assignment(_trgt(9))(_sens(13))(_mon))))
			(DIV_AXSIZE(_arch 7 0 9928(_prcs(_simple)(_trgt(14))(_sens(4)))))
			(line__9960(_arch 8 0 9960(_assignment(_trgt(15))(_sens(10)(5(_range 21)))(_mon)(_read(5(_range 22))))))
			(DIV_SIZE_BYTES(_arch 9 0 9965(_prcs(_simple)(_trgt(16))(_sens(15)(4)))))
			(line__9988(_arch 10 0 9988(_assignment(_trgt(8))(_sens(14)(16))(_mon))))
		)
		(_subprogram
			(_ext Create_Size_Max(3 5))
			(_ext log2(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_model . implementation 23 -1)
)
V 000055 55 6832          1580965173893 implementation
(_unit VHDL(wrap_brst 0 10172(implementation 0 10218))
	(_version vde)
	(_time 1580965173894 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code c597c091c29290d2c5c3c6cbd79e96c2c6c2c1c2c2c2c7)
	(_ent
		(_time 1580965173888)
	)
	(_generate GEN_32_WRAP_SIZE 0 10389(_if 10)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 1 0 10392(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_64_WRAP_SIZE 0 10489(_if 11)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 2 0 10492(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_128_WRAP_SIZE 0 10600(_if 12)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 3 0 10603(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_256_WRAP_SIZE 0 10710(_if 13)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 4 0 10713(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_512_WRAP_SIZE 0 10820(_if 14)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 5 0 10823(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_1024_WRAP_SIZE 0 10930(_if 15)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 6 0 10933(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 10176 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 10179 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 10182 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_AClk -2 0 10189(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -2 0 10190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10193(_array -2((_dto i 7 i 0)))))
		(_port(_int curr_axlen 0 0 10193(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10194(_array -2((_dto i 2 i 0)))))
		(_port(_int curr_axsize 1 0 10194(_ent(_in((_others(i 2)))))))
		(_port(_int curr_narrow_burst -2 0 10196(_ent(_in))))
		(_port(_int narrow_bram_addr_inc_re -2 0 10197(_ent(_in))))
		(_port(_int bram_addr_ld_en -2 0 10198(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 10199(_array -2((_range 16)))))
		(_port(_int bram_addr_ld 2 0 10199(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~122 0 10201(_array -2((_range 17)))))
		(_port(_int bram_addr_int 3 0 10201(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~124 0 10204(_array -2((_range 18)))))
		(_port(_int bram_addr_ld_wrap 4 0 10204(_ent(_out((_others(i 2)))))))
		(_port(_int max_wrap_burst_mod -2 0 10207(_ent(_out((i 2))))))
		(_cnst(_int C_RESET_ACTIVE -2 0 10233(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 10237(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_1BYTE 5 0 10237(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 10238(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_2BYTE 6 0 10238(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 10239(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_4BYTE 7 0 10239(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 10240(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_8BYTE 8 0 10240(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 10241(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_16BYTE 9 0 10241(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 10242(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_32BYTE 10 0 10242(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 10243(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_64BYTE 11 0 10243(_arch(_string \"110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 10244(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_128BYTE 12 0 10244(_arch(_string \"111"\))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 10248(_arch gms(_code 19))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_LOG2 -1 0 10249(_arch gms(_code 20))))
		(_cnst(_int C_MAX_LSHIFT_SIZE -1 0 10252(_arch gms(_code 21))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 10255(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_2 13 0 10255(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 10256(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_4 14 0 10256(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 10257(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_8 15 0 10257(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 10258(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_16 16 0 10258(_arch(_string \"100"\))))
		(_sig(_int max_wrap_burst -2 0 10266(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR+1}~13 0 10268(_array -2((_range 22)))))
		(_sig(_int save_init_bram_addr_ld 17 0 10268(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 10280(_array -2((_dto i 2 i 0)))))
		(_sig(_int wrap_burst_total_cmb 18 0 10280(_arch(_uni((_others(i 2)))))))
		(_sig(_int wrap_burst_total 18 0 10281(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_INIT_BRAM_ADDR(_arch 0 0 10310(_prcs(_trgt(12))(_sens(0)(12)(1)(6)(7(_range 23)))(_dssslsensitivity 1)(_read(7(_range 24))))))
			(REG_WRAP_TOTAL(_arch 7 0 11042(_prcs(_trgt(14))(_sens(0)(13)(14)(1)(6))(_dssslsensitivity 1))))
			(CHECK_WRAP_MAX(_arch 8 0 11062(_prcs(_simple)(_trgt(11)(9(_object 1))(9(_range 25))(9(_range 26))(9(_range 27))(9(_range 28))(9(_range 29))(9(_range 30))(9(_range 31))(9(_object 1))(9(_range 32)))(_sens(12)(14)(8)))))
			(line__11157(_arch 9 0 11157(_assignment(_trgt(10))(_sens(11)(4)(5)))))
		)
		(_subprogram
			(_ext log2(2 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528770)
		(50529026)
		(50529027)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(771)
		(514)
		(197379)
		(131586)
		(33686018)
	)
	(_model . implementation 33 -1)
)
V 000055 55 52446         1580965173930 implementation
(_unit VHDL(rd_chnl 0 11375(implementation 0 11498))
	(_version vde)
	(_time 1580965173931 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code f4a6f4a4f4a0f6e2f6f6fba1b1aef6f3f6f2f0f1a2f2f7)
	(_ent
		(_time 1580965173909)
	)
	(_generate GEN_ARREADY_DUAL 0 11923(_if 163)
		(_object
			(_prcs
				(line__11928(_arch 0 0 11928(_assignment(_trgt(11))(_sens(46)(47)(89)))))
			)
		)
	)
	(_generate GEN_ARREADY_SNG 0 11938(_if 164)
		(_object
			(_prcs
				(line__11942(_arch 1 0 11942(_assignment(_alias((AXI_ARREADY)(_string \"0"\)))(_trgt(11)))))
				(line__11943(_arch 2 0 11943(_assignment(_alias((axi_arready_int)(_string \"0"\)))(_trgt(46)))))
			)
		)
	)
	(_generate GEN_AR_PIPE_SNG 0 11980(_if 165)
		(_object
			(_prcs
				(line__11984(_arch 7 0 11984(_assignment(_alias((araddr_pipe_ld)(_string \"0"\)))(_trgt(42)))))
				(line__11985(_arch 8 0 11985(_assignment(_trgt(40))(_sens(3)))))
				(line__11986(_arch 9 0 11986(_assignment(_trgt(57))(_sens(2)))))
				(line__11987(_arch 10 0 11987(_assignment(_alias((axi_arsize_pipe)(AXI_ARSIZE)))(_trgt(58))(_sens(5)))))
				(line__11988(_arch 11 0 11988(_assignment(_alias((axi_arlen_pipe)(AXI_ARLEN)))(_trgt(66))(_sens(4)))))
				(line__11989(_arch 12 0 11989(_assignment(_alias((axi_arburst_pipe)(AXI_ARBURST)))(_trgt(70))(_sens(6)))))
				(line__11990(_arch 13 0 11990(_assignment(_alias((axi_arlen_pipe_1_or_2)(_string \"0"\)))(_trgt(67)))))
				(line__11991(_arch 14 0 11991(_assignment(_alias((axi_arburst_pipe_fixed)(_string \"0"\)))(_trgt(71)))))
				(line__11992(_arch 15 0 11992(_assignment(_alias((axi_araddr_full)(_string \"0"\)))(_trgt(45)))))
			)
		)
	)
	(_generate GEN_AR_PIPE_DUAL 0 12006(_if 166)
		(_generate GEN_ARADDR 0 12014(_for 48 )
			(_object
				(_cnst(_int i 48 0 12014(_arch)))
				(_prcs
					(REG_ARADDR(_arch 16 0 12017(_prcs(_trgt(40(_object 34))(40(_object 34)))(_sens(0)(40(_object 34))(42)(3(_object 34)))(_dssslsensitivity 1)(_read(40(_object 34))(3(_object 34))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13 0 12014(_scalar (_dto c 167 i 0))))
			(_prcs
				(REG_ARID(_arch 17 0 12041(_prcs(_trgt(57))(_sens(0)(42)(57)(2))(_dssslsensitivity 1))))
				(REG_ARCTRL(_arch 18 0 12065(_prcs(_trgt(58)(66)(70))(_sens(0)(42)(58)(66)(70)(4)(5)(6))(_dssslsensitivity 1))))
				(REG_ARLEN_PIPE(_arch 19 0 12098(_prcs(_trgt(67)(71))(_sens(0)(42)(67)(71)(4)(6))(_dssslsensitivity 1))))
				(REG_RDADDR_FULL(_arch 20 0 12142(_prcs(_trgt(45))(_sens(0)(42)(44)(45)(79)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ARREADY 0 12210(_if 168)
		(_object
			(_prcs
				(REG_ARREADY(_arch 22 0 12225(_prcs(_trgt(46))(_sens(0)(42)(44)(45)(46)(47)(52)(79)(1)(10))(_dssslsensitivity 1))))
				(REG_EARLY_ARREADY(_arch 23 0 12258(_prcs(_trgt(47))(_sens(0)(45)(46)(156)(157)(1)(10))(_dssslsensitivity 1))))
				(REG_ARESETN(_arch 24 0 12287(_prcs(_trgt(48)(49)(50)(52))(_sens(0)(48)(49)(51)(1))(_dssslsensitivity 1))))
				(line__12302(_arch 25 0 12302(_assignment(_trgt(51))(_sens(48)(49)))))
			)
		)
	)
	(_generate GEN_DUAL_ADDR_CNT 0 12318(_if 169)
		(_object
			(_prcs
				(REG_ADDR_CNT(_arch 26 0 12332(_prcs(_simple)(_trgt(136(_range 170))(136(_range 171))(136))(_sens(0))(_read(81)(82)(85)(136(_range 172))(136(_range 173))))))
				(line__12355(_arch 27 0 12355(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(_string \"0"\)))(_trgt(25)))))
				(line__12356(_arch 28 0 12356(_assignment(_trgt(26)))))
				(line__12357(_arch 29 0 12357(_assignment(_alias((Sng_BRAM_Addr_Inc)(_string \"0"\)))(_trgt(27)))))
			)
		)
	)
	(_generate GEN_SNG_ADDR_CNT 0 12371(_if 174)
		(_object
			(_prcs
				(line__12374(_arch 30 0 12374(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(bram_addr_ld_en_mod)))(_simpleassign BUF)(_trgt(25))(_sens(81)))))
				(line__12375(_arch 31 0 12375(_assignment(_trgt(26))(_sens(82)))))
				(line__12376(_arch 32 0 12376(_assignment(_alias((Sng_BRAM_Addr_Inc)(bram_addr_inc_mod)))(_simpleassign BUF)(_trgt(27))(_sens(85)))))
				(line__12377(_arch 33 0 12377(_assignment(_trgt(136))(_sens(28)))))
			)
		)
	)
	(_generate GEN_BRAM_INC_MOD_W_NARROW 0 12462(_if 175)
		(_object
			(_prcs
				(line__12466(_arch 37 0 12466(_assignment(_trgt(85))(_sens(78)(84)(138)(147)))))
			)
		)
	)
	(_generate GEN_WO_NARROW 0 12481(_if 176)
		(_object
			(_prcs
				(line__12485(_arch 38 0 12485(_assignment(_trgt(85))(_sens(78)(84)))))
				(line__12487(_arch 39 0 12487(_assignment(_alias((narrow_addr_rst)(_string \"0"\)))(_trgt(142)))))
				(line__12488(_arch 40 0 12488(_assignment(_trgt(141)))))
				(line__12489(_arch 41 0 12489(_assignment(_alias((narrow_addr_dec)(_string \"0"\)))(_trgt(144)))))
				(line__12490(_arch 42 0 12490(_assignment(_alias((narrow_addr_ld_en)(_string \"0"\)))(_trgt(143)))))
				(line__12491(_arch 43 0 12491(_assignment(_alias((narrow_bram_addr_inc)(_string \"0"\)))(_trgt(145)))))
				(line__12492(_arch 44 0 12492(_assignment(_alias((narrow_bram_addr_inc_d1)(_string \"0"\)))(_trgt(146)))))
				(line__12493(_arch 45 0 12493(_assignment(_alias((narrow_bram_addr_inc_re)(_string \"0"\)))(_trgt(147)))))
				(line__12494(_arch 46 0 12494(_assignment(_trgt(148)))))
				(line__12495(_arch 47 0 12495(_assignment(_alias((curr_narrow_burst)(_string \"0"\)))(_trgt(138)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT 0 12518(_if 177)
		(_object
			(_prcs
				(REG_NARROW_CNT(_arch 48 0 12541(_prcs(_simple)(_trgt(148(_range 178))(148))(_sens(0))(_read(141)(142)(143)(144)(148(_range 179))))))
				(line__12568(_arch 49 0 12568(_assignment(_trgt(142))(_sens(1)))))
				(line__12573(_arch 50 0 12573(_assignment(_trgt(141))(_sens(79)(139)(140)(149)(150)(151)))))
				(line__12577(_arch 51 0 12577(_assignment(_trgt(144))(_sens(84)(138)))))
				(line__12579(_arch 52 0 12579(_assignment(_trgt(143))(_sens(79)(137)(147)))))
				(line__12582(_arch 53 0 12582(_assignment(_trgt(145))(_sens(84)(138)(148)))))
				(REG_NARROW_BRAM_ADDR_INC(_arch 54 0 12600(_prcs(_trgt(146))(_sens(0)(145)(1))(_dssslsensitivity 1))))
				(line__12614(_arch 55 0 12614(_assignment(_trgt(147))(_sens(145)(146)))))
			)
		)
	)
	(_generate GEN_NARROW_EN 0 12663(_if 180)
		(_object
			(_prcs
				(line__12677(_arch 58 0 12677(_assignment(_trgt(137))(_sens(64)))))
				(NARROW_BURST_REG(_arch 59 0 12684(_prcs(_trgt(138))(_sens(0)(56)(79)(133)(137)(1))(_dssslsensitivity 1)(_read(68)(77)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT_LD 0 12720(_if 181)
		(_object
			(_type(_int ~NATURAL~range~2~downto~0~1331 0 12722(_scalar (_dto i 2 i 0))))
			(_type(_int ~UNSIGNED{2~downto~0}~13 0 12722(_array -3((_dto i 2 i 0)))))
			(_sig(_int curr_arsize_unsigned 50 0 12722(_arch(_uni((_others(i 2)))))))
			(_sig(_int axi_byte_div_curr_arsize -1 0 12723(_arch(_uni((i 1))))))
			(_prcs
				(line__12733(_arch 60 0 12733(_assignment(_alias((curr_arsize_unsigned)(curr_arsize)))(_trgt(178))(_sens(64)))))
				(DIV_AWSIZE(_arch 61 0 12771(_prcs(_simple)(_trgt(179))(_sens(178)))))
				(line__12799(_arch 62 0 12799(_assignment(_trgt(139))(_sens(179))(_mon))))
				(REG_NAR_BRST_CNT_LD(_arch 63 0 12811(_prcs(_trgt(140))(_sens(0)(79)(139)(140)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_inst I_WRAP_BRST 0 12897(_ent . wrap_brst)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 182))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 183))
			((C_AXI_DATA_WIDTH)(_code 184))
		)
		(_port
			((S_AXI_AClk)(S_AXI_ACLK))
			((S_AXI_AResetn)(S_AXI_ARESETN))
			((curr_axlen)(curr_arlen))
			((curr_axsize)(curr_arsize))
			((curr_narrow_burst)(curr_narrow_burst))
			((narrow_bram_addr_inc_re)(narrow_bram_addr_inc_re))
			((bram_addr_ld_en)(bram_addr_ld_en))
			((bram_addr_ld)(bram_addr_ld))
			((bram_addr_int)(bram_addr_int))
			((bram_addr_ld_wrap)(bram_addr_ld_wrap))
			((max_wrap_burst_mod)(max_wrap_burst))
		)
	)
	(_generate GEN_UA_NARROW 0 12952(_if 185)
		(_inst I_UA_NARROW 0 12997(_ent . ua_narrow)
			(_gen
				((C_AXI_DATA_WIDTH)(_code 186))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 187))
				((C_NARROW_BURST_CNT_LEN)(_code 188))
			)
			(_port
				((curr_wrap_burst)(curr_wrap_burst))
				((curr_incr_burst)(curr_incr_burst))
				((bram_addr_ld_en)(bram_addr_ld_en))
				((curr_axlen)(curr_arlen))
				((curr_axsize)(curr_arsize))
				((curr_axaddr_lsb)(curr_araddr_lsb))
				((curr_ua_narrow_wrap)(curr_ua_narrow_wrap))
				((curr_ua_narrow_incr)(curr_ua_narrow_incr))
				((ua_narrow_load)(ua_narrow_load))
			)
		)
		(_object
			(_prcs
				(line__13026(_arch 70 0 13026(_assignment(_trgt(41))(_sens(40(_range 189))(44)(3(_range 190)))(_read(40(_range 191))(3(_range 192))))))
			)
		)
	)
	(_generate GEN_AR_SNG 0 13107(_if 193)
		(_object
			(_prcs
				(line__13110(_arch 74 0 13110(_assignment(_alias((araddr_pipe_sel)(_string \"0"\)))(_trgt(44)))))
				(line__13112(_arch 75 0 13112(_assignment(_alias((ar_active)(Arb2AR_Active)))(_simpleassign BUF)(_trgt(37))(_sens(23)))))
				(line__13113(_arch 76 0 13113(_assignment(_alias((bram_addr_ld_en)(ar_active_re)))(_simpleassign BUF)(_trgt(79))(_sens(39)))))
				(line__13114(_arch 77 0 13114(_assignment(_alias((brst_cnt_ld_en)(ar_active_re)))(_simpleassign BUF)(_trgt(115))(_sens(39)))))
				(line__13116(_arch 78 0 13116(_assignment(_trgt(24))(_sens(132)(17)))))
				(RE_AR_ACT(_arch 79 0 13119(_prcs(_trgt(38))(_sens(0)(37)(132)(1)(17))(_dssslsensitivity 1))))
				(line__13135(_arch 80 0 13135(_assignment(_trgt(39))(_sens(37)(38)))))
			)
		)
	)
	(_generate GEN_AR_DUAL 0 13152(_if 194)
		(_object
			(_prcs
				(line__13155(_arch 81 0 13155(_assignment(_alias((AR2Arb_Active_Clr)(_string \"0"\)))(_trgt(24)))))
				(RD_ADDR_SM_CMB_PROCESS(_arch 82 0 13175(_prcs(_simple)(_trgt(33)(35)(43)(80)(116))(_sens(32)(37)(45)(54)(56)(154)(157)(10)))))
				(line__13342(_arch 83 0 13342(_assignment(_trgt(79))(_sens(50)(80)))))
				(line__13343(_arch 84 0 13343(_assignment(_trgt(115))(_sens(50)(116)))))
				(line__13344(_arch 85 0 13344(_assignment(_trgt(34))(_sens(35)(50)))))
				(line__13345(_arch 86 0 13345(_assignment(_trgt(42))(_sens(43)(50)))))
				(RD_ADDR_SM_REG_PROCESS(_arch 87 0 13348(_prcs(_trgt(32))(_sens(0)(33)(50))(_dssslsensitivity 1))))
				(line__13374(_arch 88 0 13374(_assignment(_trgt(44))(_sens(45)))))
				(REG_AR_ACT(_arch 89 0 13382(_prcs(_trgt(37))(_sens(0)(34)(36)(37)(50))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_BRST_MAX_W_NARROW 0 13483(_if 195)
		(_object
			(_prcs
				(REG_BRST_MAX(_arch 93 0 13487(_prcs(_trgt(105))(_sens(0)(37)(56)(105)(109)(111)(115)(138)(145)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_BRST_MAX_WO_NARROW 0 13537(_if 196)
		(_object
			(_prcs
				(REG_BRST_MAX(_arch 94 0 13541(_prcs(_trgt(105))(_sens(0)(37)(56)(105)(111)(115)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_RDATA_NO_ECC 0 15073(_if 197)
		(_generate GEN_RDATA 0 15112(_for 53 )
			(_object
				(_cnst(_int i 53 0 15112(_arch)))
				(_prcs
					(REG_RDATA(_arch 109 0 15115(_prcs(_trgt(180(_object 35))(180(_object 35))(180(_object 35)))(_sens(0)(103)(104(_object 35))(132)(163)(180(_object 35))(1)(17))(_dssslsensitivity 1)(_read(104(_object 35))(180(_object 35))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1337 0 15074(_scalar (_dto c 198 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1338 0 15074(_array -3((_dto c 199 i 0)))))
			(_sig(_int axi_rdata_int 52 0 15074(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~13 0 15112(_scalar (_dto c 200 i 0))))
			(_prcs
				(REG_RD_BUF(_arch 107 0 15082(_prcs(_trgt(100))(_sens(0)(98)(100)(1)(31(_range 201)))(_dssslsensitivity 1)(_read(31(_range 202))))))
				(line__15104(_arch 108 0 15104(_assignment(_trgt(104))(_sens(100)(102)(31(_range 203)))(_read(31(_range 204))))))
				(line__15145(_arch 110 0 15145(_assignment(_trgt(13))(_sens(180)))))
			)
		)
	)
	(_generate GEN_RDATA_ECC 0 15162(_if 205)
		(_generate GEN_HAMMING_ECC_CORR 0 15268(_if 206)
			(_generate CHK_ECC_32 0 15276(_if 207)
				(_inst PARITY_CHK4 0 15329(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 208))
						((C_SIZE)(_code 209))
					)
					(_port
						((InA)(syndrome_4_reg(t_0_1)))
						((Res)(syndrome_reg_i(4)))
					)
				)
				(_inst PARITY_CHK6 0 15337(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 210))
						((C_SIZE)(_code 211))
					)
					(_port
						((InA)(syndrome_6_reg(t_0_5)))
						((Res)(syndrome_reg_i(6)))
					)
				)
				(_generate GEN_CORR_32 0 15350(_for 64 )
					(_inst CORR_ONE_BIT_32 0 15365(_ent . Correct_One_Bit)
						(_gen
							((C_USE_LUT6)(_code 212))
							((Correct_Value)(_code 213))
						)
						(_port
							((DIn)(axi_rdata_int(_index 214)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(axi_rdata_int_corr(_index 215)))
						)
					)
					(_object
						(_cnst(_int i 64 0 15350(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_32 57 0 15278(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
					(_type(_int ~NATURAL~range~0~to~1~1349 0 15289(_scalar (_to i 0 i 1))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1350 0 15289(_array -3((_to i 0 i 1)))))
					(_sig(_int syndrome_4_reg 61 0 15289(_arch(_uni((_others(i 2)))))))
					(_type(_int ~NATURAL~range~0~to~5~1351 0 15290(_scalar (_to i 0 i 5))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1352 0 15290(_array -3((_to i 0 i 5)))))
					(_sig(_int syndrome_6_reg 63 0 15290(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13 0 15350(_scalar (_to i 0 c 216))))
					(_prcs
						(REG_SYNDROME(_arch 114 0 15298(_prcs(_trgt(172)(184)(185))(_sens(0)(103)(168)(169)(170)(172)(184)(185)(1))(_dssslsensitivity 1))))
						(line__15327(_arch 115 0 15327(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(173(t_0_3)))(_sens(172(t_0_3))))))
						(line__15335(_arch 116 0 15335(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(173(5)))(_sens(172(5))))))
					)
				)
				(_part (172(5))
				)
			)
			(_generate CHK_ECC_64 0 15384(_if 217)
				(_inst PARITY_CHK7_A 0 15439(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 218))
						((C_SIZE)(_code 219))
					)
					(_port
						((InA)(syndrome_7_reg(t_0_5)))
						((Res)(syndrome_7_a))
					)
				)
				(_inst PARITY_CHK7_B 0 15445(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 220))
						((C_SIZE)(_code 221))
					)
					(_port
						((InA)(syndrome_7_reg(t_6_11)))
						((Res)(syndrome_7_b))
					)
				)
				(_generate GEN_CORR_64 0 15463(_for 67 )
					(_inst CORR_ONE_BIT_64 0 15473(_ent . Correct_One_Bit_64)
						(_gen
							((C_USE_LUT6)(_code 222))
							((Correct_Value)(_code 223))
						)
						(_port
							((DIn)(axi_rdata_int(_object 39)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(axi_rdata_int_corr(_object 39)))
						)
					)
					(_object
						(_cnst(_int i 67 0 15463(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_64 57 0 15386(_arch((0(_string \"11000001"\))(1(_string \"10100001"\))(2(_string \"01100001"\))(3(_string \"11100001"\))(4(_string \"10010001"\))(5(_string \"01010001"\))(6(_string \"11010001"\))(7(_string \"00110001"\))(8(_string \"10110001"\))(9(_string \"01110001"\))(10(_string \"11110001"\))(11(_string \"10001001"\))(12(_string \"01001001"\))(13(_string \"11001001"\))(14(_string \"00101001"\))(15(_string \"10101001"\))(16(_string \"01101001"\))(17(_string \"11101001"\))(18(_string \"00011001"\))(19(_string \"10011001"\))(20(_string \"01011001"\))(21(_string \"11011001"\))(22(_string \"00111001"\))(23(_string \"10111001"\))(24(_string \"01111001"\))(25(_string \"11111001"\))(26(_string \"10000101"\))(27(_string \"01000101"\))(28(_string \"11000101"\))(29(_string \"00100101"\))(30(_string \"10100101"\))(31(_string \"01100101"\))(32(_string \"11100101"\))(33(_string \"00010101"\))(34(_string \"10010101"\))(35(_string \"01010101"\))(36(_string \"11010101"\))(37(_string \"00110101"\))(38(_string \"10110101"\))(39(_string \"01110101"\))(40(_string \"11110101"\))(41(_string \"00001101"\))(42(_string \"10001101"\))(43(_string \"01001101"\))(44(_string \"11001101"\))(45(_string \"00101101"\))(46(_string \"10101101"\))(47(_string \"01101101"\))(48(_string \"11101101"\))(49(_string \"00011101"\))(50(_string \"10011101"\))(51(_string \"01011101"\))(52(_string \"11011101"\))(53(_string \"00111101"\))(54(_string \"10111101"\))(55(_string \"01111101"\))(56(_string \"11111101"\))(57(_string \"10000011"\))(58(_string \"01000011"\))(59(_string \"11000011"\))(60(_string \"00100011"\))(61(_string \"10100011"\))(62(_string \"01100011"\))(63(_string \"11100011"\))))))
					(_type(_int ~NATURAL~range~0~to~11~1356 0 15405(_scalar (_to i 0 i 11))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~1357 0 15405(_array -3((_to i 0 i 11)))))
					(_sig(_int syndrome_7_reg 66 0 15405(_arch(_uni((_others(i 2)))))))
					(_sig(_int syndrome_7_a -3 0 15406(_arch(_uni))))
					(_sig(_int syndrome_7_b -3 0 15407(_arch(_uni))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1360 0 15463(_scalar (_to i 0 c 224))))
					(_prcs
						(REG_SYNDROME(_arch 117 0 15416(_prcs(_trgt(172)(186))(_sens(0)(103)(168)(171)(172)(186))(_dssslsensitivity 1))))
						(line__15454(_arch 118 0 15454(_assignment(_trgt(173(7)))(_sens(187)(188)))))
						(line__15455(_arch 119 0 15455(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome_reg(t_0_6))))(_trgt(173(t_0_6)))(_sens(172(t_0_6))))))
					)
				)
			)
		)
		(_generate GEN_HSIAO_ECC_CORR 0 15503(_if 225)
			(_generate H_COL 0 15515(_for 74 )
				(_generate H_BIT 0 15517(_for 76 )
					(_object
						(_cnst(_int p 76 0 15517(_arch)))
						(_prcs
							(line__15519(_arch 120 0 15519(_assignment(_trgt(189(_object 40(_object 41))))(_sens(177(_index 226)))(_read(177(_index 227))))))
						)
					)
					(_part (177(_index 228))
					)
				)
				(_object
					(_cnst(_int n 74 0 15515(_arch)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13 0 15517(_scalar (_to i 0 c 229))))
				)
			)
			(_generate GEN_FLIP_BIT 0 15525(_for 75 )
				(_object
					(_cnst(_int r 75 0 15525(_arch)))
					(_prcs
						(line__15527(_arch 121 0 15527(_assignment(_trgt(190(_object 42)))(_sens(176)(189(_object 42)))(_read(189(_object 42))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1361 0 15505(_scalar (_dto c 230 i 0))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 15505(_scalar (_dto c 231 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 15505(_array -3((_dto c 232 i 0)))))
				(_type(_int type_int0 0 15505(_array 70((_dto c 233 i 0)))))
				(_sig(_int h_matrix 71 0 15507(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1362 0 15508(_scalar (_dto c 234 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1363 0 15508(_array -3((_dto c 235 i 0)))))
				(_sig(_int flip_bits 73 0 15508(_arch(_uni))))
				(_sig(_int ecc_rddata_r 73 0 15509(_arch(_uni))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1364 0 15515(_scalar (_to i 0 c 236))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1365 0 15525(_scalar (_to i 0 c 237))))
				(_prcs
					(line__15530(_arch 122 0 15530(_assignment(_trgt(191))(_sens(182)))))
					(line__15532(_arch 123 0 15532(_assignment(_trgt(183(_range 238)))(_sens(190(_range 239))(191(_range 240)))(_read(190(_range 241))(191(_range 242))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~1341 0 15164(_scalar (_to i 0 c 243))))
			(_type(_int syndrome_bits 0 15164(_array -3((_to i 0 c 244)))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~1342 0 15168(_scalar (_to i 0 c 245))))
			(_type(_int correct_data_table_type 0 15168(_array 55((_to i 0 c 246)))))
			(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1343 0 15170(_scalar (_dto c 247 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1344 0 15170(_array -3((_dto c 248 i 0)))))
			(_sig(_int rd_skid_buf_i 59 0 15170(_arch(_uni((_others(i 2)))))))
			(_sig(_int axi_rdata_int 59 0 15171(_arch(_uni((_others(i 2)))))))
			(_sig(_int axi_rdata_int_corr 59 0 15172(_arch(_uni((_others(i 2)))))))
			(_prcs
				(REG_RD_BUF(_arch 111 0 15181(_prcs(_simple)(_trgt(181(_range 249))(181))(_sens(0))(_read(98)(167(_range 250))(181)(1)))))
				(REG_RDATA(_arch 112 0 15213(_prcs(_simple)(_trgt(182(_range 251))(182))(_sens(0))(_read(102)(103)(132)(163)(167(_range 252))(181)(182)(1)(17)))))
				(line__15253(_arch 113 0 15253(_assignment(_trgt(13))(_sens(174)(182)(183)(18)))))
			)
		)
	)
	(_generate GEN_RID_SNG 0 15557(_if 253)
		(_object
			(_prcs
				(REG_RID_TEMP(_arch 124 0 15560(_prcs(_trgt(119))(_sens(0)(79)(119)(1)(2))(_dssslsensitivity 1))))
				(REG_RID(_arch 125 0 15576(_prcs(_trgt(126))(_sens(0)(79)(119)(125)(126)(130)(132)(1)(2)(17))(_dssslsensitivity 1))))
				(line__15599(_arch 126 0 15599(_assignment(_trgt(125))(_sens(132)(163)(17)))))
			)
		)
	)
	(_generate GEN_RID 0 15614(_if 254)
		(_object
			(_prcs
				(REG_RID_TEMP(_arch 127 0 15626(_prcs(_trgt(119))(_sens(0)(44)(57)(79)(119)(120)(122)(123)(124)(125)(130)(1)(2))(_dssslsensitivity 1))))
				(REG_RID_TEMP_FULL(_arch 128 0 15665(_prcs(_trgt(120))(_sens(0)(79)(120)(122)(124)(125)(130)(1))(_dssslsensitivity 1))))
				(REG_RID_TEMP_FULL_D1(_arch 129 0 15693(_prcs(_trgt(121))(_sens(0)(120)(1))(_dssslsensitivity 1))))
				(line__15705(_arch 130 0 15705(_assignment(_trgt(122))(_sens(120)(121)))))
				(REG_RID_TEMP2(_arch 131 0 15713(_prcs(_trgt(123))(_sens(0)(44)(57)(79)(120)(123)(1)(2))(_dssslsensitivity 1))))
				(REG_RID_TEMP2_FULL(_arch 132 0 15742(_prcs(_trgt(124))(_sens(0)(79)(120)(122)(124)(125)(130)(1))(_dssslsensitivity 1))))
				(REG_RID(_arch 133 0 15769(_prcs(_trgt(126))(_sens(0)(119)(125)(126)(130)(132)(163)(1)(17))(_dssslsensitivity 1))))
				(line__15791(_arch 134 0 15791(_assignment(_trgt(125))(_sens(132)(163)(17)))))
			)
		)
	)
	(_generate GEN_RRESP 0 15805(_if 255)
		(_object
			(_prcs
				(REG_RRESP(_arch 135 0 15815(_prcs(_trgt(127))(_sens(0)(127)(130)(132)(1)(17))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_RRESP_ECC 0 15848(_if 256)
		(_object
			(_prcs
				(REG_RRESP(_arch 136 0 15858(_prcs(_trgt(127))(_sens(0)(127)(130)(132)(1)(17))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ECC 0 16264(_if 257)
		(_generate GEN_HAMMING_ECC 0 16302(_if 258)
			(_generate GEN_ECC_32 0 16313(_if 259)
				(_inst CHK_HANDLER_32 0 16333(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 260))
						((C_USE_LUT6)(_code 261))
					)
					(_port
						((DataIn)(bram_din_a_i(_range 262)))
						((CheckIn)(bram_din_a_i(_range 263)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_4)(Syndrome_4))
						((Syndrome_6)(Syndrome_6))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
				(_object
					(_type(_int ~NATURAL~range~31~downto~0~13 0 16314(_scalar (_dto i 31 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16314(_array -3((_dto i 31 i 0)))))
					(_sig(_int bram_din_a_rev 80 0 16314(_arch(_uni((_others(i 2)))))))
					(_type(_int ~NATURAL~range~6~downto~0~13 0 16315(_scalar (_dto i 6 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16315(_array -3((_dto i 6 i 0)))))
					(_sig(_int bram_din_ecc_a_rev 82 0 16315(_arch(_uni((_others(i 2)))))))
				)
			)
			(_generate GEN_ECC_64 0 16371(_if 264)
				(_inst CHK_HANDLER_64 0 16380(_ent . checkbit_handler_64)
					(_gen
						((C_ENCODE)(_code 265))
						((C_REG)(_code 266))
						((C_USE_LUT6)(_code 267))
					)
					(_port
						((Clk)(S_AXI_AClk))
						((DataIn)(bram_din_a_i(_range 268)))
						((CheckIn)(bram_din_a_i(_range 269)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_7)(Syndrome_7))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
			)
		)
		(_generate GEN_HSIAO_ECC 0 16423(_if 270)
			(_inst I_ECC_GEN_HSIAO 0 16436(_ent . ecc_gen)
				(_gen
					((CODE_WIDTH)(_code 271))
					((ECC_WIDTH)(_code 272))
					((DATA_WIDTH)(_code 273))
				)
				(_port
					((h_rows)(h_rows(_range 274)))
				)
			)
			(_generate GEN_RD_ECC 0 16448(_for 85 )
				(_object
					(_cnst(_int m 85 0 16448(_arch)))
					(_prcs
						(line__16450(_arch 146 0 16450(_assignment(_trgt(199(_object 44)))(_sens(177(_range 275))(31(_range 276)))(_read(177(_range 277))(31(_range 278))))))
					)
				)
			)
			(_object
				(_cnst(_int ECC_WIDTH -1 0 16425(_arch gms(_code 279))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1370 0 16426(_scalar (_dto c 280 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1371 0 16426(_array -3((_dto c 281 i 0)))))
				(_sig(_int syndrome_ns 84 0 16426(_arch(_uni((_others(i 2)))))))
				(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1373 0 16448(_scalar (_to i 0 c 282))))
				(_prcs
					(REG_SYNDROME(_arch 147 0 16457(_prcs(_trgt(176))(_sens(0)(199))(_dssslsensitivity 1))))
					(line__16465(_arch 148 0 16465(_assignment(_trgt(194))(_sens(176(_range 283))(176(_range 284)))(_read(176(_range 285))(176(_range 286))))))
					(line__16466(_arch 149 0 16466(_assignment(_trgt(174))(_sens(176(_range 287))(176(_range 288)))(_read(176(_range 289))(176(_range 290))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13 0 16266(_scalar (_to i 0 c 291))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 16266(_array -3((_to i 0 c 292)))))
			(_sig(_int bram_din_a_i 78 0 16266(_arch(_uni((_others(i 2)))))))
			(_sig(_int CE_Q -3 0 16267(_arch(_uni((i 2))))))
			(_sig(_int Sl_CE_i -3 0 16268(_arch(_uni((i 2))))))
			(_sig(_int bram_en_int_d1 -3 0 16269(_arch(_uni((i 2))))))
			(_sig(_int bram_en_int_d2 -3 0 16270(_arch(_uni((i 2))))))
			(_prcs
				(line__16280(_arch 144 0 16280(_assignment(_trgt(19))(_sens(84)(89)(90)(91)(135)(147)(195)(196)))))
				(BRAM_EN_REG(_arch 145 0 16285(_prcs(_trgt(195)(196))(_sens(0)(135)(195))(_dssslsensitivity 1))))
				(CORR_REG(_arch 150 0 16474(_prcs(_trgt(175)(193))(_sens(0)(131)(174)(194)(17)(18))(_dssslsensitivity 1))))
				(line__16495(_arch 151 0 16495(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(21))(_sens(193)))))
				(line__16496(_arch 152 0 16496(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(22))(_sens(175)))))
				(line__16499(_arch 153 0 16499(_assignment(_alias((CE_Failing_We)(CE_Q)))(_simpleassign BUF)(_trgt(20))(_sens(193)))))
				(line__16512(_arch 154 0 16512(_assignment(_trgt(192(_range 293)))(_sens(31(_range 294)))(_read(31(_range 295))))))
				(line__16517(_arch 155 0 16517(_assignment(_trgt(167(_range 296)))(_sens(192(_range 297)))(_read(192(_range 298))))))
			)
		)
	)
	(_generate GEN_NO_ECC 0 16533(_if 299)
		(_object
			(_prcs
				(line__16536(_arch 156 0 16536(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(19)))))
				(line__16537(_arch 157 0 16537(_assignment(_alias((CE_Failing_We)(_string \"0"\)))(_trgt(20)))))
				(line__16538(_arch 158 0 16538(_assignment(_alias((Sl_CE)(_string \"0"\)))(_trgt(21)))))
				(line__16539(_arch 159 0 16539(_assignment(_alias((Sl_UE)(_string \"0"\)))(_trgt(22)))))
			)
		)
	)
	(_generate GEN_L_BRAM_ADDR 0 16577(_for 46 )
		(_object
			(_cnst(_int i 46 0 16577(_arch)))
			(_prcs
				(line__16579(_arch 161 0 16579(_assignment(_trgt(30(_object 45))))))
			)
		)
	)
	(_generate GEN_BRAM_ADDR 0 16590(_for 47 )
		(_object
			(_cnst(_int i 47 0 16590(_arch)))
			(_prcs
				(line__16593(_arch 162 0 16593(_assignment(_trgt(30(_object 46)))(_sens(136(_object 46)))(_read(136(_object 46))))))
			)
		)
		(_part (136(_object 46))
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 11382 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 11385 \2\ (_ent gms((i 2)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 11388 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_ID_WIDTH -1 0 11391 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW -1 0 11394 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 11397(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 11397(_ent(_string \"AXI4"\))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 11400 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC -1 0 11403 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 11406 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 11409 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 11417(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 11418(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~12 0 11422(_array -3((_dto c 300 i 0)))))
		(_port(_int AXI_ARID 1 0 11422(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~12 0 11423(_array -3((_dto c 301 i 0)))))
		(_port(_int AXI_ARADDR 2 0 11423(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11425(_array -3((_dto i 7 i 0)))))
		(_port(_int AXI_ARLEN 3 0 11425(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11432(_array -3((_dto i 2 i 0)))))
		(_port(_int AXI_ARSIZE 4 0 11432(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11439(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_ARBURST 5 0 11439(_ent(_in))))
		(_port(_int AXI_ARLOCK -3 0 11446(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11447(_array -3((_dto i 3 i 0)))))
		(_port(_int AXI_ARCACHE 6 0 11447(_ent(_in))))
		(_port(_int AXI_ARPROT 4 0 11448(_ent(_in))))
		(_port(_int AXI_ARVALID -3 0 11450(_ent(_in))))
		(_port(_int AXI_ARREADY -3 0 11451(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~122 0 11455(_array -3((_dto c 302 i 0)))))
		(_port(_int AXI_RID 7 0 11455(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~12 0 11456(_array -3((_dto c 303 i 0)))))
		(_port(_int AXI_RDATA 8 0 11456(_ent(_out))))
		(_port(_int AXI_RRESP 5 0 11457(_ent(_out))))
		(_port(_int AXI_RLAST -3 0 11458(_ent(_out))))
		(_port(_int AXI_RVALID -3 0 11460(_ent(_out))))
		(_port(_int AXI_RREADY -3 0 11461(_ent(_in))))
		(_port(_int Enable_ECC -3 0 11465(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 11466(_ent(_out))))
		(_port(_int CE_Failing_We -3 0 11467(_ent(_out((i 2))))))
		(_port(_int Sl_CE -3 0 11468(_ent(_out((i 2))))))
		(_port(_int Sl_UE -3 0 11469(_ent(_out((i 2))))))
		(_port(_int Arb2AR_Active -3 0 11473(_ent(_in))))
		(_port(_int AR2Arb_Active_Clr -3 0 11474(_ent(_out((i 2))))))
		(_port(_int Sng_BRAM_Addr_Ld_En -3 0 11476(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 11477(_array -3((_range 304)))))
		(_port(_int Sng_BRAM_Addr_Ld 9 0 11477(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Inc -3 0 11478(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~124 0 11479(_array -3((_range 305)))))
		(_port(_int Sng_BRAM_Addr 10 0 11479(_ent(_in))))
		(_port(_int BRAM_En -3 0 11483(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~126 0 11484(_array -3((_dto c 306 i 0)))))
		(_port(_int BRAM_Addr 11 0 11484(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 11485(_array -3((_dto c 307 i 0)))))
		(_port(_int BRAM_RdData 12 0 11485(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 11517(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 11519(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 13 0 11519(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 11520(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 14 0 11520(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 11525(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_ARLEN_ONE 15 0 11525(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 11526(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_ARLEN_TWO 16 0 11526(_arch(_string \"00000001"\))))
		(_cnst(_int C_NARROW_BURST_CNT_LEN -1 0 11546(_arch gms(_code 308))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~13 0 11547(_array -3((_dto c 309 i 0)))))
		(_cnst(_int NARROW_CNT_MAX 17 0 11547(_arch((_others(i 2))))))
		(_cnst(_int C_MAX_BRST_CNT -1 0 11551(_arch((i 256)))))
		(_cnst(_int C_BRST_CNT_SIZE -1 0 11552(_arch gms(_code 310))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRST_CNT_SIZE-1~downto~0}~13 0 11555(_array -3((_dto c 311 i 0)))))
		(_cnst(_int C_BRST_CNT_ZERO 18 0 11555(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 11558(_array -3((_dto i 7 i 0)))))
		(_cnst(_int C_BRST_CNT_ONE 19 0 11558(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 11561(_array -3((_dto i 7 i 0)))))
		(_cnst(_int C_BRST_CNT_TWO 20 0 11561(_arch(_string \"00000010"\))))
		(_cnst(_int C_RDDATA_MUX_BRAM -3 0 11567(_arch((i 2)))))
		(_cnst(_int C_RDDATA_MUX_SKID_BUF -3 0 11568(_arch((i 3)))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 11572(_arch gms(_code 312))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 11577(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_WRAP 21 0 11577(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 11578(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_INCR 22 0 11578(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 11579(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_FIXED 23 0 11579(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 11595(_array -3((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 24 0 11595(_arch gms(_code 313))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 11598(_arch gms(_code 314))))
		(_cnst(_int C_USE_LUT6 -5 0 11605(_arch((i 1)))))
		(_type(_int RD_ADDR_SM_TYPE 0 11621(_enum1 idle ld_araddr (_to i 0 i 1))))
		(_sig(_int rd_addr_sm_cs 25 0 11625(_arch(_uni))))
		(_sig(_int rd_addr_sm_ns 25 0 11625(_arch(_uni))))
		(_sig(_int ar_active_set -3 0 11627(_arch(_uni((i 2))))))
		(_sig(_int ar_active_set_i -3 0 11628(_arch(_uni((i 2))))))
		(_sig(_int ar_active_clr -3 0 11629(_arch(_uni((i 2))))))
		(_sig(_int ar_active -3 0 11630(_arch(_uni((i 2))))))
		(_sig(_int ar_active_d1 -3 0 11631(_arch(_uni((i 2))))))
		(_sig(_int ar_active_re -3 0 11632(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~13 0 11635(_array -3((_dto c 315 i 0)))))
		(_sig(_int axi_araddr_pipe 26 0 11635(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 11637(_array -3((_dto c 316 i 0)))))
		(_sig(_int curr_araddr_lsb 27 0 11637(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr_pipe_ld -3 0 11638(_arch(_uni((i 2))))))
		(_sig(_int araddr_pipe_ld_i -3 0 11639(_arch(_uni((i 2))))))
		(_sig(_int araddr_pipe_sel -3 0 11640(_arch(_uni((i 2))))))
		(_sig(_int axi_araddr_full -3 0 11643(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -3 0 11645(_arch(_uni((i 2))))))
		(_sig(_int axi_early_arready_int -3 0 11646(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d1 -3 0 11649(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 11650(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d3 -3 0 11651(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 11652(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re_reg -3 0 11653(_arch(_uni((i 2))))))
		(_sig(_int no_ar_ack_cmb -3 0 11656(_arch(_uni((i 2))))))
		(_sig(_int no_ar_ack -3 0 11657(_arch(_uni((i 2))))))
		(_sig(_int pend_rd_op_cmb -3 0 11659(_arch(_uni((i 2))))))
		(_sig(_int pend_rd_op -3 0 11660(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~13 0 11663(_array -3((_dto c 317 i 0)))))
		(_sig(_int axi_arid_pipe 28 0 11663(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 11665(_array -3((_dto i 2 i 0)))))
		(_sig(_int axi_arsize_pipe 29 0 11665(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arsize_pipe_4byte -3 0 11666(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_8byte -3 0 11667(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_16byte -3 0 11668(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_32byte -3 0 11669(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_max -3 0 11672(_arch(_uni((i 2))))))
		(_sig(_int curr_arsize 29 0 11675(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arsize_reg 29 0 11676(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 11680(_array -3((_dto i 7 i 0)))))
		(_sig(_int axi_arlen_pipe 30 0 11680(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arlen_pipe_1_or_2 -3 0 11681(_arch(_uni((i 2))))))
		(_sig(_int curr_arlen 30 0 11683(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arlen_reg 30 0 11684(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 11686(_array -3((_dto i 1 i 0)))))
		(_sig(_int axi_arburst_pipe 31 0 11686(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arburst_pipe_fixed -3 0 11687(_arch(_uni((i 2))))))
		(_sig(_int curr_arburst 31 0 11689(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_wrap_burst -3 0 11690(_arch(_uni((i 2))))))
		(_sig(_int curr_wrap_burst_reg -3 0 11691(_arch(_uni((i 2))))))
		(_sig(_int max_wrap_burst -3 0 11692(_arch(_uni((i 2))))))
		(_sig(_int curr_incr_burst -3 0 11694(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst -3 0 11696(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst_reg -3 0 11697(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en -3 0 11703(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_i -3 0 11704(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_mod -3 0 11705(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 11707(_array -3((_range 318)))))
		(_sig(_int bram_addr_ld 32 0 11707(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_ld_wrap 32 0 11709(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_inc -3 0 11712(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_mod -3 0 11713(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_wrap_mod -3 0 11714(_arch(_uni((i 2))))))
		(_type(_int RD_DATA_SM_TYPE 0 11724(_enum1 idle sng_addr sec_addr full_pipe full_throttle last_addr last_throttle last_data last_data_ar_pend (_to i 0 i 8))))
		(_sig(_int rd_data_sm_cs 33 0 11735(_arch(_uni))))
		(_sig(_int rd_data_sm_ns 33 0 11735(_arch(_uni))))
		(_sig(_int rd_adv_buf -3 0 11737(_arch(_uni((i 2))))))
		(_sig(_int axi_rd_burst -3 0 11738(_arch(_uni((i 2))))))
		(_sig(_int axi_rd_burst_two -3 0 11739(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst -3 0 11741(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_set -3 0 11742(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_clr -3 0 11743(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_two -3 0 11744(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_cmb -3 0 11747(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_reg -3 0 11748(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld -3 0 11749(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_imm -3 0 11750(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13 0 11751(_array -3((_dto c 319 i 0)))))
		(_sig(_int rd_skid_buf 34 0 11751(_arch(_uni((_others(i 2)))))))
		(_sig(_int rddata_mux_sel_cmb -3 0 11753(_arch(_uni((i 2))))))
		(_sig(_int rddata_mux_sel -3 0 11754(_arch(_uni((i 2))))))
		(_sig(_int axi_rdata_en -3 0 11756(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+8*C_ECC-1~downto~0}~13 0 11757(_array -3((_dto c 320 i 0)))))
		(_sig(_int axi_rdata_mux 35 0 11757(_arch(_uni((_others(i 2)))))))
		(_sig(_int brst_cnt_max -3 0 11762(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_max_d1 -3 0 11763(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_max_re -3 0 11764(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd_clr_cmb -3 0 11766(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd_clr -3 0 11767(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd -3 0 11768(_arch(_uni((i 2))))))
		(_sig(_int brst_zero -3 0 11770(_arch(_uni((i 2))))))
		(_sig(_int brst_one -3 0 11771(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRST_CNT_SIZE-1~downto~0}~1322 0 11774(_array -3((_dto c 321 i 0)))))
		(_sig(_int brst_cnt_ld 36 0 11774(_arch(_uni((_others(i 2)))))))
		(_sig(_int brst_cnt_rst -3 0 11775(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_ld_en -3 0 11776(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_ld_en_i -3 0 11777(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_dec -3 0 11778(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt 36 0 11779(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp 28 0 11784(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp_full -3 0 11785(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp_full_d1 -3 0 11786(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp_full_fe -3 0 11787(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp2 28 0 11790(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp2_full -3 0 11791(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_rid_adv -3 0 11793(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_int 28 0 11794(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rresp_int 31 0 11796(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rvalid_clr_ok -3 0 11798(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set_cmb -3 0 11799(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set -3 0 11800(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_int -3 0 11801(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_int -3 0 11803(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set -3 0 11804(_arch(_uni((i 2))))))
		(_sig(_int bram_en_cmb -3 0 11808(_arch(_uni((i 2))))))
		(_sig(_int bram_en_int -3 0 11809(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_int 32 0 11811(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_narrow_burst_cmb -3 0 11817(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst -3 0 11818(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~1324 0 11819(_array -3((_dto c 322 i 0)))))
		(_sig(_int narrow_burst_cnt_ld 37 0 11819(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_reg 37 0 11820(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_mod 37 0 11821(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_addr_rst -3 0 11824(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_ld_en -3 0 11825(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_dec -3 0 11826(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc -3 0 11829(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_d1 -3 0 11830(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_re -3 0 11831(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_int 37 0 11833(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_ua_narrow_wrap -3 0 11835(_arch(_uni((i 2))))))
		(_sig(_int curr_ua_narrow_incr -3 0 11836(_arch(_uni((i 2))))))
		(_sig(_int ua_narrow_load 37 0 11837(_arch(_uni((_others(i 2)))))))
		(_type(_int RLAST_SM_TYPE 0 11843(_enum1 idle w8_throttle w8_2nd_last_data w8_last_data w8_throttle_b2 (_to i 0 i 4))))
		(_sig(_int rlast_sm_cs 38 0 11851(_arch(_uni))))
		(_sig(_int rlast_sm_ns 38 0 11851(_arch(_uni))))
		(_sig(_int last_bram_addr -3 0 11853(_arch(_uni((i 2))))))
		(_sig(_int set_last_bram_addr -3 0 11854(_arch(_uni((i 2))))))
		(_sig(_int alast_bram_addr -3 0 11856(_arch(_uni((i 2))))))
		(_sig(_int rd_b2b_elgible -3 0 11858(_arch(_uni((i 2))))))
		(_sig(_int rd_b2b_elgible_no_thr_check -3 0 11859(_arch(_uni((i 2))))))
		(_sig(_int throttle_last_data -3 0 11860(_arch(_uni((i 2))))))
		(_sig(_int disable_b2b_brst_cmb -3 0 11862(_arch(_uni((i 2))))))
		(_sig(_int disable_b2b_brst -3 0 11863(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_brst_cmb -3 0 11865(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_brst -3 0 11866(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst_cmb -3 0 11868(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst -3 0 11869(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst_clr -3 0 11870(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH-1}~13 0 11877(_array -3((_to i 0 c 323)))))
		(_sig(_int UnCorrectedRdData 39 0 11877(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 11880(_array -3((_to i 0 c 324)))))
		(_sig(_int Syndrome 40 0 11880(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 11881(_array -3((_to i 0 i 1)))))
		(_sig(_int Syndrome_4 41 0 11881(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 11882(_array -3((_to i 0 i 5)))))
		(_sig(_int Syndrome_6 42 0 11882(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 11883(_array -3((_to i 0 i 11)))))
		(_sig(_int Syndrome_7 43 0 11883(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg 40 0 11885(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg_i 40 0 11886(_arch(_uni((_others(i 2)))))))
		(_sig(_int Sl_UE_i -3 0 11888(_arch(_uni((i 2))))))
		(_sig(_int UE_Q -3 0 11889(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 11893(_array -3((_dto c 325 i 0)))))
		(_sig(_int syndrome_r 44 0 11893(_arch(_uni((_others(i 2)))))))
		(_cnst(_int CODE_WIDTH -1 0 11895(_arch gms(_code 326))))
		(_cnst(_int ECC_WIDTH -1 0 11896(_arch gms(_code 327))))
		(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 11898(_array -3((_dto c 328 i 0)))))
		(_sig(_int h_rows 45 0 11898(_arch(_uni))))
		(_var(_int brst_cnt_ld_int -1 0 13460(_prcs 21((i 0)))))
		(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 16577(_scalar (_dto c 329 i 0))))
		(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 16590(_scalar (_range 330))))
		(_prcs
			(line__11958(_arch 3 0 11958(_assignment(_trgt(14))(_sens(127)(174)))))
			(line__11959(_arch 4 0 11959(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(16))(_sens(131)))))
			(line__11961(_arch 5 0 11961(_assignment(_trgt(12))(_sens(126)))))
			(line__11962(_arch 6 0 11962(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(15))(_sens(132)))))
			(REG_ARSIZE_PIPE(_arch 21 0 12175(_prcs(_trgt(63))(_sens(0)(42)(63)(1)(5))(_dssslsensitivity 1))))
			(line__12392(_arch 34 0 12392(_assignment(_trgt(82))(_sens(40(_range 331))(44)(74)(75)(83)(86)(3(_range 332)))(_read(40(_range 333))(3(_range 334))))))
			(line__12408(_arch 35 0 12408(_assignment(_trgt(81))(_sens(74)(75)(79)(86)))))
			(line__12421(_arch 36 0 12421(_assignment(_trgt(86))(_sens(84)(138)(147)))))
			(line__12632(_arch 56 0 12632(_assignment(_trgt(64))(_sens(44)(58)(5)))))
			(REG_ARSIZE(_arch 57 0 12635(_prcs(_trgt(65))(_sens(0)(64)(65)(79)(1))(_dssslsensitivity 1))))
			(line__12852(_arch 64 0 12852(_assignment(_trgt(73))(_sens(72)))))
			(line__12853(_arch 65 0 12853(_assignment(_trgt(76))(_sens(72)))))
			(line__12854(_arch 66 0 12854(_assignment(_trgt(77))(_sens(72)))))
			(REG_CURR_BRST(_arch 67 0 12862(_prcs(_trgt(74)(78))(_sens(0)(73)(74)(77)(78)(79)(1))(_dssslsensitivity 1))))
			(line__12929(_arch 68 0 12929(_assignment(_trgt(72))(_sens(44)(70)(6)))))
			(line__12935(_arch 69 0 12935(_assignment(_trgt(68))(_sens(44)(66)(4)))))
			(line__13061(_arch 71 0 13061(_assignment(_trgt(158))(_sens(45)(63)(67)(71)(161)))))
			(line__13069(_arch 72 0 13069(_assignment(_trgt(157))(_sens(158)(159)))))
			(line__13087(_arch 73 0 13087(_assignment(_trgt(159))(_sens(87)(89)(111)))))
			(REG_BRST_CNT(_arch 90 0 13427(_prcs(_simple)(_trgt(118(_range 335))(118))(_sens(0))(_read(113)(114)(115)(117)(118(_range 336))))))
			(line__13452(_arch 91 0 13452(_assignment(_trgt(114))(_sens(1)))))
			(BRST_CNT_LD_PROCESS(_arch 92 0 13459(_prcs(_simple)(_trgt(113))(_sens(68))(_mon))))
			(REG_BRST_MAX_D1(_arch 95 0 13574(_prcs(_trgt(106))(_sens(0)(105)(1))(_dssslsensitivity 1))))
			(line__13589(_arch 96 0 13589(_assignment(_trgt(107))(_sens(105)(106)))))
			(REG_END_BURST(_arch 97 0 13596(_prcs(_trgt(110))(_sens(0)(109)(110)(1))(_dssslsensitivity 1)(_read(107)))))
			(REG_BURST_ZERO(_arch 98 0 13622(_prcs(_trgt(111))(_sens(0)(111)(113)(115)(117)(118)(1))(_dssslsensitivity 1))))
			(REG_BURST_ONE(_arch 99 0 13647(_prcs(_trgt(112))(_sens(0)(112)(113)(115)(117)(118)(1))(_dssslsensitivity 1))))
			(REG_RD_BURST(_arch 100 0 13672(_prcs(_trgt(90)(91))(_sens(0)(68)(90)(91)(111)(115)(1))(_dssslsensitivity 1))))
			(REG_ACT_RD_BURST(_arch 101 0 13725(_prcs(_trgt(92)(95))(_sens(0)(68)(90)(91)(92)(93)(94)(95)(115)(1))(_dssslsensitivity 1))))
			(line__13787(_arch 102 0 13787(_assignment(_trgt(89))(_sens(131)(17)))))
			(RD_DATA_SM_CMB_PROCESS(_arch 103 0 13814(_prcs(_simple)(_trgt(36)(53)(55)(84)(88)(93)(94)(96)(99)(101)(103)(108)(117)(129)(134)(155)(156)(160)(162))(_sens(37)(45)(54)(56)(68)(79)(87)(89)(90)(91)(92)(95)(102)(109)(110)(111)(112)(132)(135)(158)(161)(163)))))
			(RD_DATA_SM_REG_PROCESS(_arch 104 0 14968(_prcs(_trgt(54)(56)(87)(97)(102)(109)(130)(135)(161)(163))(_sens(0)(53)(55)(88)(96)(101)(108)(129)(134)(160)(162)(1))(_dssslsensitivity 1))))
			(REG_LAST_BRAM_ADDR(_arch 105 0 15025(_prcs(_trgt(154))(_sens(0)(117)(118)(155)(1))(_dssslsensitivity 1))))
			(line__15064(_arch 106 0 15064(_assignment(_trgt(98))(_sens(97)(99)))))
			(REG_RVALID(_arch 137 0 15907(_prcs(_trgt(131))(_sens(0)(128)(130)(131)(132)(1)(17))(_dssslsensitivity 1))))
			(REG_RVALID_CLR(_arch 138 0 15944(_prcs(_trgt(128))(_sens(0)(79)(87)(128)(154)(157)(160)(161)(1))(_dssslsensitivity 1))))
			(REG_RLAST(_arch 139 0 15995(_prcs(_trgt(132))(_sens(0)(132)(133)(1)(17))(_dssslsensitivity 1))))
			(line__16022(_arch 140 0 16022(_assignment(_trgt(164))(_sens(90)(91)(154)))))
			(REG_CMPLT_BURST(_arch 141 0 16028(_prcs(_trgt(165))(_sens(0)(164)(165)(166)(1))(_dssslsensitivity 1))))
			(RLAST_SM_CMB_PROCESS(_arch 142 0 16072(_prcs(_simple)(_trgt(133)(153)(166))(_sens(89)(90)(91)(92)(95)(132)(152)(154)(165)))))
			(RLAST_SM_REG_PROCESS(_arch 143 0 16222(_prcs(_trgt(152))(_sens(0)(153)(1))(_dssslsensitivity 1))))
			(line__16559(_arch 160 0 16559(_assignment(_alias((BRAM_En)(bram_en_int)))(_simpleassign BUF)(_trgt(29))(_sens(135)))))
		)
		(_subprogram
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_XOR(3 7))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Create_Size_Max(3 5))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(131586)
		(514)
		(33686018 514)
		(514)
		(514)
	)
	(_model . implementation 337 -1)
)
V 000055 55 57251         1580965173957 implementation
(_unit VHDL(wr_chnl 0 16878(implementation 0 17016))
	(_version vde)
	(_time 1580965173958 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 134117151247110511144d1c5649111414141116451510)
	(_ent
		(_time 1580965173945)
	)
	(_generate GEN_AW_PIPE_SNG 0 17431(_if 177)
		(_object
			(_prcs
				(line__17435(_arch 5 0 17435(_assignment(_alias((awaddr_pipe_ld)(_string \"0"\)))(_trgt(56)))))
				(line__17436(_arch 6 0 17436(_assignment(_trgt(54))(_sens(3)))))
				(line__17437(_arch 7 0 17437(_assignment(_trgt(60))(_sens(2)))))
				(line__17438(_arch 8 0 17438(_assignment(_alias((axi_awsize_pipe)(AXI_AWSIZE)))(_trgt(61))(_sens(5)))))
				(line__17439(_arch 9 0 17439(_assignment(_alias((axi_awlen_pipe)(AXI_AWLEN)))(_trgt(73))(_sens(4)))))
				(line__17440(_arch 10 0 17440(_assignment(_alias((axi_awburst_pipe)(AXI_AWBURST)))(_trgt(78))(_sens(6)))))
				(line__17441(_arch 11 0 17441(_assignment(_alias((axi_awlen_pipe_1_or_2)(_string \"0"\)))(_trgt(74)))))
				(line__17442(_arch 12 0 17442(_assignment(_alias((axi_awburst_pipe_fixed)(_string \"0"\)))(_trgt(79)))))
				(line__17443(_arch 13 0 17443(_assignment(_alias((axi_awaddr_full)(_string \"0"\)))(_trgt(59)))))
			)
		)
	)
	(_generate GEN_AW_PIPE_DUAL 0 17454(_if 178)
		(_generate GEN_AWADDR 0 17465(_for 48 )
			(_object
				(_cnst(_int i 48 0 17465(_arch)))
				(_prcs
					(REG_AWADDR(_arch 14 0 17468(_prcs(_trgt(54(_object 24))(54(_object 24)))(_sens(0)(54(_object 24))(56)(3(_object 24)))(_dssslsensitivity 1)(_read(54(_object 24))(3(_object 24))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13 0 17465(_scalar (_dto c 179 i 0))))
			(_prcs
				(REG_AWID(_arch 15 0 17491(_prcs(_trgt(60))(_sens(0)(56)(60)(2))(_dssslsensitivity 1))))
				(REG_AWCTRL(_arch 16 0 17516(_prcs(_trgt(61)(73)(78))(_sens(0)(56)(61)(73)(78)(4)(5)(6))(_dssslsensitivity 1))))
				(REG_AWLEN_PIPE(_arch 17 0 17547(_prcs(_trgt(74)(79))(_sens(0)(56)(74)(79)(4)(6))(_dssslsensitivity 1))))
				(REG_WRADDR_FULL(_arch 18 0 17590(_prcs(_trgt(59))(_sens(0)(56)(58)(59)(93)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_DUAL_ADDR_CNT 0 17627(_if 180)
		(_object
			(_prcs
				(I_ADDR_CNT(_arch 19 0 17646(_prcs(_simple)(_trgt(148(_range 181))(148))(_sens(0))(_read(95)(96)(99)(101)(148(_range 182))))))
				(line__17671(_arch 20 0 17671(_assignment(_alias((Sng_BRAM_Addr_Rst)(_string \"0"\)))(_trgt(34)))))
				(line__17672(_arch 21 0 17672(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(_string \"0"\)))(_trgt(35)))))
				(line__17673(_arch 22 0 17673(_assignment(_trgt(36)))))
				(line__17674(_arch 23 0 17674(_assignment(_alias((Sng_BRAM_Addr_Inc)(_string \"0"\)))(_trgt(37)))))
			)
		)
	)
	(_generate GEN_SNG_ADDR_CNT 0 17687(_if 183)
		(_object
			(_prcs
				(line__17690(_arch 24 0 17690(_assignment(_alias((Sng_BRAM_Addr_Rst)(bram_addr_rst)))(_simpleassign BUF)(_trgt(34))(_sens(101)))))
				(line__17691(_arch 25 0 17691(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(bram_addr_ld_en_mod)))(_simpleassign BUF)(_trgt(35))(_sens(95)))))
				(line__17692(_arch 26 0 17692(_assignment(_trgt(36))(_sens(96)))))
				(line__17693(_arch 27 0 17693(_assignment(_alias((Sng_BRAM_Addr_Inc)(bram_addr_inc_mod)))(_simpleassign BUF)(_trgt(37))(_sens(99)))))
				(line__17694(_arch 28 0 17694(_assignment(_trgt(148))(_sens(38)))))
			)
		)
	)
	(_inst I_WRAP_BRST 0 17889(_ent . wrap_brst)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 184))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 185))
			((C_AXI_DATA_WIDTH)(_code 186))
		)
		(_port
			((S_AXI_AClk)(S_AXI_AClk))
			((S_AXI_AResetn)(S_AXI_AResetn))
			((curr_axlen)(curr_awlen))
			((curr_axsize)(curr_awsize))
			((curr_narrow_burst)(curr_narrow_burst))
			((narrow_bram_addr_inc_re)(narrow_bram_addr_inc_re))
			((bram_addr_ld_en)(bram_addr_ld_en))
			((bram_addr_ld)(bram_addr_ld))
			((bram_addr_int)(bram_addr_int))
			((bram_addr_ld_wrap)(bram_addr_ld_wrap))
			((max_wrap_burst_mod)(max_wrap_burst_mod))
		)
	)
	(_generate GEN_WO_NARROW 0 17924(_if 187)
		(_object
			(_prcs
				(line__17929(_arch 38 0 17929(_assignment(_trgt(99))(_sens(85)(98)))))
				(line__17933(_arch 39 0 17933(_assignment(_alias((curr_narrow_burst)(_string \"0"\)))(_trgt(65)))))
				(line__17934(_arch 40 0 17934(_assignment(_alias((narrow_bram_addr_inc_re)(_string \"0"\)))(_trgt(105)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT 0 17958(_if 188)
		(_object
			(_prcs
				(line__17968(_arch 41 0 17968(_assignment(_trgt(99))(_sens(65)(85)(98)(105)))))
				(I_NARROW_CNT(_arch 42 0 17996(_prcs(_simple)(_trgt(106(_range 189))(106))(_sens(0))(_read(69)(70)(71)(72)(106(_range 190))))))
				(line__18023(_arch 43 0 18023(_assignment(_trgt(70))(_sens(1)))))
				(line__18030(_arch 44 0 18030(_assignment(_trgt(69))(_sens(67)(68)(93)(107)(108)(109)))))
				(line__18035(_arch 45 0 18035(_assignment(_trgt(72))(_sens(65)(98)))))
				(line__18037(_arch 46 0 18037(_assignment(_trgt(71))(_sens(64)(93)(105)))))
				(line__18040(_arch 47 0 18040(_assignment(_trgt(103))(_sens(65)(98)(106)))))
				(REG_NARROW_BRAM_ADDR_INC(_arch 48 0 18056(_prcs(_trgt(104))(_sens(0)(103)(1))(_dssslsensitivity 1))))
				(line__18071(_arch 49 0 18071(_assignment(_trgt(105))(_sens(103)(104)))))
			)
		)
	)
	(_generate GEN_AWREADY 0 18088(_if 191)
		(_object
			(_prcs
				(REG_AWREADY(_arch 50 0 18105(_prcs(_trgt(87))(_sens(0)(56)(58)(87)(92)(93)(1))(_dssslsensitivity 1))))
				(REG_ARESETN(_arch 51 0 18132(_prcs(_trgt(88)(89)(90)(92))(_sens(0)(88)(89)(91)(1))(_dssslsensitivity 1))))
				(line__18147(_arch 52 0 18147(_assignment(_trgt(91))(_sens(88)(89)))))
			)
		)
	)
	(_generate GEN_NARROW_EN 0 18197(_if 192)
		(_object
			(_prcs
				(line__18211(_arch 55 0 18211(_assignment(_trgt(64))(_sens(62)))))
				(line__18217(_arch 56 0 18217(_assignment(_trgt(66))(_sens(75)(84)(93)))))
				(NARROW_BURST_REG(_arch 57 0 18225(_prcs(_trgt(65))(_sens(0)(64)(66)(131)(1))(_dssslsensitivity 1))))
				(WLAST_REG(_arch 58 0 18263(_prcs(_trgt(130))(_sens(0)(118)(1)(14)(15))(_dssslsensitivity 1))))
				(line__18281(_arch 59 0 18281(_assignment(_trgt(131))(_sens(118)(130)(14)(15)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT_LD 0 18305(_if 193)
		(_object
			(_type(_int ~NATURAL~range~2~downto~0~1326 0 18307(_scalar (_dto i 2 i 0))))
			(_type(_int ~UNSIGNED{2~downto~0}~13 0 18307(_array -3((_dto i 2 i 0)))))
			(_sig(_int curr_awsize_unsigned 50 0 18307(_arch(_uni((_others(i 2)))))))
			(_sig(_int axi_byte_div_curr_awsize -1 0 18308(_arch(_uni((i 1))))))
			(_prcs
				(line__18317(_arch 60 0 18317(_assignment(_alias((curr_awsize_unsigned)(curr_awsize)))(_trgt(173))(_sens(62)))))
				(DIV_AWSIZE(_arch 61 0 18353(_prcs(_simple)(_trgt(174))(_sens(173)))))
				(line__18388(_arch 62 0 18388(_assignment(_trgt(67))(_sens(174))(_mon))))
				(REG_NAR_BRST_CNT_LD(_arch 63 0 18399(_prcs(_trgt(68))(_sens(0)(67)(68)(93)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_UA_NARROW 0 18485(_if 194)
		(_inst I_UA_NARROW 0 18526(_ent . ua_narrow)
			(_gen
				((C_AXI_DATA_WIDTH)(_code 195))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 196))
				((C_NARROW_BURST_CNT_LEN)(_code 197))
			)
			(_port
				((curr_wrap_burst)(curr_wrap_burst))
				((curr_incr_burst)(curr_incr_burst))
				((bram_addr_ld_en)(bram_addr_ld_en))
				((curr_axlen)(curr_awlen))
				((curr_axsize)(curr_awsize))
				((curr_axaddr_lsb)(curr_awaddr_lsb))
				((curr_ua_narrow_wrap)(curr_ua_narrow_wrap))
				((curr_ua_narrow_incr)(curr_ua_narrow_incr))
				((ua_narrow_load)(ua_narrow_load))
			)
		)
		(_object
			(_prcs
				(line__18554(_arch 67 0 18554(_assignment(_trgt(55))(_sens(54(_range 198))(58)(3(_range 199)))(_read(54(_range 200))(3(_range 201))))))
			)
		)
	)
	(_generate GEN_AW_SNG 0 18575(_if 202)
		(_object
			(_prcs
				(line__18578(_arch 68 0 18578(_assignment(_alias((aw_active)(Arb2AW_Active)))(_simpleassign BUF)(_trgt(51))(_sens(30)))))
				(line__18579(_arch 69 0 18579(_assignment(_alias((bram_addr_ld_en)(aw_active_re)))(_simpleassign BUF)(_trgt(93))(_sens(53)))))
				(line__18580(_arch 70 0 18580(_assignment(_alias((AW2Arb_Active_Clr)(aw_active_clr)))(_simpleassign BUF)(_trgt(32))(_sens(48)))))
				(line__18581(_arch 71 0 18581(_assignment(_alias((AW2Arb_Busy)(wr_busy_reg)))(_simpleassign BUF)(_trgt(31))(_sens(133)))))
				(line__18582(_arch 72 0 18582(_assignment(_alias((AW2Arb_BVALID_Cnt)(bvalid_cnt)))(_trgt(33))(_sens(159)))))
			)
		)
	)
	(_generate GEN_AW_DUAL 0 18618(_if 203)
		(_object
			(_prcs
				(line__18622(_arch 75 0 18622(_assignment(_alias((AW2Arb_Active_Clr)(_string \"0"\)))(_trgt(32)))))
				(line__18623(_arch 76 0 18623(_assignment(_alias((AW2Arb_Busy)(_string \"0"\)))(_trgt(31)))))
				(line__18625(_arch 77 0 18625(_assignment(_trgt(33)))))
				(REG_LAST_DATA_ACK(_arch 78 0 18632(_prcs(_trgt(129))(_sens(0)(118)(1)(14)(15))(_dssslsensitivity 1))))
				(WR_ADDR_SM_CMB_PROCESS(_arch 79 0 18667(_prcs(_simple)(_trgt(45)(47)(57)(94))(_sens(44)(51)(59)(128)(129)(161)(10)))))
				(line__18815(_arch 80 0 18815(_assignment(_trgt(93))(_sens(90)(94)))))
				(line__18816(_arch 81 0 18816(_assignment(_trgt(46))(_sens(47)(90)))))
				(line__18817(_arch 82 0 18817(_assignment(_trgt(56))(_sens(57)(90)))))
				(WR_ADDR_SM_REG_PROCESS(_arch 83 0 18820(_prcs(_trgt(44))(_sens(0)(45)(90))(_dssslsensitivity 1))))
				(line__18846(_arch 84 0 18846(_assignment(_trgt(58))(_sens(59)))))
				(REG_AW_ACT(_arch 85 0 18851(_prcs(_trgt(51))(_sens(0)(46)(48)(51)(90))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WRDATA 0 18897(_for 43 )
		(_object
			(_cnst(_int i 43 0 18897(_arch)))
			(_prcs
				(REG_WRDATA(_arch 86 0 18900(_prcs(_trgt(149(_object 25))(149(_object 25)))(_sens(0)(116)(149(_object 25))(12(_object 25)))(_dssslsensitivity 1)(_read(149(_object 25))(12(_object 25))))))
			)
		)
	)
	(_generate GEN_WR_NO_ECC 0 18926(_if 204)
		(_object
			(_prcs
				(REG_BRAM_WE(_arch 87 0 18935(_prcs(_trgt(145))(_sens(0)(124)(125)(145)(1)(13))(_dssslsensitivity 1))))
				(line__18975(_arch 88 0 18975(_assignment(_trgt(128))(_sens(59)(74)(77)(79)))))
			)
		)
	)
	(_generate GEN_WR_ECC 0 19002(_if 205)
		(_object
			(_prcs
				(line__19006(_arch 89 0 19006(_assignment(_alias((wr_b2b_elgible)(_string \"0"\)))(_trgt(128)))))
				(REG_BRAM_WE(_arch 90 0 19013(_prcs(_trgt(145))(_sens(0)(142)(144)(145)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_ECC 0 19099(_if 206)
		(_object
			(_prcs
				(line__19103(_arch 92 0 19103(_assignment(_alias((bram_we_ld)(_string \"0"\)))(_trgt(125)))))
				(line__19104(_arch 93 0 19104(_assignment(_alias((bram_addr_rst_cmb)(_string \"0"\)))(_trgt(102)))))
				(line__19107(_arch 94 0 19107(_assignment(_alias((Active_Wr)(active_wr_reg)))(_simpleassign BUF)(_trgt(27))(_sens(135)))))
				(WR_DATA_ECC_SM_CMB_PROCESS(_arch 95 0 19145(_prcs(_simple)(_trgt(48)(98)(115)(116)(119)(126)(132)(134)(142)(143)(146)(156))(_sens(51)(114)(122)(127)(133)(135)(14)(15)(20)))))
				(WR_DATA_ECC_SM_REG_PROCESS(_arch 96 0 19383(_prcs(_trgt(114)(122)(133)(135)(144)(147))(_sens(0)(115)(119)(132)(134)(143)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY 0 19435(_if 207)
		(_object
			(_prcs
				(line__19442(_arch 97 0 19442(_assignment(_alias((wr_busy_cmb)(_string \"0"\)))(_trgt(132)))))
				(line__19443(_arch 98 0 19443(_assignment(_alias((wr_busy_reg)(_string \"0"\)))(_trgt(133)))))
				(line__19444(_arch 99 0 19444(_assignment(_alias((active_wr_cmb)(_string \"0"\)))(_trgt(134)))))
				(line__19445(_arch 100 0 19445(_assignment(_alias((active_wr_reg)(_string \"0"\)))(_trgt(135)))))
				(line__19446(_arch 101 0 19446(_assignment(_alias((Active_Wr)(_string \"0"\)))(_trgt(27)))))
				(WR_DATA_SNG_SM_CMB_PROCESS(_arch 102 0 19482(_prcs(_simple)(_trgt(48)(98)(102)(113)(116)(119)(123)(125)(126)(146)(156))(_sens(51)(112)(122)(127)(14)(15)))))
				(WR_DATA_SNG_SM_REG_PROCESS(_arch 103 0 19702(_prcs(_trgt(112)(122)(124)(147))(_sens(0)(113)(119)(123)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY 0 19751(_if 208)
		(_object
			(_prcs
				(line__19759(_arch 104 0 19759(_assignment(_alias((active_wr_cmb)(_string \"0"\)))(_trgt(134)))))
				(line__19760(_arch 105 0 19760(_assignment(_alias((active_wr_reg)(_string \"0"\)))(_trgt(135)))))
				(line__19761(_arch 106 0 19761(_assignment(_alias((Active_Wr)(_string \"0"\)))(_trgt(27)))))
				(line__19763(_arch 107 0 19763(_assignment(_alias((wr_busy_cmb)(_string \"0"\)))(_trgt(132)))))
				(line__19764(_arch 108 0 19764(_assignment(_alias((wr_busy_reg)(_string \"0"\)))(_trgt(133)))))
				(WR_DATA_SM_CMB_PROCESS(_arch 109 0 19802(_prcs(_simple)(_trgt(48)(49)(98)(102)(111)(116)(119)(123)(125)(126)(146)(156))(_sens(50)(51)(58)(59)(87)(93)(110)(122)(127)(128)(160)(161)(10)(14)(15)))))
				(WR_DATA_SM_REG_PROCESS(_arch 110 0 20198(_prcs(_trgt(50)(110)(122)(124)(147))(_sens(0)(49)(111)(119)(123)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_inst BID_FIFO 0 20285(_ent . SRL_FIFO)
		(_gen
			((C_DATA_BITS)(_code 209))
			((C_DEPTH)(_code 210))
		)
		(_port
			((Clk)(S_AXI_AClk))
			((Reset)(bid_fifo_rst))
			((FIFO_Write)(bid_fifo_ld_en))
			((Data_In)(bid_fifo_ld))
			((FIFO_Read)(bid_fifo_rd_en))
			((Data_Out)(bid_fifo_rd))
			((FIFO_Full)(_open))
			((Data_Exists)(bid_fifo_not_empty))
			((Addr)(_open))
		)
	)
	(_generate GEN_BRESP 0 20398(_if 211)
		(_object
			(_prcs
				(REG_BRESP(_arch 121 0 20401(_prcs(_trgt(139))(_sens(0)(118)(139)(1)(14)(15))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_BRESP_ECC 0 20436(_if 212)
		(_object
			(_sig(_int UE_Q_reg -3 0 20438(_arch(_uni((i 2))))))
			(_prcs
				(REG_BRESP(_arch 122 0 20442(_prcs(_trgt(139))(_sens(0)(175)(139)(155)(157)(1))(_dssslsensitivity 1))))
				(REG_UE(_arch 123 0 20474(_prcs(_trgt(175))(_sens(0)(175)(53)(140)(155)(1)(20))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ECC 0 20597(_if 213)
		(_generate GEN_WRDATA_CMB 0 20705(_for 81 )
			(_object
				(_cnst(_int i 81 0 20705(_arch)))
				(_prcs
					(line__20708(_arch 135 0 20708(_assignment(_trgt(154(_range 214)))(_sens(179(_object 32))(149(_range 215))(150(_range 216))(151))(_read(179(_object 32))(149(_range 217))(150(_range 218))))))
				)
			)
		)
		(_generate GEN_HSIAO_ECC 0 20748(_if 219)
			(_inst ECC_GEN_HSIAO 0 20768(_ent . ecc_gen)
				(_gen
					((CODE_WIDTH)(_code 220))
					((ECC_WIDTH)(_code 221))
					((DATA_WIDTH)(_code 222))
				)
				(_port
					((h_rows)(h_rows(_range 223)))
				)
			)
			(_generate GEN_ECC_32 0 20806(_if 224)
				(_object
					(_prcs
						(line__20809(_arch 139 0 20809(_assignment(_trgt(178))(_sens(177)))))
					)
				)
			)
			(_generate GEN_ECC_N 0 20818(_if 225)
				(_object
					(_prcs
						(line__20820(_arch 140 0 20820(_assignment(_trgt(178))(_sens(177)))))
					)
				)
			)
			(_generate GEN_RD_ECC 0 20827(_for 91 )
				(_object
					(_cnst(_int m 91 0 20827(_arch)))
					(_prcs
						(line__20829(_arch 141 0 20829(_assignment(_trgt(195(_object 36)))(_sens(194(_range 226))(43(_range 227)))(_read(194(_range 228))(43(_range 229))))))
					)
				)
			)
			(_generate H_COL 0 20844(_for 92 )
				(_generate H_BIT 0 20846(_for 94 )
					(_object
						(_cnst(_int p 94 0 20846(_arch)))
						(_prcs
							(line__20848(_arch 144 0 20848(_assignment(_trgt(198(_object 37(_object 38))))(_sens(194(_index 230)))(_read(194(_index 231))))))
						)
					)
					(_part (194(_index 232))
					)
				)
				(_object
					(_cnst(_int n 92 0 20844(_arch)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1347 0 20846(_scalar (_to i 0 c 233))))
				)
			)
			(_generate GEN_FLIP_BIT 0 20853(_for 93 )
				(_object
					(_cnst(_int r 93 0 20853(_arch)))
					(_prcs
						(line__20855(_arch 145 0 20855(_assignment(_trgt(199(_object 39)))(_sens(196)(198(_object 39)))(_read(198(_object 39))))))
					)
				)
			)
			(_object
				(_cnst(_int ECC_WIDTH -1 0 20750(_arch gms(_code 234))))
				(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1337 0 20752(_scalar (_dto c 235 i 0))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 20752(_scalar (_dto c 236 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 20752(_array -3((_dto c 237 i 0)))))
				(_type(_int type_int0 0 20752(_array 84((_dto c 238 i 0)))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1338 0 20754(_scalar (_dto c 239 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1339 0 20754(_array -3((_dto c 240 i 0)))))
				(_sig(_int syndrome_ns 87 0 20754(_arch(_uni))))
				(_sig(_int syndrome_r 87 0 20755(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1340 0 20757(_scalar (_dto c 241 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1341 0 20757(_array -3((_dto c 242 i 0)))))
				(_sig(_int ecc_rddata_r 89 0 20757(_arch(_uni))))
				(_sig(_int h_matrix 85 0 20758(_arch(_uni))))
				(_sig(_int flip_bits 89 0 20760(_arch(_uni))))
				(_cnst(_int DQ_WIDTH -1 0 20782(_prcs 0 gms(_code 243))))
				(_type(_int ~STD_LOGIC_VECTOR{DQ_WIDTH-1~downto~C_AXI_DATA_WIDTH}~13 0 20784(_array -3((_range 244)))))
				(_var(_int ecc_wrdata_tmp 90 0 20784(_prcs 0)))
				(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1346 0 20827(_scalar (_to i 0 c 245))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13 0 20844(_scalar (_to i 0 c 246))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1348 0 20853(_scalar (_to i 0 c 247))))
				(_prcs
					(HSIAO_ECC(_arch 138 0 20781(_prcs(_simple)(_trgt(177(_range 248)))(_sens(194)(153)))))
					(REG_SYNDROME(_arch 142 0 20834(_prcs(_trgt(196))(_sens(0)(195))(_dssslsensitivity 1))))
					(line__20841(_arch 143 0 20841(_assignment(_trgt(197))(_sens(190)))))
					(line__20859(_arch 146 0 20859(_assignment(_trgt(150(_range 249)))(_sens(197(_range 250))(199(_range 251)))(_read(197(_range 252))(199(_range 253))))))
					(line__20862(_arch 147 0 20862(_assignment(_trgt(192))(_sens(196(_range 254))(196(_range 255)))(_read(196(_range 256))(196(_range 257))))))
					(line__20863(_arch 148 0 20863(_assignment(_trgt(193))(_sens(196(_range 258))(196(_range 259)))(_read(196(_range 260))(196(_range 261))))))
				)
			)
		)
		(_generate GEN_HAMMING_ECC 0 20880(_if 262)
			(_generate GEN_ECC_32 0 20893(_if 263)
				(_inst CHK_HANDLER_WR_32 0 20924(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 264))
						((C_USE_LUT6)(_code 265))
					)
					(_port
						((DataIn)(WrData))
						((CheckIn)(_code 266))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_4)(_open))
						((Syndrome_6)(_open))
						((Syndrome_Chk)(_code 267))
						((Enable_ECC)(_code 268))
						((UE_Q)(_code 269))
						((CE_Q)(_code 270))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_32 0 20960(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 271))
						((C_USE_LUT6)(_code 272))
					)
					(_port
						((DataIn)(bram_din_a_i(_range 273)))
						((CheckIn)(bram_din_a_i(_range 274)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_4)(Syndrome_4))
						((Syndrome_6)(Syndrome_6))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
				(_inst PARITY_CHK4 0 21003(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 275))
						((C_SIZE)(_code 276))
					)
					(_port
						((InA)(syndrome_4_reg(t_0_1)))
						((Res)(syndrome_reg_i(4)))
					)
				)
				(_inst PARITY_CHK6 0 21011(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 277))
						((C_SIZE)(_code 278))
					)
					(_port
						((InA)(syndrome_6_reg(t_0_5)))
						((Res)(syndrome_reg_i(6)))
					)
				)
				(_generate GEN_CORR_32 0 21024(_for 99 )
					(_inst CORR_ONE_BIT_32 0 21031(_ent . Correct_One_Bit)
						(_gen
							((C_USE_LUT6)(_code 279))
							((Correct_Value)(_code 280))
						)
						(_port
							((DIn)(UnCorrectedRdData(_object 41)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(CorrectedRdData(_object 41)))
						)
					)
					(_object
						(_cnst(_int i 99 0 21024(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_32 76 0 20895(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
					(_type(_int ~NATURAL~range~0~to~1~1356 0 20906(_scalar (_to i 0 i 1))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1357 0 20906(_array -3((_to i 0 i 1)))))
					(_sig(_int syndrome_4_reg 96 0 20906(_arch(_uni((_others(i 2)))))))
					(_type(_int ~NATURAL~range~0~to~5~1358 0 20907(_scalar (_to i 0 i 5))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1359 0 20907(_array -3((_to i 0 i 5)))))
					(_sig(_int syndrome_6_reg 98 0 20907(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1363 0 21024(_scalar (_to i 0 c 281))))
					(_prcs
						(line__20945(_arch 149 0 20945(_assignment(_trgt(178))(_sens(177)))))
						(REG_SYNDROME(_arch 150 0 20986(_prcs(_trgt(185)(200)(201))(_sens(0)(180)(181)(182))(_dssslsensitivity 1))))
						(line__21001(_arch 151 0 21001(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(184(t_0_3)))(_sens(185(t_0_3))))))
						(line__21009(_arch 152 0 21009(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(184(5)))(_sens(185(5))))))
					)
				)
				(_part (185(5))
				)
			)
			(_generate GEN_ECC_64 0 21058(_if 282)
				(_inst CHK_HANDLER_WR_64 0 21098(_ent . checkbit_handler_64)
					(_gen
						((C_ENCODE)(_code 283))
						((C_REG)(_code 284))
						((C_USE_LUT6)(_code 285))
					)
					(_port
						((Clk)(S_AXI_AClk))
						((DataIn)(WrData_cmb))
						((CheckIn)(_code 286))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_7)(_open))
						((Syndrome_Chk)(_code 287))
						((Enable_ECC)(_code 288))
						((UE_Q)(_code 289))
						((CE_Q)(_code 290))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_64 0 21142(_ent . checkbit_handler_64)
					(_gen
						((C_ENCODE)(_code 291))
						((C_REG)(_code 292))
						((C_USE_LUT6)(_code 293))
					)
					(_port
						((Clk)(S_AXI_AClk))
						((DataIn)(bram_din_a_i(_range 294)))
						((CheckIn)(bram_din_a_i(_range 295)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_7)(Syndrome_7))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
				(_inst PARITY_CHK7_A 0 21187(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 296))
						((C_SIZE)(_code 297))
					)
					(_port
						((InA)(syndrome_7_reg(t_0_5)))
						((Res)(syndrome7_a))
					)
				)
				(_inst PARITY_CHK7_B 0 21193(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 298))
						((C_SIZE)(_code 299))
					)
					(_port
						((InA)(syndrome_7_reg(t_6_11)))
						((Res)(syndrome7_b))
					)
				)
				(_generate GEN_CORR_64 0 21209(_for 102 )
					(_inst CORR_ONE_BIT_64 0 21216(_ent . Correct_One_Bit_64)
						(_gen
							((C_USE_LUT6)(_code 300))
							((Correct_Value)(_code 301))
						)
						(_port
							((DIn)(UnCorrectedRdData(_object 43)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(CorrectedRdData(_object 43)))
						)
					)
					(_object
						(_cnst(_int i 102 0 21209(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_64 76 0 21060(_arch((0(_string \"11000001"\))(1(_string \"10100001"\))(2(_string \"01100001"\))(3(_string \"11100001"\))(4(_string \"10010001"\))(5(_string \"01010001"\))(6(_string \"11010001"\))(7(_string \"00110001"\))(8(_string \"10110001"\))(9(_string \"01110001"\))(10(_string \"11110001"\))(11(_string \"10001001"\))(12(_string \"01001001"\))(13(_string \"11001001"\))(14(_string \"00101001"\))(15(_string \"10101001"\))(16(_string \"01101001"\))(17(_string \"11101001"\))(18(_string \"00011001"\))(19(_string \"10011001"\))(20(_string \"01011001"\))(21(_string \"11011001"\))(22(_string \"00111001"\))(23(_string \"10111001"\))(24(_string \"01111001"\))(25(_string \"11111001"\))(26(_string \"10000101"\))(27(_string \"01000101"\))(28(_string \"11000101"\))(29(_string \"00100101"\))(30(_string \"10100101"\))(31(_string \"01100101"\))(32(_string \"11100101"\))(33(_string \"00010101"\))(34(_string \"10010101"\))(35(_string \"01010101"\))(36(_string \"11010101"\))(37(_string \"00110101"\))(38(_string \"10110101"\))(39(_string \"01110101"\))(40(_string \"11110101"\))(41(_string \"00001101"\))(42(_string \"10001101"\))(43(_string \"01001101"\))(44(_string \"11001101"\))(45(_string \"00101101"\))(46(_string \"10101101"\))(47(_string \"01101101"\))(48(_string \"11101101"\))(49(_string \"00011101"\))(50(_string \"10011101"\))(51(_string \"01011101"\))(52(_string \"11011101"\))(53(_string \"00111101"\))(54(_string \"10111101"\))(55(_string \"01111101"\))(56(_string \"11111101"\))(57(_string \"10000011"\))(58(_string \"01000011"\))(59(_string \"11000011"\))(60(_string \"00100011"\))(61(_string \"10100011"\))(62(_string \"01100011"\))(63(_string \"11100011"\))))))
					(_type(_int ~NATURAL~range~0~to~11~1364 0 21079(_scalar (_to i 0 i 11))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~1365 0 21079(_array -3((_to i 0 i 11)))))
					(_sig(_int syndrome_7_reg 101 0 21079(_arch(_uni((_others(i 2)))))))
					(_sig(_int syndrome7_a -3 0 21080(_arch(_uni((i 2))))))
					(_sig(_int syndrome7_b -3 0 21081(_arch(_uni((i 2))))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1370 0 21209(_scalar (_to i 0 c 302))))
					(_prcs
						(line__21128(_arch 153 0 21128(_assignment(_trgt(178))(_sens(177)))))
						(REG_SYNDROME(_arch 154 0 21169(_prcs(_trgt(185)(202))(_sens(0)(180)(183))(_dssslsensitivity 1))))
						(line__21185(_arch 155 0 21185(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome_reg(t_0_6))))(_trgt(184(t_0_6)))(_sens(185(t_0_6))))))
						(line__21200(_arch 156 0 21200(_assignment(_trgt(184(7)))(_sens(203)(204)))))
					)
				)
			)
		)
		(_generate GEN_ECC_32 0 21297(_if 303)
			(_object
				(_prcs
					(REG_CHK_DATA(_arch 164 0 21301(_prcs(_trgt(190))(_sens(0)(189(_range 304)))(_dssslsensitivity 1)(_read(189(_range 305))))))
				)
			)
		)
		(_generate GEN_ECC_N 0 21316(_if 306)
			(_object
				(_prcs
					(REG_CHK_DATA(_arch 165 0 21320(_prcs(_trgt(190))(_sens(0)(189(_range 307)))(_dssslsensitivity 1)(_read(189(_range 308))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~13 0 20599(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 20599(_array -3((_to i 0 i 6)))))
			(_cnst(_int null7 52 0 20599(_arch(_string \"0000000"\))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 20600(_scalar (_to i 0 i 7))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 20600(_array -3((_to i 0 i 7)))))
			(_cnst(_int null8 54 0 20600(_arch(_string \"00000000"\))))
			(_cnst(_int C_USE_LUT6 -7 0 20606(_arch((i 1)))))
			(_type(_int ~NATURAL~range~C_INT_ECC_WIDTH-1~downto~0~13 0 20609(_scalar (_dto c 309 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 20609(_array -3((_dto c 310 i 0)))))
			(_sig(_int RdECC 56 0 20609(_arch(_uni((_others(i 2)))))))
			(_sig(_int WrECC 56 0 20611(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~C_ECC_WIDTH-1~downto~0~13 0 20612(_scalar (_dto c 311 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 20612(_array -3((_dto c 312 i 0)))))
			(_sig(_int WrECC_i 58 0 20612(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~{C_AXI_DATA_WIDTH/8-1}~downto~0~13 0 20614(_scalar (_dto c 313 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_AXI_DATA_WIDTH/8-1}~downto~0}~13 0 20614(_array -3((_dto c 314 i 0)))))
			(_sig(_int AXI_WSTRB_Q 60 0 20614(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~13 0 20616(_scalar (_to i 0 c 315))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 20616(_array -3((_to i 0 c 316)))))
			(_sig(_int Syndrome 62 0 20616(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~1~13 0 20617(_scalar (_to i 0 i 1))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 20617(_array -3((_to i 0 i 1)))))
			(_sig(_int Syndrome_4 64 0 20617(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~5~13 0 20618(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 20618(_array -3((_to i 0 i 5)))))
			(_sig(_int Syndrome_6 66 0 20618(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~11~13 0 20619(_scalar (_to i 0 i 11))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 20619(_array -3((_to i 0 i 11)))))
			(_sig(_int Syndrome_7 68 0 20619(_arch(_uni((_others(i 2)))))))
			(_sig(_int syndrome_reg_i 62 0 20621(_arch(_uni((_others(i 2)))))))
			(_sig(_int syndrome_reg 62 0 20622(_arch(_uni((_others(i 2)))))))
			(_sig(_int RdModifyWr_Read -3 0 20624(_arch(_uni((i 2))))))
			(_sig(_int RdModifyWr_Read_i -3 0 20625(_arch(_uni((i 2))))))
			(_sig(_int RdModifyWr_Check -3 0 20626(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13 0 20628(_scalar (_to i 0 c 317))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 20628(_array -3((_to i 0 c 318)))))
			(_sig(_int bram_din_a_i 70 0 20628(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~1331 0 20629(_scalar (_to i 0 c 319))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH-1}~1332 0 20629(_array -3((_to i 0 c 320)))))
			(_sig(_int UnCorrectedRdData 72 0 20629(_arch(_uni((_others(i 2)))))))
			(_sig(_int CE_Q -3 0 20631(_arch(_uni((i 2))))))
			(_sig(_int Sl_CE_i -3 0 20632(_arch(_uni((i 2))))))
			(_sig(_int Sl_UE_i -3 0 20633(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~1333 0 20635(_scalar (_to i 0 c 321))))
			(_type(_int syndrome_bits 0 20635(_array -3((_to i 0 c 322)))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~1334 0 20639(_scalar (_to i 0 c 323))))
			(_type(_int correct_data_table_type 0 20639(_array 74((_to i 0 c 324)))))
			(_type(_int ~NATURAL~range~0~to~6~1335 0 20641(_scalar (_to i 0 i 6))))
			(_type(_int bool_array 0 20641(_array -7((_to i 0 i 6)))))
			(_cnst(_int inverted_bit 78 0 20642(_arch(((i 0))((i 0))((i 1))((i 0))((i 1))((i 0))((i 0))))))
			(_cnst(_int CODE_WIDTH -1 0 20647(_arch gms(_code 325))))
			(_cnst(_int ECC_WIDTH -1 0 20648(_arch gms(_code 326))))
			(_type(_int ~NATURAL~range~CODE_WIDTH*ECC_WIDTH-1~downto~0~13 0 20650(_scalar (_dto c 327 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 20650(_array -3((_dto c 328 i 0)))))
			(_sig(_int h_rows 80 0 20650(_arch(_uni))))
			(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH_BYTES-1~downto~0~13 0 20705(_scalar (_dto c 329 i 0))))
			(_prcs
				(line__20657(_arch 130 0 20657(_assignment(_alias((BRAM_Addr_En)(RdModifyWr_Read)))(_simpleassign BUF)(_trgt(22))(_sens(186)))))
				(line__20663(_arch 131 0 20663(_assignment(_trgt(186))(_sens(114)))))
				(line__20664(_arch 132 0 20664(_assignment(_trgt(151))(_sens(114)))))
				(line__20665(_arch 133 0 20665(_assignment(_trgt(152))(_sens(114)))))
				(REG_WSTRB(_arch 134 0 20675(_prcs(_trgt(179))(_sens(0)(1)(13))(_dssslsensitivity 1)(_read(116)))))
				(REG_WRDATA(_arch 136 0 20715(_prcs(_trgt(153))(_sens(0)(154))(_dssslsensitivity 1))))
				(line__20730(_arch 137 0 20730(_assignment(_trgt(42(_range 330)))(_sens(178)(29)))))
				(CORR_REG(_arch 157 0 21235(_prcs(_trgt(191)(155))(_sens(0)(192)(193)(151))(_dssslsensitivity 1))))
				(line__21252(_arch 158 0 21252(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(25))(_sens(191)))))
				(line__21253(_arch 159 0 21253(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(26))(_sens(155)))))
				(line__21255(_arch 160 0 21255(_assignment(_alias((CE_Failing_We)(CE_Q)))(_simpleassign BUF)(_trgt(24))(_sens(191)))))
				(line__21257(_arch 161 0 21257(_assignment(_trgt(23))(_sens(157)))))
				(REG_BVALID_CNT(_arch 162 0 21265(_prcs(_trgt(157))(_sens(0)(156)(1))(_dssslsensitivity 1))))
				(line__21284(_arch 163 0 21284(_assignment(_trgt(189(_range 331)))(_sens(43(_range 332)))(_read(43(_range 333))))))
			)
		)
	)
	(_generate GEN_NO_ECC 0 21343(_if 334)
		(_object
			(_prcs
				(line__21346(_arch 166 0 21346(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(22)))))
				(line__21347(_arch 167 0 21347(_assignment(_alias((FaultInjectClr)(_string \"0"\)))(_trgt(23)))))
				(line__21348(_arch 168 0 21348(_assignment(_alias((CE_Failing_We)(_string \"0"\)))(_trgt(24)))))
				(line__21349(_arch 169 0 21349(_assignment(_alias((Sl_CE)(_string \"0"\)))(_trgt(25)))))
				(line__21350(_arch 170 0 21350(_assignment(_alias((Sl_UE)(_string \"0"\)))(_trgt(26)))))
			)
		)
	)
	(_generate GEN_BRAM_WE 0 21371(_for 44 )
		(_object
			(_cnst(_int i 44 0 21371(_arch)))
			(_prcs
				(line__21373(_arch 171 0 21373(_assignment(_trgt(40(_object 44)))(_sens(145(_object 44)))(_read(145(_object 44))))))
			)
		)
		(_part (145(_object 44))
		)
	)
	(_generate GEN_L_BRAM_ADDR 0 21395(_for 45 )
		(_object
			(_cnst(_int i 45 0 21395(_arch)))
			(_prcs
				(line__21397(_arch 173 0 21397(_assignment(_trgt(41(_object 45))))))
			)
		)
	)
	(_generate GEN_BRAM_ADDR 0 21408(_for 46 )
		(_object
			(_cnst(_int i 46 0 21408(_arch)))
			(_prcs
				(line__21411(_arch 174 0 21411(_assignment(_trgt(41(_object 46)))(_sens(148(_object 46)))(_read(148(_object 46))))))
			)
		)
		(_part (148(_object 46))
		)
	)
	(_generate GEN_BRAM_WRDATA 0 21420(_for 47 )
		(_generate GEN_NO_ECC 0 21434(_if 335)
			(_object
				(_prcs
					(line__21436(_arch 175 0 21436(_assignment(_trgt(42(_object 47)))(_sens(149(_object 47)))(_read(149(_object 47))))))
				)
			)
			(_part (149(_object 47))
			)
		)
		(_generate GEN_W_ECC 0 21446(_if 336)
			(_object
				(_prcs
					(line__21448(_arch 176 0 21448(_assignment(_trgt(42(_object 47)))(_sens(153(_object 47))(28(_object 47)))(_read(153(_object 47))(28(_object 47))))))
				)
			)
			(_part (28(_object 47))(153(_object 47))
			)
		)
		(_object
			(_cnst(_int i 47 0 21420(_arch)))
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 16885 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 16888 \2\ (_ent gms((i 2)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 16891 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_ID_WIDTH -1 0 16894 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW -1 0 16897 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 16900(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 16900(_ent(_string \"AXI4"\))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 16903 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC -1 0 16906 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 16909 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 16912 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 16920(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 16921(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~12 0 16924(_array -3((_dto c 337 i 0)))))
		(_port(_int AXI_AWID 1 0 16924(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~12 0 16925(_array -3((_dto c 338 i 0)))))
		(_port(_int AXI_AWADDR 2 0 16925(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16927(_array -3((_dto i 7 i 0)))))
		(_port(_int AXI_AWLEN 3 0 16927(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 16934(_array -3((_dto i 2 i 0)))))
		(_port(_int AXI_AWSIZE 4 0 16934(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16942(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_AWBURST 5 0 16942(_ent(_in))))
		(_port(_int AXI_AWLOCK -3 0 16949(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16950(_array -3((_dto i 3 i 0)))))
		(_port(_int AXI_AWCACHE 6 0 16950(_ent(_in))))
		(_port(_int AXI_AWPROT 4 0 16951(_ent(_in))))
		(_port(_int AXI_AWVALID -3 0 16952(_ent(_in))))
		(_port(_int AXI_AWREADY -3 0 16953(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~12 0 16957(_array -3((_dto c 339 i 0)))))
		(_port(_int AXI_WDATA 7 0 16957(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8-1~downto~0}~12 0 16958(_array -3((_dto c 340 i 0)))))
		(_port(_int AXI_WSTRB 8 0 16958(_ent(_in))))
		(_port(_int AXI_WLAST -3 0 16959(_ent(_in))))
		(_port(_int AXI_WVALID -3 0 16961(_ent(_in))))
		(_port(_int AXI_WREADY -3 0 16962(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~122 0 16966(_array -3((_dto c 341 i 0)))))
		(_port(_int AXI_BID 9 0 16966(_ent(_out))))
		(_port(_int AXI_BRESP 5 0 16967(_ent(_out))))
		(_port(_int AXI_BVALID -3 0 16969(_ent(_out))))
		(_port(_int AXI_BREADY -3 0 16970(_ent(_in))))
		(_port(_int Enable_ECC -3 0 16974(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 16975(_ent(_out((i 2))))))
		(_port(_int FaultInjectClr -3 0 16976(_ent(_out((i 2))))))
		(_port(_int CE_Failing_We -3 0 16977(_ent(_out((i 2))))))
		(_port(_int Sl_CE -3 0 16978(_ent(_out((i 2))))))
		(_port(_int Sl_UE -3 0 16979(_ent(_out((i 2))))))
		(_port(_int Active_Wr -3 0 16980(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~124 0 16982(_array -3((_dto c 342 i 0)))))
		(_port(_int FaultInjectData 10 0 16982(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~12 0 16983(_array -3((_dto c 343 i 0)))))
		(_port(_int FaultInjectECC 11 0 16983(_ent(_in))))
		(_port(_int Arb2AW_Active -3 0 16987(_ent(_in))))
		(_port(_int AW2Arb_Busy -3 0 16988(_ent(_out((i 2))))))
		(_port(_int AW2Arb_Active_Clr -3 0 16989(_ent(_out((i 2))))))
		(_port(_int AW2Arb_BVALID_Cnt 4 0 16990(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Rst -3 0 16992(_ent(_out((i 2))))))
		(_port(_int Sng_BRAM_Addr_Ld_En -3 0 16993(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 16994(_array -3((_range 344)))))
		(_port(_int Sng_BRAM_Addr_Ld 12 0 16994(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Inc -3 0 16995(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~126 0 16996(_array -3((_range 345)))))
		(_port(_int Sng_BRAM_Addr 13 0 16996(_ent(_in))))
		(_port(_int BRAM_En -3 0 17000(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8+C_ECC*{1+{C_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 17001(_array -3((_dto c 346 i 0)))))
		(_port(_int BRAM_WE 14 0 17001(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~128 0 17002(_array -3((_dto c 347 i 0)))))
		(_port(_int BRAM_Addr 15 0 17002(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 17003(_array -3((_dto c 348 i 0)))))
		(_port(_int BRAM_WrData 16 0 17003(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1210 0 17004(_array -3((_dto c 349 i 0)))))
		(_port(_int BRAM_RdData 17 0 17004(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 17033(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17036(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 18 0 17036(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 17037(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 19 0 17037(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17043(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_AWLEN_ONE 20 0 17043(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17044(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_AWLEN_TWO 21 0 17044(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17045(_array -3((_dto i 2 i 0)))))
		(_cnst(_int AXI_AWSIZE_ONE 22 0 17045(_arch(_string \"001"\))))
		(_cnst(_int C_NARROW_BURST_CNT_LEN -1 0 17055(_arch gms(_code 350))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~13 0 17056(_array -3((_dto c 351 i 0)))))
		(_cnst(_int NARROW_CNT_MAX 23 0 17056(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 17073(_array -3((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 24 0 17073(_arch gms(_code 352))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 17088(_arch gms(_code 353))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 17092(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_WRAP 25 0 17092(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 17093(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_INCR 26 0 17093(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 17094(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_FIXED 27 0 17094(_arch(_string \"00"\))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 17098(_arch gms(_code 354))))
		(_type(_int WR_ADDR_SM_TYPE 0 17113(_enum1 idle ld_awaddr (_to i 0 i 1))))
		(_sig(_int wr_addr_sm_cs 28 0 17117(_arch(_uni))))
		(_sig(_int wr_addr_sm_ns 28 0 17117(_arch(_uni))))
		(_sig(_int aw_active_set -3 0 17119(_arch(_uni((i 2))))))
		(_sig(_int aw_active_set_i -3 0 17120(_arch(_uni((i 2))))))
		(_sig(_int aw_active_clr -3 0 17122(_arch(_uni((i 2))))))
		(_sig(_int delay_aw_active_clr_cmb -3 0 17123(_arch(_uni((i 2))))))
		(_sig(_int delay_aw_active_clr -3 0 17124(_arch(_uni((i 2))))))
		(_sig(_int aw_active -3 0 17125(_arch(_uni((i 2))))))
		(_sig(_int aw_active_d1 -3 0 17126(_arch(_uni((i 2))))))
		(_sig(_int aw_active_re -3 0 17127(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~13 0 17129(_array -3((_dto c 355 i 0)))))
		(_sig(_int axi_awaddr_pipe 29 0 17129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 17131(_array -3((_dto c 356 i 0)))))
		(_sig(_int curr_awaddr_lsb 30 0 17131(_arch(_uni((_others(i 2)))))))
		(_sig(_int awaddr_pipe_ld -3 0 17133(_arch(_uni((i 2))))))
		(_sig(_int awaddr_pipe_ld_i -3 0 17134(_arch(_uni((i 2))))))
		(_sig(_int awaddr_pipe_sel -3 0 17136(_arch(_uni((i 2))))))
		(_sig(_int axi_awaddr_full -3 0 17139(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~13 0 17141(_array -3((_dto c 357 i 0)))))
		(_sig(_int axi_awid_pipe 31 0 17141(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 17142(_array -3((_dto i 2 i 0)))))
		(_sig(_int axi_awsize_pipe 32 0 17142(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awsize 32 0 17143(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awsize_reg 32 0 17144(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_narrow_burst_cmb -3 0 17148(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst -3 0 17149(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst_en -3 0 17150(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~1316 0 17152(_array -3((_dto c 358 i 0)))))
		(_sig(_int narrow_burst_cnt_ld 33 0 17152(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_reg 33 0 17153(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_mod 33 0 17154(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_addr_rst -3 0 17156(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_ld_en -3 0 17157(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_dec -3 0 17158(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 17161(_array -3((_dto i 7 i 0)))))
		(_sig(_int axi_awlen_pipe 34 0 17161(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_awlen_pipe_1_or_2 -3 0 17163(_arch(_uni((i 2))))))
		(_sig(_int curr_awlen 34 0 17164(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awlen_reg 34 0 17165(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awlen_reg_1_or_2 -3 0 17167(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 17170(_array -3((_dto i 1 i 0)))))
		(_sig(_int axi_awburst_pipe 35 0 17170(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_awburst_pipe_fixed -3 0 17171(_arch(_uni((i 2))))))
		(_sig(_int curr_awburst 35 0 17173(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_wrap_burst -3 0 17174(_arch(_uni((i 2))))))
		(_sig(_int curr_wrap_burst_reg -3 0 17175(_arch(_uni((i 2))))))
		(_sig(_int curr_incr_burst -3 0 17177(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst -3 0 17178(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst_reg -3 0 17179(_arch(_uni((i 2))))))
		(_sig(_int max_wrap_burst_mod -3 0 17181(_arch(_uni((i 2))))))
		(_sig(_int axi_awready_int -3 0 17183(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d1 -3 0 17185(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 17186(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d3 -3 0 17187(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 17188(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re_reg -3 0 17189(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en -3 0 17193(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_i -3 0 17194(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_mod -3 0 17197(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 17199(_array -3((_range 359)))))
		(_sig(_int bram_addr_ld 36 0 17199(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_ld_wrap 36 0 17201(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_inc -3 0 17204(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_mod -3 0 17205(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_wrap_mod -3 0 17206(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_rst -3 0 17208(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_rst_cmb -3 0 17209(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc -3 0 17212(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_d1 -3 0 17213(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_re -3 0 17214(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_int 33 0 17216(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_ua_narrow_wrap -3 0 17218(_arch(_uni((i 2))))))
		(_sig(_int curr_ua_narrow_incr -3 0 17219(_arch(_uni((i 2))))))
		(_sig(_int ua_narrow_load 33 0 17220(_arch(_uni((_others(i 2)))))))
		(_type(_int WR_DATA_SM_TYPE 0 17231(_enum1 idle w8_awaddr sng_wr_data brst_wr_data b2b_w8_wr_data (_to i 0 i 4))))
		(_sig(_int wr_data_sm_cs 37 0 17242(_arch(_uni))))
		(_sig(_int wr_data_sm_ns 37 0 17242(_arch(_uni))))
		(_type(_int WR_DATA_SNG_SM_TYPE 0 17246(_enum1 idle sng_wr_data brst_wr_data (_to i 0 i 2))))
		(_sig(_int wr_data_sng_sm_cs 38 0 17250(_arch(_uni))))
		(_sig(_int wr_data_sng_sm_ns 38 0 17250(_arch(_uni))))
		(_type(_int WR_DATA_ECC_SM_TYPE 0 17254(_enum1 idle rmw_rd_data rmw_chk_data rmw_mod_data rmw_wr_data (_to i 0 i 4))))
		(_sig(_int wr_data_ecc_sm_cs 39 0 17260(_arch(_uni))))
		(_sig(_int wr_data_ecc_sm_ns 39 0 17260(_arch(_uni))))
		(_sig(_int wrdata_reg_ld -3 0 17264(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int -3 0 17265(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int_mod -3 0 17266(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full_cmb -3 0 17267(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full -3 0 17268(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_empty -3 0 17269(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full_reg -3 0 17270(_arch(_uni((i 2))))))
		(_sig(_int clr_bram_we_cmb -3 0 17275(_arch(_uni((i 2))))))
		(_sig(_int clr_bram_we -3 0 17276(_arch(_uni((i 2))))))
		(_sig(_int bram_we_ld -3 0 17277(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_burst_cmb -3 0 17279(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_burst -3 0 17280(_arch(_uni((i 2))))))
		(_sig(_int wr_b2b_elgible -3 0 17283(_arch(_uni((i 2))))))
		(_sig(_int last_data_ack_mod -3 0 17286(_arch(_uni((i 2))))))
		(_sig(_int axi_wlast_d1 -3 0 17290(_arch(_uni((i 2))))))
		(_sig(_int axi_wlast_re -3 0 17291(_arch(_uni((i 2))))))
		(_sig(_int wr_busy_cmb -3 0 17298(_arch(_uni((i 2))))))
		(_sig(_int wr_busy_reg -3 0 17299(_arch(_uni((i 2))))))
		(_sig(_int active_wr_cmb -3 0 17302(_arch(_uni((i 2))))))
		(_sig(_int active_wr_reg -3 0 17303(_arch(_uni((i 2))))))
		(_sig(_int axi_bid_temp 31 0 17310(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bid_temp_full -3 0 17311(_arch(_uni((i 2))))))
		(_sig(_int axi_bid_int 31 0 17313(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bresp_int 35 0 17314(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bvalid_int -3 0 17315(_arch(_uni((i 2))))))
		(_sig(_int axi_bvalid_set_cmb -3 0 17316(_arch(_uni((i 2))))))
		(_sig(_int reset_bram_we -3 0 17323(_arch(_uni((i 2))))))
		(_sig(_int set_bram_we_cmb -3 0 17324(_arch(_uni((i 2))))))
		(_sig(_int set_bram_we -3 0 17325(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8+C_ECC*{1+{C_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 17326(_array -3((_dto c 360 i 0)))))
		(_sig(_int bram_we_int 40 0 17326(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_cmb -3 0 17327(_arch(_uni((i 2))))))
		(_sig(_int bram_en_int -3 0 17328(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_int 36 0 17330(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13 0 17333(_array -3((_dto c 361 i 0)))))
		(_sig(_int bram_wrdata_int 41 0 17333(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH-1}~13 0 17340(_array -3((_to i 0 c 362)))))
		(_sig(_int CorrectedRdData 42 0 17340(_arch(_uni))))
		(_sig(_int RdModifyWr_Modify -3 0 17341(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Write -3 0 17342(_arch(_uni((i 2))))))
		(_sig(_int WrData 41 0 17343(_arch(_uni((_others(i 2)))))))
		(_sig(_int WrData_cmb 41 0 17344(_arch(_uni((_others(i 2)))))))
		(_sig(_int UE_Q -3 0 17346(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc -3 0 17353(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc_d1 -3 0 17354(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_dec -3 0 17355(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt 32 0 17356(_arch(_uni((_others(i 2)))))))
		(_sig(_int bvalid_cnt_amax -3 0 17357(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_max -3 0 17358(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_non_zero -3 0 17359(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_rst -3 0 17366(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_ld_en -3 0 17367(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_ld 31 0 17368(_arch(_uni((_others(i 2)))))))
		(_sig(_int bid_fifo_rd_en -3 0 17369(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_rd 31 0 17370(_arch(_uni((_others(i 2)))))))
		(_sig(_int bid_fifo_not_empty -3 0 17371(_arch(_uni((i 2))))))
		(_sig(_int bid_gets_fifo_load -3 0 17373(_arch(_uni((i 2))))))
		(_sig(_int bid_gets_fifo_load_d1 -3 0 17374(_arch(_uni((i 2))))))
		(_sig(_int first_fifo_bid -3 0 17376(_arch(_uni((i 2))))))
		(_sig(_int b2b_fifo_bid -3 0 17377(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~13 0 18897(_scalar (_dto c 363 i 0))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH/8+{C_ECC*{1+{C_AXI_DATA_WIDTH/128}}}-1~downto~0~13 0 21371(_scalar (_dto c 364 i 0))))
		(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 21395(_scalar (_dto c 365 i 0))))
		(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 21408(_scalar (_range 366))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1374 0 21420(_scalar (_dto c 367 i 0))))
		(_prcs
			(line__17395(_arch 0 0 17395(_assignment(_alias((AXI_AWREADY)(axi_awready_int)))(_simpleassign BUF)(_trgt(11))(_sens(87)))))
			(line__17404(_arch 1 0 17404(_assignment(_alias((AXI_WREADY)(axi_wready_int_mod)))(_simpleassign BUF)(_trgt(16))(_sens(118)))))
			(line__17412(_arch 2 0 17412(_assignment(_alias((AXI_BRESP)(axi_bresp_int)))(_trgt(18))(_sens(139)))))
			(line__17413(_arch 3 0 17413(_assignment(_alias((AXI_BVALID)(axi_bvalid_int)))(_simpleassign BUF)(_trgt(19))(_sens(140)))))
			(line__17415(_arch 4 0 17415(_assignment(_trgt(17))(_sens(138)))))
			(line__17713(_arch 29 0 17713(_assignment(_trgt(101))(_sens(95)(99)(102)(1)))))
			(line__17739(_arch 30 0 17739(_assignment(_trgt(96))(_sens(54(_range 368))(58)(82)(86)(93)(97)(3(_range 369)))(_read(54(_range 370))(3(_range 371))))))
			(line__17764(_arch 31 0 17764(_assignment(_trgt(95))(_sens(82)(86)(93)(100)))))
			(line__17778(_arch 32 0 17778(_assignment(_trgt(100))(_sens(65)(98)(105)))))
			(line__17804(_arch 33 0 17804(_assignment(_trgt(81))(_sens(80)))))
			(line__17808(_arch 34 0 17808(_assignment(_trgt(83))(_sens(80)))))
			(line__17811(_arch 35 0 17811(_assignment(_trgt(84))(_sens(80)))))
			(REG_CURR_WRAP_BRST(_arch 36 0 17820(_prcs(_trgt(82))(_sens(0)(81)(82)(93)(101)(1))(_dssslsensitivity 1))))
			(REG_CURR_FIXED_BRST(_arch 37 0 17848(_prcs(_trgt(85))(_sens(0)(84)(85)(93)(101)(1))(_dssslsensitivity 1))))
			(line__18161(_arch 53 0 18161(_assignment(_trgt(62))(_sens(58)(61)(5)))))
			(REG_AWSIZE(_arch 54 0 18166(_prcs(_trgt(63))(_sens(0)(62)(63)(93)(1))(_dssslsensitivity 1))))
			(line__18430(_arch 64 0 18430(_assignment(_trgt(80))(_sens(58)(78)(6)))))
			(line__18436(_arch 65 0 18436(_assignment(_trgt(75))(_sens(58)(73)(4)(10)))))
			(REG_CURR_AWLEN(_arch 66 0 18444(_prcs(_trgt(77))(_sens(0)(75)(77)(93)(1))(_dssslsensitivity 1))))
			(RE_AW_ACT(_arch 73 0 18592(_prcs(_trgt(52))(_sens(0)(51)(1))(_dssslsensitivity 1))))
			(line__18604(_arch 74 0 18604(_assignment(_trgt(53))(_sens(51)(52)))))
			(REG_WREADY(_arch 91 0 19053(_prcs(_trgt(118))(_sens(0)(119)(1))(_dssslsensitivity 1))))
			(WR_BURST_REG_PROCESS(_arch 111 0 20236(_prcs(_trgt(127))(_sens(0)(126)(1))(_dssslsensitivity 1))))
			(line__20303(_arch 112 0 20303(_assignment(_trgt(163))(_sens(1)))))
			(line__20305(_arch 113 0 20305(_assignment(_alias((bid_fifo_ld_en)(bram_addr_ld_en)))(_simpleassign BUF)(_trgt(164))(_sens(93)))))
			(line__20306(_arch 114 0 20306(_assignment(_trgt(165))(_sens(58)(60)(2)))))
			(line__20310(_arch 115 0 20310(_assignment(_trgt(166))(_sens(158)(168)(170)(171)))))
			(line__20327(_arch 116 0 20327(_assignment(_trgt(169))(_sens(164)(171)(172)))))
			(line__20330(_arch 117 0 20330(_assignment(_trgt(171))(_sens(156)(162)))))
			(line__20338(_arch 118 0 20338(_assignment(_trgt(172))(_sens(156)(158)(159)(168)))))
			(REG_BID(_arch 119 0 20343(_prcs(_trgt(138))(_sens(0)(138)(165)(166)(167)(169)(1))(_dssslsensitivity 1))))
			(REG_BID_LD(_arch 120 0 20371(_prcs(_trgt(170))(_sens(0)(169)(1))(_dssslsensitivity 1))))
			(REG_BVALID_CNT(_arch 124 0 20518(_prcs(_trgt(159))(_sens(0)(156)(158)(159)(1))(_dssslsensitivity 1))))
			(line__20543(_arch 125 0 20543(_assignment(_trgt(158))(_sens(140)(162)(20)))))
			(line__20547(_arch 126 0 20547(_assignment(_trgt(162))(_sens(159)))))
			(line__20548(_arch 127 0 20548(_assignment(_trgt(160))(_sens(159)))))
			(line__20549(_arch 128 0 20549(_assignment(_trgt(161))(_sens(159)))))
			(REG_BVALID(_arch 129 0 20556(_prcs(_trgt(140))(_sens(0)(156)(158)(159)(162)(1))(_dssslsensitivity 1))))
			(line__21379(_arch 172 0 21379(_assignment(_alias((BRAM_En)(bram_en_int)))(_simpleassign BUF)(_trgt(39))(_sens(147)))))
		)
		(_subprogram
			(_ext REDUCTION_XOR(3 7))
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Create_Size_Max(3 5))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(131586)
		(33686018 33686018)
		(131586)
		(197122)
		(514)
		(514)
		(131586)
		(131586)
		(131843)
		(197379)
	)
	(_model . implementation 372 -1)
)
V 000055 55 23827         1580965173974 implementation
(_unit VHDL(full_axi 0 21640(implementation 0 21853))
	(_version vde)
	(_time 1580965173975 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 23702626257424357025732c32787a252a252524262570)
	(_ent
		(_time 1580965173971)
	)
	(_generate ADDR_SNG_PORT 0 21971(_if 43)
		(_generate GEN_L_BRAM_ADDR 0 22027(_for 36 )
			(_object
				(_cnst(_int i 36 0 22027(_arch)))
				(_prcs
					(line__22029(_arch 10 0 22029(_assignment(_trgt(57(_object 21))))))
				)
			)
		)
		(_generate GEN_BRAM_ADDR 0 22036(_for 37 )
			(_object
				(_cnst(_int i 37 0 22036(_arch)))
				(_prcs
					(line__22038(_arch 11 0 22038(_assignment(_trgt(57(_object 22)))(_sens(104(_object 22)))(_read(104(_object 22))))))
				)
			)
			(_part (104(_object 22))
			)
		)
		(_object
			(_sig(_int sng_bram_addr_rst -3 0 21973(_arch(_uni((i 2))))))
			(_sig(_int sng_bram_addr_ld_en -3 0 21974(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~131 0 21975(_scalar (_range 44))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~132 0 21975(_array -3((_range 45)))))
			(_sig(_int sng_bram_addr_ld 35 0 21975(_arch(_uni((_others(i 2)))))))
			(_sig(_int sng_bram_addr_inc -3 0 21976(_arch(_uni((i 2))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 22027(_scalar (_dto c 46 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 22036(_scalar (_range 47))))
			(_prcs
				(line__21984(_arch 0 0 21984(_assignment(_alias((sng_bram_addr_rst)(WrChnl_BRAM_Addr_Rst)))(_simpleassign BUF)(_trgt(105))(_sens(97)))))
				(line__21985(_arch 1 0 21985(_assignment(_trgt(106))(_sens(98)(101)))))
				(line__21986(_arch 2 0 21986(_assignment(_trgt(107))(_sens(95)(100)(103)))))
				(line__21987(_arch 3 0 21987(_assignment(_trgt(108))(_sens(95)(99)(102)))))
				(I_ADDR_CNT(_arch 4 0 21990(_prcs(_simple)(_trgt(104(_range 48))(104))(_sens(0))(_read(104(_range 49))(105)(106)(107)(108)))))
				(line__22009(_arch 5 0 22009(_assignment(_trgt(62)))))
				(line__22010(_arch 6 0 22010(_assignment(_trgt(55))(_sens(69)(70)))))
				(line__22012(_arch 7 0 22012(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(60)))))
				(line__22014(_arch 8 0 22014(_assignment(_trgt(72))(_sens(59)))))
				(line__22016(_arch 9 0 22016(_assignment(_trgt(56))(_sens(71)(91)))))
			)
		)
	)
	(_generate ADDR_DUAL_PORT 0 22049(_if 50)
		(_object
			(_prcs
				(line__22051(_arch 12 0 22051(_assignment(_trgt(57))(_sens(67)))))
				(line__22052(_arch 13 0 22052(_assignment(_trgt(62))(_sens(68)))))
				(line__22053(_arch 14 0 22053(_assignment(_alias((BRAM_En_A)(BRAM_En_A_i)))(_simpleassign BUF)(_trgt(55))(_sens(69)))))
				(line__22054(_arch 15 0 22054(_assignment(_alias((BRAM_En_B)(BRAM_En_B_i)))(_simpleassign BUF)(_trgt(60))(_sens(70)))))
				(line__22056(_arch 16 0 22056(_assignment(_trgt(56))(_sens(71)))))
				(line__22058(_arch 17 0 22058(_assignment(_trgt(72))(_sens(64)))))
			)
		)
	)
	(_generate GEN_NO_REGS 0 22082(_if 51)
		(_object
			(_prcs
				(line__22085(_arch 20 0 22085(_assignment(_alias((S_AXI_CTRL_AWREADY)(_string \"0"\)))(_trgt(40)))))
				(line__22086(_arch 21 0 22086(_assignment(_alias((S_AXI_CTRL_WREADY)(_string \"0"\)))(_trgt(44)))))
				(line__22087(_arch 22 0 22087(_assignment(_trgt(45)))))
				(line__22088(_arch 23 0 22088(_assignment(_alias((S_AXI_CTRL_BVALID)(_string \"0"\)))(_trgt(46)))))
				(line__22089(_arch 24 0 22089(_assignment(_alias((S_AXI_CTRL_ARREADY)(_string \"0"\)))(_trgt(50)))))
				(line__22090(_arch 25 0 22090(_assignment(_trgt(51)))))
				(line__22091(_arch 26 0 22091(_assignment(_trgt(52)))))
				(line__22092(_arch 27 0 22092(_assignment(_alias((S_AXI_CTRL_RVALID)(_string \"0"\)))(_trgt(53)))))
				(line__22095(_arch 28 0 22095(_assignment(_trgt(84)))))
				(line__22096(_arch 29 0 22096(_assignment(_trgt(85)))))
				(line__22099(_arch 30 0 22099(_assignment(_alias((ECC_Interrupt)(_string \"0"\)))(_trgt(2)))))
				(line__22100(_arch 31 0 22100(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
				(line__22102(_arch 32 0 22102(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(73)))))
			)
		)
	)
	(_generate GEN_REGS 0 22118(_if 52)
		(_inst I_LITE_ECC_REG 0 22133(_ent . lite_ecc_reg)
			(_gen
				((C_S_AXI_PROTOCOL)(_code 53))
				((C_S_AXI_ADDR_WIDTH)(_code 54))
				((C_S_AXI_DATA_WIDTH)(_code 55))
				((C_SINGLE_PORT_BRAM)(_code 56))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 57))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 58))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 59))
				((C_ECC_WIDTH)(_code 60))
				((C_FAULT_INJECT)(_code 61))
				((C_ECC_ONOFF_RESET_VALUE)(_code 62))
				((C_CE_FAILING_REGISTERS)(_code 63))
				((C_UE_FAILING_REGISTERS)(_code 64))
				((C_ECC_STATUS_REGISTERS)(_code 65))
				((C_ECC_ONOFF_REGISTER)(_code 66))
				((C_CE_COUNTER_WIDTH)(_code 67))
			)
			(_port
				((S_AXI_AClk)(S_AXI_AClk))
				((S_AXI_AResetn)(S_AXI_AResetn))
				((Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((Enable_ECC)(Enable_ECC))
				((FaultInjectClr)(FaultInjectClr))
				((CE_Failing_We)(CE_Failing_We))
				((CE_CounterReg_Inc)(CE_Failing_We))
				((Sl_CE)(Sl_CE))
				((Sl_UE)(Sl_UE))
				((BRAM_Addr_A)(BRAM_Addr_A_i(_range 68)))
				((BRAM_Addr_B)(BRAM_Addr_B_i(_range 69)))
				((BRAM_Addr_En)(BRAM_Addr_En))
				((Active_Wr)(Active_Wr))
				((FaultInjectData)(FaultInjectData))
				((FaultInjectECC)(FaultInjectECC_i))
			)
		)
		(_generate GEN_32 0 22227(_if 70)
			(_object
				(_prcs
					(line__22229(_arch 37 0 22229(_assignment(_trgt(85))(_sens(86)))))
				)
			)
		)
		(_generate GEN_NON_32 0 22237(_if 71)
			(_object
				(_prcs
					(line__22239(_arch 38 0 22239(_assignment(_trgt(85))(_sens(86)))))
				)
			)
		)
		(_object
			(_prcs
				(line__22210(_arch 33 0 22210(_assignment(_trgt(88))(_sens(89)(90)))))
				(line__22217(_arch 34 0 22217(_assignment(_trgt(75))(_sens(78)(81)))))
				(line__22218(_arch 35 0 22218(_assignment(_trgt(76))(_sens(79)(82)))))
				(line__22219(_arch 36 0 22219(_assignment(_trgt(77))(_sens(80)(83)))))
			)
		)
	)
	(_generate GEN_ARB 0 22260(_if 72)
		(_inst I_SNG_PORT 0 22275(_ent . sng_port_arb)
			(_gen
				((C_S_AXI_ADDR_WIDTH)(_code 73))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_AClk))
				((S_AXI_ARESETN)(S_AXI_AResetn))
				((AXI_AWADDR)(S_AXI_AWADDR(_range 74)))
				((AXI_AWVALID)(S_AXI_AWVALID))
				((AXI_AWREADY)(S_AXI_AWREADY))
				((AXI_ARADDR)(S_AXI_ARADDR(_range 75)))
				((AXI_ARVALID)(S_AXI_ARVALID))
				((AXI_ARREADY)(S_AXI_ARREADY))
				((Arb2AW_Active)(Arb2AW_Active))
				((AW2Arb_Busy)(AW2Arb_Busy))
				((AW2Arb_Active_Clr)(AW2Arb_Active_Clr))
				((AW2Arb_BVALID_Cnt)(AW2Arb_BVALID_Cnt))
				((Arb2AR_Active)(Arb2AR_Active))
				((AR2Arb_Active_Clr)(AR2Arb_Active_Clr))
			)
		)
	)
	(_generate GEN_DUAL 0 22314(_if 76)
		(_object
			(_prcs
				(line__22317(_arch 39 0 22317(_assignment(_alias((S_AXI_AWREADY)(S_AXI_AWREADY_i)))(_simpleassign BUF)(_trgt(13))(_sens(65)))))
				(line__22318(_arch 40 0 22318(_assignment(_alias((S_AXI_ARREADY)(S_AXI_ARREADY_i)))(_simpleassign BUF)(_trgt(32))(_sens(66)))))
				(line__22320(_arch 41 0 22320(_assignment(_alias((Arb2AW_Active)(_string \"0"\)))(_trgt(91)))))
				(line__22321(_arch 42 0 22321(_assignment(_alias((Arb2AR_Active)(_string \"0"\)))(_trgt(95)))))
			)
		)
	)
	(_inst I_WR_CHNL 0 22341(_ent . wr_chnl)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 77))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 78))
			((C_AXI_DATA_WIDTH)(_code 79))
			((C_AXI_ID_WIDTH)(_code 80))
			((C_S_AXI_SUPPORTS_NARROW)(_code 81))
			((C_S_AXI_PROTOCOL)(_code 82))
			((C_SINGLE_PORT_BRAM)(_code 83))
			((C_ECC)(_code 84))
			((C_ECC_WIDTH)(_code 85))
			((C_ECC_TYPE)(_code 86))
		)
		(_port
			((S_AXI_AClk)(S_AXI_ACLK))
			((S_AXI_AResetn)(S_AXI_ARESETN))
			((AXI_AWID)(S_AXI_AWID))
			((AXI_AWADDR)(S_AXI_AWADDR(_range 87)))
			((AXI_AWLEN)(S_AXI_AWLEN))
			((AXI_AWSIZE)(S_AXI_AWSIZE))
			((AXI_AWBURST)(S_AXI_AWBURST))
			((AXI_AWLOCK)(S_AXI_AWLOCK))
			((AXI_AWCACHE)(S_AXI_AWCACHE))
			((AXI_AWPROT)(S_AXI_AWPROT))
			((AXI_AWVALID)(S_AXI_AWVALID))
			((AXI_AWREADY)(S_AXI_AWREADY_i))
			((AXI_WDATA)(S_AXI_WDATA))
			((AXI_WSTRB)(S_AXI_WSTRB))
			((AXI_WLAST)(S_AXI_WLAST))
			((AXI_WVALID)(S_AXI_WVALID))
			((AXI_WREADY)(S_AXI_WREADY))
			((AXI_BID)(S_AXI_BID))
			((AXI_BRESP)(S_AXI_BRESP))
			((AXI_BVALID)(S_AXI_BVALID))
			((AXI_BREADY)(S_AXI_BREADY))
			((Enable_ECC)(Enable_ECC))
			((BRAM_Addr_En)(Wr_BRAM_Addr_En))
			((FaultInjectClr)(FaultInjectClr))
			((CE_Failing_We)(Wr_CE_Failing_We))
			((Sl_CE)(Wr_Sl_CE))
			((Sl_UE)(Wr_Sl_UE))
			((Active_Wr)(Active_Wr))
			((FaultInjectData)(FaultInjectData))
			((FaultInjectECC)(FaultInjectECC))
			((Arb2AW_Active)(Arb2AW_Active))
			((AW2Arb_Busy)(AW2Arb_Busy))
			((AW2Arb_Active_Clr)(AW2Arb_Active_Clr))
			((AW2Arb_BVALID_Cnt)(AW2Arb_BVALID_Cnt))
			((Sng_BRAM_Addr_Rst)(WrChnl_BRAM_Addr_Rst))
			((Sng_BRAM_Addr_Ld_En)(WrChnl_BRAM_Addr_Ld_En))
			((Sng_BRAM_Addr_Ld)(WrChnl_BRAM_Addr_Ld))
			((Sng_BRAM_Addr_Inc)(WrChnl_BRAM_Addr_Inc))
			((Sng_BRAM_Addr)(bram_addr_int))
			((BRAM_En)(BRAM_En_A_i))
			((BRAM_WE)(BRAM_WE_A_i))
			((BRAM_Addr)(BRAM_Addr_A_i))
			((BRAM_WrData)(BRAM_WrData_A))
			((BRAM_RdData)(BRAM_RdData_A))
		)
	)
	(_inst I_RD_CHNL 0 22434(_ent . rd_chnl)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 88))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 89))
			((C_AXI_DATA_WIDTH)(_code 90))
			((C_AXI_ID_WIDTH)(_code 91))
			((C_S_AXI_SUPPORTS_NARROW)(_code 92))
			((C_S_AXI_PROTOCOL)(_code 93))
			((C_SINGLE_PORT_BRAM)(_code 94))
			((C_ECC)(_code 95))
			((C_ECC_WIDTH)(_code 96))
			((C_ECC_TYPE)(_code 97))
		)
		(_port
			((S_AXI_AClk)(S_AXI_ACLK))
			((S_AXI_AResetn)(S_AXI_ARESETN))
			((AXI_ARID)(S_AXI_ARID))
			((AXI_ARADDR)(S_AXI_ARADDR(_range 98)))
			((AXI_ARLEN)(S_AXI_ARLEN))
			((AXI_ARSIZE)(S_AXI_ARSIZE))
			((AXI_ARBURST)(S_AXI_ARBURST))
			((AXI_ARLOCK)(S_AXI_ARLOCK))
			((AXI_ARCACHE)(S_AXI_ARCACHE))
			((AXI_ARPROT)(S_AXI_ARPROT))
			((AXI_ARVALID)(S_AXI_ARVALID))
			((AXI_ARREADY)(S_AXI_ARREADY_i))
			((AXI_RID)(S_AXI_RID))
			((AXI_RDATA)(S_AXI_RDATA))
			((AXI_RRESP)(S_AXI_RRESP))
			((AXI_RLAST)(S_AXI_RLAST))
			((AXI_RVALID)(S_AXI_RVALID))
			((AXI_RREADY)(S_AXI_RREADY))
			((Enable_ECC)(Enable_ECC))
			((BRAM_Addr_En)(Rd_BRAM_Addr_En))
			((CE_Failing_We)(Rd_CE_Failing_We))
			((Sl_CE)(Rd_Sl_CE))
			((Sl_UE)(Rd_Sl_UE))
			((Arb2AR_Active)(Arb2AR_Active))
			((AR2Arb_Active_Clr)(AR2Arb_Active_Clr))
			((Sng_BRAM_Addr_Ld_En)(RdChnl_BRAM_Addr_Ld_En))
			((Sng_BRAM_Addr_Ld)(RdChnl_BRAM_Addr_Ld))
			((Sng_BRAM_Addr_Inc)(RdChnl_BRAM_Addr_Inc))
			((Sng_BRAM_Addr)(bram_addr_int))
			((BRAM_En)(BRAM_En_B_i))
			((BRAM_Addr)(BRAM_Addr_B_i))
			((BRAM_RdData)(BRAM_RdData_i))
		)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 21646 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 21649 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -1 0 21652 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~12 0 21655(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 21655(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -1 0 21658 \1\ (_ent((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 21661 \0\ (_ent gms((i 0)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -1 0 21671 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -1 0 21674 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -1 0 21681 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 21684 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 21687 \0\ (_ent((i 0)))))
		(_gen(_int C_FAULT_INJECT -1 0 21690 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -1 0 21693 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -1 0 21700 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -1 0 21703 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -1 0 21706 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -1 0 21709 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -1 0 21712 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -1 0 21715 \0\ (_ent((i 0)))))
		(_port(_int S_AXI_ACLK -3 0 21726(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 21727(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 21729(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 21730(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 21733(_array -3((_dto c 99 i 0)))))
		(_port(_int S_AXI_AWID 1 0 21733(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 21734(_array -3((_dto c 100 i 0)))))
		(_port(_int S_AXI_AWADDR 2 0 21734(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21735(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_AWLEN 3 0 21735(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21736(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWSIZE 4 0 21736(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21737(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_AWBURST 5 0 21737(_ent(_in))))
		(_port(_int S_AXI_AWLOCK -3 0 21738(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21739(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_AWCACHE 6 0 21739(_ent(_in))))
		(_port(_int S_AXI_AWPROT 4 0 21740(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 21741(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 21742(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 21746(_array -3((_dto c 101 i 0)))))
		(_port(_int S_AXI_WDATA 7 0 21746(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 21747(_array -3((_dto c 102 i 0)))))
		(_port(_int S_AXI_WSTRB 8 0 21747(_ent(_in))))
		(_port(_int S_AXI_WLAST -3 0 21748(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 21750(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 21751(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~122 0 21755(_array -3((_dto c 103 i 0)))))
		(_port(_int S_AXI_BID 9 0 21755(_ent(_out))))
		(_port(_int S_AXI_BRESP 5 0 21756(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 21758(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 21759(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~124 0 21764(_array -3((_dto c 104 i 0)))))
		(_port(_int S_AXI_ARID 10 0 21764(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~126 0 21765(_array -3((_dto c 105 i 0)))))
		(_port(_int S_AXI_ARADDR 11 0 21765(_ent(_in))))
		(_port(_int S_AXI_ARLEN 3 0 21766(_ent(_in))))
		(_port(_int S_AXI_ARSIZE 4 0 21767(_ent(_in))))
		(_port(_int S_AXI_ARBURST 5 0 21768(_ent(_in))))
		(_port(_int S_AXI_ARLOCK -3 0 21769(_ent(_in))))
		(_port(_int S_AXI_ARCACHE 6 0 21770(_ent(_in))))
		(_port(_int S_AXI_ARPROT 4 0 21771(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 21773(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 21774(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~128 0 21778(_array -3((_dto c 106 i 0)))))
		(_port(_int S_AXI_RID 12 0 21778(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1210 0 21779(_array -3((_dto c 107 i 0)))))
		(_port(_int S_AXI_RDATA 13 0 21779(_ent(_out))))
		(_port(_int S_AXI_RRESP 5 0 21780(_ent(_out))))
		(_port(_int S_AXI_RLAST -3 0 21781(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 21783(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 21784(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWVALID -3 0 21797(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWREADY -3 0 21798(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 21799(_array -3((_dto c 108 i 0)))))
		(_port(_int S_AXI_CTRL_AWADDR 14 0 21799(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 21803(_array -3((_dto c 109 i 0)))))
		(_port(_int S_AXI_CTRL_WDATA 15 0 21803(_ent(_in))))
		(_port(_int S_AXI_CTRL_WVALID -3 0 21804(_ent(_in))))
		(_port(_int S_AXI_CTRL_WREADY -3 0 21805(_ent(_out))))
		(_port(_int S_AXI_CTRL_BRESP 5 0 21809(_ent(_out))))
		(_port(_int S_AXI_CTRL_BVALID -3 0 21810(_ent(_out))))
		(_port(_int S_AXI_CTRL_BREADY -3 0 21811(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1212 0 21815(_array -3((_dto c 110 i 0)))))
		(_port(_int S_AXI_CTRL_ARADDR 16 0 21815(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARVALID -3 0 21816(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARREADY -3 0 21817(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1214 0 21821(_array -3((_dto c 111 i 0)))))
		(_port(_int S_AXI_CTRL_RDATA 17 0 21821(_ent(_out))))
		(_port(_int S_AXI_CTRL_RRESP 5 0 21822(_ent(_out))))
		(_port(_int S_AXI_CTRL_RVALID -3 0 21823(_ent(_out))))
		(_port(_int S_AXI_CTRL_RREADY -3 0 21824(_ent(_in))))
		(_port(_int BRAM_En_A -3 0 21829(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 21830(_array -3((_dto c 112 i 0)))))
		(_port(_int BRAM_WE_A 18 0 21830(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1216 0 21831(_array -3((_dto c 113 i 0)))))
		(_port(_int BRAM_Addr_A 19 0 21831(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 21832(_array -3((_dto c 114 i 0)))))
		(_port(_int BRAM_WrData_A 20 0 21832(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1218 0 21833(_array -3((_dto c 115 i 0)))))
		(_port(_int BRAM_RdData_A 21 0 21833(_ent(_in))))
		(_port(_int BRAM_En_B -3 0 21836(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1220 0 21837(_array -3((_dto c 116 i 0)))))
		(_port(_int BRAM_WE_B 22 0 21837(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1222 0 21838(_array -3((_dto c 117 i 0)))))
		(_port(_int BRAM_Addr_B 23 0 21838(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1224 0 21839(_array -3((_dto c 118 i 0)))))
		(_port(_int BRAM_WrData_B 24 0 21839(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1226 0 21840(_array -3((_dto c 119 i 0)))))
		(_port(_int BRAM_RdData_B 25 0 21840(_ent(_in))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 21868(_arch gms(_code 120))))
		(_cnst(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 21875(_arch gms(_code 121))))
		(_sig(_int S_AXI_AWREADY_i -3 0 21884(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY_i -3 0 21885(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 21889(_array -3((_dto c 122 i 0)))))
		(_sig(_int BRAM_Addr_A_i 26 0 21889(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_B_i 26 0 21890(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_En_A_i -3 0 21892(_arch(_uni((i 2))))))
		(_sig(_int BRAM_En_B_i -3 0 21893(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 21895(_array -3((_dto c 123 i 0)))))
		(_sig(_int BRAM_WE_A_i 27 0 21895(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 21897(_array -3((_dto c 124 i 0)))))
		(_sig(_int BRAM_RdData_i 28 0 21897(_arch(_uni((_others(i 2)))))))
		(_sig(_int Enable_ECC -3 0 21902(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectClr -3 0 21903(_arch(_uni((i 2))))))
		(_sig(_int CE_Failing_We -3 0 21904(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE -3 0 21905(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE -3 0 21906(_arch(_uni((i 2))))))
		(_sig(_int Wr_CE_Failing_We -3 0 21909(_arch(_uni((i 2))))))
		(_sig(_int Wr_Sl_CE -3 0 21912(_arch(_uni((i 2))))))
		(_sig(_int Wr_Sl_UE -3 0 21913(_arch(_uni((i 2))))))
		(_sig(_int Rd_CE_Failing_We -3 0 21915(_arch(_uni((i 2))))))
		(_sig(_int Rd_Sl_CE -3 0 21916(_arch(_uni((i 2))))))
		(_sig(_int Rd_Sl_UE -3 0 21917(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 21920(_array -3((_dto c 125 i 0)))))
		(_sig(_int FaultInjectData 29 0 21920(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 21921(_array -3((_dto c 126 i 0)))))
		(_sig(_int FaultInjectECC 30 0 21921(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 21922(_array -3((_dto c 127 i 0)))))
		(_sig(_int FaultInjectECC_i 31 0 21922(_arch(_uni((_others(i 2)))))))
		(_sig(_int Active_Wr -3 0 21924(_arch(_uni((i 2))))))
		(_sig(_int BRAM_Addr_En -3 0 21925(_arch(_uni((i 2))))))
		(_sig(_int Wr_BRAM_Addr_En -3 0 21926(_arch(_uni((i 2))))))
		(_sig(_int Rd_BRAM_Addr_En -3 0 21927(_arch(_uni((i 2))))))
		(_sig(_int Arb2AW_Active -3 0 21931(_arch(_uni((i 2))))))
		(_sig(_int AW2Arb_Busy -3 0 21932(_arch(_uni((i 2))))))
		(_sig(_int AW2Arb_Active_Clr -3 0 21933(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21934(_array -3((_dto i 2 i 0)))))
		(_sig(_int AW2Arb_BVALID_Cnt 32 0 21934(_arch(_uni((_others(i 2)))))))
		(_sig(_int Arb2AR_Active -3 0 21936(_arch(_uni((i 2))))))
		(_sig(_int AR2Arb_Active_Clr -3 0 21937(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Rst -3 0 21939(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Ld_En -3 0 21940(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Inc -3 0 21941(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 21942(_array -3((_range 128)))))
		(_sig(_int WrChnl_BRAM_Addr_Ld 33 0 21942(_arch(_uni((_others(i 2)))))))
		(_sig(_int RdChnl_BRAM_Addr_Ld_En -3 0 21944(_arch(_uni((i 2))))))
		(_sig(_int RdChnl_BRAM_Addr_Inc -3 0 21945(_arch(_uni((i 2))))))
		(_sig(_int RdChnl_BRAM_Addr_Ld 33 0 21946(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_int 33 0 21948(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22062(_arch 18 0 22062(_assignment(_trgt(63)))))
			(line__22063(_arch 19 0 22063(_assignment(_trgt(61)))))
		)
		(_subprogram
			(_ext Int_ECC_Size(3 2))
			(_ext log2(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(514)
		(514)
	)
	(_model . implementation 129 -1)
)
V 000055 55 22740         1580965173988 implementation
(_unit VHDL(axi_bram_ctrl_top 0 22691(implementation 0 22908))
	(_version vde)
	(_time 1580965173989 2020.02.05 22:59:33)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\))
	(_parameters tan)
	(_code 3261303638656f276437393d2068623466376434313536)
	(_ent
		(_time 1580965173983)
	)
	(_generate GEN_128_ECC_WR 0 23025(_if 44)
		(_object
			(_prcs
				(line__23027(_arch 7 0 23027(_assignment(_trgt(60(_range 45))))))
				(line__23028(_arch 8 0 23028(_assignment(_trgt(60(_range 46)))(_sens(72(_range 47)))(_read(72(_range 48))))))
				(line__23030(_arch 9 0 23030(_assignment(_trgt(58(_range 49)))(_sens(70(_range 50)))(_read(70(_range 51))))))
				(line__23032(_arch 10 0 23032(_assignment(_trgt(73(_range 52)))(_sens(61(_range 53)))(_read(61(_range 54))))))
			)
		)
	)
	(_generate GEN_ECC_WR 0 23035(_if 55)
		(_object
			(_prcs
				(line__23037(_arch 11 0 23037(_assignment(_trgt(60(_range 56)))(_sens(72(_range 57)))(_read(72(_range 58))))))
				(line__23039(_arch 12 0 23039(_assignment(_trgt(58(_range 59)))(_sens(70(_range 60)))(_read(70(_range 61))))))
				(line__23041(_arch 13 0 23041(_assignment(_trgt(73(_range 62)))(_sens(61(_range 63)))(_read(61(_range 64))))))
			)
		)
	)
	(_generate GEN_PORT_B 0 23046(_if 65)
		(_generate GEN_128_ECC_WR 0 23064(_if 66)
			(_object
				(_prcs
					(line__23066(_arch 20 0 23066(_assignment(_trgt(67(_range 67))))))
					(line__23067(_arch 21 0 23067(_assignment(_trgt(67(_range 68)))(_sens(77(_range 69)))(_read(77(_range 70))))))
					(line__23069(_arch 22 0 23069(_assignment(_trgt(65(_range 71)))(_sens(76(_range 72)))(_read(76(_range 73))))))
					(line__23071(_arch 23 0 23071(_assignment(_trgt(78(_range 74)))(_sens(68(_range 75)))(_read(68(_range 76))))))
				)
			)
		)
		(_generate GEN_ECC_WR 0 23075(_if 77)
			(_object
				(_prcs
					(line__23077(_arch 24 0 23077(_assignment(_trgt(67(_range 78)))(_sens(77(_range 79)))(_read(77(_range 80))))))
					(line__23079(_arch 25 0 23079(_assignment(_trgt(65(_range 81)))(_sens(76(_range 82)))(_read(76(_range 83))))))
					(line__23081(_arch 26 0 23081(_assignment(_trgt(78(_range 84)))(_sens(68(_range 85)))(_read(68(_range 86))))))
				)
			)
		)
		(_object
			(_prcs
				(line__23049(_arch 14 0 23049(_assignment(_trgt(62))(_sens(1)))))
				(line__23050(_arch 15 0 23050(_assignment(_trgt(65(_range 87)))(_sens(76(_range 88)))(_read(76(_range 89))))))
				(line__23051(_arch 16 0 23051(_assignment(_trgt(66))(_sens(74)))))
				(line__23052(_arch 17 0 23052(_assignment(_alias((BRAM_En_B)(bram_en_b_int)))(_simpleassign BUF)(_trgt(64))(_sens(75)))))
				(line__23053(_arch 18 0 23053(_assignment(_trgt(78(_range 90)))(_sens(68(_range 91)))(_read(68(_range 92))))))
				(line__23054(_arch 19 0 23054(_assignment(_trgt(67(_range 93)))(_sens(77(_range 94)))(_read(77(_range 95))))))
			)
		)
	)
	(_generate GEN_NO_PORT_B 0 23087(_if 96)
		(_object
			(_prcs
				(line__23090(_arch 27 0 23090(_assignment(_alias((BRAM_Rst_B)(_string \"0"\)))(_trgt(62)))))
				(line__23091(_arch 28 0 23091(_assignment(_trgt(65)))))
				(line__23092(_arch 29 0 23092(_assignment(_trgt(67)))))
				(line__23093(_arch 30 0 23093(_assignment(_trgt(66)))))
				(line__23094(_arch 31 0 23094(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(64)))))
			)
		)
	)
	(_generate GEN_BRAM_CLK_B 0 23107(_if 97)
		(_object
			(_prcs
				(line__23109(_arch 32 0 23109(_assignment(_alias((BRAM_Clk_B)(S_AXI_ACLK)))(_simpleassign BUF)(_trgt(63))(_sens(0)))))
			)
		)
	)
	(_generate GEN_NO_BRAM_CLK_B 0 23122(_if 98)
		(_object
			(_prcs
				(line__23124(_arch 33 0 23124(_assignment(_alias((BRAM_Clk_B)(_string \"0"\)))(_trgt(63)))))
			)
		)
	)
	(_generate GEN_W_NARROW 0 23148(_if 99)
		(_object
			(_prcs
				(line__23151(_arch 34 0 23151(_assignment(_alias((axi_awsize_int)(S_AXI_AWSIZE)))(_trgt(79))(_sens(7)))))
				(line__23152(_arch 35 0 23152(_assignment(_alias((axi_arsize_int)(S_AXI_ARSIZE)))(_trgt(80))(_sens(26)))))
			)
		)
	)
	(_generate GEN_WO_NARROW 0 23168(_if 100)
		(_object
			(_prcs
				(line__23175(_arch 36 0 23175(_assignment(_trgt(79))(_mon))))
				(line__23176(_arch 37 0 23176(_assignment(_trgt(80))(_mon))))
			)
		)
	)
	(_generate GEN_AXI4LITE 0 23201(_if 101)
		(_generate GEN_SIM_ONLY 0 23222(_if t)
			(_object
				(_prcs
					(REG_BID(_arch 42 0 23229(_prcs(_trgt(84))(_sens(0)(82)(84)(1)(4)(12))(_dssslsensitivity 1))))
					(REG_RID(_arch 43 0 23253(_prcs(_trgt(83))(_sens(0)(81)(83)(1)(23)(31))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_HW 0 23292(_if f)
		)
		(_inst I_AXI_LITE 0 23326(_ent . axi_lite)
			(_gen
				((C_S_AXI_PROTOCOL)(_code 102))
				((C_S_AXI_ADDR_WIDTH)(_code 103))
				((C_S_AXI_DATA_WIDTH)(_code 104))
				((C_SINGLE_PORT_BRAM)(_code 105))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 106))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 107))
				((C_ECC)(_code 108))
				((C_ECC_TYPE)(_code 109))
				((C_ECC_WIDTH)(_code 110))
				((C_FAULT_INJECT)(_code 111))
				((C_ECC_ONOFF_RESET_VALUE)(_code 112))
				((C_ENABLE_AXI_CTRL_REG_IF)(_code 113))
				((C_CE_FAILING_REGISTERS)(_code 114))
				((C_UE_FAILING_REGISTERS)(_code 115))
				((C_ECC_STATUS_REGISTERS)(_code 116))
				((C_ECC_ONOFF_REGISTER)(_code 117))
				((C_CE_COUNTER_WIDTH)(_code 118))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((AXI_AWADDR)(S_AXI_AWADDR))
				((AXI_AWVALID)(S_AXI_AWVALID))
				((AXI_AWREADY)(S_AXI_AWREADY_int))
				((AXI_WDATA)(S_AXI_WDATA))
				((AXI_WSTRB)(S_AXI_WSTRB))
				((AXI_WVALID)(S_AXI_WVALID))
				((AXI_WREADY)(S_AXI_WREADY))
				((AXI_BRESP)(S_AXI_BRESP))
				((AXI_BVALID)(S_AXI_BVALID))
				((AXI_BREADY)(S_AXI_BREADY))
				((AXI_ARADDR)(S_AXI_ARADDR))
				((AXI_ARVALID)(S_AXI_ARVALID))
				((AXI_ARREADY)(S_AXI_ARREADY_int))
				((AXI_RDATA)(S_AXI_RDATA))
				((AXI_RRESP)(S_AXI_RRESP))
				((AXI_RLAST)(S_AXI_RLAST))
				((AXI_RVALID)(S_AXI_RVALID))
				((AXI_RREADY)(S_AXI_RREADY))
				((AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_En_A)(bram_en_a_int))
				((BRAM_WE_A)(bram_we_a_int))
				((BRAM_Addr_A)(bram_addr_a_int))
				((BRAM_WrData_A)(bram_wrdata_a_int))
				((BRAM_RdData_A)(bram_rddata_a_int))
				((BRAM_En_B)(bram_en_b_int))
				((BRAM_WE_B)(bram_we_b_int))
				((BRAM_Addr_B)(bram_addr_b_int))
				((BRAM_WrData_B)(bram_wrdata_b_int))
				((BRAM_RdData_B)(bram_rddata_b_int))
			)
		)
		(_object
			(_prcs
				(line__23209(_arch 40 0 23209(_assignment(_trgt(19))(_sens(84)))))
				(line__23210(_arch 41 0 23210(_assignment(_trgt(33))(_sens(83)))))
			)
		)
	)
	(_generate GEN_AXI4 0 23449(_if 119)
		(_inst I_FULL_AXI 0 23466(_ent . full_axi)
			(_gen
				((C_S_AXI_ADDR_WIDTH)(_code 120))
				((C_S_AXI_DATA_WIDTH)(_code 121))
				((C_S_AXI_ID_WIDTH)(_code 122))
				((C_S_AXI_PROTOCOL)(_code 123))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 124))
				((C_SINGLE_PORT_BRAM)(_code 125))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 126))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 127))
				((C_ECC)(_code 128))
				((C_ECC_WIDTH)(_code 129))
				((C_ECC_TYPE)(_code 130))
				((C_FAULT_INJECT)(_code 131))
				((C_ECC_ONOFF_RESET_VALUE)(_code 132))
				((C_ENABLE_AXI_CTRL_REG_IF)(_code 133))
				((C_CE_FAILING_REGISTERS)(_code 134))
				((C_UE_FAILING_REGISTERS)(_code 135))
				((C_ECC_STATUS_REGISTERS)(_code 136))
				((C_ECC_ONOFF_REGISTER)(_code 137))
				((C_CE_COUNTER_WIDTH)(_code 138))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((S_AXI_AWID)(S_AXI_AWID))
				((S_AXI_AWADDR)(S_AXI_AWADDR(_range 139)))
				((S_AXI_AWLEN)(S_AXI_AWLEN))
				((S_AXI_AWSIZE)(axi_awsize_int))
				((S_AXI_AWBURST)(S_AXI_AWBURST))
				((S_AXI_AWLOCK)(S_AXI_AWLOCK))
				((S_AXI_AWCACHE)(S_AXI_AWCACHE))
				((S_AXI_AWPROT)(S_AXI_AWPROT))
				((S_AXI_AWVALID)(S_AXI_AWVALID))
				((S_AXI_AWREADY)(S_AXI_AWREADY_int))
				((S_AXI_WDATA)(S_AXI_WDATA))
				((S_AXI_WSTRB)(S_AXI_WSTRB))
				((S_AXI_WLAST)(S_AXI_WLAST))
				((S_AXI_WVALID)(S_AXI_WVALID))
				((S_AXI_WREADY)(S_AXI_WREADY))
				((S_AXI_BID)(S_AXI_BID))
				((S_AXI_BRESP)(S_AXI_BRESP))
				((S_AXI_BVALID)(S_AXI_BVALID))
				((S_AXI_BREADY)(S_AXI_BREADY))
				((S_AXI_ARID)(S_AXI_ARID))
				((S_AXI_ARADDR)(S_AXI_ARADDR(_range 140)))
				((S_AXI_ARLEN)(S_AXI_ARLEN))
				((S_AXI_ARSIZE)(axi_arsize_int))
				((S_AXI_ARBURST)(S_AXI_ARBURST))
				((S_AXI_ARLOCK)(S_AXI_ARLOCK))
				((S_AXI_ARCACHE)(S_AXI_ARCACHE))
				((S_AXI_ARPROT)(S_AXI_ARPROT))
				((S_AXI_ARVALID)(S_AXI_ARVALID))
				((S_AXI_ARREADY)(S_AXI_ARREADY_int))
				((S_AXI_RID)(S_AXI_RID))
				((S_AXI_RDATA)(S_AXI_RDATA))
				((S_AXI_RRESP)(S_AXI_RRESP))
				((S_AXI_RLAST)(S_AXI_RLAST))
				((S_AXI_RVALID)(S_AXI_RVALID))
				((S_AXI_RREADY)(S_AXI_RREADY))
				((S_AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((S_AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((S_AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((S_AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((S_AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((S_AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((S_AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((S_AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((S_AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((S_AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((S_AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((S_AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((S_AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((S_AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((S_AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((S_AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_En_A)(bram_en_a_int))
				((BRAM_WE_A)(bram_we_a_int))
				((BRAM_Addr_A)(bram_addr_a_int))
				((BRAM_WrData_A)(bram_wrdata_a_int))
				((BRAM_RdData_A)(bram_rddata_a_int(_range 141)))
				((BRAM_En_B)(bram_en_b_int))
				((BRAM_WE_B)(bram_we_b_int))
				((BRAM_Addr_B)(bram_addr_b_int))
				((BRAM_WrData_B)(bram_wrdata_b_int))
				((BRAM_RdData_B)(bram_rddata_b_int(_range 142)))
			)
		)
	)
	(_object
		(_gen(_int C_BRAM_ADDR_WIDTH -1 0 22697 \12\ (_ent((i 12)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 22700 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 22703 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -1 0 22706 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~12 0 22709(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 22709(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -1 0 22712 \1\ (_ent gms((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 22715 \0\ (_ent gms((i 0)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -1 0 22725 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -1 0 22728 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -1 0 22735 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -1 0 22737 \1\ (_ent((i 1)))))
		(_gen(_int C_FAULT_INJECT -1 0 22739 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -1 0 22743 \1\ (_ent((i 1)))))
		(_port(_int S_AXI_ACLK -3 0 22776(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 22777(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 22779(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 22780(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 22783(_array -3((_dto c 143 i 0)))))
		(_port(_int S_AXI_AWID 1 0 22783(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 22784(_array -3((_dto c 144 i 0)))))
		(_port(_int S_AXI_AWADDR 2 0 22784(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22785(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_AWLEN 3 0 22785(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22786(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWSIZE 4 0 22786(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22787(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_AWBURST 5 0 22787(_ent(_in))))
		(_port(_int S_AXI_AWLOCK -3 0 22788(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22789(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_AWCACHE 6 0 22789(_ent(_in))))
		(_port(_int S_AXI_AWPROT 4 0 22790(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 22791(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 22792(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 22796(_array -3((_dto c 145 i 0)))))
		(_port(_int S_AXI_WDATA 7 0 22796(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 22797(_array -3((_dto c 146 i 0)))))
		(_port(_int S_AXI_WSTRB 8 0 22797(_ent(_in))))
		(_port(_int S_AXI_WLAST -3 0 22798(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 22800(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 22801(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~122 0 22805(_array -3((_dto c 147 i 0)))))
		(_port(_int S_AXI_BID 9 0 22805(_ent(_out))))
		(_port(_int S_AXI_BRESP 5 0 22806(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 22808(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 22809(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~124 0 22814(_array -3((_dto c 148 i 0)))))
		(_port(_int S_AXI_ARID 10 0 22814(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~126 0 22815(_array -3((_dto c 149 i 0)))))
		(_port(_int S_AXI_ARADDR 11 0 22815(_ent(_in))))
		(_port(_int S_AXI_ARLEN 3 0 22816(_ent(_in))))
		(_port(_int S_AXI_ARSIZE 4 0 22817(_ent(_in))))
		(_port(_int S_AXI_ARBURST 5 0 22818(_ent(_in))))
		(_port(_int S_AXI_ARLOCK -3 0 22819(_ent(_in))))
		(_port(_int S_AXI_ARCACHE 6 0 22820(_ent(_in))))
		(_port(_int S_AXI_ARPROT 4 0 22821(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 22823(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 22824(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~128 0 22828(_array -3((_dto c 150 i 0)))))
		(_port(_int S_AXI_RID 12 0 22828(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1210 0 22829(_array -3((_dto c 151 i 0)))))
		(_port(_int S_AXI_RDATA 13 0 22829(_ent(_out))))
		(_port(_int S_AXI_RRESP 5 0 22830(_ent(_out))))
		(_port(_int S_AXI_RLAST -3 0 22831(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 22833(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 22834(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWVALID -3 0 22847(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWREADY -3 0 22848(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 22849(_array -3((_dto c 152 i 0)))))
		(_port(_int S_AXI_CTRL_AWADDR 14 0 22849(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 22853(_array -3((_dto c 153 i 0)))))
		(_port(_int S_AXI_CTRL_WDATA 15 0 22853(_ent(_in))))
		(_port(_int S_AXI_CTRL_WVALID -3 0 22854(_ent(_in))))
		(_port(_int S_AXI_CTRL_WREADY -3 0 22855(_ent(_out))))
		(_port(_int S_AXI_CTRL_BRESP 5 0 22859(_ent(_out))))
		(_port(_int S_AXI_CTRL_BVALID -3 0 22860(_ent(_out))))
		(_port(_int S_AXI_CTRL_BREADY -3 0 22861(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1212 0 22865(_array -3((_dto c 154 i 0)))))
		(_port(_int S_AXI_CTRL_ARADDR 16 0 22865(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARVALID -3 0 22866(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARREADY -3 0 22867(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1214 0 22871(_array -3((_dto c 155 i 0)))))
		(_port(_int S_AXI_CTRL_RDATA 17 0 22871(_ent(_out))))
		(_port(_int S_AXI_CTRL_RRESP 5 0 22872(_ent(_out))))
		(_port(_int S_AXI_CTRL_RVALID -3 0 22873(_ent(_out))))
		(_port(_int S_AXI_CTRL_RREADY -3 0 22874(_ent(_in))))
		(_port(_int BRAM_Rst_A -3 0 22879(_ent(_out))))
		(_port(_int BRAM_Clk_A -3 0 22880(_ent(_out))))
		(_port(_int BRAM_En_A -3 0 22881(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 22882(_array -3((_dto c 156 i 0)))))
		(_port(_int BRAM_WE_A 18 0 22882(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1216 0 22883(_array -3((_dto c 157 i 0)))))
		(_port(_int BRAM_Addr_A 19 0 22883(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 22884(_array -3((_dto c 158 i 0)))))
		(_port(_int BRAM_WrData_A 20 0 22884(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1218 0 22885(_array -3((_dto c 159 i 0)))))
		(_port(_int BRAM_RdData_A 21 0 22885(_ent(_in))))
		(_port(_int BRAM_Rst_B -3 0 22889(_ent(_out))))
		(_port(_int BRAM_Clk_B -3 0 22890(_ent(_out))))
		(_port(_int BRAM_En_B -3 0 22891(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1220 0 22892(_array -3((_dto c 160 i 0)))))
		(_port(_int BRAM_WE_B 22 0 22892(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1222 0 22893(_array -3((_dto c 161 i 0)))))
		(_port(_int BRAM_Addr_B 23 0 22893(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1224 0 22894(_array -3((_dto c 162 i 0)))))
		(_port(_int BRAM_WrData_B 24 0 22894(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1226 0 22895(_array -3((_dto c 163 i 0)))))
		(_port(_int BRAM_RdData_B 25 0 22895(_ent(_in))))
		(_cnst(_int C_SIM_ONLY -3 0 22925(_arch((i 3)))))
		(_cnst(_int C_RESET_ACTIVE -3 0 22928(_arch((i 2)))))
		(_cnst(_int AXI_FIXED_SIZE_WO_NARROW -1 0 22937(_arch gms(_code 164))))
		(_cnst(_int IF_IS_AXI4 -5 0 22941(_arch gms(_code 165))))
		(_cnst(_int IF_IS_AXI4LITE -5 0 22942(_arch gms(_code 166))))
		(_cnst(_int C_ECC_WIDTH -1 0 22947(_arch gms(_code 167))))
		(_cnst(_int C_ECC_FULL_BIT_WIDTH -1 0 22948(_arch gms(_code 168))))
		(_cnst(_int C_ENABLE_AXI_CTRL_REG_IF_I -1 0 22952(_arch gms(_code 169))))
		(_cnst(_int C_CE_FAILING_REGISTERS_I -1 0 22953(_arch gms(_code 170))))
		(_cnst(_int C_UE_FAILING_REGISTERS_I -1 0 22954(_arch((i 0)))))
		(_cnst(_int C_ECC_STATUS_REGISTERS_I -1 0 22956(_arch gms(_code 171))))
		(_cnst(_int C_ECC_ONOFF_REGISTER_I -1 0 22957(_arch gms(_code 172))))
		(_cnst(_int C_CE_COUNTER_WIDTH -1 0 22959(_arch gms(_code 173))))
		(_sig(_int bram_en_a_int -3 0 22977(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH+C_ECC_FULL_BIT_WIDTH}/8}-1~downto~0}~13 0 22978(_array -3((_dto c 174 i 0)))))
		(_sig(_int bram_we_a_int 26 0 22978(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 22979(_array -3((_dto c 175 i 0)))))
		(_sig(_int bram_addr_a_int 27 0 22979(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~13 0 22980(_array -3((_dto c 176 i 0)))))
		(_sig(_int bram_wrdata_a_int 28 0 22980(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_rddata_a_int 28 0 22981(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_b_int 27 0 22984(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_b_int -3 0 22985(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH+C_ECC_FULL_BIT_WIDTH}/8}-1~downto~0}~132 0 22986(_array -3((_dto c 177 i 0)))))
		(_sig(_int bram_we_b_int 29 0 22986(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_wrdata_b_int 28 0 22987(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_rddata_b_int 28 0 22988(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22990(_array -3((_dto i 2 i 0)))))
		(_sig(_int axi_awsize_int 30 0 22990(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arsize_int 30 0 22991(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARREADY_int -3 0 22993(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY_int -3 0 22994(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 22996(_array -3((_dto c 178 i 0)))))
		(_sig(_int S_AXI_RID_int 31 0 22996(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_BID_int 31 0 22997(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__23013(_arch 0 0 23013(_assignment(_trgt(55))(_sens(1)))))
			(line__23014(_arch 1 0 23014(_assignment(_alias((BRAM_Clk_A)(S_AXI_ACLK)))(_simpleassign BUF)(_trgt(56))(_sens(0)))))
			(line__23015(_arch 2 0 23015(_assignment(_alias((BRAM_En_A)(bram_en_a_int)))(_simpleassign BUF)(_trgt(57))(_sens(69)))))
			(line__23016(_arch 3 0 23016(_assignment(_trgt(58(_range 179)))(_sens(70(_range 180)))(_read(70(_range 181))))))
			(line__23017(_arch 4 0 23017(_assignment(_trgt(59))(_sens(71)))))
			(line__23018(_arch 5 0 23018(_assignment(_trgt(73(_range 182)))(_sens(61(_range 183)))(_read(61(_range 184))))))
			(line__23020(_arch 6 0 23020(_assignment(_trgt(60(_range 185)))(_sens(72(_range 186)))(_read(72(_range 187))))))
			(line__23186(_arch 38 0 23186(_assignment(_alias((S_AXI_ARREADY)(S_AXI_ARREADY_int)))(_simpleassign BUF)(_trgt(32))(_sens(81)))))
			(line__23187(_arch 39 0 23187(_assignment(_alias((S_AXI_AWREADY)(S_AXI_AWREADY_int)))(_simpleassign BUF)(_trgt(13))(_sens(82)))))
		)
		(_subprogram
			(_ext log2(2 1))
			(_ext Equal_String(2 0))
			(_ext Find_ECC_Size(2 3))
			(_ext Find_ECC_Full_Bit_Size(2 4))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(877221953)
		(877221953 1163151692)
	)
	(_model . implementation 188 -1)
)
V 000055 55 40605         1580965174009 implementation
(_unit VHDL(axi_bram_ctrl 0 23738(implementation 0 23908))
	(_version vde)
	(_time 1580965174010 2020.02.05 22:59:34)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4211404148151f57144040475018124416471444414546)
	(_ent
		(_time 1580965174004)
	)
	(_comp
		(.xpm.VCOMPONENTS.xpm_memory_spram
			(_object
				(_gen(_int MEMORY_SIZE -2 1 20(_ent((i 2048)))))
				(_type(_int ~STRING~15 1 21(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 52 1 21(_ent(_string \"auto"\))))
				(_type(_int ~STRING~151 1 22(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 53 1 22(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~152 1 23(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 54 1 23(_ent(_string \"none"\))))
				(_type(_int ~STRING~153 1 24(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 55 1 24(_ent(_string \""\))))
				(_gen(_int USE_MEM_INIT -2 1 25(_ent((i 1)))))
				(_type(_int ~STRING~154 1 26(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 56 1 26(_ent(_string \"disable_sleep"\))))
				(_gen(_int AUTO_SLEEP_TIME -2 1 27(_ent((i 0)))))
				(_gen(_int MESSAGE_CONTROL -2 1 28(_ent((i 0)))))
				(_type(_int ~STRING~155 1 29(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 57 1 29(_ent(_string \"true"\))))
				(_gen(_int CASCADE_HEIGHT -2 1 30(_ent((i 0)))))
				(_gen(_int SIM_ASSERT_CHK -2 1 31(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 1 34(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -2 1 35(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 1 36(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_A -2 1 37(_ent((i 6)))))
				(_type(_int ~STRING~156 1 38(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 58 1 38(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 1 39(_ent((i 2)))))
				(_type(_int ~STRING~157 1 40(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 59 1 40(_ent(_string \"read_first"\))))
				(_type(_int ~STRING~158 1 41(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 60 1 41(_ent(_string \"SYNC"\))))
				(_port(_int sleep -3 1 47(_ent (_in))))
				(_port(_int clka -3 1 50(_ent (_in))))
				(_port(_int rsta -3 1 51(_ent (_in))))
				(_port(_int ena -3 1 52(_ent (_in))))
				(_port(_int regcea -3 1 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{WRITE_DATA_WIDTH_A/BYTE_WRITE_WIDTH_A}-1~downto~0}~15 1 54(_array -3((_dto c 15 i 0)))))
				(_port(_int wea 61 1 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH_A-1~downto~0}~15 1 55(_array -3((_dto c 16 i 0)))))
				(_port(_int addra 62 1 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH_A-1~downto~0}~15 1 56(_array -3((_dto c 17 i 0)))))
				(_port(_int dina 63 1 56(_ent (_in))))
				(_port(_int injectsbiterra -3 1 57(_ent (_in))))
				(_port(_int injectdbiterra -3 1 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH_A-1~downto~0}~15 1 59(_array -3((_dto c 18 i 0)))))
				(_port(_int douta 64 1 59(_ent (_out))))
				(_port(_int sbiterra -3 1 60(_ent (_out))))
				(_port(_int dbiterra -3 1 61(_ent (_out))))
			)
		)
		(xpm_memory_tdpram
			(_object
				(_gen(_int MEMORY_SIZE -2 0 23915(_ent((i 131072)))))
				(_type(_int ~STRING~13 0 23916(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 52 0 23916(_ent(_string \"auto"\))))
				(_type(_int ~STRING~131 0 23917(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int CLOCKING_MODE 53 0 23917(_ent(_string \"common_clock"\))))
				(_type(_int ~STRING~132 0 23918(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 54 0 23918(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~133 0 23919(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 55 0 23919(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 23920(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 56 0 23920(_ent(_string \""\))))
				(_type(_int ~STRING~135 0 23921(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 57 0 23921(_ent(_string \"disable_sleep"\))))
				(_gen(_int MESSAGE_CONTROL -2 0 23922(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 23924(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 23925(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 23926(_ent((i 8)))))
				(_gen(_int ADDR_WIDTH_A -2 0 23927(_ent((i 12)))))
				(_type(_int ~STRING~136 0 23928(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 58 0 23928(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 0 23929(_ent((i 1)))))
				(_type(_int ~STRING~137 0 23930(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 59 0 23930(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_DATA_WIDTH_B -2 0 23932(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_B -2 0 23933(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_B -2 0 23934(_ent((i 8)))))
				(_gen(_int ADDR_WIDTH_B -2 0 23935(_ent((i 12)))))
				(_type(_int ~STRING~138 0 23936(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_B 60 0 23936(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_B -2 0 23937(_ent((i 1)))))
				(_type(_int ~STRING~139 0 23938(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_B 61 0 23938(_ent(_string \"read_first"\))))
				(_port(_int sleep -3 0 23944(_ent (_in))))
				(_port(_int clka -3 0 23947(_ent (_in))))
				(_port(_int rsta -3 0 23948(_ent (_in))))
				(_port(_int ena -3 0 23949(_ent (_in))))
				(_port(_int regcea -3 0 23950(_ent (_in))))
				(_port(_int wea 28 0 23951(_ent (_in((_others(i 2)))))))
				(_port(_int addra 29 0 23953(_ent (_in((_others(i 2)))))))
				(_port(_int dina 30 0 23954(_ent (_in((_others(i 2)))))))
				(_port(_int injectsbiterra -3 0 23955(_ent (_in))))
				(_port(_int injectdbiterra -3 0 23956(_ent (_in))))
				(_port(_int douta 31 0 23957(_ent (_out))))
				(_port(_int sbiterra -3 0 23958(_ent (_out))))
				(_port(_int dbiterra -3 0 23959(_ent (_out))))
				(_port(_int clkb -3 0 23962(_ent (_in))))
				(_port(_int rstb -3 0 23963(_ent (_in))))
				(_port(_int enb -3 0 23964(_ent (_in))))
				(_port(_int regceb -3 0 23965(_ent (_in))))
				(_port(_int web 32 0 23966(_ent (_in((_others(i 2)))))))
				(_port(_int addrb 33 0 23968(_ent (_in((_others(i 2)))))))
				(_port(_int dinb 34 0 23969(_ent (_in((_others(i 2)))))))
				(_port(_int injectsbiterrb -3 0 23970(_ent (_in))))
				(_port(_int injectdbiterrb -3 0 23971(_ent (_in))))
				(_port(_int doutb 35 0 23972(_ent (_out))))
				(_port(_int sbiterrb -3 0 23973(_ent (_out))))
				(_port(_int dbiterrb -3 0 23974(_ent (_out))))
			)
		)
	)
	(_generate gint_inst 0 24082(_if 19)
		(_generate xpm_spram_mem_gen 0 24112(_if 20)
			(_inst xpm_memory_spram_inst 0 24115(_comp .xpm.VCOMPONENTS.xpm_memory_spram)
				(_gen
					((MEMORY_SIZE)(_code 21))
					((MEMORY_PRIMITIVE)(_string \"block"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((USE_MEM_INIT)((i 1)))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((AUTO_SLEEP_TIME)((i 0)))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)(_code 22))
					((READ_DATA_WIDTH_A)(_code 23))
					((BYTE_WRITE_WIDTH_A)((i 8)))
					((ADDR_WIDTH_A)(_code 24))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
					((WRITE_MODE_A)(_string \"write_first"\))
				)
				(_port
					((sleep)((i 2)))
					((clka)(clka_bram_clka_i))
					((rsta)(rsta_bram_rsta_i))
					((ena)(ena_bram_ena_i))
					((regcea)((i 2)))
					((wea)(wea_bram_wea_i))
					((addra)(addra_bram_addra_i(_range 25)))
					((dina)(dina_bram_dina_i))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(douta_bram_douta_i))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_spram)
					(_gen
						((MEMORY_SIZE)(_code 26))
						((MEMORY_PRIMITIVE)(_string \"block"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"none"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((AUTO_SLEEP_TIME)((i 0)))
						((MESSAGE_CONTROL)((i 0)))
						((MEMORY_OPTIMIZATION)(_string \"true"\))
						((CASCADE_HEIGHT)((i 0)))
						((SIM_ASSERT_CHK)((i 0)))
						((WRITE_DATA_WIDTH_A)(_code 27))
						((READ_DATA_WIDTH_A)(_code 28))
						((BYTE_WRITE_WIDTH_A)((i 8)))
						((ADDR_WIDTH_A)(_code 29))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
						((WRITE_MODE_A)(_string \"write_first"\))
						((RST_MODE_A)(_string \"SYNC"\))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((wea)(wea))
						((addra)(addra))
						((dina)(dina))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate xpm_tdpram_mem_gen 0 24165(_if 30)
			(_inst xpm_memory_inst 0 24167(_comp xpm_memory_tdpram)
				(_gen
					((MEMORY_SIZE)(_code 31))
					((MEMORY_PRIMITIVE)(_string \"blockram"\))
					((CLOCKING_MODE)(_string \"common_clock"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)(_code 32))
					((READ_DATA_WIDTH_A)(_code 33))
					((BYTE_WRITE_WIDTH_A)((i 8)))
					((ADDR_WIDTH_A)(_code 34))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
					((WRITE_MODE_A)(_string \"write_first"\))
					((WRITE_DATA_WIDTH_B)(_code 35))
					((READ_DATA_WIDTH_B)(_code 36))
					((BYTE_WRITE_WIDTH_B)((i 8)))
					((ADDR_WIDTH_B)(_code 37))
					((READ_RESET_VALUE_B)(_string \"0"\))
					((READ_LATENCY_B)((i 1)))
					((WRITE_MODE_B)(_string \"write_first"\))
				)
				(_port
					((sleep)((i 2)))
					((clka)(clka_bram_clka_i))
					((rsta)(rsta_bram_rsta_i))
					((ena)(ena_bram_ena_i))
					((regcea)((i 2)))
					((wea)(wea_bram_wea_i))
					((addra)(addra_bram_addra_i(_range 38)))
					((dina)(dina_bram_dina_i))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(douta_bram_douta_i))
					((sbiterra)(_open))
					((dbiterra)(_open))
					((clkb)(clkb_bram_clkb_i))
					((rstb)(rstb_bram_rstb_i))
					((enb)(enb_bram_enb_i))
					((regceb)((i 2)))
					((web)(web_bram_web_i))
					((addrb)(addrb_bram_addrb_i(_range 39)))
					((dinb)(dinb_bram_dinb_i))
					((injectsbiterrb)((i 2)))
					((injectdbiterrb)((i 2)))
					((doutb)(doutb_bram_doutb_i))
					((sbiterrb)(_open))
					((dbiterrb)(_open))
				)
				(_use(_ent xpm xpm_memory_tdpram)
					(_gen
						((MEMORY_SIZE)(_code 40))
						((MEMORY_PRIMITIVE)(_string \"blockram"\))
						((CLOCKING_MODE)(_string \"common_clock"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"none"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((WRITE_DATA_WIDTH_A)(_code 41))
						((READ_DATA_WIDTH_A)(_code 42))
						((BYTE_WRITE_WIDTH_A)((i 8)))
						((ADDR_WIDTH_A)(_code 43))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
						((WRITE_MODE_A)(_string \"write_first"\))
						((WRITE_DATA_WIDTH_B)(_code 44))
						((READ_DATA_WIDTH_B)(_code 45))
						((BYTE_WRITE_WIDTH_B)((i 8)))
						((ADDR_WIDTH_B)(_code 46))
						((READ_RESET_VALUE_B)(_string \"0"\))
						((READ_LATENCY_B)((i 1)))
						((WRITE_MODE_B)(_string \"write_first"\))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((wea)(wea))
						((addra)(addra))
						((dina)(dina))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
						((clkb)(clkb))
						((rstb)(rstb))
						((enb)(enb))
						((regceb)(regceb))
						((web)(web))
						((addrb)(addrb))
						((dinb)(dinb))
						((injectsbiterrb)(injectsbiterrb))
						((injectdbiterrb)(injectdbiterrb))
						((doutb)(doutb))
						((sbiterrb)(_open))
						((dbiterrb)(_open))
					)
				)
			)
		)
		(_generate blk_mem_gen 0 24229(_if 47)
			(_inst bmgv81_inst 0 24230(_ent blk_mem_gen_v8_3_6 blk_mem_gen_v8_3_6)
				(_gen
					((C_FAMILY)(_code 48))
					((C_XDEVICEFAMILY)(_code 49))
					((C_INTERFACE_TYPE)(_code 50))
					((C_MEM_TYPE)(_code 51))
					((C_BYTE_SIZE)(_code 52))
					((C_ALGORITHM)(_code 53))
					((C_PRIM_TYPE)(_code 54))
					((C_LOAD_INIT_FILE)(_code 55))
					((C_INIT_FILE_NAME)(_code 56))
					((C_USE_DEFAULT_DATA)(_code 57))
					((C_DEFAULT_DATA)(_code 58))
					((C_HAS_RSTA)(_code 59))
					((C_HAS_ENA)(_code 60))
					((C_HAS_REGCEA)(_code 61))
					((C_USE_BYTE_WEA)(_code 62))
					((C_WEA_WIDTH)(_code 63))
					((C_WRITE_MODE_A)(_code 64))
					((C_WRITE_WIDTH_A)(_code 65))
					((C_READ_WIDTH_A)(_code 66))
					((C_WRITE_DEPTH_A)(_code 67))
					((C_READ_DEPTH_A)(_code 68))
					((C_ADDRA_WIDTH)(_code 69))
					((C_HAS_RSTB)(_code 70))
					((C_HAS_ENB)(_code 71))
					((C_HAS_REGCEB)(_code 72))
					((C_USE_BYTE_WEB)(_code 73))
					((C_WEB_WIDTH)(_code 74))
					((C_WRITE_MODE_B)(_code 75))
					((C_WRITE_WIDTH_B)(_code 76))
					((C_READ_WIDTH_B)(_code 77))
					((C_WRITE_DEPTH_B)(_code 78))
					((C_READ_DEPTH_B)(_code 79))
					((C_ADDRB_WIDTH)(_code 80))
					((C_HAS_MEM_OUTPUT_REGS_A)(_code 81))
					((C_HAS_MEM_OUTPUT_REGS_B)(_code 82))
					((C_HAS_MUX_OUTPUT_REGS_A)(_code 83))
					((C_HAS_MUX_OUTPUT_REGS_B)(_code 84))
					((C_HAS_SOFTECC_INPUT_REGS_A)(_code 85))
					((C_HAS_SOFTECC_OUTPUT_REGS_B)(_code 86))
					((C_MUX_PIPELINE_STAGES)(_code 87))
					((C_USE_SOFTECC)(_code 88))
					((C_USE_ECC)(_code 89))
					((C_EN_ECC_PIPE)(_code 90))
					((C_HAS_INJECTERR)(_code 91))
					((C_SIM_COLLISION_CHECK)(_code 92))
					((C_COMMON_CLK)(_code 93))
					((C_DISABLE_WARN_BHV_COLL)(_code 94))
					((C_EN_SLEEP_PIN)(_code 95))
					((C_USE_URAM)(_code 96))
					((C_EN_RDADDRA_CHG)(_code 97))
					((C_EN_RDADDRB_CHG)(_code 98))
					((C_EN_DEEPSLEEP_PIN)(_code 99))
					((C_EN_SHUTDOWN_PIN)(_code 100))
					((C_DISABLE_WARN_BHV_RANGE)(_code 101))
				)
				(_port
					((clka)(clka_bram_clka_i))
					((rsta)(rsta_bram_rsta_i))
					((ena)(ena_bram_ena_i))
					((regcea)(_code 102))
					((wea)(wea_bram_wea_i))
					((addra)(addra_bram_addra_i(_range 103)))
					((dina)(dina_bram_dina_i))
					((douta)(douta_bram_douta_i))
					((clkb)(clkb_bram_clkb_i))
					((rstb)(rstb_bram_rstb_i))
					((enb)(enb_bram_enb_i))
					((regceb)(_code 104))
					((web)(web_bram_web_i))
					((addrb)(addrb_bram_addrb_i(_range 105)))
					((dinb)(dinb_bram_dinb_i))
					((doutb)(doutb_bram_doutb_i))
					((injectsbiterr)(_code 106))
					((injectdbiterr)(_code 107))
					((sbiterr)(sbiterr_bmg_int))
					((dbiterr)(dbiterr_bmg_int))
					((rdaddrecc)(rdaddrecc_bmg_int))
					((eccpipece)(_code 108))
					((sleep)(_code 109))
					((deepsleep)(_code 110))
					((shutdown)(_code 111))
					((s_aclk)(_code 112))
					((s_aresetn)(_code 113))
					((s_axi_awid)(_code 114))
					((s_axi_awaddr)(_code 115))
					((s_axi_awlen)(_code 116))
					((s_axi_awsize)(_code 117))
					((s_axi_awburst)(_code 118))
					((s_axi_awvalid)(_code 119))
					((s_axi_awready)(s_axi_awready_bmg_int))
					((s_axi_wdata)(_code 120))
					((s_axi_wstrb)(_code 121))
					((s_axi_wlast)(_code 122))
					((s_axi_wvalid)(_code 123))
					((s_axi_wready)(s_axi_wready_bmg_int))
					((s_axi_bid)(s_axi_bid_bmg_int))
					((s_axi_bresp)(s_axi_bresp_bmg_int))
					((s_axi_bvalid)(s_axi_bvalid_bmg_int))
					((s_axi_bready)(_code 124))
					((s_axi_arid)(_code 125))
					((s_axi_araddr)(_code 126))
					((s_axi_arlen)(_code 127))
					((s_axi_arsize)(_code 128))
					((s_axi_arburst)(_code 129))
					((s_axi_arvalid)(_code 130))
					((s_axi_arready)(s_axi_arready_bmg_int))
					((s_axi_rid)(s_axi_rid_bmg_int))
					((s_axi_rdata)(s_axi_rdata_bmg_int))
					((s_axi_rresp)(s_axi_rresp_bmg_int))
					((s_axi_rlast)(s_axi_rlast_bmg_int))
					((s_axi_rvalid)(s_axi_rvalid_bmg_int))
					((s_axi_rready)(_code 131))
					((s_axi_injectsbiterr)(_code 132))
					((s_axi_injectdbiterr)(_code 133))
					((s_axi_sbiterr)(s_axi_sbiterr_bmg_int))
					((s_axi_dbiterr)(s_axi_dbiterr_bmg_int))
					((s_axi_rdaddrecc)(s_axi_rdaddrecc_bmg_int))
				)
			)
		)
		(_inst abcv4_0_int_inst 0 24418(_ent . axi_bram_ctrl_top)
			(_gen
				((C_BRAM_ADDR_WIDTH)(_code 134))
				((C_S_AXI_ADDR_WIDTH)(_code 135))
				((C_S_AXI_DATA_WIDTH)(_code 136))
				((C_S_AXI_ID_WIDTH)(_code 137))
				((C_S_AXI_PROTOCOL)(_code 138))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 139))
				((C_SINGLE_PORT_BRAM)(_code 140))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 141))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 142))
				((C_ECC)(_code 143))
				((C_ECC_TYPE)(_code 144))
				((C_FAULT_INJECT)(_code 145))
				((C_ECC_ONOFF_RESET_VALUE)(_code 146))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((S_AXI_AWID)(S_AXI_AWID))
				((S_AXI_AWADDR)(S_AXI_AWADDR))
				((S_AXI_AWLEN)(S_AXI_AWLEN))
				((S_AXI_AWSIZE)(S_AXI_AWSIZE))
				((S_AXI_AWBURST)(S_AXI_AWBURST))
				((S_AXI_AWLOCK)(S_AXI_AWLOCK))
				((S_AXI_AWCACHE)(S_AXI_AWCACHE))
				((S_AXI_AWPROT)(S_AXI_AWPROT))
				((S_AXI_AWVALID)(S_AXI_AWVALID))
				((S_AXI_AWREADY)(S_AXI_AWREADY))
				((S_AXI_WDATA)(S_AXI_WDATA))
				((S_AXI_WSTRB)(S_AXI_WSTRB))
				((S_AXI_WLAST)(S_AXI_WLAST))
				((S_AXI_WVALID)(S_AXI_WVALID))
				((S_AXI_WREADY)(S_AXI_WREADY))
				((S_AXI_BID)(S_AXI_BID))
				((S_AXI_BRESP)(S_AXI_BRESP))
				((S_AXI_BVALID)(S_AXI_BVALID))
				((S_AXI_BREADY)(S_AXI_BREADY))
				((S_AXI_ARID)(S_AXI_ARID))
				((S_AXI_ARADDR)(S_AXI_ARADDR))
				((S_AXI_ARLEN)(S_AXI_ARLEN))
				((S_AXI_ARSIZE)(S_AXI_ARSIZE))
				((S_AXI_ARBURST)(S_AXI_ARBURST))
				((S_AXI_ARLOCK)(S_AXI_ARLOCK))
				((S_AXI_ARCACHE)(S_AXI_ARCACHE))
				((S_AXI_ARPROT)(S_AXI_ARPROT))
				((S_AXI_ARVALID)(S_AXI_ARVALID))
				((S_AXI_ARREADY)(S_AXI_ARREADY))
				((S_AXI_RID)(S_AXI_RID))
				((S_AXI_RDATA)(S_AXI_RDATA))
				((S_AXI_RRESP)(S_AXI_RRESP))
				((S_AXI_RLAST)(S_AXI_RLAST))
				((S_AXI_RVALID)(S_AXI_RVALID))
				((S_AXI_RREADY)(S_AXI_RREADY))
				((S_AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((S_AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((S_AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((S_AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((S_AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((S_AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((S_AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((S_AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((S_AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((S_AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((S_AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((S_AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((S_AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((S_AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((S_AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((S_AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_Rst_A)(rsta_bram_rsta_i))
				((BRAM_Clk_A)(clka_bram_clka_i))
				((BRAM_En_A)(ena_bram_ena_i))
				((BRAM_WE_A)(wea_bram_wea_i))
				((BRAM_Addr_A)(addra_bram_addra_i))
				((BRAM_WrData_A)(dina_bram_dina_i))
				((BRAM_RdData_A)(douta_bram_douta_i))
				((BRAM_Rst_B)(rstb_bram_rstb_i))
				((BRAM_Clk_B)(clkb_bram_clkb_i))
				((BRAM_En_B)(enb_bram_enb_i))
				((BRAM_WE_B)(web_bram_web_i))
				((BRAM_Addr_B)(addrb_bram_addrb_i))
				((BRAM_WrData_B)(dinb_bram_dinb_i))
				((BRAM_RdData_B)(doutb_bram_doutb_i))
			)
		)
		(_object
			(_cnst(_int c_addrb_width -2 0 24083(_arch gms(_code 147))))
			(_cnst(_int C_WEA_WIDTH_I -2 0 24084(_arch gms(_code 148))))
			(_cnst(_int C_WRITE_WIDTH_A_I -2 0 24085(_arch gms(_code 149))))
			(_cnst(_int C_READ_WIDTH_A_I -2 0 24086(_arch gms(_code 150))))
			(_cnst(_int C_ADDRA_WIDTH_I -2 0 24087(_arch gms(_code 151))))
			(_cnst(_int C_WEB_WIDTH_I -2 0 24088(_arch gms(_code 152))))
			(_cnst(_int C_WRITE_WIDTH_B_I -2 0 24089(_arch gms(_code 153))))
			(_cnst(_int C_READ_WIDTH_B_I -2 0 24090(_arch gms(_code 154))))
			(_type(_int ~NATURAL~range~c_addrb_width-1~downto~0~13 0 24091(_scalar (_dto c 155 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{c_addrb_width-1~downto~0}~13 0 24091(_array -3((_dto c 156 i 0)))))
			(_sig(_int s_axi_rdaddrecc_bmg_int 53 0 24091(_arch(_uni))))
			(_sig(_int s_axi_dbiterr_bmg_int -3 0 24092(_arch(_uni))))
			(_sig(_int s_axi_sbiterr_bmg_int -3 0 24093(_arch(_uni))))
			(_sig(_int s_axi_rvalid_bmg_int -3 0 24094(_arch(_uni))))
			(_sig(_int s_axi_rlast_bmg_int -3 0 24095(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~1336 0 24096(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1337 0 24096(_array -3((_dto i 1 i 0)))))
			(_sig(_int s_axi_rresp_bmg_int 55 0 24096(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0~1338 0 24097(_scalar (_dto c 157 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1339 0 24097(_array -3((_dto c 158 i 0)))))
			(_sig(_int s_axi_rdata_bmg_int 57 0 24097(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~downto~0~1340 0 24098(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 24098(_array -3((_dto i 3 i 0)))))
			(_sig(_int s_axi_rid_bmg_int 59 0 24098(_arch(_uni))))
			(_sig(_int s_axi_arready_bmg_int -3 0 24099(_arch(_uni))))
			(_sig(_int s_axi_bvalid_bmg_int -3 0 24100(_arch(_uni))))
			(_sig(_int s_axi_bresp_bmg_int 55 0 24101(_arch(_uni))))
			(_sig(_int s_axi_bid_bmg_int 59 0 24102(_arch(_uni))))
			(_sig(_int s_axi_wready_bmg_int -3 0 24103(_arch(_uni))))
			(_sig(_int s_axi_awready_bmg_int -3 0 24104(_arch(_uni))))
			(_sig(_int rdaddrecc_bmg_int 53 0 24105(_arch(_uni))))
			(_sig(_int dbiterr_bmg_int -3 0 24106(_arch(_uni))))
			(_sig(_int sbiterr_bmg_int -3 0 24107(_arch(_uni))))
			(_prcs
				(line__24571(_arch 0 0 24571(_assignment(_alias((bram_rst_a)(_string \"0"\)))(_trgt(55)))))
				(line__24572(_arch 1 0 24572(_assignment(_alias((bram_clk_a)(_string \"0"\)))(_trgt(56)))))
				(line__24573(_arch 2 0 24573(_assignment(_alias((bram_en_a)(_string \"0"\)))(_trgt(57)))))
				(line__24574(_arch 3 0 24574(_assignment(_trgt(58)))))
				(line__24575(_arch 4 0 24575(_assignment(_trgt(59)))))
				(line__24576(_arch 5 0 24576(_assignment(_trgt(60)))))
				(line__24578(_arch 6 0 24578(_assignment(_alias((bram_rst_b)(_string \"0"\)))(_trgt(62)))))
				(line__24579(_arch 7 0 24579(_assignment(_alias((bram_clk_b)(_string \"0"\)))(_trgt(63)))))
				(line__24580(_arch 8 0 24580(_assignment(_alias((bram_en_b)(_string \"0"\)))(_trgt(64)))))
				(line__24581(_arch 9 0 24581(_assignment(_trgt(65)))))
				(line__24582(_arch 10 0 24582(_assignment(_trgt(66)))))
				(line__24583(_arch 11 0 24583(_assignment(_trgt(67)))))
			)
		)
	)
	(_generate gext_inst 0 24589(_if 159)
		(_inst abcv4_0_ext_inst 0 24591(_ent . axi_bram_ctrl_top)
			(_gen
				((C_BRAM_ADDR_WIDTH)(_code 160))
				((C_S_AXI_ADDR_WIDTH)(_code 161))
				((C_S_AXI_DATA_WIDTH)(_code 162))
				((C_S_AXI_ID_WIDTH)(_code 163))
				((C_S_AXI_PROTOCOL)(_code 164))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 165))
				((C_SINGLE_PORT_BRAM)(_code 166))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 167))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 168))
				((C_ECC)(_code 169))
				((C_ECC_TYPE)(_code 170))
				((C_FAULT_INJECT)(_code 171))
				((C_ECC_ONOFF_RESET_VALUE)(_code 172))
			)
			(_port
				((S_AXI_ACLK)(s_axi_aclk))
				((S_AXI_ARESETN)(s_axi_aresetn))
				((ECC_Interrupt)(ecc_interrupt))
				((ECC_UE)(ecc_ue))
				((S_AXI_AWID)(s_axi_awid))
				((S_AXI_AWADDR)(s_axi_awaddr))
				((S_AXI_AWLEN)(s_axi_awlen))
				((S_AXI_AWSIZE)(s_axi_awsize))
				((S_AXI_AWBURST)(s_axi_awburst))
				((S_AXI_AWLOCK)(s_axi_awlock))
				((S_AXI_AWCACHE)(s_axi_awcache))
				((S_AXI_AWPROT)(s_axi_awprot))
				((S_AXI_AWVALID)(s_axi_awvalid))
				((S_AXI_AWREADY)(s_axi_awready))
				((S_AXI_WDATA)(s_axi_wdata))
				((S_AXI_WSTRB)(s_axi_wstrb))
				((S_AXI_WLAST)(s_axi_wlast))
				((S_AXI_WVALID)(s_axi_wvalid))
				((S_AXI_WREADY)(s_axi_wready))
				((S_AXI_BID)(s_axi_bid))
				((S_AXI_BRESP)(s_axi_bresp))
				((S_AXI_BVALID)(s_axi_bvalid))
				((S_AXI_BREADY)(s_axi_bready))
				((S_AXI_ARID)(s_axi_arid))
				((S_AXI_ARADDR)(s_axi_araddr))
				((S_AXI_ARLEN)(s_axi_arlen))
				((S_AXI_ARSIZE)(s_axi_arsize))
				((S_AXI_ARBURST)(s_axi_arburst))
				((S_AXI_ARLOCK)(s_axi_arlock))
				((S_AXI_ARCACHE)(s_axi_arcache))
				((S_AXI_ARPROT)(s_axi_arprot))
				((S_AXI_ARVALID)(s_axi_arvalid))
				((S_AXI_ARREADY)(s_axi_arready))
				((S_AXI_RID)(s_axi_rid))
				((S_AXI_RDATA)(s_axi_rdata))
				((S_AXI_RRESP)(s_axi_rresp))
				((S_AXI_RLAST)(s_axi_rlast))
				((S_AXI_RVALID)(s_axi_rvalid))
				((S_AXI_RREADY)(s_axi_rready))
				((S_AXI_CTRL_AWVALID)(s_axi_ctrl_awvalid))
				((S_AXI_CTRL_AWREADY)(s_axi_ctrl_awready))
				((S_AXI_CTRL_AWADDR)(s_axi_ctrl_awaddr))
				((S_AXI_CTRL_WDATA)(s_axi_ctrl_wdata))
				((S_AXI_CTRL_WVALID)(s_axi_ctrl_wvalid))
				((S_AXI_CTRL_WREADY)(s_axi_ctrl_wready))
				((S_AXI_CTRL_BRESP)(s_axi_ctrl_bresp))
				((S_AXI_CTRL_BVALID)(s_axi_ctrl_bvalid))
				((S_AXI_CTRL_BREADY)(s_axi_ctrl_bready))
				((S_AXI_CTRL_ARADDR)(s_axi_ctrl_araddr))
				((S_AXI_CTRL_ARVALID)(s_axi_ctrl_arvalid))
				((S_AXI_CTRL_ARREADY)(s_axi_ctrl_arready))
				((S_AXI_CTRL_RDATA)(s_axi_ctrl_rdata))
				((S_AXI_CTRL_RRESP)(s_axi_ctrl_rresp))
				((S_AXI_CTRL_RVALID)(s_axi_ctrl_rvalid))
				((S_AXI_CTRL_RREADY)(s_axi_ctrl_rready))
				((BRAM_Rst_A)(bram_rst_a))
				((BRAM_Clk_A)(bram_clk_a))
				((BRAM_En_A)(bram_en_a))
				((BRAM_WE_A)(bram_we_a))
				((BRAM_Addr_A)(bram_addr_a))
				((BRAM_WrData_A)(bram_wrdata_a))
				((BRAM_RdData_A)(bram_rddata_a))
				((BRAM_Rst_B)(bram_rst_b))
				((BRAM_Clk_B)(bram_clk_b))
				((BRAM_En_B)(bram_en_b))
				((BRAM_WE_B)(bram_we_b))
				((BRAM_Addr_B)(bram_addr_b))
				((BRAM_WrData_B)(bram_wrdata_b))
				((BRAM_RdData_B)(bram_rddata_b))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 23741(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_BRAM_INST_MODE 0 0 23741(_ent gms(_string \"EXTERNAL"\))))
		(_gen(_int C_MEMORY_DEPTH -2 0 23744 \4096\ (_ent gms((i 4096)))))
		(_gen(_int C_BRAM_ADDR_WIDTH -2 0 23747 \12\ (_ent gms((i 12)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 23750 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 23753 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 23756 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~121 0 23759(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 1 0 23759(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 23762 \1\ (_ent((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 23765 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~122 0 23768(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 23768(_ent(_string \"virtex7"\))))
		(_gen(_int C_SELECT_XPM -2 0 23770 \1\ (_ent gms((i 1)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 23774 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 23777 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -2 0 23782 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -2 0 23784 \1\ (_ent((i 1)))))
		(_gen(_int C_FAULT_INJECT -2 0 23786 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 23790 \1\ (_ent((i 1)))))
		(_port(_int s_axi_aclk -3 0 23798(_ent(_in))))
		(_port(_int s_axi_aresetn -3 0 23799(_ent(_in))))
		(_port(_int ecc_interrupt -3 0 23801(_ent(_out((i 2))))))
		(_port(_int ecc_ue -3 0 23802(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 23805(_array -3((_dto c 173 i 0)))))
		(_port(_int s_axi_awid 3 0 23805(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 23806(_array -3((_dto c 174 i 0)))))
		(_port(_int s_axi_awaddr 4 0 23806(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23807(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 5 0 23807(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23808(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 6 0 23808(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23809(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 7 0 23809(_ent(_in))))
		(_port(_int s_axi_awlock -3 0 23810(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23811(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awcache 8 0 23811(_ent(_in))))
		(_port(_int s_axi_awprot 6 0 23812(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 23813(_ent(_in))))
		(_port(_int s_axi_awready -3 0 23814(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 23817(_array -3((_dto c 175 i 0)))))
		(_port(_int s_axi_wdata 9 0 23817(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 23818(_array -3((_dto c 176 i 0)))))
		(_port(_int s_axi_wstrb 10 0 23818(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 23819(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 23821(_ent(_in))))
		(_port(_int s_axi_wready -3 0 23822(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~124 0 23825(_array -3((_dto c 177 i 0)))))
		(_port(_int s_axi_bid 11 0 23825(_ent(_out))))
		(_port(_int s_axi_bresp 7 0 23826(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 23828(_ent(_out))))
		(_port(_int s_axi_bready -3 0 23829(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~126 0 23832(_array -3((_dto c 178 i 0)))))
		(_port(_int s_axi_arid 12 0 23832(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~128 0 23833(_array -3((_dto c 179 i 0)))))
		(_port(_int s_axi_araddr 13 0 23833(_ent(_in))))
		(_port(_int s_axi_arlen 5 0 23834(_ent(_in))))
		(_port(_int s_axi_arsize 6 0 23835(_ent(_in))))
		(_port(_int s_axi_arburst 7 0 23836(_ent(_in))))
		(_port(_int s_axi_arlock -3 0 23837(_ent(_in))))
		(_port(_int s_axi_arcache 8 0 23838(_ent(_in))))
		(_port(_int s_axi_arprot 6 0 23839(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 23841(_ent(_in))))
		(_port(_int s_axi_arready -3 0 23842(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1210 0 23845(_array -3((_dto c 180 i 0)))))
		(_port(_int s_axi_rid 14 0 23845(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1212 0 23846(_array -3((_dto c 181 i 0)))))
		(_port(_int s_axi_rdata 15 0 23846(_ent(_out))))
		(_port(_int s_axi_rresp 7 0 23847(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 23848(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 23850(_ent(_out))))
		(_port(_int s_axi_rready -3 0 23851(_ent(_in))))
		(_port(_int s_axi_ctrl_awvalid -3 0 23861(_ent(_in))))
		(_port(_int s_axi_ctrl_awready -3 0 23862(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 23863(_array -3((_dto c 182 i 0)))))
		(_port(_int s_axi_ctrl_awaddr 16 0 23863(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 23866(_array -3((_dto c 183 i 0)))))
		(_port(_int s_axi_ctrl_wdata 17 0 23866(_ent(_in))))
		(_port(_int s_axi_ctrl_wvalid -3 0 23867(_ent(_in))))
		(_port(_int s_axi_ctrl_wready -3 0 23868(_ent(_out))))
		(_port(_int s_axi_ctrl_bresp 7 0 23871(_ent(_out))))
		(_port(_int s_axi_ctrl_bvalid -3 0 23872(_ent(_out))))
		(_port(_int s_axi_ctrl_bready -3 0 23873(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1214 0 23876(_array -3((_dto c 184 i 0)))))
		(_port(_int s_axi_ctrl_araddr 18 0 23876(_ent(_in))))
		(_port(_int s_axi_ctrl_arvalid -3 0 23877(_ent(_in))))
		(_port(_int s_axi_ctrl_arready -3 0 23878(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1216 0 23881(_array -3((_dto c 185 i 0)))))
		(_port(_int s_axi_ctrl_rdata 19 0 23881(_ent(_out))))
		(_port(_int s_axi_ctrl_rresp 7 0 23882(_ent(_out))))
		(_port(_int s_axi_ctrl_rvalid -3 0 23883(_ent(_out))))
		(_port(_int s_axi_ctrl_rready -3 0 23884(_ent(_in))))
		(_port(_int bram_rst_a -3 0 23887(_ent(_out))))
		(_port(_int bram_clk_a -3 0 23888(_ent(_out))))
		(_port(_int bram_en_a -3 0 23889(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 23890(_array -3((_dto c 186 i 0)))))
		(_port(_int bram_we_a 20 0 23890(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1218 0 23891(_array -3((_dto c 187 i 0)))))
		(_port(_int bram_addr_a 21 0 23891(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 23892(_array -3((_dto c 188 i 0)))))
		(_port(_int bram_wrdata_a 22 0 23892(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1220 0 23893(_array -3((_dto c 189 i 0)))))
		(_port(_int bram_rddata_a 23 0 23893(_ent(_in))))
		(_port(_int bram_rst_b -3 0 23896(_ent(_out))))
		(_port(_int bram_clk_b -3 0 23897(_ent(_out))))
		(_port(_int bram_en_b -3 0 23898(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1222 0 23899(_array -3((_dto c 190 i 0)))))
		(_port(_int bram_we_b 24 0 23899(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1224 0 23900(_array -3((_dto c 191 i 0)))))
		(_port(_int bram_addr_b 25 0 23900(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1226 0 23901(_array -3((_dto c 192 i 0)))))
		(_port(_int bram_wrdata_b 26 0 23901(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1228 0 23902(_array -3((_dto c 193 i 0)))))
		(_port(_int bram_rddata_b 27 0 23902(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 23951(_array -3((_dto c 194 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_WIDTH-1~downto~0}~13 0 23953(_array -3((_dto c 195 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 23954(_array -3((_dto c 196 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1311 0 23957(_array -3((_dto c 197 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1313 0 23966(_array -3((_dto c 198 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_WIDTH-1~downto~0}~1315 0 23968(_array -3((_dto c 199 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1317 0 23969(_array -3((_dto c 200 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1319 0 23972(_array -3((_dto c 201 i 0)))))
		(_cnst(_int lower_limit -2 0 24004(_int((i 1)))))
		(_cnst(_int upper_limit -2 0 24005(_int((i 8)))))
		(_cnst(_int GND -3 0 24037(_arch((i 2)))))
		(_cnst(_int VCC -3 0 24038(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 24040(_array -3((_dto i 0 i 0)))))
		(_cnst(_int ZERO1 36 0 24040(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24041(_array -3((_dto i 1 i 0)))))
		(_cnst(_int ZERO2 37 0 24041(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24042(_array -3((_dto i 2 i 0)))))
		(_cnst(_int ZERO3 38 0 24042(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24043(_array -3((_dto i 3 i 0)))))
		(_cnst(_int ZERO4 39 0 24043(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24044(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO8 40 0 24044(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1321 0 24045(_array -3((_dto c 202 i 0)))))
		(_cnst(_int WSTRB_ZERO 41 0 24045(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24046(_array -3((_dto i 15 i 0)))))
		(_cnst(_int ZERO16 42 0 24046(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24047(_array -3((_dto i 31 i 0)))))
		(_cnst(_int ZERO32 43 0 24047(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1323 0 24048(_array -3((_dto c 203 i 0)))))
		(_cnst(_int ZERO64 44 0 24048(_arch((_others(i 2))))))
		(_cnst(_int MEM_TYPE -2 0 24050(_arch gms(_code 204))))
		(_cnst(_int BWE_B -2 0 24051(_arch gms(_code 205))))
		(_cnst(_int BMG_ADDR_WIDTH -2 0 24052(_arch gms(_code 206))))
		(_sig(_int clka_bram_clka_i -3 0 24056(_arch(_uni((i 2))))))
		(_sig(_int rsta_bram_rsta_i -3 0 24057(_arch(_uni((i 2))))))
		(_sig(_int ena_bram_ena_i -3 0 24058(_arch(_uni((i 2))))))
		(_sig(_int REGCEA -3 0 24059(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1325 0 24060(_array -3((_dto c 207 i 0)))))
		(_sig(_int wea_bram_wea_i 45 0 24060(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 24061(_array -3((_dto c 208 i 0)))))
		(_sig(_int addra_bram_addra_i 46 0 24061(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1327 0 24062(_array -3((_dto c 209 i 0)))))
		(_sig(_int dina_bram_dina_i 47 0 24062(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1329 0 24063(_array -3((_dto c 210 i 0)))))
		(_sig(_int douta_bram_douta_i 48 0 24063(_arch(_uni))))
		(_sig(_int clkb_bram_clkb_i -3 0 24065(_arch(_uni((i 2))))))
		(_sig(_int rstb_bram_rstb_i -3 0 24066(_arch(_uni((i 2))))))
		(_sig(_int enb_bram_enb_i -3 0 24067(_arch(_uni((i 2))))))
		(_sig(_int REGCEB -3 0 24068(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1331 0 24069(_array -3((_dto c 211 i 0)))))
		(_sig(_int web_bram_web_i 49 0 24069(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrb_bram_addrb_i 46 0 24070(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1333 0 24071(_array -3((_dto c 212 i 0)))))
		(_sig(_int dinb_bram_dinb_i 50 0 24071(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1335 0 24072(_array -3((_dto c 213 i 0)))))
		(_sig(_int doutb_bram_doutb_i 51 0 24072(_arch(_uni))))
		(_prcs
			(line__0(_int 12 0 0(_prcs)))
		)
		(_subprogram
			(_int if_then_else 13 0 23983(_arch(_func)))
			(_int log2roundup 14 0 24001(_arch(_func -2)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(xpm(VCOMPONENTS)))
	(_static
		(1163152969 1279348306)
		(1667198830 1717527919 1600482409 1684107116 25701)
		(1280070990)
		(1414091351 1229348677 5526354)
		(1162760014)
		(0 0 0 0 0 0 0 0)
		(0 0)
		(0)
		(0)
		(1163155525 1279348306)
	)
	(_model . implementation 214 -1)
)
