digraph "CFG for '_Z14gpuMeansNoTestPKfmS0_mmPfS1_' function" {
	label="CFG for '_Z14gpuMeansNoTestPKfmS0_mmPfS1_' function";

	Node0x52ff180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = zext i32 %8 to i64\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = zext i32 %10 to i64\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = zext i32 %12 to i64\l  %14 = icmp ult i64 %9, %1\l  %15 = icmp ult i64 %11, %3\l  %16 = select i1 %14, i1 %15, i1 false\l  br i1 %16, label %17, label %121\l|{<s0>T|<s1>F}}"];
	Node0x52ff180:s0 -> Node0x52ff370;
	Node0x52ff180:s1 -> Node0x5300dc0;
	Node0x52ff370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%17:\l17:                                               \l  %18 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %18, align 4, !tbaa !5\l  %19 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %19, align 4, !tbaa !5\l  %20 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %20, align 4, !tbaa !5\l  %21 = icmp ult i64 %13, %4\l  br i1 %21, label %22, label %42\l|{<s0>T|<s1>F}}"];
	Node0x52ff370:s0 -> Node0x53025b0;
	Node0x52ff370:s1 -> Node0x5302640;
	Node0x53025b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%22:\l22:                                               \l  %23 = mul i64 %9, %4\l  %24 = mul i64 %11, %4\l  br label %25\l}"];
	Node0x53025b0 -> Node0x53028a0;
	Node0x53028a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi float [ 0.000000e+00, %22 ], [ %38, %25 ]\l  %27 = phi float [ 0.000000e+00, %22 ], [ %37, %25 ]\l  %28 = phi float [ 0.000000e+00, %22 ], [ %36, %25 ]\l  %29 = phi i64 [ %13, %22 ], [ %39, %25 ]\l  %30 = add i64 %29, %23\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %33 = add i64 %29, %24\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %36 = fadd contract float %32, %28\l  %37 = fadd contract float %35, %27\l  %38 = fadd contract float %26, 1.000000e+00\l  %39 = add i64 %29, 16\l  %40 = icmp ult i64 %39, %4\l  br i1 %40, label %25, label %41, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x53028a0:s0 -> Node0x53028a0;
	Node0x53028a0:s1 -> Node0x5303c00;
	Node0x5303c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%41:\l41:                                               \l  store float %36, float addrspace(3)* %18, align 4, !tbaa !5\l  store float %37, float addrspace(3)* %19, align 4, !tbaa !5\l  store float %38, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %42\l}"];
	Node0x5303c00 -> Node0x5302640;
	Node0x5302640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = icmp ult i32 %12, 8\l  br i1 %43, label %44, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5302640:s0 -> Node0x53042a0;
	Node0x5302640:s1 -> Node0x53042f0;
	Node0x53042a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%44:\l44:                                               \l  %45 = add nuw nsw i32 %12, 8\l  %46 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %45\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %48 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %49 = fadd contract float %47, %48\l  store float %49, float addrspace(3)* %18, align 4, !tbaa !5\l  %50 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %45\l  %51 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %52 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %53 = fadd contract float %51, %52\l  store float %53, float addrspace(3)* %19, align 4, !tbaa !5\l  %54 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0, i32 %45\l  %55 = load float, float addrspace(3)* %54, align 4, !tbaa !5\l  %56 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %57 = fadd contract float %55, %56\l  store float %57, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %58\l}"];
	Node0x53042a0 -> Node0x53042f0;
	Node0x53042f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%58:\l58:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %59 = icmp ult i32 %12, 4\l  br i1 %59, label %60, label %74\l|{<s0>T|<s1>F}}"];
	Node0x53042f0:s0 -> Node0x5305020;
	Node0x53042f0:s1 -> Node0x5305070;
	Node0x5305020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%60:\l60:                                               \l  %61 = add nuw nsw i32 %12, 4\l  %62 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %61\l  %63 = load float, float addrspace(3)* %62, align 4, !tbaa !5\l  %64 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %65 = fadd contract float %63, %64\l  store float %65, float addrspace(3)* %18, align 4, !tbaa !5\l  %66 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %61\l  %67 = load float, float addrspace(3)* %66, align 4, !tbaa !5\l  %68 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %69 = fadd contract float %67, %68\l  store float %69, float addrspace(3)* %19, align 4, !tbaa !5\l  %70 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0, i32 %61\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !5\l  %72 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %73 = fadd contract float %71, %72\l  store float %73, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %74\l}"];
	Node0x5305020 -> Node0x5305070;
	Node0x5305070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%74:\l74:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %75 = icmp ult i32 %12, 2\l  br i1 %75, label %76, label %90\l|{<s0>T|<s1>F}}"];
	Node0x5305070:s0 -> Node0x5305f10;
	Node0x5305070:s1 -> Node0x5305f60;
	Node0x5305f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%76:\l76:                                               \l  %77 = add nuw nsw i32 %12, 2\l  %78 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %77\l  %79 = load float, float addrspace(3)* %78, align 4, !tbaa !5\l  %80 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %81 = fadd contract float %79, %80\l  store float %81, float addrspace(3)* %18, align 4, !tbaa !5\l  %82 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %77\l  %83 = load float, float addrspace(3)* %82, align 4, !tbaa !5\l  %84 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %85 = fadd contract float %83, %84\l  store float %85, float addrspace(3)* %19, align 4, !tbaa !5\l  %86 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0, i32 %77\l  %87 = load float, float addrspace(3)* %86, align 4, !tbaa !5\l  %88 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %89 = fadd contract float %87, %88\l  store float %89, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %90\l}"];
	Node0x5305f10 -> Node0x5305f60;
	Node0x5305f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%90:\l90:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = icmp eq i32 %12, 0\l  br i1 %91, label %92, label %106\l|{<s0>T|<s1>F}}"];
	Node0x5305f60:s0 -> Node0x5306ba0;
	Node0x5305f60:s1 -> Node0x5306bf0;
	Node0x5306ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %12, 1\l  %94 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %93\l  %95 = load float, float addrspace(3)* %94, align 4, !tbaa !5\l  %96 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %97 = fadd contract float %95, %96\l  store float %97, float addrspace(3)* %18, align 4, !tbaa !5\l  %98 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %93\l  %99 = load float, float addrspace(3)* %98, align 4, !tbaa !5\l  %100 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %101 = fadd contract float %99, %100\l  store float %101, float addrspace(3)* %19, align 4, !tbaa !5\l  %102 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0, i32 %93\l  %103 = load float, float addrspace(3)* %102, align 4, !tbaa !5\l  %104 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %105 = fadd contract float %103, %104\l  store float %105, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %106\l}"];
	Node0x5306ba0 -> Node0x5306bf0;
	Node0x5306bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%106:\l106:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %107 = icmp eq i32 %12, 0\l  br i1 %107, label %108, label %121\l|{<s0>T|<s1>F}}"];
	Node0x5306bf0:s0 -> Node0x5307860;
	Node0x5306bf0:s1 -> Node0x5300dc0;
	Node0x5307860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%108:\l108:                                              \l  %109 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsA,\l... i32 0, i32 0), align 16, !tbaa !5\l  %110 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E5count, i32 0,\l... i32 0), align 16, !tbaa !5\l  %111 = fdiv contract float %109, %110\l  %112 = mul i64 %9, %3\l  %113 = add i64 %112, %11\l  %114 = shl i64 %113, 1\l  %115 = getelementptr inbounds float, float addrspace(1)* %5, i64 %114\l  store float %111, float addrspace(1)* %115, align 4, !tbaa !5\l  %116 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ14gpuMeansNoTestPKfmS0_mmPfS1_E11threadSumsB,\l... i32 0, i32 0), align 16, !tbaa !5\l  %117 = fdiv contract float %116, %110\l  %118 = add nuw nsw i64 %114, 1\l  %119 = getelementptr inbounds float, float addrspace(1)* %5, i64 %118\l  store float %117, float addrspace(1)* %119, align 4, !tbaa !5\l  %120 = getelementptr inbounds float, float addrspace(1)* %6, i64 %113\l  store float %110, float addrspace(1)* %120, align 4, !tbaa !5\l  br label %121\l}"];
	Node0x5307860 -> Node0x5300dc0;
	Node0x5300dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%121:\l121:                                              \l  ret void\l}"];
}
