{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "name": "design_RL1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "sim_clk_gen_1": "",
      "xlconstant_0": "",
      "CMFRL1_0": ""
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_RL1_sim_clk_gen_0_0"
      },
      "sim_clk_gen_1": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_RL1_sim_clk_gen_0_1",
        "parameters": {
          "FREQ_HZ": {
            "value": "1000000"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_RL1_xlconstant_0_0"
      },
      "CMFRL1_0": {
        "vlnv": "xilinx.com:user:CMFRL1:1.0",
        "xci_name": "design_RL1_CMFRL1_0_1"
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "CMFRL1_0/ap_clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "CMFRL1_0/ap_start"
        ]
      },
      "sim_clk_gen_1_clk": {
        "ports": [
          "sim_clk_gen_1/clk",
          "CMFRL1_0/sinc_V"
        ]
      }
    }
  }
}