ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  59:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  60:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  61:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim3;
  62:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim4;
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32f1xx_it.c **** extern struct bmi08x_dev dev;
  66:Core/Src/stm32f1xx_it.c **** extern struct bmi08x_sensor_data user_accel_bmi088;
  67:Core/Src/stm32f1xx_it.c **** extern struct bmi08x_sensor_data user_gyro_bmi088;
  68:Core/Src/stm32f1xx_it.c **** extern int8_t rslt;
  69:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  70:Core/Src/stm32f1xx_it.c **** 
  71:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  72:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  73:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  74:Core/Src/stm32f1xx_it.c **** /**
  75:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  76:Core/Src/stm32f1xx_it.c ****   */
  77:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  78:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 78 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  79:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  80:Core/Src/stm32f1xx_it.c **** 
  81:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  82:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 3


  83:Core/Src/stm32f1xx_it.c ****    while (1)
  34              		.loc 1 83 4 discriminator 1 view .LVU1
  84:Core/Src/stm32f1xx_it.c ****   {
  85:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 85 3 discriminator 1 view .LVU2
  83:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 83 10 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB66:
  86:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  87:Core/Src/stm32f1xx_it.c **** }
  88:Core/Src/stm32f1xx_it.c **** 
  89:Core/Src/stm32f1xx_it.c **** /**
  90:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  91:Core/Src/stm32f1xx_it.c ****   */
  92:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  93:Core/Src/stm32f1xx_it.c **** {
  50              		.loc 1 93 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  94:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c **** 
  96:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  97:Core/Src/stm32f1xx_it.c ****   while (1)
  57              		.loc 1 97 3 discriminator 1 view .LVU5
  98:Core/Src/stm32f1xx_it.c ****   {
  99:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f1xx_it.c ****   }
  58              		.loc 1 101 3 discriminator 1 view .LVU6
  97:Core/Src/stm32f1xx_it.c ****   {
  59              		.loc 1 97 9 discriminator 1 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE66:
  64              		.section	.text.MemManage_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	MemManage_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MemManage_Handler:
  72              	.LFB67:
 102:Core/Src/stm32f1xx_it.c **** }
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 4


 103:Core/Src/stm32f1xx_it.c **** 
 104:Core/Src/stm32f1xx_it.c **** /**
 105:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 106:Core/Src/stm32f1xx_it.c ****   */
 107:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 108:Core/Src/stm32f1xx_it.c **** {
  73              		.loc 1 108 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L6:
 109:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c **** 
 111:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****   while (1)
  80              		.loc 1 112 3 discriminator 1 view .LVU9
 113:Core/Src/stm32f1xx_it.c ****   {
 114:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f1xx_it.c ****   }
  81              		.loc 1 116 3 discriminator 1 view .LVU10
 112:Core/Src/stm32f1xx_it.c ****   {
  82              		.loc 1 112 9 discriminator 1 view .LVU11
  83 0000 FEE7     		b	.L6
  84              		.cfi_endproc
  85              	.LFE67:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	BusFault_Handler:
  95              	.LFB68:
 117:Core/Src/stm32f1xx_it.c **** }
 118:Core/Src/stm32f1xx_it.c **** 
 119:Core/Src/stm32f1xx_it.c **** /**
 120:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 121:Core/Src/stm32f1xx_it.c ****   */
 122:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 123:Core/Src/stm32f1xx_it.c **** {
  96              		.loc 1 123 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L8:
 124:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c **** 
 126:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 127:Core/Src/stm32f1xx_it.c ****   while (1)
 103              		.loc 1 127 3 discriminator 1 view .LVU13
 128:Core/Src/stm32f1xx_it.c ****   {
 129:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 5


 130:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 131:Core/Src/stm32f1xx_it.c ****   }
 104              		.loc 1 131 3 discriminator 1 view .LVU14
 127:Core/Src/stm32f1xx_it.c ****   {
 105              		.loc 1 127 9 discriminator 1 view .LVU15
 106 0000 FEE7     		b	.L8
 107              		.cfi_endproc
 108              	.LFE68:
 110              		.section	.text.UsageFault_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	UsageFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	UsageFault_Handler:
 118              	.LFB69:
 132:Core/Src/stm32f1xx_it.c **** }
 133:Core/Src/stm32f1xx_it.c **** 
 134:Core/Src/stm32f1xx_it.c **** /**
 135:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 136:Core/Src/stm32f1xx_it.c ****   */
 137:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 138:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 138 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L10:
 139:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c **** 
 141:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 142 3 discriminator 1 view .LVU17
 143:Core/Src/stm32f1xx_it.c ****   {
 144:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32f1xx_it.c ****   }
 127              		.loc 1 146 3 discriminator 1 view .LVU18
 142:Core/Src/stm32f1xx_it.c ****   {
 128              		.loc 1 142 9 discriminator 1 view .LVU19
 129 0000 FEE7     		b	.L10
 130              		.cfi_endproc
 131              	.LFE69:
 133              		.section	.text.DebugMon_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	DebugMon_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	DebugMon_Handler:
 141              	.LFB70:
 147:Core/Src/stm32f1xx_it.c **** }
 148:Core/Src/stm32f1xx_it.c **** 
 149:Core/Src/stm32f1xx_it.c **** /**
 150:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 6


 151:Core/Src/stm32f1xx_it.c ****   */
 152:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 153:Core/Src/stm32f1xx_it.c **** {
 142              		.loc 1 153 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 157:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 158:Core/Src/stm32f1xx_it.c **** 
 159:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 160:Core/Src/stm32f1xx_it.c **** }
 147              		.loc 1 160 1 view .LVU21
 148 0000 7047     		bx	lr
 149              		.cfi_endproc
 150              	.LFE70:
 152              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 153              		.align	1
 154              		.global	EXTI3_IRQHandler
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	EXTI3_IRQHandler:
 160              	.LFB71:
 161:Core/Src/stm32f1xx_it.c **** 
 162:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 163:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 164:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 165:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 166:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 167:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c **** /**
 170:Core/Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line3 interrupt.
 171:Core/Src/stm32f1xx_it.c ****   */
 172:Core/Src/stm32f1xx_it.c **** void EXTI3_IRQHandler(void)
 173:Core/Src/stm32f1xx_it.c **** {
 161              		.loc 1 173 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165 0000 08B5     		push	{r3, lr}
 166              	.LCFI0:
 167              		.cfi_def_cfa_offset 8
 168              		.cfi_offset 3, -8
 169              		.cfi_offset 14, -4
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI3_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c **** 
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE END EXTI3_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(INT2_Pin);
 170              		.loc 1 177 3 view .LVU23
 171 0002 0820     		movs	r0, #8
 172 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 173              	.LVL0:
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 7


 178:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI3_IRQn 1 */
 179:Core/Src/stm32f1xx_it.c **** 
 180:Core/Src/stm32f1xx_it.c ****   /* USER CODE END EXTI3_IRQn 1 */
 181:Core/Src/stm32f1xx_it.c **** }
 174              		.loc 1 181 1 is_stmt 0 view .LVU24
 175 0008 08BD     		pop	{r3, pc}
 176              		.cfi_endproc
 177              	.LFE71:
 179              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 180              		.align	1
 181              		.global	DMA1_Channel4_IRQHandler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	DMA1_Channel4_IRQHandler:
 187              	.LFB72:
 182:Core/Src/stm32f1xx_it.c **** 
 183:Core/Src/stm32f1xx_it.c **** /**
 184:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel4 global interrupt.
 185:Core/Src/stm32f1xx_it.c ****   */
 186:Core/Src/stm32f1xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 187:Core/Src/stm32f1xx_it.c **** {
 188              		.loc 1 187 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 08B5     		push	{r3, lr}
 193              	.LCFI1:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 3, -8
 196              		.cfi_offset 14, -4
 188:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 189:Core/Src/stm32f1xx_it.c **** 
 190:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 191:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi2_rx);
 197              		.loc 1 191 3 view .LVU26
 198 0002 0248     		ldr	r0, .L16
 199 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 200              	.LVL1:
 192:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 193:Core/Src/stm32f1xx_it.c **** 
 194:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 195:Core/Src/stm32f1xx_it.c **** }
 201              		.loc 1 195 1 is_stmt 0 view .LVU27
 202 0008 08BD     		pop	{r3, pc}
 203              	.L17:
 204 000a 00BF     		.align	2
 205              	.L16:
 206 000c 00000000 		.word	hdma_spi2_rx
 207              		.cfi_endproc
 208              	.LFE72:
 210              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 211              		.align	1
 212              		.global	DMA1_Channel5_IRQHandler
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 8


 217              	DMA1_Channel5_IRQHandler:
 218              	.LFB73:
 196:Core/Src/stm32f1xx_it.c **** 
 197:Core/Src/stm32f1xx_it.c **** /**
 198:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel5 global interrupt.
 199:Core/Src/stm32f1xx_it.c ****   */
 200:Core/Src/stm32f1xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 201:Core/Src/stm32f1xx_it.c **** {
 219              		.loc 1 201 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI2:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 202:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 203:Core/Src/stm32f1xx_it.c **** 
 204:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 205:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi2_tx);
 228              		.loc 1 205 3 view .LVU29
 229 0002 0248     		ldr	r0, .L20
 230 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 231              	.LVL2:
 206:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 207:Core/Src/stm32f1xx_it.c **** 
 208:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 209:Core/Src/stm32f1xx_it.c **** }
 232              		.loc 1 209 1 is_stmt 0 view .LVU30
 233 0008 08BD     		pop	{r3, pc}
 234              	.L21:
 235 000a 00BF     		.align	2
 236              	.L20:
 237 000c 00000000 		.word	hdma_spi2_tx
 238              		.cfi_endproc
 239              	.LFE73:
 241              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 242              		.align	1
 243              		.global	TIM2_IRQHandler
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	TIM2_IRQHandler:
 249              	.LFB74:
 210:Core/Src/stm32f1xx_it.c **** 
 211:Core/Src/stm32f1xx_it.c **** /**
 212:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 213:Core/Src/stm32f1xx_it.c ****   */
 214:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 215:Core/Src/stm32f1xx_it.c **** {
 250              		.loc 1 215 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 08B5     		push	{r3, lr}
 255              	.LCFI3:
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 9


 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 3, -8
 258              		.cfi_offset 14, -4
 216:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 217:Core/Src/stm32f1xx_it.c **** 
 218:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 219:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 259              		.loc 1 219 3 view .LVU32
 260 0002 0248     		ldr	r0, .L24
 261 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 262              	.LVL3:
 220:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 221:Core/Src/stm32f1xx_it.c **** 
 222:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 223:Core/Src/stm32f1xx_it.c **** }
 263              		.loc 1 223 1 is_stmt 0 view .LVU33
 264 0008 08BD     		pop	{r3, pc}
 265              	.L25:
 266 000a 00BF     		.align	2
 267              	.L24:
 268 000c 00000000 		.word	htim2
 269              		.cfi_endproc
 270              	.LFE74:
 272              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 273              		.align	1
 274              		.global	TIM3_IRQHandler
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	TIM3_IRQHandler:
 280              	.LFB75:
 224:Core/Src/stm32f1xx_it.c **** 
 225:Core/Src/stm32f1xx_it.c **** /**
 226:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM3 global interrupt.
 227:Core/Src/stm32f1xx_it.c ****   */
 228:Core/Src/stm32f1xx_it.c **** void TIM3_IRQHandler(void)
 229:Core/Src/stm32f1xx_it.c **** {
 281              		.loc 1 229 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 08B5     		push	{r3, lr}
 286              	.LCFI4:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 3, -8
 289              		.cfi_offset 14, -4
 230:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 0 */
 231:Core/Src/stm32f1xx_it.c **** 
 232:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 0 */
 233:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim3);
 290              		.loc 1 233 3 view .LVU35
 291 0002 0248     		ldr	r0, .L28
 292 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 293              	.LVL4:
 234:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 1 */
 235:Core/Src/stm32f1xx_it.c **** 
 236:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 1 */
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 10


 237:Core/Src/stm32f1xx_it.c **** }
 294              		.loc 1 237 1 is_stmt 0 view .LVU36
 295 0008 08BD     		pop	{r3, pc}
 296              	.L29:
 297 000a 00BF     		.align	2
 298              	.L28:
 299 000c 00000000 		.word	htim3
 300              		.cfi_endproc
 301              	.LFE75:
 303              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 304              		.align	1
 305              		.global	TIM4_IRQHandler
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	TIM4_IRQHandler:
 311              	.LFB76:
 238:Core/Src/stm32f1xx_it.c **** 
 239:Core/Src/stm32f1xx_it.c **** /**
 240:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM4 global interrupt.
 241:Core/Src/stm32f1xx_it.c ****   */
 242:Core/Src/stm32f1xx_it.c **** void TIM4_IRQHandler(void)
 243:Core/Src/stm32f1xx_it.c **** {
 312              		.loc 1 243 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316 0000 08B5     		push	{r3, lr}
 317              	.LCFI5:
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 3, -8
 320              		.cfi_offset 14, -4
 244:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 0 */
 245:Core/Src/stm32f1xx_it.c **** 
 246:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 0 */
 247:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim4);
 321              		.loc 1 247 3 view .LVU38
 322 0002 0248     		ldr	r0, .L32
 323 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 324              	.LVL5:
 248:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 1 */
 249:Core/Src/stm32f1xx_it.c **** 
 250:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 1 */
 251:Core/Src/stm32f1xx_it.c **** }
 325              		.loc 1 251 1 is_stmt 0 view .LVU39
 326 0008 08BD     		pop	{r3, pc}
 327              	.L33:
 328 000a 00BF     		.align	2
 329              	.L32:
 330 000c 00000000 		.word	htim4
 331              		.cfi_endproc
 332              	.LFE76:
 334              		.section	.text.EXTI15_10_IRQHandler,"ax",%progbits
 335              		.align	1
 336              		.global	EXTI15_10_IRQHandler
 337              		.syntax unified
 338              		.thumb
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 11


 339              		.thumb_func
 341              	EXTI15_10_IRQHandler:
 342              	.LFB77:
 252:Core/Src/stm32f1xx_it.c **** 
 253:Core/Src/stm32f1xx_it.c **** /**
 254:Core/Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line[15:10] interrupts.
 255:Core/Src/stm32f1xx_it.c ****   */
 256:Core/Src/stm32f1xx_it.c **** void EXTI15_10_IRQHandler(void)
 257:Core/Src/stm32f1xx_it.c **** {
 343              		.loc 1 257 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 08B5     		push	{r3, lr}
 348              	.LCFI6:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 3, -8
 351              		.cfi_offset 14, -4
 258:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 0 */
 259:Core/Src/stm32f1xx_it.c **** 
 260:Core/Src/stm32f1xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 0 */
 261:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(INT1_Pin);
 352              		.loc 1 261 3 view .LVU41
 353 0002 4FF40040 		mov	r0, #32768
 354 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 355              	.LVL6:
 262:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 1 */
 263:Core/Src/stm32f1xx_it.c ****   
 264:Core/Src/stm32f1xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 1 */
 265:Core/Src/stm32f1xx_it.c **** }
 356              		.loc 1 265 1 is_stmt 0 view .LVU42
 357 000a 08BD     		pop	{r3, pc}
 358              		.cfi_endproc
 359              	.LFE77:
 361              		.text
 362              	.Letext0:
 363              		.file 2 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_typ
 364              		.file 3 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 365              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 366              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 367              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 368              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 369              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:18     .text.NMI_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:48     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:65     .text.MemManage_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:71     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:88     .text.BusFault_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:94     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:111    .text.UsageFault_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:117    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:134    .text.DebugMon_Handler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:140    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:153    .text.EXTI3_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:159    .text.EXTI3_IRQHandler:00000000 EXTI3_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:180    .text.DMA1_Channel4_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:186    .text.DMA1_Channel4_IRQHandler:00000000 DMA1_Channel4_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:206    .text.DMA1_Channel4_IRQHandler:0000000c $d
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:211    .text.DMA1_Channel5_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:217    .text.DMA1_Channel5_IRQHandler:00000000 DMA1_Channel5_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:237    .text.DMA1_Channel5_IRQHandler:0000000c $d
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:242    .text.TIM2_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:248    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:268    .text.TIM2_IRQHandler:0000000c $d
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:273    .text.TIM3_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:279    .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:299    .text.TIM3_IRQHandler:0000000c $d
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:304    .text.TIM4_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:310    .text.TIM4_IRQHandler:00000000 TIM4_IRQHandler
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:330    .text.TIM4_IRQHandler:0000000c $d
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:335    .text.EXTI15_10_IRQHandler:00000000 $t
C:\Users\Lenovo\AppData\Local\Temp\cch5jzXb.s:341    .text.EXTI15_10_IRQHandler:00000000 EXTI15_10_IRQHandler

UNDEFINED SYMBOLS
HAL_GPIO_EXTI_IRQHandler
HAL_DMA_IRQHandler
hdma_spi2_rx
hdma_spi2_tx
HAL_TIM_IRQHandler
htim2
htim3
htim4
