{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606317356680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606317356681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 16:15:56 2020 " "Processing started: Wed Nov 25 16:15:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606317356681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317356681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscV -c RiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV -c RiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317356681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606317356821 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1606317356821 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1606317356821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-a_comparator " "Found design unit 1: comparator-a_comparator" {  } { { "comparator.vhd" "" { Text "/home/giom/repos/riscv/comparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364131 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/giom/repos/riscv/comparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-a_pc " "Found design unit 1: pc-a_pc" {  } { { "pc.vhd" "" { Text "/home/giom/repos/riscv/pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364131 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/giom/repos/riscv/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utils " "Found design unit 1: utils" {  } { { "utils.vhd" "" { Text "/home/giom/repos/riscv/utils.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utils-body " "Found design unit 2: utils-body" {  } { { "utils.vhd" "" { Text "/home/giom/repos/riscv/utils.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-a_alu_mux " "Found design unit 1: alu_mux-a_alu_mux" {  } { { "alu_mux.vhd" "" { Text "/home/giom/repos/riscv/alu_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "alu_mux.vhd" "" { Text "/home/giom/repos/riscv/alu_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_reg_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_reg_mux-a_write_reg_mux " "Found design unit 1: write_reg_mux-a_write_reg_mux" {  } { { "write_reg_mux.vhd" "" { Text "/home/giom/repos/riscv/write_reg_mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_reg_mux " "Found entity 1: write_reg_mux" {  } { { "write_reg_mux.vhd" "" { Text "/home/giom/repos/riscv/write_reg_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_coding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file store_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 store_coding-a_store_coding " "Found design unit 1: store_coding-a_store_coding" {  } { { "store_coding.vhd" "" { Text "/home/giom/repos/riscv/store_coding.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364133 ""} { "Info" "ISGN_ENTITY_NAME" "1 store_coding " "Found entity 1: store_coding" {  } { { "store_coding.vhd" "" { Text "/home/giom/repos/riscv/store_coding.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "types.vhd" "" { Text "/home/giom/repos/riscv/types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-a_sign_extender " "Found design unit 1: sign_extender-a_sign_extender" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364134 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-a_memory " "Found design unit 1: memory-a_memory" {  } { { "memory.vhd" "" { Text "/home/giom/repos/riscv/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364134 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/giom/repos/riscv/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-a_registers " "Found design unit 1: registers-a_registers" {  } { { "registers.vhd" "" { Text "/home/giom/repos/riscv/registers.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364135 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "/home/giom/repos/riscv/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "UART.vhd" "" { Text "/home/giom/repos/riscv/UART.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364135 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "UART.vhd" "" { Text "/home/giom/repos/riscv/UART.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Riscv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Riscv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Riscv " "Found entity 1: Riscv" {  } { { "Riscv.bdf" "" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-a_decode " "Found design unit 1: decode-a_decode" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364136 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-a_alu " "Found design unit 1: alu-a_alu" {  } { { "alu.vhd" "" { Text "/home/giom/repos/riscv/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/giom/repos/riscv/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606317364137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Riscv " "Elaborating entity \"Riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606317364179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst " "Elaborating entity \"decode\" for hierarchy \"decode:inst\"" {  } { { "Riscv.bdf" "inst" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 448 760 1048 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1 decode.vhd(72) " "VHDL Process Statement warning at decode.vhd(72): signal \"rs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2 decode.vhd(73) " "VHDL Process Statement warning at decode.vhd(73): signal \"rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd decode.vhd(74) " "VHDL Process Statement warning at decode.vhd(74): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode decode.vhd(85) " "VHDL Process Statement warning at decode.vhd(85): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd decode.vhd(88) " "VHDL Process Statement warning at decode.vhd(88): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_u decode.vhd(89) " "VHDL Process Statement warning at decode.vhd(89): signal \"imm_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode decode.vhd(94) " "VHDL Process Statement warning at decode.vhd(94): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "offset_i decode.vhd(97) " "VHDL Process Statement warning at decode.vhd(97): signal \"offset_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u_funct decode.vhd(100) " "VHDL Process Statement warning at decode.vhd(100): signal \"u_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode decode.vhd(124) " "VHDL Process Statement warning at decode.vhd(124): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "offset_s decode.vhd(128) " "VHDL Process Statement warning at decode.vhd(128): signal \"offset_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_funct decode.vhd(132) " "VHDL Process Statement warning at decode.vhd(132): signal \"s_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode decode.vhd(147) " "VHDL Process Statement warning at decode.vhd(147): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd decode.vhd(149) " "VHDL Process Statement warning at decode.vhd(149): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_funct decode.vhd(151) " "VHDL Process Statement warning at decode.vhd(151): signal \"r_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode decode.vhd(178) " "VHDL Process Statement warning at decode.vhd(178): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j_funct decode.vhd(179) " "VHDL Process Statement warning at decode.vhd(179): signal \"j_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_offset decode.vhd(50) " "VHDL Process Statement warning at decode.vhd(50): inferring latch(es) for signal or variable \"o_offset\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[0\] decode.vhd(50) " "Inferred latch for \"o_offset\[0\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[1\] decode.vhd(50) " "Inferred latch for \"o_offset\[1\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[2\] decode.vhd(50) " "Inferred latch for \"o_offset\[2\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[3\] decode.vhd(50) " "Inferred latch for \"o_offset\[3\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[4\] decode.vhd(50) " "Inferred latch for \"o_offset\[4\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[5\] decode.vhd(50) " "Inferred latch for \"o_offset\[5\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[6\] decode.vhd(50) " "Inferred latch for \"o_offset\[6\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[7\] decode.vhd(50) " "Inferred latch for \"o_offset\[7\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[8\] decode.vhd(50) " "Inferred latch for \"o_offset\[8\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364182 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[9\] decode.vhd(50) " "Inferred latch for \"o_offset\[9\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[10\] decode.vhd(50) " "Inferred latch for \"o_offset\[10\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[11\] decode.vhd(50) " "Inferred latch for \"o_offset\[11\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[12\] decode.vhd(50) " "Inferred latch for \"o_offset\[12\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[13\] decode.vhd(50) " "Inferred latch for \"o_offset\[13\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[14\] decode.vhd(50) " "Inferred latch for \"o_offset\[14\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[15\] decode.vhd(50) " "Inferred latch for \"o_offset\[15\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[16\] decode.vhd(50) " "Inferred latch for \"o_offset\[16\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[17\] decode.vhd(50) " "Inferred latch for \"o_offset\[17\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[18\] decode.vhd(50) " "Inferred latch for \"o_offset\[18\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[19\] decode.vhd(50) " "Inferred latch for \"o_offset\[19\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[20\] decode.vhd(50) " "Inferred latch for \"o_offset\[20\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[21\] decode.vhd(50) " "Inferred latch for \"o_offset\[21\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[22\] decode.vhd(50) " "Inferred latch for \"o_offset\[22\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[23\] decode.vhd(50) " "Inferred latch for \"o_offset\[23\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[24\] decode.vhd(50) " "Inferred latch for \"o_offset\[24\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[25\] decode.vhd(50) " "Inferred latch for \"o_offset\[25\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[26\] decode.vhd(50) " "Inferred latch for \"o_offset\[26\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[27\] decode.vhd(50) " "Inferred latch for \"o_offset\[27\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[28\] decode.vhd(50) " "Inferred latch for \"o_offset\[28\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[29\] decode.vhd(50) " "Inferred latch for \"o_offset\[29\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[30\] decode.vhd(50) " "Inferred latch for \"o_offset\[30\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_offset\[31\] decode.vhd(50) " "Inferred latch for \"o_offset\[31\]\" at decode.vhd(50)" {  } { { "decode.vhd" "" { Text "/home/giom/repos/riscv/decode.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364183 "|Riscv|decode:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst9 " "Elaborating entity \"memory\" for hierarchy \"memory:inst9\"" {  } { { "Riscv.bdf" "inst9" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 768 1608 1864 912 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"alu:inst6\"" {  } { { "Riscv.bdf" "inst6" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 480 2320 2544 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364404 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "zeros utils.vhd(21) " "VHDL Variable Declaration warning at utils.vhd(21): used initial value expression for variable \"zeros\" because variable was never assigned a value" {  } { { "utils.vhd" "" { Text "/home/giom/repos/riscv/utils.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606317364405 "|Riscv|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst5 " "Elaborating entity \"registers\" for hierarchy \"registers:inst5\"" {  } { { "Riscv.bdf" "inst5" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 496 1648 2000 640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_reg_mux write_reg_mux:inst7 " "Elaborating entity \"write_reg_mux\" for hierarchy \"write_reg_mux:inst7\"" {  } { { "Riscv.bdf" "inst7" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 576 1384 1584 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364411 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_pc write_reg_mux.vhd(26) " "VHDL Process Statement warning at write_reg_mux.vhd(26): signal \"i_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "write_reg_mux.vhd" "" { Text "/home/giom/repos/riscv/write_reg_mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364411 "|Riscv|write_reg_mux:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:inst10 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:inst10\"" {  } { { "Riscv.bdf" "inst10" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 624 1120 1320 704 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364411 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(21) " "VHDL Process Statement warning at sign_extender.vhd(21): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "zeros utils.vhd(21) " "VHDL Variable Declaration warning at utils.vhd(21): used initial value expression for variable \"zeros\" because variable was never assigned a value" {  } { { "utils.vhd" "" { Text "/home/giom/repos/riscv/utils.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(22) " "VHDL Process Statement warning at sign_extender.vhd(22): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(24) " "VHDL Process Statement warning at sign_extender.vhd(24): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(25) " "VHDL Process Statement warning at sign_extender.vhd(25): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(27) " "VHDL Process Statement warning at sign_extender.vhd(27): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones utils.vhd(27) " "VHDL Variable Declaration warning at utils.vhd(27): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "utils.vhd" "" { Text "/home/giom/repos/riscv/utils.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(30) " "VHDL Process Statement warning at sign_extender.vhd(30): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(31) " "VHDL Process Statement warning at sign_extender.vhd(31): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(33) " "VHDL Process Statement warning at sign_extender.vhd(33): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_data sign_extender.vhd(35) " "VHDL Process Statement warning at sign_extender.vhd(35): signal \"i_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender.vhd" "" { Text "/home/giom/repos/riscv/sign_extender.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 "|Riscv|sign_extender:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst3 " "Elaborating entity \"pc\" for hierarchy \"pc:inst3\"" {  } { { "Riscv.bdf" "inst3" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 920 776 1008 1064 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst1\"" {  } { { "Riscv.bdf" "inst1" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 952 472 720 1064 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364413 ""}
{ "Error" "EVRFX_VHDL_VAR_UNCONSTRAINED" "comparator.vhd(23) " "VHDL error at comparator.vhd(23): variable must be constrained" {  } { { "comparator.vhd" "" { Text "/home/giom/repos/riscv/comparator.vhd" 23 0 0 } }  } 0 10529 "VHDL error at %1!s!: variable must be constrained" 0 0 "Analysis & Synthesis" 0 -1 1606317364414 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "comparator:inst1 " "Can't elaborate user hierarchy \"comparator:inst1\"" {  } { { "Riscv.bdf" "inst1" { Schematic "/home/giom/repos/riscv/Riscv.bdf" { { 952 472 720 1064 "inst1" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606317364415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606317364498 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 16:16:04 2020 " "Processing ended: Wed Nov 25 16:16:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606317364498 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606317364498 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606317364498 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364498 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606317364661 ""}
