strict digraph "" {
	node [label="\N"];
	"Leaf_2816:AL"	 [def_var="['rx_eof']",
		label="Leaf_2816:AL"];
	"2821:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c810>",
		fillcolor=firebrick,
		label="2821:NS
rx_eof <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691c810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2821:NS" -> "Leaf_2816:AL"	 [cond="[]",
		lineno=None];
	"2817:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f691c9d0>",
		fillcolor=turquoise,
		label="2817:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2818:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f691ca10>",
		fillcolor=springgreen,
		label="2818:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2817:BL" -> "2818:IF"	 [cond="[]",
		lineno=None];
	"2819:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691ce90>",
		fillcolor=firebrick,
		label="2819:NS
rx_eof <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691ce90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2819:NS" -> "Leaf_2816:AL"	 [cond="[]",
		lineno=None];
	"2816:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6935050>",
		clk_sens=True,
		fillcolor=gold,
		label="2816:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_eof', 'go_rx_inter', 'go_overload_frame', 'go_error_frame']"];
	"2816:AL" -> "2817:BL"	 [cond="[]",
		lineno=None];
	"2823:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691cad0>",
		fillcolor=firebrick,
		label="2823:NS
rx_eof <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f691cad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2823:NS" -> "Leaf_2816:AL"	 [cond="[]",
		lineno=None];
	"2820:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f691ca50>",
		fillcolor=springgreen,
		label="2820:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2820:IF" -> "2821:NS"	 [cond="['go_rx_inter', 'go_error_frame', 'go_overload_frame']",
		label="(go_rx_inter | go_error_frame | go_overload_frame)",
		lineno=2820];
	"2822:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f691ca90>",
		fillcolor=springgreen,
		label="2822:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2820:IF" -> "2822:IF"	 [cond="['go_rx_inter', 'go_error_frame', 'go_overload_frame']",
		label="!((go_rx_inter | go_error_frame | go_overload_frame))",
		lineno=2820];
	"2822:IF" -> "2823:NS"	 [cond="['go_rx_eof']",
		label=go_rx_eof,
		lineno=2822];
	"2818:IF" -> "2819:NS"	 [cond="['rst']",
		label=rst,
		lineno=2818];
	"2818:IF" -> "2820:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2818];
}
