{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571189968412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571189968416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:39:28 2019 " "Processing started: Tue Oct 15 21:39:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571189968416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189968416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189968416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571189968804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571189968804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave/synthesis/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave/synthesis/spi_slave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/spi_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file spi_slave/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/spi_slave/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(92) " "Verilog HDL information at dds.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571189976221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(141) " "Verilog HDL information at dds.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571189976221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_table_addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_table_addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_table_addr_mux " "Found entity 1: rom_table_addr_mux" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file config_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_ram " "Found entity 1: config_ram" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571189976358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sine_val2 dds.v(12) " "Verilog HDL or VHDL warning at dds.v(12): object \"sine_val2\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571189976359 "|dds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq dds.v(18) " "Verilog HDL or VHDL warning at dds.v(18): object \"freq\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571189976359 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dds.v(109) " "Verilog HDL assignment warning at dds.v(109): truncated value with size 16 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571189976360 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds.v(124) " "Verilog HDL assignment warning at dds.v(124): truncated value with size 32 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571189976360 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dds.v(136) " "Verilog HDL assignment warning at dds.v(136): truncated value with size 32 to match size of target (12)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571189976360 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(145) " "Verilog HDL assignment warning at dds.v(145): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571189976361 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(155) " "Verilog HDL assignment warning at dds.v(155): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571189976361 "|dds"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dds.v(171) " "Verilog HDL Case Statement information at dds.v(171): all case item expressions in this case statement are onehot" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571189976361 "|dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:sine_table " "Elaborating entity \"rom\" for hierarchy \"rom:sine_table\"" {  } { { "dds.v" "sine_table" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:sine_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:sine_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:sine_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:sine_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_table.mif " "Parameter \"init_file\" = \"sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976425 ""}  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571189976425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p91 " "Found entity 1: altsyncram_4p91" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4p91 rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated " "Elaborating entity \"altsyncram_4p91\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ram config_ram:config_ram_inst " "Elaborating entity \"config_ram\" for hierarchy \"config_ram:config_ram_inst\"" {  } { { "dds.v" "config_ram_inst" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976491 ""}  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571189976491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbn1 " "Found entity 1: altsyncram_fbn1" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbn1 config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated " "Elaborating entity \"altsyncram_fbn1\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_table_addr_mux rom_table_addr_mux:phase_accumulator_mux " "Elaborating entity \"rom_table_addr_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\"" {  } { { "dds.v" "phase_accumulator_mux" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976567 ""}  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571189976567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1tc rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated " "Elaborating entity \"mux_1tc\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "dds.v" "spi0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy spi_slave:spi0\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\"" {  } { { "SPI_slave/synthesis/spi_slave.v" "spislave_0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/spi_slave.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976631 ""}  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571189976631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976642 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976687 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571189976687 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976689 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571189976689 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571189976691 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571189976691 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976743 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a6"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571189976743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571189976743 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_4p91.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976858 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571189976858 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571189976858 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "dds.v" "Mult0" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571189976911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571189976911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189976951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571189976951 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571189976951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/mult_mbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571189976995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189976995 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571189977177 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1571189977197 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1571189977197 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 605 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571189977199 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571189977200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571189977302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571189977598 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/db/altsyncram_fbn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 61 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189977602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.map.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189977659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571189977817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571189977817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571189977887 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571189977887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571189977887 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571189977887 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571189977887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571189977887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571189977920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:39:37 2019 " "Processing ended: Tue Oct 15 21:39:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571189977920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571189977920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571189977920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571189977920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571189978972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571189978976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:39:38 2019 " "Processing started: Tue Oct 15 21:39:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571189978976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571189978976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds -c dds " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571189978976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571189979068 ""}
{ "Info" "0" "" "Project  = dds" {  } {  } 0 0 "Project  = dds" 0 0 "Fitter" 0 0 1571189979069 ""}
{ "Info" "0" "" "Revision = dds" {  } {  } 0 0 "Revision = dds" 0 0 "Fitter" 0 0 1571189979069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571189979131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571189979132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"dds\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571189979138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571189979183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571189979183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571189979320 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571189979325 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571189979498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571189979498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571189979498 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571189979498 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571189979500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571189979500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571189979500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571189979500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571189979500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571189979500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571189979501 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571189979512 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 21 " "No exact pin location assignment(s) for 2 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571189979769 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189979903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1571189979903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds.sdc " "Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571189979905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571189979905 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571189979909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571189979910 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571189979910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571189979929 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571189979929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "Automatically promoted node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 774 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[7\] " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[7\]" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[6\] " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[6\]" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[5\] " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[5\]" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[7\] " "Destination node mosi_data\[7\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[5\] " "Destination node mosi_data\[5\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[4\] " "Destination node mosi_data\[4\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[3\] " "Destination node mosi_data\[3\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[2\] " "Destination node mosi_data\[2\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[6\] " "Destination node mosi_data\[6\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/dds.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571189979929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1571189979929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571189979929 ""}  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/training/FPGA/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 774 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571189979929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571189980106 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571189980107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571189980107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571189980107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571189980108 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571189980109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571189980130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1571189980131 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1571189980131 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571189980131 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571189980134 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571189980134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571189980134 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 16 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 6 18 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571189980135 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571189980135 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571189980135 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571189980154 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571189980160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571189980645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571189980711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571189980724 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571189982253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571189982253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571189982434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/Documents/Engineering/Code/training/FPGA/dds/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571189983132 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571189983132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571189983707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571189983707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571189983710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571189983813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571189983821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571189983950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571189983950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571189984043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571189984341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.fit.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/training/FPGA/dds/output_files/dds.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571189984574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5666 " "Peak virtual memory: 5666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571189984905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:39:44 2019 " "Processing ended: Tue Oct 15 21:39:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571189984905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571189984905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571189984905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571189984905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571189985830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571189985835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:39:45 2019 " "Processing started: Tue Oct 15 21:39:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571189985835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571189985835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dds -c dds " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571189985835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571189986080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571189986553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571189986576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571189986717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:39:46 2019 " "Processing ended: Tue Oct 15 21:39:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571189986717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571189986717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571189986717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571189986717 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571189987338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571189987768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571189987773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 21:39:47 2019 " "Processing started: Tue Oct 15 21:39:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571189987773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571189987773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds -c dds " "Command: quartus_sta dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571189987773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571189987872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571189988153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571189988153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988196 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571189988370 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1571189988370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds.sdc " "Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571189988373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988373 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571189988373 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571189988373 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_sclk spi_sclk " "create_clock -period 1.000 -name spi_sclk spi_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571189988373 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189988373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571189988376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189988376 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571189988377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571189988384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571189988411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571189988411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.377 " "Worst-case setup slack is -3.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377            -271.929 clk  " "   -3.377            -271.929 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591             -33.839 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -2.591             -33.839 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138             -13.858 spi_sclk  " "   -1.138             -13.858 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 spi_sclk  " "    0.244               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clk  " "    0.319               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.360               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.673 " "Worst-case recovery slack is -1.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673             -40.459 spi_sclk  " "   -1.673             -40.459 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712              -7.996 clk  " "   -0.712              -7.996 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.108 " "Worst-case removal slack is 1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 clk  " "    1.108               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 spi_sclk  " "    1.252               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -292.298 clk  " "   -3.000            -292.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189988441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189988441 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189988686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189988686 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571189988694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571189988709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571189988966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189988996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571189989007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571189989007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.059 " "Worst-case setup slack is -3.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.059            -229.226 clk  " "   -3.059            -229.226 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238             -27.927 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -2.238             -27.927 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -9.972 spi_sclk  " "   -0.890              -9.972 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 spi_sclk  " "    0.214               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk  " "    0.279               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.320               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.463 " "Worst-case recovery slack is -1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463             -33.277 spi_sclk  " "   -1.463             -33.277 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -5.575 clk  " "   -0.541              -5.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 clk  " "    1.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 spi_sclk  " "    1.077               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -292.110 clk  " "   -3.000            -292.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989073 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989175 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189989175 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571189989183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189989245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571189989247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571189989247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.538 " "Worst-case setup slack is -1.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538             -86.906 clk  " "   -1.538             -86.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -8.557 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -0.969              -8.557 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -0.738 spi_sclk  " "   -0.243              -0.738 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 spi_sclk  " "    0.083               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.129               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.438 " "Worst-case recovery slack is -0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -7.760 spi_sclk  " "   -0.438              -7.760 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 clk  " "    0.003               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 clk  " "    0.597               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 spi_sclk  " "    0.738               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.341 clk  " "   -3.000            -198.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.104 spi_sclk  " "   -3.000             -43.104 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -25.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571189989287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571189989287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 2.19e-07 years or 6.89 seconds.\n " "Typical MTBF of Design is 2.19e-07 years or 6.89 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.734 ns " "Worst Case Available Settling Time: 0.734 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571189989396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571189989396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571189989701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571189989701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571189989793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 21:39:49 2019 " "Processing ended: Tue Oct 15 21:39:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571189989793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571189989793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571189989793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571189989793 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571189990473 ""}
