<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Timer Blocks on MPLAB Device Blocks for Simulink</title><link>/block_reference/timers/index.html</link><description>Recent content in Timer Blocks on MPLAB Device Blocks for Simulink</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Thu, 16 Oct 2025 00:00:00 +0000</lastBuildDate><atom:link href="/block_reference/timers/index.xml" rel="self" type="application/rss+xml"/><item><title>TIMER Config - Timer Configuration Block</title><link>/block_reference/timers/timer_config.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/timers/timer_config.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;div class="block-icon-image"&gt;
 &lt;picture&gt;
 &lt;source srcset="../../images/blocks/timers/Timer.svg" type="image/svg+xml"&gt;&lt;source srcset="../../images/blocks/timers/Timer_hu_9619a382f292dd18.webp" type="image/webp"&gt;
 &lt;img src="../../images/blocks/timers/Timer.png" alt="Timer Config Block Icon"&gt;
 &lt;/picture&gt;
 &lt;/div&gt;

 &lt;div class="block-icon-description"&gt;
 TIMER Config - Timer Configuration Block Timer Block Icon The &lt;strong&gt;MCHP_TIMER_Config&lt;/strong&gt; block provides a high-level interface for configuring hardware timers on Microchip microcontrollers. This block creates and manages named timer resources that can be shared across multiple peripherals in the model, providing automatic timer allocation and optimal prescaler selection. Unlike direct timer register access, this block manages the complete timer lifecycle including resource allocation, conflict resolution, and automatic prescaler calculation based on desired resolution and period requirements.
 &lt;/div&gt;
&lt;/div&gt;

&lt;p&gt;TIMER Config - Timer Configuration Block&lt;/p&gt;</description></item><item><title>TIMER PIL Profiling - PIL Timing Profiler</title><link>/block_reference/timers/timer_pil_profiling.html</link><pubDate>Thu, 16 Oct 2025 00:00:00 +0000</pubDate><guid>/block_reference/timers/timer_pil_profiling.html</guid><description>&lt;div class="block-icon-container"&gt;
 &lt;div class="block-icon-image"&gt;
 &lt;picture&gt;
 &lt;source srcset="../../images/blocks/timers/Timer_PIL_Profiling.svg" type="image/svg+xml"&gt;&lt;source srcset="../../images/blocks/timers/Timer_PIL_Profiling_hu_6b6c9c2593566fd7.webp" type="image/webp"&gt;
 &lt;img src="../../images/blocks/timers/Timer_PIL_Profiling.png" alt="Timer PIL Profiling Block Icon"&gt;
 &lt;/picture&gt;
 &lt;/div&gt;

 &lt;div class="block-icon-description"&gt;
 TIMER PIL Profiling - PIL Timing Profiler Timer_PIL_Profiling Block Icon The &lt;strong&gt;MCHP_TIMER_PIL_Profiling&lt;/strong&gt; block enables precise code execution timing measurement during Processor-in-the-Loop (PIL) simulations. It uses hardware timers to measure actual execution time of Simulink subsystems or blocks on target hardware. This block is essential for performance profiling, real-time constraint verification, and optimization of embedded code. It provides microsecond-level timing accuracy using the target&amp;rsquo;s hardware timer peripheral.
 &lt;/div&gt;
&lt;/div&gt;

&lt;p&gt;TIMER PIL Profiling - PIL Timing Profiler&lt;/p&gt;</description></item></channel></rss>