Design Consistency Status Report
--------------------------------

Report File:        C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab7\Lab7 UTX-2018F205\UTX-2018F205 (PCB - Design Consistency Status Report).txt
Report Written:     Wednesday, November 21, 2018
Design Path:        C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab7\Lab7 UTX-2018F205\UTX-2018F205.pcb
Design Title:       
Created:            1/28/2013 11:01:41 PM
Last Saved:         11/10/2018 5:30:49 PM
Editing Time:       2567 min
Units:              mil (precision 0)


Checking integrity of Schematic "C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab7\Lab7 UTX-2018F205\UTX-2018F205.sch" with PCB "C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab7\Lab7 UTX-2018F205\UTX-2018F205.pcb"
====================================================================================================================================================================================================================================================================

The PCB and Schematic designs do not match.
To bring them into line, you will need to make the following changes to the PCB design:

Add Component "J4" [Speaker]

Connect Pin J4-1 to Net "+3.3"
Connect Pin J4-2 to Net "T1_Collector"


End Of Report.
