[2021-09-09 09:52:38,247]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 09:52:38,247]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:38,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; ".

Peak memory: 14311424 bytes

[2021-09-09 09:52:38,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:38,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 09:52:38,697]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 09:52:38,698]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:38,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6197248 bytes

[2021-09-09 09:52:38,724]mapper_test.py:220:[INFO]: area: 9 level: 3
[2021-09-09 11:47:49,116]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 11:47:49,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:49,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; ".

Peak memory: 14295040 bytes

[2021-09-09 11:47:49,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:49,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-09-09 11:47:49,522]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 11:47:49,522]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:51,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12406784 bytes

[2021-09-09 11:47:51,455]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 13:18:10,757]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 13:18:10,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:18:10,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 13:18:10,976]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:18:11,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 13:18:11,136]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 13:18:11,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:18:12,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-09-09 13:18:12,883]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 15:02:12,351]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 15:02:12,351]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:12,351]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:12,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34480128 bytes

[2021-09-09 15:02:12,513]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 15:02:12,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:14,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12533760 bytes

[2021-09-09 15:02:14,312]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 15:31:16,599]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 15:31:16,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:16,600]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:16,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34344960 bytes

[2021-09-09 15:31:16,730]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 15:31:16,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:18,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12349440 bytes

[2021-09-09 15:31:18,664]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 16:09:18,779]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 16:09:18,779]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:18,780]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:18,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-09-09 16:09:18,911]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 16:09:18,911]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:20,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-09 16:09:20,841]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 16:44:01,140]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 16:44:01,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:01,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:01,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34484224 bytes

[2021-09-09 16:44:01,314]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 16:44:01,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:03,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12595200 bytes

[2021-09-09 16:44:03,184]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-09 17:20:25,394]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-09 17:20:25,395]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:25,395]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:25,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34385920 bytes

[2021-09-09 17:20:25,527]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-09 17:20:25,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:27,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-09-09 17:20:27,452]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-13 23:26:23,670]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-13 23:26:23,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:23,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:23,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-09-13 23:26:23,833]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-13 23:26:23,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:25,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-09-13 23:26:25,526]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-13 23:41:38,913]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-13 23:41:38,913]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:38,914]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:39,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-09-13 23:41:39,035]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-13 23:41:39,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:39,053]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6168576 bytes

[2021-09-13 23:41:39,054]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-14 08:55:51,359]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-14 08:55:51,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:51,359]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:51,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-09-14 08:55:51,519]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-14 08:55:51,519]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:53,257]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 12587008 bytes

[2021-09-14 08:55:53,258]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-14 09:20:36,829]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-14 09:20:36,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:36,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:36,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34025472 bytes

[2021-09-14 09:20:36,951]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-14 09:20:36,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:36,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6279168 bytes

[2021-09-14 09:20:36,979]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-15 15:30:04,527]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-15 15:30:04,527]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:04,528]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:04,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-09-15 15:30:04,634]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-15 15:30:04,635]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:06,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 13139968 bytes

[2021-09-15 15:30:06,225]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-15 15:54:03,884]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-15 15:54:03,884]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:03,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:03,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-09-15 15:54:03,994]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-15 15:54:03,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:04,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-09-15 15:54:04,019]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-18 14:00:34,371]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-18 14:00:34,372]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:34,372]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:34,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-09-18 14:00:34,486]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-18 14:00:34,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:36,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11345920 bytes

[2021-09-18 14:00:36,101]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-18 16:25:13,490]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-18 16:25:13,490]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:13,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:13,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-09-18 16:25:13,600]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-18 16:25:13,600]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:15,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-09-18 16:25:15,234]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-22 08:57:00,803]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-22 08:57:00,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:00,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:00,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-09-22 08:57:00,917]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-22 08:57:00,917]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:01,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-09-22 08:57:01,765]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-22 11:23:57,595]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-22 11:23:57,595]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:57,595]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:57,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33910784 bytes

[2021-09-22 11:23:57,756]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-22 11:23:57,756]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:59,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-09-22 11:23:59,339]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-23 16:42:40,717]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-23 16:42:40,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:40,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:40,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33886208 bytes

[2021-09-23 16:42:40,829]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-23 16:42:40,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:42,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-09-23 16:42:42,455]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-23 17:05:57,591]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-23 17:05:57,591]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:57,591]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:57,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-09-23 17:05:57,759]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-23 17:05:57,759]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:59,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-09-23 17:05:59,381]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-23 18:07:19,017]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-23 18:07:19,017]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:19,017]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:19,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-09-23 18:07:19,128]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-23 18:07:19,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:20,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-09-23 18:07:20,715]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-27 16:34:29,044]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-27 16:34:29,044]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:29,045]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:29,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-09-27 16:34:29,211]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-27 16:34:29,212]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:30,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11788288 bytes

[2021-09-27 16:34:30,773]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-27 17:41:16,757]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-27 17:41:16,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:16,757]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:16,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-09-27 17:41:16,868]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-27 17:41:16,868]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:18,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
balancing!
	current map manager:
		current min nodes:35
		current min depth:6
rewriting!
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-27 17:41:18,455]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-28 02:07:31,808]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-28 02:07:31,808]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:31,808]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:31,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34365440 bytes

[2021-09-28 02:07:31,920]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-28 02:07:31,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:33,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-28 02:07:33,492]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-28 16:47:06,301]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-28 16:47:06,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:06,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:06,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-09-28 16:47:06,416]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-28 16:47:06,416]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:08,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-09-28 16:47:08,025]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-09-28 17:26:06,929]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-09-28 17:26:06,929]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:06,930]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:07,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-09-28 17:26:07,094]mapper_test.py:156:[INFO]: area: 7 level: 3
[2021-09-28 17:26:07,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:08,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-09-28 17:26:08,669]mapper_test.py:220:[INFO]: area: 8 level: 3
[2021-10-09 10:41:02,133]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-09 10:41:02,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:02,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:02,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34279424 bytes

[2021-10-09 10:41:02,244]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-09 10:41:02,244]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:02,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6545408 bytes

[2021-10-09 10:41:02,270]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-09 11:23:37,486]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-09 11:23:37,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:37,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:37,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33906688 bytes

[2021-10-09 11:23:37,598]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-09 11:23:37,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:37,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6647808 bytes

[2021-10-09 11:23:37,620]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-09 16:31:24,454]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-09 16:31:24,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:24,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:24,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-10-09 16:31:24,629]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-09 16:31:24,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:25,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-09 16:31:25,480]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-09 16:48:33,405]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-09 16:48:33,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:33,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:33,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-10-09 16:48:33,516]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-09 16:48:33,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:34,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-09 16:48:34,315]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-12 10:57:13,879]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-12 10:57:13,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:13,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:13,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-10-12 10:57:13,994]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-12 10:57:13,994]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:15,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-12 10:57:15,712]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-12 11:17:46,244]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-12 11:17:46,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:46,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:46,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-10-12 11:17:46,414]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-12 11:17:46,414]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:46,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6135808 bytes

[2021-10-12 11:17:46,444]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-12 13:32:41,764]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-12 13:32:41,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:41,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:41,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-10-12 13:32:41,880]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-12 13:32:41,880]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:43,545]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11358208 bytes

[2021-10-12 13:32:43,545]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-12 15:03:21,821]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-12 15:03:21,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:21,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:21,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-12 15:03:21,934]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-12 15:03:21,935]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:23,565]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 10903552 bytes

[2021-10-12 15:03:23,566]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-12 18:48:13,466]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-12 18:48:13,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:13,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:13,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34041856 bytes

[2021-10-12 18:48:13,583]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-12 18:48:13,583]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:15,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-10-12 18:48:15,225]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-18 11:41:41,692]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-18 11:41:41,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:41,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:41,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34045952 bytes

[2021-10-18 11:41:41,808]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-18 11:41:41,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:43,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-10-18 11:41:43,450]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-18 12:03:45,439]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-18 12:03:45,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:45,440]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:45,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-10-18 12:03:45,557]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-18 12:03:45,558]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:45,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-18 12:03:45,576]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-19 14:11:42,586]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-19 14:11:42,587]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:42,587]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:42,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33964032 bytes

[2021-10-19 14:11:42,751]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-19 14:11:42,751]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:42,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:11:42,767]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-22 13:32:47,474]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-22 13:32:47,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:47,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:47,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33951744 bytes

[2021-10-22 13:32:47,589]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-22 13:32:47,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:47,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 8863744 bytes

[2021-10-22 13:32:47,632]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-22 13:53:40,483]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-22 13:53:40,484]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:40,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:40,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-10-22 13:53:40,647]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-22 13:53:40,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:40,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 8769536 bytes

[2021-10-22 13:53:40,698]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-22 14:02:03,396]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-22 14:02:03,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:03,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:03,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34385920 bytes

[2021-10-22 14:02:03,518]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-22 14:02:03,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:03,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5959680 bytes

[2021-10-22 14:02:03,544]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-22 14:05:24,433]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-22 14:05:24,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:24,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:24,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-10-22 14:05:24,548]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-22 14:05:24,549]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:24,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-22 14:05:24,567]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-23 13:31:23,872]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-23 13:31:23,873]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:23,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:23,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33984512 bytes

[2021-10-23 13:31:23,988]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-23 13:31:23,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:25,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :24
		klut.num_gates():10
		max delay       :3
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-23 13:31:25,619]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-24 17:42:54,552]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-24 17:42:54,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:54,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:54,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-10-24 17:42:54,686]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-24 17:42:54,687]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:56,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-10-24 17:42:56,316]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-24 18:03:21,696]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-24 18:03:21,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:21,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:21,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-24 18:03:21,861]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-24 18:03:21,862]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:23,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
	current map manager:
		current min nodes:35
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :9
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-10-24 18:03:23,486]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 10:25:14,747]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-26 10:25:14,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:14,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:14,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-10-26 10:25:14,863]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-26 10:25:14,864]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:14,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	current map manager:
		current min nodes:35
		current min depth:7
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-26 10:25:14,882]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 11:01:02,951]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-26 11:01:02,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:02,952]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:03,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-10-26 11:01:03,116]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-26 11:01:03,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:04,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-10-26 11:01:04,752]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 11:22:02,687]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-26 11:22:02,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:02,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:02,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33890304 bytes

[2021-10-26 11:22:02,854]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-26 11:22:02,855]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:04,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-10-26 11:22:04,528]mapper_test.py:224:[INFO]: area: 9 level: 3
[2021-10-26 12:20:07,237]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-26 12:20:07,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:07,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:07,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-10-26 12:20:07,353]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-26 12:20:07,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:08,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 11259904 bytes

[2021-10-26 12:20:08,977]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-26 14:12:46,474]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-26 14:12:46,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:46,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:46,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33906688 bytes

[2021-10-26 14:12:46,592]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-26 14:12:46,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:46,611]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5971968 bytes

[2021-10-26 14:12:46,611]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-29 16:09:51,395]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-10-29 16:09:51,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:51,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:51,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-10-29 16:09:51,512]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-10-29 16:09:51,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:51,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():13
		max delay       :4
		max area        :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
Peak memory: 5799936 bytes

[2021-10-29 16:09:51,530]mapper_test.py:224:[INFO]: area: 13 level: 4
[2021-11-03 09:51:26,167]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-03 09:51:26,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:26,168]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:26,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-11-03 09:51:26,283]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-03 09:51:26,284]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:26,302]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():13
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig_output.v
	Peak memory: 5763072 bytes

[2021-11-03 09:51:26,303]mapper_test.py:226:[INFO]: area: 13 level: 3
[2021-11-03 10:03:34,048]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-03 10:03:34,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:34,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:34,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-11-03 10:03:34,162]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-03 10:03:34,163]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:34,185]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :30
		klut.num_gates():16
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig_output.v
	Peak memory: 5685248 bytes

[2021-11-03 10:03:34,185]mapper_test.py:226:[INFO]: area: 16 level: 3
[2021-11-03 13:43:33,535]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-03 13:43:33,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:33,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:33,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-11-03 13:43:33,694]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-03 13:43:33,695]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:33,710]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :30
		klut.num_gates():16
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig_output.v
	Peak memory: 5644288 bytes

[2021-11-03 13:43:33,711]mapper_test.py:226:[INFO]: area: 16 level: 3
[2021-11-03 13:49:49,340]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-03 13:49:49,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:49,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:49,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-11-03 13:49:49,456]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-03 13:49:49,456]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:49,475]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :30
		klut.num_gates():16
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-03 13:49:49,475]mapper_test.py:226:[INFO]: area: 16 level: 3
[2021-11-04 15:56:43,026]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-04 15:56:43,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:43,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:43,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33955840 bytes

[2021-11-04 15:56:43,152]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-04 15:56:43,152]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:43,169]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :5
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig_output.v
	Peak memory: 5783552 bytes

[2021-11-04 15:56:43,170]mapper_test.py:226:[INFO]: area: 9 level: 3
[2021-11-16 12:27:54,774]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-16 12:27:54,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:54,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:54,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-11-16 12:27:54,892]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-16 12:27:54,893]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:54,916]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000346 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-16 12:27:54,917]mapper_test.py:228:[INFO]: area: 9 level: 3
[2021-11-16 14:16:51,220]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-16 14:16:51,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:51,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:51,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34017280 bytes

[2021-11-16 14:16:51,336]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-16 14:16:51,336]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:51,350]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000414 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-16 14:16:51,350]mapper_test.py:228:[INFO]: area: 9 level: 3
[2021-11-16 14:23:11,143]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-16 14:23:11,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:11,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:11,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-11-16 14:23:11,307]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-16 14:23:11,307]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:11,330]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000413 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():9
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-16 14:23:11,331]mapper_test.py:228:[INFO]: area: 9 level: 3
[2021-11-17 16:35:51,421]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-17 16:35:51,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:51,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:51,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-11-17 16:35:51,591]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-17 16:35:51,591]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:51,616]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000368 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 6045696 bytes

[2021-11-17 16:35:51,616]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-18 10:18:22,713]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-18 10:18:22,713]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:22,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:22,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34402304 bytes

[2021-11-18 10:18:22,838]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-18 10:18:22,838]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:22,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.001733 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-18 10:18:22,863]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-23 16:11:13,394]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-23 16:11:13,395]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:13,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:13,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-11-23 16:11:13,515]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-23 16:11:13,516]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:13,535]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.00137 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-23 16:11:13,536]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-23 16:42:11,508]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-23 16:42:11,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:11,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:11,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-11-23 16:42:11,632]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-23 16:42:11,632]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:11,649]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.001292 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5746688 bytes

[2021-11-23 16:42:11,649]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 11:38:37,705]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 11:38:37,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:37,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:37,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 11:38:37,822]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 11:38:37,822]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:37,837]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 4.1e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5861376 bytes

[2021-11-24 11:38:37,838]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 12:01:52,036]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 12:01:52,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:52,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:52,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-11-24 12:01:52,158]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 12:01:52,158]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:52,172]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 2.8e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 12:01:52,173]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 12:05:31,495]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 12:05:31,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:31,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:31,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-11-24 12:05:31,610]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 12:05:31,610]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:31,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.00037 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5812224 bytes

[2021-11-24 12:05:31,632]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 12:11:13,213]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 12:11:13,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:13,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:13,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34250752 bytes

[2021-11-24 12:11:13,330]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 12:11:13,330]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:13,345]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00016 secs
	Report mapping result:
		klut_size()     :21
		klut.num_gates():7
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5312512 bytes

[2021-11-24 12:11:13,345]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 12:57:29,973]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 12:57:29,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:29,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:30,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-11-24 12:57:30,086]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 12:57:30,086]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:30,101]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000416 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-24 12:57:30,101]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 13:08:16,037]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 13:08:16,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:16,037]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:16,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-11-24 13:08:16,193]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 13:08:16,193]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:17,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 0.000372 secs
Mapping time: 0.000383 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 11210752 bytes

[2021-11-24 13:08:17,824]mapper_test.py:228:[INFO]: area: 8 level: 3
[2021-11-24 13:31:22,108]mapper_test.py:79:[INFO]: run case "CM151_comb"
[2021-11-24 13:31:22,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:22,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:22,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      22.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =       7.0.  Edge =       25.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       74.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       24.  Cut =       61.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-11-24 13:31:22,228]mapper_test.py:160:[INFO]: area: 7 level: 3
[2021-11-24 13:31:22,228]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:23,911]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
Mapping time: 2.6e-05 secs
Mapping time: 3.6e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v
	Peak memory: 11042816 bytes

[2021-11-24 13:31:23,912]mapper_test.py:228:[INFO]: area: 8 level: 3
