###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4129   # Number of WRITE/WRITEP commands
num_reads_done                 =       256118   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       219351   # Number of read row buffer hits
num_read_cmds                  =       256116   # Number of READ/READP commands
num_writes_done                =         4131   # Number of read requests issued
num_write_row_hits             =         2694   # Number of write row buffer hits
num_act_cmds                   =        38257   # Number of ACT commands
num_pre_cmds                   =        38232   # Number of PRE commands
num_ondemand_pres              =        19813   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8945313   # Cyles of rank active rank.0
rank_active_cycles.1           =      8448088   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1054687   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1551912   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       234613   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          651   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          210   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          884   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1726   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4387   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          719   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           20   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           20   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16576   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           69   # Write cmd latency (cycles)
write_latency[80-99]           =          122   # Write cmd latency (cycles)
write_latency[100-119]         =          111   # Write cmd latency (cycles)
write_latency[120-139]         =          130   # Write cmd latency (cycles)
write_latency[140-159]         =          116   # Write cmd latency (cycles)
write_latency[160-179]         =          106   # Write cmd latency (cycles)
write_latency[180-199]         =          110   # Write cmd latency (cycles)
write_latency[200-]            =         3331   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       144278   # Read request latency (cycles)
read_latency[40-59]            =        47507   # Read request latency (cycles)
read_latency[60-79]            =        26043   # Read request latency (cycles)
read_latency[80-99]            =         6957   # Read request latency (cycles)
read_latency[100-119]          =         5435   # Read request latency (cycles)
read_latency[120-139]          =         3936   # Read request latency (cycles)
read_latency[140-159]          =         1975   # Read request latency (cycles)
read_latency[160-179]          =         1718   # Read request latency (cycles)
read_latency[180-199]          =         1488   # Read request latency (cycles)
read_latency[200-]             =        16779   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.0612e+07   # Write energy
read_energy                    =  1.03266e+09   # Read energy
act_energy                     =  1.04671e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   5.0625e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.44918e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58188e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.27161e+09   # Active standby energy rank.1
average_read_latency           =      69.5059   # Average read request latency (cycles)
average_interarrival           =      38.4215   # Average request interarrival latency (cycles)
total_energy                   =  1.39672e+10   # Total energy (pJ)
average_power                  =      1396.72   # Average power (mW)
average_bandwidth              =      2.22079   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4025   # Number of WRITE/WRITEP commands
num_reads_done                 =       253967   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       210164   # Number of read row buffer hits
num_read_cmds                  =       253967   # Number of READ/READP commands
num_writes_done                =         4025   # Number of read requests issued
num_write_row_hits             =         2819   # Number of write row buffer hits
num_act_cmds                   =        45068   # Number of ACT commands
num_pre_cmds                   =        45044   # Number of PRE commands
num_ondemand_pres              =        27837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8673032   # Cyles of rank active rank.0
rank_active_cycles.1           =      8632411   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1326968   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1367589   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       232279   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          628   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          262   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          458   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          899   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4393   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          716   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           24   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           21   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16570   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           38   # Write cmd latency (cycles)
write_latency[80-99]           =           70   # Write cmd latency (cycles)
write_latency[100-119]         =           72   # Write cmd latency (cycles)
write_latency[120-139]         =          112   # Write cmd latency (cycles)
write_latency[140-159]         =          129   # Write cmd latency (cycles)
write_latency[160-179]         =          183   # Write cmd latency (cycles)
write_latency[180-199]         =          144   # Write cmd latency (cycles)
write_latency[200-]            =         3263   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       141457   # Read request latency (cycles)
read_latency[40-59]            =        42894   # Read request latency (cycles)
read_latency[60-79]            =        30488   # Read request latency (cycles)
read_latency[80-99]            =         6838   # Read request latency (cycles)
read_latency[100-119]          =         6554   # Read request latency (cycles)
read_latency[120-139]          =         4721   # Read request latency (cycles)
read_latency[140-159]          =         2075   # Read request latency (cycles)
read_latency[160-179]          =         1662   # Read request latency (cycles)
read_latency[180-199]          =         1456   # Read request latency (cycles)
read_latency[200-]             =        15822   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00928e+07   # Write energy
read_energy                    =  1.02399e+09   # Read energy
act_energy                     =  1.23306e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.36945e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.56443e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41197e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.38662e+09   # Active standby energy rank.1
average_read_latency           =      67.2317   # Average read request latency (cycles)
average_interarrival           =      38.7576   # Average request interarrival latency (cycles)
total_energy                   =   1.3964e+10   # Total energy (pJ)
average_power                  =       1396.4   # Average power (mW)
average_bandwidth              =      2.20153   # Average bandwidth
