 Timing Path to i_0_1_1048/A1 
  
 Path Start Point : enable 
 Path End Point   : i_0_1_1048 (NAND2_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    enable                       Rise  0.2000 0.0000 0.1000 0.273643 0.699202 0.972845          1       130      c             | 
|    CLOCK_slh__c7865/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c7865/Z CLKBUF_X1 Rise  0.2670 0.0670 0.0210 6.20981  0.699202 6.90902           1       100                    | 
|    CLOCK_slh__c7869/A CLKBUF_X1 Rise  0.2680 0.0010 0.0210          0.77983                                                   | 
|    CLOCK_slh__c7869/Z CLKBUF_X1 Rise  0.2990 0.0310 0.0070 0.177771 0.699202 0.876973          1       100                    | 
|    CLOCK_slh__c7870/A CLKBUF_X1 Rise  0.2990 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c7870/Z CLKBUF_X1 Rise  0.3390 0.0400 0.0170 5.52606  0.699202 6.22526           1       100                    | 
|    CLOCK_slh__c7871/A CLKBUF_X1 Rise  0.3390 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c7871/Z CLKBUF_X1 Rise  0.3690 0.0300 0.0070 0.310043 0.699202 1.00924           1       100                    | 
|    CLOCK_slh__c7879/A CLKBUF_X1 Rise  0.3690 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c7879/Z CLKBUF_X1 Rise  0.4070 0.0380 0.0150 4.60519  0.699202 5.30439           1       100                    | 
|    CLOCK_slh__c7880/A CLKBUF_X1 Rise  0.4070 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c7880/Z CLKBUF_X1 Rise  0.4530 0.0460 0.0190 6.40273  0.699202 7.10193           1       100                    | 
|    CLOCK_slh__c7881/A CLKBUF_X1 Rise  0.4530 0.0000 0.0190          0.77983                                                   | 
|    CLOCK_slh__c7881/Z CLKBUF_X1 Rise  0.4830 0.0300 0.0060 0.142504 0.699202 0.841706          1       100                    | 
|    CLOCK_slh__c7889/A CLKBUF_X1 Rise  0.4830 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c7889/Z CLKBUF_X1 Rise  0.5230 0.0400 0.0180 5.66308  0.699202 6.36228           1       100                    | 
|    CLOCK_slh__c7890/A CLKBUF_X1 Rise  0.5230 0.0000 0.0180          0.77983                                                   | 
|    CLOCK_slh__c7890/Z CLKBUF_X1 Rise  0.5690 0.0460 0.0190 6.23017  0.699202 6.92938           1       100                    | 
|    CLOCK_slh__c7891/A CLKBUF_X1 Rise  0.5690 0.0000 0.0190          0.77983                                                   | 
|    CLOCK_slh__c7891/Z CLKBUF_X1 Rise  0.6000 0.0310 0.0070 0.303731 0.699202 1.00293           1       100                    | 
|    CLOCK_slh__c7899/A CLKBUF_X1 Rise  0.6000 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c7899/Z CLKBUF_X1 Rise  0.6400 0.0400 0.0170 5.33054  0.699202 6.02974           1       100                    | 
|    CLOCK_slh__c7900/A CLKBUF_X1 Rise  0.6400 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c7900/Z CLKBUF_X1 Rise  0.6830 0.0430 0.0160 4.99757  0.699202 5.69677           1       100                    | 
|    CLOCK_slh__c7901/A CLKBUF_X1 Rise  0.6830 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c7901/Z CLKBUF_X1 Rise  0.7120 0.0290 0.0060 0.163796 0.699202 0.862998          1       100                    | 
|    CLOCK_slh__c7905/A CLKBUF_X1 Rise  0.7120 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c7905/Z CLKBUF_X1 Rise  0.7540 0.0420 0.0190 6.33791  0.699202 7.03712           1       100                    | 
|    CLOCK_slh__c7906/A CLKBUF_X1 Rise  0.7540 0.0000 0.0190          0.77983                                                   | 
|    CLOCK_slh__c7906/Z CLKBUF_X1 Rise  0.7970 0.0430 0.0160 4.6668   0.699202 5.366             1       100                    | 
|    CLOCK_slh__c7907/A CLKBUF_X1 Rise  0.7980 0.0010 0.0160          0.77983                                                   | 
|    CLOCK_slh__c7907/Z CLKBUF_X1 Rise  0.8270 0.0290 0.0060 0.136814 0.699202 0.836016          1       100                    | 
|    CLOCK_slh__c7911/A CLKBUF_X1 Rise  0.8270 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c7911/Z CLKBUF_X1 Rise  0.8520 0.0250 0.0070 0.232197 0.699202 0.931399          1       100                    | 
|    CLOCK_slh__c7912/A CLKBUF_X1 Rise  0.8520 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c7912/Z CLKBUF_X1 Rise  0.8780 0.0260 0.0070 0.458422 0.699202 1.15762           1       100                    | 
|    CLOCK_slh__c7913/A CLKBUF_X1 Rise  0.8780 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c7913/Z CLKBUF_X1 Rise  0.9030 0.0250 0.0060 0.148121 0.699202 0.847324          1       100                    | 
|    CLOCK_slh__c7917/A CLKBUF_X1 Rise  0.9030 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c7917/Z CLKBUF_X1 Rise  0.9280 0.0250 0.0060 0.207716 0.699202 0.906918          1       100                    | 
|    CLOCK_slh__c7918/A CLKBUF_X1 Rise  0.9280 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c7918/Z CLKBUF_X1 Rise  0.9540 0.0260 0.0070 0.339568 0.699202 1.03877           1       100                    | 
|    sph__c8607/A       CLKBUF_X1 Rise  0.9540 0.0000 0.0070          0.77983                                                   | 
|    sph__c8607/Z       CLKBUF_X1 Rise  0.9790 0.0250 0.0060 0.123253 0.699202 0.822455          1       100                    | 
|    sph__c8608/A       CLKBUF_X1 Rise  0.9790 0.0000 0.0060          0.77983                                                   | 
|    sph__c8608/Z       CLKBUF_X1 Rise  1.0050 0.0260 0.0070 0.356441 0.699202 1.05564           1       100                    | 
|    sph__c8609/A       CLKBUF_X1 Rise  1.0050 0.0000 0.0070          0.77983                                                   | 
|    sph__c8609/Z       CLKBUF_X1 Rise  1.0460 0.0410 0.0180 5.07     1.5292   6.59919           1       100                    | 
|    i_0_1_1048/A1      NAND2_X1  Rise  1.0470 0.0010 0.0180          1.59903                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_0_1_1048/A2 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403 8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data arrival time                        |  1.0470        | 
| data required time                       | -1.0000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to Res_reg[0]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                              | 
|    B_in_reg[0]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    B_in_reg[0]/Q DLH_X2   Fall  0.2170 0.1010 0.0250 6.50755  22.1627  28.6702           7       100      F             | 
|    i_0_1_1365/A1 AND2_X1  Fall  0.2190 0.0020 0.0250          0.874832                                                  | 
|    i_0_1_1365/ZN AND2_X1  Fall  0.2670 0.0480 0.0130 3.69359  5.39796  9.09155           4       100                    | 
|    i_0_1_0/A1    AND2_X1  Fall  0.2670 0.0000 0.0130          0.874832                                                  | 
|    i_0_1_0/ZN    AND2_X1  Fall  0.2970 0.0300 0.0060 0.64331  0.869621 1.51293           1       100                    | 
|    Res_reg[0]/D  DLH_X1   Fall  0.2970 0.0000 0.0060          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[0]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[0]/G         DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0330 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_6/A1     NAND2_X1 Fall  0.2770 0.0000 0.0120          1.5292                                                    | 
|    i_0_1_6/ZN     NAND2_X1 Rise  0.2970 0.0200 0.0120 0.373744 3.10093  3.47468           2       100                    | 
|    i_0_1_5/B2     OAI22_X1 Rise  0.2970 0.0000 0.0120          1.61561                                                   | 
|    i_0_1_5/ZN     OAI22_X1 Fall  0.3130 0.0160 0.0060 0.276294 0.869621 1.14592           1       100                    | 
|    Res_reg[2]/D   DLH_X1   Fall  0.3130 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[2]/G         DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0340 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3130        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1360        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_6/A1     NAND2_X1 Fall  0.2770 0.0000 0.0120          1.5292                                                    | 
|    i_0_1_6/ZN     NAND2_X1 Rise  0.2970 0.0200 0.0120 0.373744 3.10093  3.47468           2       100                    | 
|    i_0_1_3/B2     OAI22_X1 Rise  0.2970 0.0000 0.0120          1.61561                                                   | 
|    i_0_1_3/ZN     OAI22_X1 Fall  0.3140 0.0170 0.0070 0.671215 0.869621 1.54084           1       100                    | 
|    Res_reg[1]/D   DLH_X1   Fall  0.3140 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[1]/G         DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0340 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3140        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to Res_reg[51]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[51] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_134/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_134/ZN   NAND2_X1 Rise  0.3450 0.0150 0.0090 0.364136 1.50228  1.86641           1       100                    | 
|    i_0_1_133/A2   NAND2_X1 Rise  0.3450 0.0000 0.0090          1.6642                                                    | 
|    i_0_1_133/ZN   NAND2_X1 Fall  0.3570 0.0120 0.0060 0.420522 0.869621 1.29014           1       100                    | 
|    Res_reg[51]/D  DLH_X1   Fall  0.3570 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[51]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[51]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0330 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1800        | 
-------------------------------------------------------------


 Timing Path to Res_reg[53]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[53] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_148/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_148/ZN   NAND2_X1 Rise  0.3450 0.0150 0.0090 0.141653 1.51857  1.66023           1       100                    | 
|    i_0_1_147/A    OAI21_X1 Rise  0.3450 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_147/ZN   OAI21_X1 Fall  0.3590 0.0140 0.0060 0.870785 0.869621 1.74041           1       100                    | 
|    Res_reg[53]/D  DLH_X1   Fall  0.3590 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[53]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[53]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1810        | 
-------------------------------------------------------------


 Timing Path to Res_reg[63]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[63] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_173/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_173/ZN   NAND2_X1 Rise  0.3460 0.0160 0.0090 0.511255 1.51857  2.02983           1       100                    | 
|    i_0_1_172/A    OAI21_X1 Rise  0.3460 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_172/ZN   OAI21_X1 Fall  0.3590 0.0130 0.0060 0.433634 1.10965  1.54329           1       100                    | 
|    Res_reg[63]/D  DLH_X2   Fall  0.3590 0.0000 0.0060          1.10965                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[63]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[63]/G        DLH_X2    Fall  0.1420 0.0050 0.0530          0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0350 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1820        | 
-------------------------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_151/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_151/ZN   NAND2_X1 Rise  0.3460 0.0160 0.0100 0.748265 1.51857  2.26684           1       100                    | 
|    i_0_1_150/A    OAI21_X1 Rise  0.3460 0.0000 0.0100          1.67072                                                   | 
|    i_0_1_150/ZN   OAI21_X1 Fall  0.3610 0.0150 0.0070 0.921168 1.10965  2.03082           1       100                    | 
|    Res_reg[54]/D  DLH_X2   Fall  0.3610 0.0000 0.0070          1.10965                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[54]/G        DLH_X2    Fall  0.1440 0.0070 0.0530          0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0350 0.1790 | 
| data required time                       |  0.1790        | 
|                                          |                | 
| data arrival time                        |  0.3610        | 
| data required time                       | -0.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1820        | 
-------------------------------------------------------------


 Timing Path to Res_reg[52]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[52] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_137/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_137/ZN   NAND2_X1 Rise  0.3470 0.0170 0.0100 0.823876 1.51857  2.34245           1       100                    | 
|    i_0_1_136/A    OAI21_X1 Rise  0.3470 0.0000 0.0100          1.67072                                                   | 
|    i_0_1_136/ZN   OAI21_X1 Fall  0.3610 0.0140 0.0060 0.92395  0.869621 1.79357           1       100                    | 
|    Res_reg[52]/D  DLH_X1   Fall  0.3610 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[52]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[52]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3610        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[59]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[59] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_163/A1   NAND2_X1 Fall  0.3300 0.0000 0.0100          1.5292                                                    | 
|    i_0_1_163/ZN   NAND2_X1 Rise  0.3460 0.0160 0.0090 0.576102 1.51857  2.09468           1       100                    | 
|    i_0_1_162/A    OAI21_X1 Rise  0.3460 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_162/ZN   OAI21_X1 Fall  0.3590 0.0130 0.0050 0.32121  0.869621 1.19083           1       100                    | 
|    Res_reg[59]/D  DLH_X1   Fall  0.3590 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[59]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[59]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[42]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[42] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_110/B1   OAI21_X2 Rise  0.3730 0.0010 0.0100          3.10079                                                   | 
|    i_0_1_110/ZN   OAI21_X2 Fall  0.3850 0.0120 0.0050 0.934717 0.869621 1.80434           1       100                    | 
|    Res_reg[42]/D  DLH_X1   Fall  0.3850 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[42]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[42]/G        DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0330 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3850        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2090        | 
-------------------------------------------------------------


 Timing Path to Res_reg[46]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[46] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_122/B1   OAI21_X1 Rise  0.3720 0.0000 0.0100          1.66205                                                   | 
|    i_0_1_122/ZN   OAI21_X1 Fall  0.3850 0.0130 0.0060 0.599583 0.869621 1.4692            1       100                    | 
|    Res_reg[46]/D  DLH_X1   Fall  0.3850 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[46]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[46]/G        DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0330 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3850        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2090        | 
-------------------------------------------------------------


 Timing Path to Res_reg[55]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[55] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_153/B1   OAI21_X2 Rise  0.3750 0.0030 0.0100          3.10079                                                   | 
|    i_0_1_153/ZN   OAI21_X2 Fall  0.3860 0.0110 0.0040 0.292768 0.869621 1.16239           1       100                    | 
|    Res_reg[55]/D  DLH_X1   Fall  0.3860 0.0000 0.0040          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[55]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[55]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0330 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2090        | 
-------------------------------------------------------------


 Timing Path to Res_reg[38]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[38] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_98/B1    OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_98/ZN    OAI21_X1 Fall  0.3860 0.0130 0.0060 0.487295 0.869621 1.35692           1       100                    | 
|    Res_reg[38]/D  DLH_X1   Fall  0.3860 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[38]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[38]/G        DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0330 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[43]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[43] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_113/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_113/ZN   OAI21_X1 Fall  0.3860 0.0130 0.0060 0.608536 0.869621 1.47816           1       100                    | 
|    Res_reg[43]/D  DLH_X1   Fall  0.3860 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[43]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[43]/G        DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0330 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[44]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[44] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_116/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_116/ZN   OAI21_X1 Fall  0.3870 0.0140 0.0060 0.889603 0.869621 1.75922           1       100                    | 
|    Res_reg[44]/D  DLH_X1   Fall  0.3870 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[44]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[44]/G        DLH_X1    Fall  0.1430 0.0060 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1430 0.1430 | 
| library hold check                       |  0.0340 0.1770 | 
| data required time                       |  0.1770        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.1770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[60]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[60] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_165/B1   OAI22_X1 Rise  0.3740 0.0020 0.0100          1.66545                                                   | 
|    i_0_1_165/ZN   OAI22_X1 Fall  0.3880 0.0140 0.0050 0.590141 0.869621 1.45976           1       100                    | 
|    Res_reg[60]/D  DLH_X1   Fall  0.3880 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[60]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[60]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_167/B1   OAI22_X1 Rise  0.3740 0.0020 0.0100          1.66545                                                   | 
|    i_0_1_167/ZN   OAI22_X1 Fall  0.3880 0.0140 0.0050 0.373436 0.869621 1.24306           1       100                    | 
|    Res_reg[61]/D  DLH_X1   Fall  0.3880 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[61]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[62]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[62] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_169/B1   OAI22_X1 Rise  0.3740 0.0020 0.0100          1.66545                                                   | 
|    i_0_1_169/ZN   OAI22_X1 Fall  0.3880 0.0140 0.0060 0.736282 0.869621 1.6059            1       100                    | 
|    Res_reg[62]/D  DLH_X1   Fall  0.3880 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[62]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[62]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[58]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[58] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_160/B1   OAI22_X1 Rise  0.3740 0.0020 0.0100          1.66545                                                   | 
|    i_0_1_160/ZN   OAI22_X1 Fall  0.3890 0.0150 0.0060 0.944931 1.10965  2.05458           1       100                    | 
|    Res_reg[58]/D  DLH_X2   Fall  0.3890 0.0000 0.0060          1.10965                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[58]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[58]/G        DLH_X2    Fall  0.1440 0.0070 0.0530          0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0350 0.1790 | 
| data required time                       |  0.1790        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.1790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to Res_reg[36]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[36] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_92/B1    OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_92/ZN    OAI21_X1 Fall  0.3850 0.0120 0.0050 0.240497 0.869621 1.11012           1       100                    | 
|    Res_reg[36]/D  DLH_X1   Fall  0.3850 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[36]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[36]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3850        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[37]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[37] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_95/B1    OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_95/ZN    OAI21_X1 Fall  0.3860 0.0130 0.0050 0.336447 0.869621 1.20607           1       100                    | 
|    Res_reg[37]/D  DLH_X1   Fall  0.3860 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[37]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[37]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[39]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[39] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_101/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_101/ZN   OAI21_X1 Fall  0.3860 0.0130 0.0050 0.345252 0.869621 1.21487           1       100                    | 
|    Res_reg[39]/D  DLH_X1   Fall  0.3860 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[39]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[39]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[40]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[40] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_104/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_104/ZN   OAI21_X1 Fall  0.3860 0.0130 0.0060 0.535994 0.869621 1.40562           1       100                    | 
|    Res_reg[40]/D  DLH_X1   Fall  0.3860 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[40]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[40]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[41]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[41] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_107/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_107/ZN   OAI21_X1 Fall  0.3860 0.0130 0.0050 0.647861 0.869621 1.51748           1       100                    | 
|    Res_reg[41]/D  DLH_X1   Fall  0.3860 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[41]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[41]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[45]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[45] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_119/B1   OAI21_X1 Rise  0.3730 0.0010 0.0100          1.66205                                                   | 
|    i_0_1_119/ZN   OAI21_X1 Fall  0.3860 0.0130 0.0050 0.313728 0.869621 1.18335           1       100                    | 
|    Res_reg[45]/D  DLH_X1   Fall  0.3860 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[45]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[45]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[47]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[47] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_125/B1   OAI21_X2 Rise  0.3740 0.0020 0.0100          3.10079                                                   | 
|    i_0_1_125/ZN   OAI21_X2 Fall  0.3860 0.0120 0.0050 0.957401 0.869621 1.82702           1       100                    | 
|    Res_reg[47]/D  DLH_X1   Fall  0.3860 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[47]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[47]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[49]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[49] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_129/B1   OAI22_X2 Rise  0.3740 0.0020 0.0100          3.1607                                                    | 
|    i_0_1_129/ZN   OAI22_X2 Fall  0.3870 0.0130 0.0050 0.182382 0.869621 1.052             1       100                    | 
|    Res_reg[49]/D  DLH_X1   Fall  0.3870 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[49]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[49]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0340 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[50]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[50] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_131/B1   OAI22_X1 Rise  0.3750 0.0030 0.0100          1.66545                                                   | 
|    i_0_1_131/ZN   OAI22_X1 Fall  0.3890 0.0140 0.0050 0.294485 0.869621 1.16411           1       100                    | 
|    Res_reg[50]/D  DLH_X1   Fall  0.3890 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[50]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[50]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[56]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[56] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_156/B1   OAI22_X1 Rise  0.3750 0.0030 0.0100          1.66545                                                   | 
|    i_0_1_156/ZN   OAI22_X1 Fall  0.3890 0.0140 0.0050 0.519454 0.869621 1.38907           1       100                    | 
|    Res_reg[56]/D  DLH_X1   Fall  0.3890 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[56]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[56]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[57]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[57] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_158/B1   OAI22_X1 Rise  0.3750 0.0030 0.0100          1.66545                                                   | 
|    i_0_1_158/ZN   OAI22_X1 Fall  0.3890 0.0140 0.0060 0.650703 0.869621 1.52032           1       100                    | 
|    Res_reg[57]/D  DLH_X1   Fall  0.3890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[57]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[57]/G        DLH_X1    Fall  0.1440 0.0070 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0340 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2110        | 
-------------------------------------------------------------


 Timing Path to Res_reg[48]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[48] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c43/A  BUF_X16  Rise  0.3470 0.0000 0.0100          12.4108                                                   | 
|    hfn_ipo_c43/Z  BUF_X16  Rise  0.3720 0.0250 0.0100 9.13216  36.6609  45.7931           22      100                    | 
|    i_0_1_127/B1   OAI21_X1 Rise  0.3740 0.0020 0.0100          1.66205                                                   | 
|    i_0_1_127/ZN   OAI21_X1 Fall  0.3890 0.0150 0.0070 1.33575  0.869621 2.20537           1       100                    | 
|    Res_reg[48]/D  DLH_X1   Fall  0.3890 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[48]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[48]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0340 0.1760 | 
| data required time                       |  0.1760        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2130        | 
-------------------------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_71/A1    NAND2_X2 Fall  0.3620 0.0040 0.0130          2.92718                                                   | 
|    i_0_1_71/ZN    NAND2_X2 Rise  0.3780 0.0160 0.0090 0.411068 2.88084  3.29191           1       100                    | 
|    i_0_1_70/A     OAI21_X2 Rise  0.3780 0.0000 0.0090          3.18072                                                   | 
|    i_0_1_70/ZN    OAI21_X2 Fall  0.3900 0.0120 0.0050 0.675991 0.869621 1.54561           1       100                    | 
|    Res_reg[28]/D  DLH_X1   Fall  0.3900 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[28]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res_reg[33]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[33] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_83/B1    OAI21_X1 Rise  0.3770 0.0000 0.0130          1.66205                                                   | 
|    i_0_1_83/ZN    OAI21_X1 Fall  0.3900 0.0130 0.0050 0.181977 0.869621 1.0516            1       100                    | 
|    Res_reg[33]/D  DLH_X1   Fall  0.3900 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[33]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[33]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res_reg[34]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[34] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_86/B1    OAI21_X1 Rise  0.3770 0.0000 0.0130          1.66205                                                   | 
|    i_0_1_86/ZN    OAI21_X1 Fall  0.3900 0.0130 0.0050 0.153224 0.869621 1.02285           1       100                    | 
|    Res_reg[34]/D  DLH_X1   Fall  0.3900 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[34]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[34]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res_reg[35]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[35] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_89/B1    OAI21_X1 Rise  0.3770 0.0000 0.0130          1.66205                                                   | 
|    i_0_1_89/ZN    OAI21_X1 Fall  0.3900 0.0130 0.0050 0.208244 0.869621 1.07786           1       100                    | 
|    Res_reg[35]/D  DLH_X1   Fall  0.3900 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[35]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[35]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_35/A1    NAND2_X1 Fall  0.3620 0.0040 0.0130          1.5292                                                    | 
|    i_0_1_35/ZN    NAND2_X1 Rise  0.3780 0.0160 0.0090 0.179917 1.51857  1.69849           1       100                    | 
|    i_0_1_34/A     OAI21_X1 Rise  0.3780 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_34/ZN    OAI21_X1 Fall  0.3910 0.0130 0.0050 0.378252 0.869621 1.24787           1       100                    | 
|    Res_reg[16]/D  DLH_X1   Fall  0.3910 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[16]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3910        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_65/A1    NAND2_X1 Fall  0.3620 0.0040 0.0130          1.5292                                                    | 
|    i_0_1_65/ZN    NAND2_X1 Rise  0.3780 0.0160 0.0090 0.148758 1.51857  1.66733           1       100                    | 
|    i_0_1_64/A     OAI21_X1 Rise  0.3780 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_64/ZN    OAI21_X1 Fall  0.3910 0.0130 0.0050 0.281254 0.869621 1.15087           1       100                    | 
|    Res_reg[26]/D  DLH_X1   Fall  0.3910 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[26]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3910        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c1508/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c1508/ZN  INV_X2   Fall  0.3600 0.0210 0.0150 7.95336  15.0295  22.9829           8       100                    | 
|    i_0_1_53/A1    NAND2_X2 Fall  0.3650 0.0050 0.0150          2.92718                                                   | 
|    i_0_1_53/ZN    NAND2_X2 Rise  0.3800 0.0150 0.0080 0.250923 1.51857  1.7695            1       100                    | 
|    i_0_1_52/A     OAI21_X1 Rise  0.3800 0.0000 0.0080          1.67072                                                   | 
|    i_0_1_52/ZN    OAI21_X1 Fall  0.3920 0.0120 0.0050 0.248511 0.869621 1.11813           1       100                    | 
|    Res_reg[22]/D  DLH_X1   Fall  0.3920 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[22]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_59/A1    NAND2_X1 Fall  0.3620 0.0040 0.0130          1.5292                                                    | 
|    i_0_1_59/ZN    NAND2_X1 Rise  0.3790 0.0170 0.0100 0.419499 1.51857  1.93807           1       100                    | 
|    i_0_1_58/A     OAI21_X1 Rise  0.3790 0.0000 0.0100          1.67072                                                   | 
|    i_0_1_58/ZN    OAI21_X1 Fall  0.3920 0.0130 0.0060 0.408022 0.869621 1.27764           1       100                    | 
|    Res_reg[24]/D  DLH_X1   Fall  0.3920 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[24]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_68/A1    NAND2_X1 Fall  0.3620 0.0040 0.0130          1.5292                                                    | 
|    i_0_1_68/ZN    NAND2_X1 Rise  0.3790 0.0170 0.0090 0.260499 1.51857  1.77907           1       100                    | 
|    i_0_1_67/A     OAI21_X1 Rise  0.3790 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_67/ZN    OAI21_X1 Fall  0.3920 0.0130 0.0060 0.409634 0.869621 1.27925           1       100                    | 
|    Res_reg[27]/D  DLH_X1   Fall  0.3920 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[27]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c2491/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c2491/ZN  INV_X2   Fall  0.3580 0.0190 0.0130 7.98462  10.5732  18.5578           6       100                    | 
|    i_0_1_62/A1    NAND2_X1 Fall  0.3620 0.0040 0.0130          1.5292                                                    | 
|    i_0_1_62/ZN    NAND2_X1 Rise  0.3790 0.0170 0.0090 0.243298 1.51857  1.76187           1       100                    | 
|    i_0_1_61/A     OAI21_X1 Rise  0.3790 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_61/ZN    OAI21_X1 Fall  0.3920 0.0130 0.0050 0.329163 0.869621 1.19878           1       100                    | 
|    Res_reg[25]/D  DLH_X1   Fall  0.3920 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[25]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2180        | 
-------------------------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_32/B1    OAI21_X2 Rise  0.3810 0.0040 0.0130          3.10079                                                   | 
|    i_0_1_32/ZN    OAI21_X2 Fall  0.3930 0.0120 0.0040 0.400809 0.869621 1.27043           1       100                    | 
|    Res_reg[15]/D  DLH_X1   Fall  0.3930 0.0000 0.0040          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[15]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0340 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2180        | 
-------------------------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_30/B1    OAI21_X2 Rise  0.3820 0.0050 0.0130          3.10079                                                   | 
|    i_0_1_30/ZN    OAI21_X2 Fall  0.3940 0.0120 0.0040 0.473742 0.869621 1.34336           1       100                    | 
|    Res_reg[14]/D  DLH_X1   Fall  0.3940 0.0000 0.0040          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[14]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0340 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2190        | 
-------------------------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_55/B1    OAI21_X2 Rise  0.3820 0.0050 0.0130          3.10079                                                   | 
|    i_0_1_55/ZN    OAI21_X2 Fall  0.3940 0.0120 0.0050 0.39208  0.869621 1.2617            1       100                    | 
|    Res_reg[23]/D  DLH_X1   Fall  0.3940 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[23]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2190        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_8/B1     OAI21_X1 Rise  0.3800 0.0030 0.0130          1.66205                                                   | 
|    i_0_1_8/ZN     OAI21_X1 Fall  0.3940 0.0140 0.0050 0.425878 0.869621 1.2955            1       100                    | 
|    Res_reg[3]/D   DLH_X1   Fall  0.3940 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[3]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_10/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_10/ZN    OAI21_X1 Fall  0.3940 0.0130 0.0050 0.264109 0.869621 1.13373           1       100                    | 
|    Res_reg[4]/D   DLH_X1   Fall  0.3940 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[4]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_20/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_20/ZN    OAI21_X1 Fall  0.3940 0.0130 0.0050 0.293602 0.869621 1.16322           1       100                    | 
|    Res_reg[9]/D   DLH_X1   Fall  0.3940 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[9]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_73/B1    OAI21_X2 Rise  0.3820 0.0050 0.0130          3.10079                                                   | 
|    i_0_1_73/ZN    OAI21_X2 Fall  0.3940 0.0120 0.0040 0.479869 0.869621 1.34949           1       100                    | 
|    Res_reg[29]/D  DLH_X1   Fall  0.3940 0.0000 0.0040          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[29]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Fall  0.2130 0.0970 0.0230 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Fall  0.2130 0.0000 0.0230          23.5725                                                   | 
|    sgo__c1358/Z   BUF_X32  Fall  0.2500 0.0370 0.0080 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Fall  0.2600 0.0100 0.0080          3.80206                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Rise  0.3000 0.0400 0.0180 0.598082 7.88585  8.48393           3       100                    | 
|    slo__c2488/A2  NOR2_X2  Rise  0.3000 0.0000 0.0180          3.34692                                                   | 
|    slo__c2488/ZN  NOR2_X2  Fall  0.3170 0.0170 0.0080 0.635849 8.62521  9.26105           2       100                    | 
|    i_0_1_175/A1   NAND2_X2 Fall  0.3170 0.0000 0.0080          2.92718                                                   | 
|    i_0_1_175/ZN   NAND2_X2 Rise  0.3390 0.0220 0.0150 0.787416 8.89033  9.67775           3       100                    | 
|    slo__c1508/A   INV_X2   Rise  0.3390 0.0000 0.0150          3.25089                                                   | 
|    slo__c1508/ZN  INV_X2   Fall  0.3600 0.0210 0.0150 7.95336  15.0295  22.9829           8       100                    | 
|    i_0_1_50/A1    NAND2_X1 Fall  0.3650 0.0050 0.0150          1.5292                                                    | 
|    i_0_1_50/ZN    NAND2_X1 Rise  0.3820 0.0170 0.0090 0.202812 1.51857  1.72139           1       100                    | 
|    i_0_1_49/A     OAI21_X1 Rise  0.3820 0.0000 0.0090          1.67072                                                   | 
|    i_0_1_49/ZN    OAI21_X1 Fall  0.3950 0.0130 0.0050 0.354378 0.869621 1.224             1       100                    | 
|    Res_reg[21]/D  DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[21]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_79/B1    OAI21_X1 Rise  0.3790 0.0020 0.0130          1.66205                                                   | 
|    i_0_1_79/ZN    OAI21_X1 Fall  0.3920 0.0130 0.0050 0.184699 0.869621 1.05432           1       100                    | 
|    Res_reg[31]/D  DLH_X1   Fall  0.3920 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[31]/G        DLH_X1    Fall  0.1380 0.0010 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1380 0.1380 | 
| library hold check                       |  0.0330 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[32]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[32] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_81/B1    OAI21_X1 Rise  0.3790 0.0020 0.0130          1.66205                                                   | 
|    i_0_1_81/ZN    OAI21_X1 Fall  0.3930 0.0140 0.0050 0.343514 0.869621 1.21314           1       100                    | 
|    Res_reg[32]/D  DLH_X1   Fall  0.3930 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[32]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[32]/G        DLH_X1    Fall  0.1390 0.0020 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1390 0.1390 | 
| library hold check                       |  0.0330 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_12/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_12/ZN    OAI21_X1 Fall  0.3950 0.0140 0.0050 0.378834 0.869621 1.24845           1       100                    | 
|    Res_reg[5]/D   DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[5]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_16/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_16/ZN    OAI21_X1 Fall  0.3950 0.0140 0.0050 0.569458 0.869621 1.43908           1       100                    | 
|    Res_reg[7]/D   DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[7]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_18/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_18/ZN    OAI21_X1 Fall  0.3950 0.0140 0.0050 0.415386 0.869621 1.28501           1       100                    | 
|    Res_reg[8]/D   DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[8]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_24/B1    OAI21_X1 Rise  0.3810 0.0040 0.0130          1.66205                                                   | 
|    i_0_1_24/ZN    OAI21_X1 Fall  0.3950 0.0140 0.0050 0.314878 0.869621 1.1845            1       100                    | 
|    Res_reg[11]/D  DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[11]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_26/B1    OAI21_X1 Rise  0.3820 0.0050 0.0130          1.66205                                                   | 
|    i_0_1_26/ZN    OAI21_X1 Fall  0.3950 0.0130 0.0050 0.217665 0.869621 1.08729           1       100                    | 
|    Res_reg[12]/D  DLH_X1   Fall  0.3950 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[12]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_37/B1    OAI21_X1 Rise  0.3830 0.0060 0.0130          1.66205                                                   | 
|    i_0_1_37/ZN    OAI21_X1 Fall  0.3960 0.0130 0.0050 0.296891 0.869621 1.16651           1       100                    | 
|    Res_reg[17]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[17]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_40/B1    OAI21_X1 Rise  0.3830 0.0060 0.0130          1.66205                                                   | 
|    i_0_1_40/ZN    OAI21_X1 Fall  0.3960 0.0130 0.0050 0.240758 0.869621 1.11038           1       100                    | 
|    Res_reg[18]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[18]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_43/B1    OAI21_X1 Rise  0.3830 0.0060 0.0130          1.66205                                                   | 
|    i_0_1_43/ZN    OAI21_X1 Fall  0.3960 0.0130 0.0050 0.235503 0.869621 1.10512           1       100                    | 
|    Res_reg[19]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[19]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_46/B1    OAI21_X1 Rise  0.3830 0.0060 0.0130          1.66205                                                   | 
|    i_0_1_46/ZN    OAI21_X1 Fall  0.3960 0.0130 0.0050 0.171046 0.869621 1.04067           1       100                    | 
|    Res_reg[20]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[20]/G        DLH_X1    Fall  0.1420 0.0050 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1420 0.1420 | 
| library hold check                       |  0.0330 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_14/B1    OAI21_X1 Rise  0.3820 0.0050 0.0130          1.66205                                                   | 
|    i_0_1_14/ZN    OAI21_X1 Fall  0.3960 0.0140 0.0050 0.626539 0.869621 1.49616           1       100                    | 
|    Res_reg[6]/D   DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[6]/G         DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2220        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_22/B1    OAI21_X1 Rise  0.3820 0.0050 0.0130          1.66205                                                   | 
|    i_0_1_22/ZN    OAI21_X1 Fall  0.3960 0.0140 0.0050 0.402656 0.869621 1.27228           1       100                    | 
|    Res_reg[10]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[10]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2220        | 
-------------------------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_28/B1    OAI21_X1 Rise  0.3820 0.0050 0.0130          1.66205                                                   | 
|    i_0_1_28/ZN    OAI21_X1 Fall  0.3960 0.0140 0.0050 0.441947 0.869621 1.31157           1       100                    | 
|    Res_reg[13]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[13]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2220        | 
-------------------------------------------------------------


 Timing Path to Res_reg[30]/D 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.1000 5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Rise  0.0000 0.0000 0.1000          1.6642                                      F             | 
|    i_0_1_1048/ZN  NAND2_X1 Fall  0.0380 0.0380 0.0150 0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Fall  0.0380 0.0000 0.0150          5.69802                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Rise  0.1130 0.0750 0.0660 47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                               | 
|    A_in_reg[31]/G DLH_X2   Rise  0.1160 0.0030 0.0660          0.987008                                    F             | 
|    A_in_reg[31]/Q DLH_X2   Rise  0.2120 0.0960 0.0320 0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A   BUF_X32  Rise  0.2120 0.0000 0.0320          26.7039                                                   | 
|    sgo__c1358/Z   BUF_X32  Rise  0.2460 0.0340 0.0130 27.8135  104.009  131.823           28      100                    | 
|    i_0_1_1045/A   XNOR2_X2 Rise  0.2560 0.0100 0.0130          4.00378                                                   | 
|    i_0_1_1045/ZN  XNOR2_X2 Fall  0.2770 0.0210 0.0120 0.598082 7.88585  8.48393           3       100                    | 
|    i_0_1_176/A2   NOR2_X2  Fall  0.2770 0.0000 0.0120          3.17833                                                   | 
|    i_0_1_176/ZN   NOR2_X2  Rise  0.3120 0.0350 0.0210 0.144251 5.59465  5.7389            1       100                    | 
|    i_0_1_174/A1   NOR2_X4  Rise  0.3120 0.0000 0.0210          6.77306                                                   | 
|    i_0_1_174/ZN   NOR2_X4  Fall  0.3300 0.0180 0.0100 2.93707  19.9752  22.9123           7       100                    | 
|    i_0_1_170/A    INV_X8   Fall  0.3300 0.0000 0.0100          10.8                                                      | 
|    i_0_1_170/ZN   INV_X8   Rise  0.3470 0.0170 0.0100 1.66163  21.9938  23.6554           2       100                    | 
|    hfn_ipo_c44/A  BUF_X16  Rise  0.3480 0.0010 0.0100          12.4108                                                   | 
|    hfn_ipo_c44/Z  BUF_X16  Rise  0.3770 0.0290 0.0130 13.5119  54.3735  67.8854           33      100                    | 
|    i_0_1_76/B1    OAI21_X1 Rise  0.3820 0.0050 0.0130          1.66205                                                   | 
|    i_0_1_76/ZN    OAI21_X1 Fall  0.3960 0.0140 0.0050 0.325732 0.869621 1.19535           1       100                    | 
|    Res_reg[30]/D  DLH_X1   Fall  0.3960 0.0000 0.0050          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    CTS_L1_c_tid1_6457/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_6457/Z CLKBUF_X1 Rise  0.0710 0.0710 0.0240 2.65815  5.95497  8.61311           1       100      F    K        | 
|    i_0_1_1658/A1        NAND2_X4  Rise  0.0710 0.0000 0.0240          5.95497                                     F             | 
|    i_0_1_1658/ZN        NAND2_X4  Fall  0.1370 0.0660 0.0530 39.0865  63.0764  102.163           64      100      F    K        | 
|    Res_reg[30]/G        DLH_X1    Fall  0.1410 0.0040 0.0530          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1410 0.1410 | 
| library hold check                       |  0.0330 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2220        | 
-------------------------------------------------------------


 Timing Path to OVF 
  
 Path Start Point : A_in_reg[31] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.1000             5.85963  2.20148  8.06111           2       130      c    K        | 
|    i_0_1_1048/A2    NAND2_X1 Rise  0.0000 0.0000 0.1000                      1.6642                                      F             | 
|    i_0_1_1048/ZN    NAND2_X1 Fall  0.0380 0.0380 0.0150             0.252072 5.69802  5.95009           1       100      F    K        | 
|    i_0_1_1047/A1    NAND2_X4 Fall  0.0380 0.0000 0.0150                      5.69802                                     F             | 
|    i_0_1_1047/ZN    NAND2_X4 Rise  0.1130 0.0750 0.0660             47.065   57.1768  104.242           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_in_reg[31]/G   DLH_X2   Rise  0.1160 0.0030 0.0660                      0.987008                                    F             | 
|    A_in_reg[31]/Q   DLH_X2   Rise  0.2120 0.0960 0.0320             0.350084 23.5725  23.9226           1       100      F             | 
|    sgo__c1358/A     BUF_X32  Rise  0.2120 0.0000 0.0320                      26.7039                                                   | 
|    sgo__c1358/Z     BUF_X32  Rise  0.2460 0.0340 0.0130             27.8135  104.009  131.823           28      100                    | 
|    sgo__c862/A2     NOR2_X2  Rise  0.2560 0.0100 0.0130                      3.34692                                                   | 
|    sgo__c862/ZN     NOR2_X2  Fall  0.2670 0.0110 0.0050             0.31549  2.94332  3.25881           1       100                    | 
|    opt_ipo_c6085/A  INV_X2   Fall  0.2670 0.0000 0.0050                      2.94332                                                   | 
|    opt_ipo_c6085/ZN INV_X2   Rise  0.2940 0.0270 0.0210             6.52589  10       16.5259           1       100                    | 
|    OVF                       Rise  0.2940 0.0000 0.0210    -0.0010           10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.85963  2.44403 8.30366           2       130      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.2940         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.4940         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : A_in_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[4]                  Rise  0.2000 0.0000 0.1000 0.317894 0.874832 1.19273           1       100      c             | 
|    i_0_1_1630/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1630/ZN AND2_X1 Rise  0.2460 0.0460 0.0090 0.237235 0.869621 1.10686           1       100                    | 
|    A_in_reg[4]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[4]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[4]/G DLH_X1   Fall  1.1450 0.0050 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0700         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[5]                  Rise  0.2000 0.0000 0.1000 0.398166 0.874832 1.273             1       100      c             | 
|    i_0_1_1631/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1631/ZN AND2_X1 Rise  0.2460 0.0460 0.0090 0.225381 0.869621 1.095             1       100                    | 
|    A_in_reg[5]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[5]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[5]/G DLH_X1   Fall  1.1450 0.0050 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0700         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : A_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[6]                  Rise  0.2000 0.0000 0.1000 0.265793 0.874832 1.14062           1       100      c             | 
|    i_0_1_1632/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1632/ZN AND2_X1 Rise  0.2460 0.0460 0.0090 0.22875  0.869621 1.09837           1       100                    | 
|    A_in_reg[6]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[6]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[6]/G DLH_X1   Fall  1.1450 0.0050 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0700         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : A_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[7]                  Rise  0.2000 0.0000 0.1000 0.298392 0.874832 1.17322           1       100      c             | 
|    i_0_1_1633/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1633/ZN AND2_X1 Rise  0.2460 0.0460 0.0090 0.242154 0.869621 1.11177           1       100                    | 
|    A_in_reg[7]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[7]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[7]/G DLH_X1   Fall  1.1450 0.0050 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0700         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : A_in_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[9]                  Rise  0.2000 0.0000 0.1000 0.218236 0.874832 1.09307           1       100      c             | 
|    i_0_1_1635/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1635/ZN AND2_X1 Rise  0.2460 0.0460 0.0090 0.274727 0.869621 1.14435           1       100                    | 
|    A_in_reg[9]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[9]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[9]/G DLH_X1   Fall  1.1450 0.0050 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0700         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[6]                  Rise  0.2000 0.0000 0.1000 0.56202  0.874832 1.43685           1       130      c             | 
|    i_0_1_1600/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1600/ZN AND2_X1 Rise  0.2460 0.0460 0.0070 0.221415 0.869621 1.09104           1       100                    | 
|    B_in_reg[6]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[6]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[6]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[7]/D 
  
 Path Start Point : B[7] 
 Path End Point   : B_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[7]                  Rise  0.2000 0.0000 0.1000 0.426214 0.874832 1.30105           1       130      c             | 
|    i_0_1_1601/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1601/ZN AND2_X1 Rise  0.2460 0.0460 0.0070 0.277341 0.869621 1.14696           1       100                    | 
|    B_in_reg[7]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[7]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[7]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : B_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[8]                  Rise  0.2000 0.0000 0.1000 0.295905 0.874832 1.17074           1       130      c             | 
|    i_0_1_1602/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1602/ZN AND2_X1 Rise  0.2460 0.0460 0.0070 0.233066 0.869621 1.10269           1       100                    | 
|    B_in_reg[8]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[8]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[8]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : B_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[11]                  Rise  0.2000 0.0000 0.1000 0.451688 0.874832 1.32652           1       130      c             | 
|    i_0_1_1605/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1605/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.180313 0.869621 1.04993           1       100                    | 
|    B_in_reg[11]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[11]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[11]                  Rise  0.2000 0.0000 0.1000 0.259757 0.874832 1.13459           1       100      c             | 
|    i_0_1_1637/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1637/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.17177  0.869621 1.04139           1       100                    | 
|    A_in_reg[11]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[11]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : A_in_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[13]                  Rise  0.2000 0.0000 0.1000 0.317585 0.874832 1.19242           1       100      c             | 
|    i_0_1_1639/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1639/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.133795 0.869621 1.00342           1       100                    | 
|    A_in_reg[13]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[13]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[14]                  Rise  0.2000 0.0000 0.1000 0.347218 0.874832 1.22205           1       100      c             | 
|    i_0_1_1640/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1640/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.240319 0.869621 1.10994           1       100                    | 
|    A_in_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[14]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : A_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[15]                  Rise  0.2000 0.0000 0.1000 0.322871 0.874832 1.1977            1       100      c             | 
|    i_0_1_1641/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1641/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.22892  0.869621 1.09854           1       100                    | 
|    A_in_reg[15]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[15]/G DLH_X1   Fall  1.1440 0.0040 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1440 -0.8560 | 
| library hold check                       |  0.0310 -0.8250 | 
| data required time                       | -0.8250         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8250         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : A_in_reg[1] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[1]                  Rise  0.2000 0.0000 0.1000 0.378425 0.874832 1.25326           1       100      c             | 
|    i_0_1_1627/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1627/ZN AND2_X1 Rise  0.2470 0.0470 0.0100 0.224547 1.10965  1.3342            1       100                    | 
|    A_in_reg[1]/D DLH_X2  Rise  0.2470 0.0000 0.0100          1.16101                                     F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[1]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[1]/G DLH_X2   Fall  1.1450 0.0050 0.0550          0.889862                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : A_in_reg[2] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[2]                  Rise  0.2000 0.0000 0.1000 0.303305 0.874832 1.17814           1       100      c             | 
|    i_0_1_1628/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1628/ZN AND2_X1 Rise  0.2470 0.0470 0.0100 0.225392 1.10965  1.33504           1       100                    | 
|    A_in_reg[2]/D DLH_X2  Rise  0.2470 0.0000 0.0100          1.16101                                     F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[2]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[2]/G DLH_X2   Fall  1.1450 0.0050 0.0550          0.889862                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : A_in_reg[3] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[3]                  Rise  0.2000 0.0000 0.1000 0.352875 0.874832 1.22771           1       100      c             | 
|    i_0_1_1629/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1629/ZN AND2_X1 Rise  0.2470 0.0470 0.0100 0.196231 1.10965  1.30588           1       100                    | 
|    A_in_reg[3]/D DLH_X2  Rise  0.2470 0.0000 0.0100          1.16101                                     F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[3]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[3]/G DLH_X2   Fall  1.1450 0.0050 0.0550          0.889862                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_in_reg[8] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[8]                  Rise  0.2000 0.0000 0.1000 0.148249 0.874832 1.02308           1       100      c             | 
|    i_0_1_1634/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1634/ZN AND2_X1 Rise  0.2470 0.0470 0.0100 0.255356 1.10965  1.36501           1       100                    | 
|    A_in_reg[8]/D DLH_X2  Rise  0.2470 0.0000 0.0100          1.16101                                     F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[8]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[8]/G DLH_X2   Fall  1.1450 0.0050 0.0550          0.889862                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_in_reg[10] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[10]                  Rise  0.2000 0.0000 0.1000 0.150433 0.874832 1.02526           1       100      c             | 
|    i_0_1_1636/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1636/ZN  AND2_X1 Rise  0.2470 0.0470 0.0100 0.199249 1.10965  1.3089            1       100                    | 
|    A_in_reg[10]/D DLH_X2  Rise  0.2470 0.0000 0.0100          1.16101                                     F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[10]/G DLH_X2   Fall  1.1450 0.0050 0.0550          0.889862                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1450 -0.8550 | 
| library hold check                       |  0.0310 -0.8240 | 
| data required time                       | -0.8240         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8240         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0710         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[3]/D 
  
 Path Start Point : B[3] 
 Path End Point   : B_in_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[3]                  Rise  0.2000 0.0000 0.1000 0.60773  0.874832 1.48256           1       130      c             | 
|    i_0_1_1597/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1597/ZN AND2_X1 Rise  0.2460 0.0460 0.0070 0.227282 0.869621 1.0969            1       100                    | 
|    B_in_reg[3]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[3]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[3]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : B_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[5]                  Rise  0.2000 0.0000 0.1000 0.561518 0.874832 1.43635           1       130      c             | 
|    i_0_1_1599/A1 AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1599/ZN AND2_X1 Rise  0.2460 0.0460 0.0070 0.228717 0.869621 1.09834           1       100                    | 
|    B_in_reg[5]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[5]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2 NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1 NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[5]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[10]/D 
  
 Path Start Point : B[10] 
 Path End Point   : B_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[10]                  Rise  0.2000 0.0000 0.1000 1.5939   0.874832 2.46873           1       100      c             | 
|    i_0_1_1604/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1604/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.125511 0.869621 0.995132          1       100                    | 
|    B_in_reg[10]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[10]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[12]                  Rise  0.2000 0.0000 0.1000 1.83019  0.874832 2.70502           1       100      c             | 
|    i_0_1_1606/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1606/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.248882 0.869621 1.1185            1       100                    | 
|    B_in_reg[12]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[12]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[13]/D 
  
 Path Start Point : B[13] 
 Path End Point   : B_in_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[13]                  Rise  0.2000 0.0000 0.1000 1.60589  0.874832 2.48072           1       100      c             | 
|    i_0_1_1607/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1607/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.23875  0.869621 1.10837           1       100                    | 
|    B_in_reg[13]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[13]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[14]                  Rise  0.2000 0.0000 0.1000 1.73015  0.874832 2.60498           1       100      c             | 
|    i_0_1_1608/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1608/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.261172 0.869621 1.13079           1       100                    | 
|    B_in_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[14]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : B_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[16]                  Rise  0.2000 0.0000 0.1000 0.510229 0.874832 1.38506           1       130      c             | 
|    i_0_1_1610/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1610/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.259528 0.869621 1.12915           1       100                    | 
|    B_in_reg[16]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[16]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : B_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[17]                  Rise  0.2000 0.0000 0.1000 1.19254  0.874832 2.06738           1       130      c             | 
|    i_0_1_1611/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1611/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.206244 0.869621 1.07587           1       100                    | 
|    B_in_reg[17]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[17]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[18]                  Rise  0.2000 0.0000 0.1000 1.35674  0.874832 2.23158           1       130      c             | 
|    i_0_1_1612/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1612/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.284954 0.869621 1.15458           1       100                    | 
|    B_in_reg[18]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[18]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[19]                  Rise  0.2000 0.0000 0.1000 0.765013 0.874832 1.63985           1       130      c             | 
|    i_0_1_1613/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1613/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.187557 0.869621 1.05718           1       100                    | 
|    B_in_reg[19]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[19]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[20]                  Rise  0.2000 0.0000 0.1000 0.753867 0.874832 1.6287            1       130      c             | 
|    i_0_1_1614/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1614/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.258705 0.869621 1.12833           1       100                    | 
|    B_in_reg[20]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[20]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_in_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[23]                  Rise  0.2000 0.0000 0.1000 0.499903 0.874832 1.37474           1       130      c             | 
|    i_0_1_1617/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1617/ZN  AND2_X1 Rise  0.2460 0.0460 0.0070 0.252193 0.869621 1.12181           1       100                    | 
|    B_in_reg[23]/D DLH_X1  Rise  0.2460 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[23]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    B_in_reg[23]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : A_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[17]                  Rise  0.2000 0.0000 0.1000 0.342854 0.874832 1.21769           1       100      c             | 
|    i_0_1_1643/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1643/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.137492 0.869621 1.00711           1       100                    | 
|    A_in_reg[17]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[17]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : A_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[18]                  Rise  0.2000 0.0000 0.1000 0.35695  0.874832 1.23178           1       100      c             | 
|    i_0_1_1644/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1644/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.247647 0.869621 1.11727           1       100                    | 
|    A_in_reg[18]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[18]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : A_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[21]                  Rise  0.2000 0.0000 0.1000 0.14266  0.874832 1.01749           1       100      c             | 
|    i_0_1_1647/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1647/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.234174 0.869621 1.10379           1       100                    | 
|    A_in_reg[21]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[21]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[22]                  Rise  0.2000 0.0000 0.1000 0.48843  0.874832 1.36326           1       100      c             | 
|    i_0_1_1648/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_1648/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.12869  0.869621 0.998311          1       100                    | 
|    A_in_reg[22]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Fall  1.0000 1.0000 0.1000 5.85963  2.44403  8.30366           2       130      c    K        | 
|    i_0_1_1048/A2  NAND2_X1 Fall  1.0000 0.0000 0.1000          1.50228                                     F             | 
|    i_0_1_1048/ZN  NAND2_X1 Rise  1.0640 0.0640 0.0360 0.252072 5.95497  6.20704           1       100      F    K        | 
|    i_0_1_1047/A1  NAND2_X4 Rise  1.0640 0.0000 0.0360          5.95497                                     F             | 
|    i_0_1_1047/ZN  NAND2_X4 Fall  1.1400 0.0760 0.0550 47.065   63.0884  110.153           64      100      F    K        | 
|    A_in_reg[22]/G DLH_X1   Fall  1.1430 0.0030 0.0550          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1430 -0.8570 | 
| library hold check                       |  0.0310 -0.8260 | 
| data required time                       | -0.8260         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8260         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2170M, PVMEM - 2467M)
