name: PWR
description: PWR
groupName: PWR
registers:
  - name: CR1
    displayName: CR1
    description: PWR control register 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 4026580992
    fields:
      - name: LPDS
        description: "Low-power Deepsleep with SVOS3 (SVOS4\n              and SVOS5 always use low-power, regardless of the\n              setting of this bit)"
        bitOffset: 0
        bitWidth: 1
      - name: PVDE
        description: "Programmable voltage detector\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: PLS
        description: "Programmable voltage detector level\n              selection These bits select the voltage threshold\n              detected by the PVD. Note: Refer to Section\n              Electrical characteristics of the product datasheet\n              for more details."
        bitOffset: 5
        bitWidth: 3
      - name: DBP
        description: "Disable backup domain write protection\n              In reset state, the RCC_BDCR register, the RTC\n              registers (including the backup registers), BREN and\n              MOEN bits in PWR_CR2 register, are protected against\n              parasitic write access. This bit must be set to\n              enable write access to these registers."
        bitOffset: 8
        bitWidth: 1
      - name: FLPS
        description: "Flash low-power mode in DStop mode This\n              bit allows to obtain the best trade-off between\n              low-power consumption and restart time when exiting\n              from DStop mode. When it is set, the Flash memory\n              enters low-power mode when D1 domain is in DStop\n              mode."
        bitOffset: 9
        bitWidth: 1
      - name: BOOSTE
        description: BOOSTE
        bitOffset: 12
        bitWidth: 1
      - name: AVD_READY
        description: AVD_READY
        bitOffset: 13
        bitWidth: 1
      - name: SVOS
        description: "System Stop mode voltage scaling\n              selection These bits control the VCORE voltage level\n              in system Stop mode, to obtain the best trade-off\n              between power consumption and\n              performance."
        bitOffset: 14
        bitWidth: 2
      - name: AVDEN
        description: "Peripheral voltage monitor on VDDA\n              enable"
        bitOffset: 16
        bitWidth: 1
      - name: ALS
        description: "Analog voltage detector level selection\n              These bits select the voltage threshold detected by\n              the AVD."
        bitOffset: 17
        bitWidth: 2
      - name: AXIRAM1SO
        description: AXIRAM1SO
        bitOffset: 19
        bitWidth: 1
      - name: AXIRAM2SO
        description: AXIRAM2SO
        bitOffset: 20
        bitWidth: 1
      - name: AXIRAM3SO
        description: AXIRAM3SO
        bitOffset: 21
        bitWidth: 1
      - name: AHBRAM1SO
        description: AHBRAM1SO
        bitOffset: 22
        bitWidth: 1
      - name: AHBRAM2SO
        description: AHBRAM2SO
        bitOffset: 23
        bitWidth: 1
      - name: ITCMSO
        description: ITCMSO
        bitOffset: 24
        bitWidth: 1
      - name: GFXSO
        description: GFXSO
        bitOffset: 25
        bitWidth: 1
      - name: HSITFSO
        description: HSITFSO
        bitOffset: 26
        bitWidth: 1
      - name: SRDRAMSO
        description: SRDRAMSO
        bitOffset: 27
        bitWidth: 1
  - name: CSR1
    displayName: CSR1
    description: PWR control status register 1
    addressOffset: 4
    size: 32
    access: read-only
    resetValue: 16384
    fields:
      - name: PVDO
        description: "Programmable voltage detect output This\n              bit is set and cleared by hardware. It is valid only\n              if the PVD has been enabled by the PVDE bit. Note:\n              since the PVD is disabled in Standby mode, this bit\n              is equal to 0 after Standby or reset until the PVDE\n              bit is set."
        bitOffset: 4
        bitWidth: 1
      - name: ACTVOSRDY
        description: "Voltage levels ready bit for currently\n              used VOS and SDLEVEL This bit is set to 1 by hardware\n              when the voltage regulator and the SD converter are\n              both disabled and Bypass mode is selected in PWR\n              control register 3 (PWR_CR3)."
        bitOffset: 13
        bitWidth: 1
      - name: ACTVOS
        description: "VOS currently applied for VCORE voltage\n              scaling selection. These bits reflect the last VOS\n              value applied to the PMU."
        bitOffset: 14
        bitWidth: 2
      - name: AVDO
        description: "Analog voltage detector output on VDDA\n              This bit is set and cleared by hardware. It is valid\n              only if AVD on VDDA is enabled by the AVDEN bit.\n              Note: Since the AVD is disabled in Standby mode, this\n              bit is equal to 0 after Standby or reset until the\n              AVDEN bit is set."
        bitOffset: 16
        bitWidth: 1
      - name: MMCVDO
        description: MMCVDO
        bitOffset: 17
        bitWidth: 1
  - name: CR2
    displayName: CR2
    description: "This register is not reset by wakeup from\n          Standby mode, RESET signal and VDD POR. It is only reset\n          by VSW POR and VSWRST reset. This register shall not be\n          accessed when VSWRST bit in RCC_BDCR register resets the\n          VSW domain.After reset, PWR_CR2 register is\n          write-protected. Prior to modifying its content, the DBP\n          bit in PWR_CR1 register must be set to disable the write\n          protection."
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: BREN
        description: "Backup regulator enable When set, the\n              Backup regulator (used to maintain the backup RAM\n              content in Standby and VBAT modes) is enabled. If\n              BREN is reset, the backup regulator is switched off.\n              The backup RAM can still be used in Run and Stop\n              modes. However, its content will be lost in Standby\n              and VBAT modes. If BREN is set, the application must\n              wait till the Backup Regulator Ready flag (BRRDY) is\n              set to indicate that the data written into the SRAM\n              will be maintained in Standby and VBAT\n              modes."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MONEN
        description: "VBAT and temperature monitoring enable\n              When set, the VBAT supply and temperature monitoring\n              is enabled."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BRRDY
        description: "Backup regulator ready This bit is set\n              by hardware to indicate that the Backup regulator is\n              ready."
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: TEMPL
        description: "Temperature level monitoring versus low\n              threshold"
        bitOffset: 22
        bitWidth: 1
        access: read-only
      - name: TEMPH
        description: "Temperature level monitoring versus high\n              threshold"
        bitOffset: 23
        bitWidth: 1
        access: read-only
  - name: CR3
    displayName: CR3
    description: "Reset only by POR only, not reset by wakeup\n          from Standby mode and RESET pad. The lower byte of this\n          register is written once after POR and shall be written\n          before changing VOS level or ck_sys clock frequency. No\n          limitation applies to the upper bytes.Programming data\n          corresponding to an invalid combination of SDLEVEL,\n          SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be\n          ignored: data will not be written, the written-once\n          mechanism will lock the register and any further write\n          access will be ignored. The default supply configuration\n          will be kept and the ACTVOSRDY bit in PWR control status\n          register 1 (PWR_CSR1) will go on indicating invalid\n          voltage levels. The system shall be power cycled before\n          writing a new value."
    addressOffset: 12
    size: 32
    resetValue: 6
    fields:
      - name: BYPASS
        description: "Power management unit\n              bypass"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LDOEN
        description: "Low drop-out regulator\n              enable"
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SMPSEN
        description: SMPSEN
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SMPSEXTHP
        description: SMPSEXTHP
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: SMPSLEVEL
        description: SMPSLEVEL
        bitOffset: 4
        bitWidth: 2
        access: read-write
      - name: VBE
        description: VBAT charging enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: VBRS
        description: "VBAT charging resistor\n              selection"
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: SMPSEXTRDY
        description: SMPSEXTRDY
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: USB33DEN
        description: "VDD33USB voltage level detector\n              enable."
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: USBREGEN
        description: USB regulator enable.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: USB33RDY
        description: USB supply ready.
        bitOffset: 26
        bitWidth: 1
        access: read-only
  - name: CPUCR
    displayName: CPUCR
    description: "This register allows controlling CPU1\n          power."
    addressOffset: 16
    size: 32
    resetValue: 0
    fields:
      - name: RETDS_CD
        description: RETDS_CD
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDDS_SRD
        description: PDDS_SRD
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: STOPF
        description: "STOP flag This bit is set by hardware\n              and cleared only by any reset or by setting the CPU1\n              CSSF bit."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: SBF
        description: "System Standby flag This bit is set by\n              hardware and cleared only by a POR (Power-on Reset)\n              or by setting the CPU1 CSSF bit"
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: CSSF
        description: "Clear D1 domain CPU1 Standby, Stop and\n              HOLD flags (always read as 0) This bit is cleared to\n              0 by hardware."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RUN_SRD
        description: RUN_SRD
        bitOffset: 11
        bitWidth: 1
        access: read-write
  - name: SRDCR
    displayName: SRDCR
    description: "This register allows controlling D3 domain\n          power.Following reset VOSRDY will be read 1 by\n          software"
    addressOffset: 24
    size: 32
    resetValue: 16384
    fields:
      - name: VOSRDY
        description: "VOS Ready bit for VCORE voltage scaling\n              output selection. This bit is set to 1 by hardware\n              when Bypass mode is selected in PWR control register\n              3 (PWR_CR3)."
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: VOS
        description: "Voltage scaling selection according to\n              performance These bits control the VCORE voltage\n              level and allow to obtains the best trade-off between\n              power consumption and performance: When increasing\n              the performance, the voltage scaling shall be changed\n              before increasing the system frequency. When\n              decreasing performance, the system frequency shall\n              first be decreased before changing the voltage\n              scaling."
        bitOffset: 14
        bitWidth: 2
        access: read-write
  - name: WKUPCR
    displayName: WKUPCR
    description: "reset only by system reset, not reset by\n          wakeup from Standby mode5 wait states are required when\n          writing this register (when clearing a WKUPF bit in\n          PWR_WKUPFR, the AHB write access will complete after the\n          WKUPF has been cleared)."
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WKUPC1
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 0
        bitWidth: 1
      - name: WKUPC2
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 1
        bitWidth: 1
      - name: WKUPC3
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 2
        bitWidth: 1
      - name: WKUPC4
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 3
        bitWidth: 1
      - name: WKUPC5
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 4
        bitWidth: 1
      - name: WKUPC6
        description: "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
        bitOffset: 5
        bitWidth: 1
  - name: WKUPFR
    displayName: WKUPFR
    description: "reset only by system reset, not reset by\n          wakeup from Standby mode"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WKUPF1
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 0
        bitWidth: 1
      - name: WKUPF2
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 1
        bitWidth: 1
      - name: WKUPF3
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 2
        bitWidth: 1
      - name: WKUPF4
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 3
        bitWidth: 1
      - name: WKUPF5
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 4
        bitWidth: 1
      - name: WKUPF6
        description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
        bitOffset: 5
        bitWidth: 1
  - name: WKUPEPR
    displayName: WKUPEPR
    description: "Reset only by system reset, not reset by\n          wakeup from Standby mode"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WKUPEN1
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 0
        bitWidth: 1
      - name: WKUPEN2
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 1
        bitWidth: 1
      - name: WKUPEN3
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 2
        bitWidth: 1
      - name: WKUPEN4
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 3
        bitWidth: 1
      - name: WKUPEN5
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 4
        bitWidth: 1
      - name: WKUPEN6
        description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
        bitOffset: 5
        bitWidth: 1
      - name: WKUPP1
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 8
        bitWidth: 1
      - name: WKUPP2
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 9
        bitWidth: 1
      - name: WKUPP3
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 10
        bitWidth: 1
      - name: WKUPP4
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 11
        bitWidth: 1
      - name: WKUPP5
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 12
        bitWidth: 1
      - name: WKUPP6
        description: "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
        bitOffset: 13
        bitWidth: 1
      - name: WKUPPUPD1
        description: "Wakeup pin pull\n              configuration"
        bitOffset: 16
        bitWidth: 2
      - name: WKUPPUPD2
        description: "Wakeup pin pull\n              configuration"
        bitOffset: 18
        bitWidth: 2
      - name: WKUPPUPD3
        description: "Wakeup pin pull\n              configuration"
        bitOffset: 20
        bitWidth: 2
      - name: WKUPPUPD4
        description: "Wakeup pin pull\n              configuration"
        bitOffset: 22
        bitWidth: 2
      - name: WKUPPUPD5
        description: "Wakeup pin pull\n              configuration"
        bitOffset: 24
        bitWidth: 2
      - name: WKUPPUPD6
        description: "Wakeup pin pull configuration for\n              WKUP(truncate(n/2)-7) These bits define the I/O pad\n              pull configuration used when WKUPEN(truncate(n/2)-7)\n              = 1. The associated GPIO port pull configuration\n              shall be set to the same value or to 00. The Wakeup\n              pin pull configuration is kept in Standby\n              mode."
        bitOffset: 26
        bitWidth: 2
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
