Single-cycle implementation of a subset of ARMv4
16 32-bit registers
Data-processing instructions
  ADD, SUB, AND, ORR, EOR

Load/Store instructions
  LDR, STR, LDRB

Branch instruction (PC <= PC + offset, PC holds 8 bytes past Branch
  B
