Analysis & Elaboration report for Integrated_Code
Thu May 15 19:22:24 2025
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for Integrated_Code:uut|LT24Display:Display
  5. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[0].db_inst
  6. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[1].db_inst
  7. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[2].db_inst
  8. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[3].db_inst
  9. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[0].db_sw_inst
 10. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[1].db_sw_inst
 11. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[2].db_sw_inst
 12. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[3].db_sw_inst
 13. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[4].db_sw_inst
 14. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[5].db_sw_inst
 15. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[6].db_sw_inst
 16. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[7].db_sw_inst
 17. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[8].db_sw_inst
 18. Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[9].db_sw_inst
 19. Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display
 20. Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display|LT24InitialData:initDataRom
 21. Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display|LT24DisplayInterface:LT24Interface
 22. Parameter Settings for User Entity Instance: Integrated_Code:uut|UpCounterNbit:xCounter
 23. Parameter Settings for User Entity Instance: Integrated_Code:uut|UpCounterNbit:yCounter
 24. Analysis & Elaboration Settings
 25. Port Connectivity Checks: "Integrated_Code:uut|LT24Display:Display"
 26. Port Connectivity Checks: "Integrated_Code:uut"
 27. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu May 15 19:22:24 2025          ;
; Quartus Prime Version         ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                 ; Integrated_Code                                ;
; Top-level Entity Name         ; Integrated_Code_tb                             ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; Source assignments for Integrated_Code:uut|LT24Display:Display ;
+-----------------+-------+------+-------------------------------+
; Assignment      ; Value ; From ; To                            ;
+-----------------+-------+------+-------------------------------+
; MESSAGE_DISABLE ; 10030 ; -    ; -                             ;
+-----------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[0].db_inst ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                           ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[1].db_inst ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                           ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[2].db_inst ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                           ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_keys[3].db_inst ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                           ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[0].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[1].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[2].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[3].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[4].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[5].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[6].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[7].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[8].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|debounce:debounce_sw[9].db_sw_inst ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; COUNT_MAX      ; 500000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                           ;
; WIDTH          ; 240      ; Signed Integer                                           ;
; HEIGHT         ; 320      ; Signed Integer                                           ;
; XBITS          ; 8        ; Signed Integer                                           ;
; YBITS          ; 9        ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display|LT24InitialData:initDataRom ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 240   ; Signed Integer                                                                          ;
; HEIGHT         ; 320   ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|LT24Display:Display|LT24DisplayInterface:LT24Interface ;
+----------------+----------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                        ;
+----------------+----------+---------------------------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                                              ;
+----------------+----------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|UpCounterNbit:xCounter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                 ;
; INCREMENT      ; 1     ; Signed Integer                                                 ;
; MAX_VALUE      ; 239   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Integrated_Code:uut|UpCounterNbit:yCounter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                 ;
; INCREMENT      ; 1     ; Signed Integer                                                 ;
; MAX_VALUE      ; 319   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Integrated_Code_tb ; Integrated_Code    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Integrated_Code:uut|LT24Display:Display" ;
+--------------+--------+----------+----------------------------------+
; Port         ; Type   ; Severity ; Details                          ;
+--------------+--------+----------+----------------------------------+
; pixelRawMode ; Input  ; Info     ; Stuck at GND                     ;
; cmdData      ; Input  ; Info     ; Stuck at GND                     ;
; cmdWrite     ; Input  ; Info     ; Stuck at GND                     ;
; cmdDone      ; Input  ; Info     ; Stuck at GND                     ;
; cmdReady     ; Output ; Info     ; Explicitly unconnected           ;
+--------------+--------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Integrated_Code:uut"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; resetApp        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24Wr_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24Rd_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24CS_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24RS          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24Reset_n     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24Data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LT24LCDOn       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_state     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_key0_held ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu May 15 19:22:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Integrated_Code -c Integrated_Code --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file upcounternbit.v
    Info (12023): Found entity 1: UpCounterNbit File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file lt24display.v
    Info (12023): Found entity 1: LT24Display File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 86
    Info (12023): Found entity 2: LT24DisplayInterface File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 409
    Info (12023): Found entity 3: ResetSynchroniser File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 493
    Info (12023): Found entity 4: LT24InitialData File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 523
Info (12021): Found 1 design units, including 1 entities, in source file integrated_code.v
    Info (12023): Found entity 1: Integrated_Code File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file font_rom_digits.v
    Info (12023): Found entity 1: font_rom_digits File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/font_rom_digits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file integrated_code_tb.v
    Info (12023): Found entity 1: Integrated_Code_tb File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v Line: 3
Info (12127): Elaborating entity "Integrated_Code_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at Integrated_Code_tb.v(38): assignments to clock create a combinational loop File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v Line: 38
Warning (10175): Verilog HDL warning at Integrated_Code_tb.v(73): ignoring unsupported system task File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v Line: 73
Info (12128): Elaborating entity "Integrated_Code" for hierarchy "Integrated_Code:uut" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v Line: 34
Warning (10230): Verilog HDL assignment warning at Integrated_Code.v(657): truncated value with size 32 to match size of target (17) File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 657
Warning (10030): Net "imageRAM.data_a" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 35
Warning (10030): Net "imageRAM.waddr_a" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 35
Warning (10030): Net "imageRAM.we_a" at Integrated_Code.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 35
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sudokuBoard" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "solutionBoard" into its bus
Info (12128): Elaborating entity "debounce" for hierarchy "Integrated_Code:uut|debounce:debounce_keys[0].db_inst" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 65
Info (12128): Elaborating entity "LT24Display" for hierarchy "Integrated_Code:uut|LT24Display:Display" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 579
Info (12128): Elaborating entity "ResetSynchroniser" for hierarchy "Integrated_Code:uut|LT24Display:Display|ResetSynchroniser:resetGen" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 157
Info (12128): Elaborating entity "LT24InitialData" for hierarchy "Integrated_Code:uut|LT24Display:Display|LT24InitialData:initDataRom" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 174
Info (12128): Elaborating entity "LT24DisplayInterface" for hierarchy "Integrated_Code:uut|LT24Display:Display|LT24DisplayInterface:LT24Interface" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/LT24Display.v Line: 392
Info (12128): Elaborating entity "UpCounterNbit" for hierarchy "Integrated_Code:uut|UpCounterNbit:xCounter" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 588
Warning (10230): Verilog HDL assignment warning at UpCounterNbit.v(18): truncated value with size 32 to match size of target (8) File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v Line: 18
Info (12128): Elaborating entity "UpCounterNbit" for hierarchy "Integrated_Code:uut|UpCounterNbit:yCounter" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 597
Warning (10230): Verilog HDL assignment warning at UpCounterNbit.v(18): truncated value with size 32 to match size of target (9) File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/UpCounterNbit.v Line: 18
Info (12128): Elaborating entity "font_rom_digits" for hierarchy "Integrated_Code:uut|font_rom_digits:font_rom_inst" File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code.v Line: 651
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND File: C:/Users/Neeraj/Workspace/FPGA/Integrated_Code/Integrated_Code_tb.v Line: 6
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Thu May 15 19:22:24 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


