Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 17:35:45 2024
| Host         : DESKTOP-4EQVLHR running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 reciever/new_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uci/charbuff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 3.221ns (35.757%)  route 5.787ns (64.243%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, estimated)      1.541     5.049    reciever/clk_100mhz_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  reciever/new_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.478     5.527 r  reciever/new_data_out_reg/Q
                         net (fo=401, estimated)      1.383     6.910    uci/charbuff_reg[15][0]_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I1_O)        0.321     7.231 f  uci/charbuff[6][4]_i_2/O
                         net (fo=11, estimated)       1.082     8.313    uci/charbuff[6][4]_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.326     8.639 r  uci/charbuff[13][7]_i_76/O
                         net (fo=1, routed)           0.000     8.639    uci/charbuff[13][7]_i_76_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.172 r  uci/charbuff_reg[13][7]_i_63/CO[3]
                         net (fo=1, estimated)        0.000     9.172    uci/charbuff_reg[13][7]_i_63_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  uci/charbuff_reg[13][7]_i_53/CO[3]
                         net (fo=1, estimated)        0.000     9.289    uci/charbuff_reg[13][7]_i_53_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  uci/charbuff_reg[13][7]_i_43/CO[3]
                         net (fo=1, estimated)        0.000     9.406    uci/charbuff_reg[13][7]_i_43_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  uci/charbuff_reg[13][7]_i_33/CO[3]
                         net (fo=1, estimated)        0.000     9.523    uci/charbuff_reg[13][7]_i_33_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  uci/charbuff_reg[13][7]_i_23/CO[3]
                         net (fo=1, estimated)        0.000     9.640    uci/charbuff_reg[13][7]_i_23_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.757 r  uci/charbuff_reg[13][7]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     9.757    uci/charbuff_reg[13][7]_i_13_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.874 r  uci/charbuff_reg[13][7]_i_7/CO[3]
                         net (fo=1, estimated)        0.000     9.874    uci/charbuff_reg[13][7]_i_7_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.031 f  uci/charbuff_reg[13][7]_i_5/CO[1]
                         net (fo=3, estimated)        0.887    10.918    uci/charbuff_reg[13][7]_i_5_n_2
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.332    11.250 r  uci/charbuff[0][7]_i_4/O
                         net (fo=4, estimated)        1.139    12.389    uci/charbuff[0][7]_i_4_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I4_O)        0.124    12.513 r  uci/charbuff[0][5]_i_17/O
                         net (fo=2, estimated)        0.983    13.496    uci/charbuff[0][5]_i_17_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.620 r  uci/charbuff[0][3]_i_3/O
                         net (fo=2, estimated)        0.313    13.933    uci/charbuff[0][3]_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    14.057 r  uci/charbuff[0][3]_i_1/O
                         net (fo=1, routed)           0.000    14.057    uci/charbuff[0][3]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  uci/charbuff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, estimated)      1.420    14.755    uci/clk_100mhz_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  uci/charbuff_reg[0][3]/C
                         clock pessimism              0.254    15.008    
                         clock uncertainty           -0.035    14.973    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.031    15.004    uci/charbuff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.947    




